Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:24:43 2022
****************************************


  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[12] (in)                                                          5.7296                     2.8968 &   4.8968 r
  la_data_in[12] (net)                                   2   0.5030 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8968 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.1973   5.7645   0.9500  -3.2265  -3.1142 &   1.7826 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1257   0.9500           -0.0934 &   1.6892 r
  mprj/buf_i[140] (net)                                  1   0.0039 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1257   0.9500   0.0000   0.0001 &   1.6893 r
  data arrival time                                                                                                  1.6893

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5395   1.0500   0.0000   2.1024 &   3.6968 r
  clock reconvergence pessimism                                                                           0.0000     3.6968
  clock uncertainty                                                                                       0.1000     3.7968
  library hold time                                                                     1.0000            0.1158     3.9126
  data required time                                                                                                 3.9126
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9126
  data arrival time                                                                                                 -1.6893
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2233

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1760 
  total derate : arrival time                                                                             0.1802 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3562 

  slack (with derating applied) (VIOLATED)                                                               -2.2233 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8671 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          3.8992                     1.9758 &   3.9758 r
  la_data_in[22] (net)                                   2   0.3418 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9758 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0817   3.9205   0.9500  -1.7524  -1.6616 &   2.3142 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1022   0.9500            0.0037 &   2.3179 r
  mprj/buf_i[150] (net)                                  1   0.0053 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0044   0.1022   0.9500  -0.0018  -0.0018 &   2.3161 r
  data arrival time                                                                                                  2.3161

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5781   1.0500   0.0000   2.5345 &   4.1289 r
  clock reconvergence pessimism                                                                           0.0000     4.1289
  clock uncertainty                                                                                       0.1000     4.2289
  library hold time                                                                     1.0000            0.1191     4.3481
  data required time                                                                                                 4.3481
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3481
  data arrival time                                                                                                 -2.3161
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1966 
  total derate : arrival time                                                                             0.0973 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2939 

  slack (with derating applied) (VIOLATED)                                                               -2.0320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7380 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[26] (in)                                                          4.1445                     2.0989 &   4.0989 r
  la_data_in[26] (net)                                   2   0.3634 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0989 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0028   4.1679   0.9500  -1.7099  -1.5968 &   2.5021 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1283   0.9500            0.0155 &   2.5175 r
  mprj/buf_i[154] (net)                                  2   0.0237 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0718   0.1284   0.9500  -0.0326  -0.0334 &   2.4842 r
  data arrival time                                                                                                  2.4842

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5794   1.0500   0.0000   2.6480 &   4.2425 r
  clock reconvergence pessimism                                                                           0.0000     4.2425
  clock uncertainty                                                                                       0.1000     4.3425
  library hold time                                                                     1.0000            0.1155     4.4580
  data required time                                                                                                 4.4580
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4580
  data arrival time                                                                                                 -2.4842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2020 
  total derate : arrival time                                                                             0.0984 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3005 

  slack (with derating applied) (VIOLATED)                                                               -1.9738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6733 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             3.9254                     1.9869 &   3.9869 r
  la_oenb[25] (net)                                      2   0.3437 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9869 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7976   3.9488   0.9500  -1.6004  -1.4955 &   2.4913 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1205   0.9500            0.0209 &   2.5123 r
  mprj/buf_i[89] (net)                                   2   0.0195 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0326   0.1205   0.9500  -0.0155  -0.0155 &   2.4968 r
  data arrival time                                                                                                  2.4968

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5795   1.0500   0.0000   2.6364 &   4.2309 r
  clock reconvergence pessimism                                                                           0.0000     4.2309
  clock uncertainty                                                                                       0.1000     4.3309
  library hold time                                                                     1.0000            0.1164     4.4472
  data required time                                                                                                 4.4472
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4472
  data arrival time                                                                                                 -2.4968
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2015 
  total derate : arrival time                                                                             0.0917 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2931 

  slack (with derating applied) (VIOLATED)                                                               -1.9505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6573 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             3.8140                     1.9304 &   3.9304 r
  la_oenb[21] (net)                                      2   0.3341 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9304 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8396   3.8357   0.9500  -1.6275  -1.5321 &   2.3983 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1012   0.9500            0.0079 &   2.4062 r
  mprj/buf_i[85] (net)                                   1   0.0054 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0042   0.1012   0.9500  -0.0017  -0.0017 &   2.4045 r
  data arrival time                                                                                                  2.4045

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5781   1.0500   0.0000   2.5348 &   4.1293 r
  clock reconvergence pessimism                                                                           0.0000     4.1293
  clock uncertainty                                                                                       0.1000     4.2293
  library hold time                                                                     1.0000            0.1194     4.3487
  data required time                                                                                                 4.3487
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3487
  data arrival time                                                                                                 -2.4045
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9442

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1966 
  total derate : arrival time                                                                             0.0912 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2878 

  slack (with derating applied) (VIOLATED)                                                               -1.9442 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6564 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             3.8602                     1.9579 &   3.9579 r
  la_oenb[20] (net)                                      2   0.3387 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9579 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0179   3.8804   0.9500  -1.7141  -1.6263 &   2.3316 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1022   0.9500            0.0062 &   2.3378 r
  mprj/buf_i[84] (net)                                   1   0.0057 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1022   0.9500   0.0000   0.0001 &   2.3380 r
  data arrival time                                                                                                  2.3380

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5738   1.0500   0.0000   2.4121 &   4.0065 r
  clock reconvergence pessimism                                                                           0.0000     4.0065
  clock uncertainty                                                                                       0.1000     4.1065
  library hold time                                                                     1.0000            0.1191     4.2257
  data required time                                                                                                 4.2257
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2257
  data arrival time                                                                                                 -2.3380
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1908 
  total derate : arrival time                                                                             0.0952 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2860 

  slack (with derating applied) (VIOLATED)                                                               -1.8877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6017 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          3.7781                     1.9300 &   3.9300 r
  la_data_in[21] (net)                                   2   0.3323 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9300 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.7718   3.7946   0.9500  -1.5978  -1.5176 &   2.4123 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1026   0.9500            0.0119 &   2.4242 r
  mprj/buf_i[149] (net)                                  1   0.0068 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1026   0.9500   0.0000   0.0001 &   2.4244 r
  data arrival time                                                                                                  2.4244

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5757   1.0500   0.0000   2.4552 &   4.0496 r
  clock reconvergence pessimism                                                                           0.0000     4.0496
  clock uncertainty                                                                                       0.1000     4.1496
  library hold time                                                                     1.0000            0.1191     4.2687
  data required time                                                                                                 4.2687
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2687
  data arrival time                                                                                                 -2.4244
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1928 
  total derate : arrival time                                                                             0.0890 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2818 

  slack (with derating applied) (VIOLATED)                                                               -1.8443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5625 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[26] (in)                                                             3.8833                     1.9566 &   3.9566 r
  la_oenb[26] (net)                                      2   0.3395 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9566 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4378   3.9090   0.9500  -1.4113  -1.2897 &   2.6669 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1229   0.9500            0.0255 &   2.6924 r
  mprj/buf_i[90] (net)                                   2   0.0222 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0208   0.1230   0.9500  -0.0101  -0.0097 &   2.6827 r
  data arrival time                                                                                                  2.6827

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5792   1.0500   0.0000   2.6628 &   4.2572 r
  clock reconvergence pessimism                                                                           0.0000     4.2572
  clock uncertainty                                                                                       0.1000     4.3572
  library hold time                                                                     1.0000            0.1161     4.4733
  data required time                                                                                                 4.4733
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4733
  data arrival time                                                                                                 -2.6827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7907

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2027 
  total derate : arrival time                                                                             0.0826 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2853 

  slack (with derating applied) (VIOLATED)                                                               -1.7907 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5054 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             4.1545                     2.0846 &   4.0846 r
  la_oenb[22] (net)                                      2   0.3629 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0846 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8416   4.1847   0.9500  -1.6153  -1.4819 &   2.6028 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1049   0.9500           -0.0106 &   2.5921 r
  mprj/buf_i[86] (net)                                   1   0.0046 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1049   0.9500   0.0000   0.0001 &   2.5922 r
  data arrival time                                                                                                  2.5922

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5782   1.0500   0.0000   2.5371 &   4.1316 r
  clock reconvergence pessimism                                                                           0.0000     4.1316
  clock uncertainty                                                                                       0.1000     4.2316
  library hold time                                                                     1.0000            0.1186     4.3501
  data required time                                                                                                 4.3501
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3501
  data arrival time                                                                                                 -2.5922
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1967 
  total derate : arrival time                                                                             0.0925 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2893 

  slack (with derating applied) (VIOLATED)                                                               -1.7579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4687 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             3.8144                     1.9196 &   3.9196 r
  la_oenb[23] (net)                                      2   0.3333 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9196 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4510   3.8402   0.9500  -1.4054  -1.2857 &   2.6338 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1059   0.9500            0.0127 &   2.6465 r
  mprj/buf_i[87] (net)                                   1   0.0088 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0157   0.1059   0.9500  -0.0074  -0.0075 &   2.6390 r
  data arrival time                                                                                                  2.6390

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5789   1.0500   0.0000   2.5655 &   4.1600 r
  clock reconvergence pessimism                                                                           0.0000     4.1600
  clock uncertainty                                                                                       0.1000     4.2600
  library hold time                                                                     1.0000            0.1183     4.3783
  data required time                                                                                                 4.3783
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3783
  data arrival time                                                                                                 -2.6390
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7393

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1981 
  total derate : arrival time                                                                             0.0813 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2794 

  slack (with derating applied) (VIOLATED)                                                               -1.7393 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4599 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             4.0495                     2.0172 &   4.0172 r
  la_oenb[41] (net)                                      2   0.3529 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0172 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6341   4.0842   0.9500  -1.4711  -1.3212 &   2.6961 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1178   0.9500            0.0106 &   2.7066 r
  mprj/buf_i[105] (net)                                  2   0.0152 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0224   0.1179   0.9500  -0.0103  -0.0103 &   2.6963 r
  data arrival time                                                                                                  2.6963

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5795   1.0500   0.0000   2.6108 &   4.2053 r
  clock reconvergence pessimism                                                                           0.0000     4.2053
  clock uncertainty                                                                                       0.1000     4.3053
  library hold time                                                                     1.0000            0.1167     4.4219
  data required time                                                                                                 4.4219
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4219
  data arrival time                                                                                                 -2.6963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7257

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2003 
  total derate : arrival time                                                                             0.0864 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2867 

  slack (with derating applied) (VIOLATED)                                                               -1.7257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4390 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             4.1636                     2.0759 &   4.0759 r
  la_oenb[36] (net)                                      2   0.3630 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0759 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8487   4.1993   0.9500  -1.5988  -1.4490 &   2.6268 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1044   0.9500           -0.0121 &   2.6147 r
  mprj/buf_i[100] (net)                                  1   0.0041 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1044   0.9500   0.0000   0.0002 &   2.6148 r
  data arrival time                                                                                                  2.6148

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5769   1.0500   0.0000   2.5264 &   4.1209 r
  clock reconvergence pessimism                                                                           0.0000     4.1209
  clock uncertainty                                                                                       0.1000     4.2209
  library hold time                                                                     1.0000            0.1187     4.3396
  data required time                                                                                                 4.3396
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3396
  data arrival time                                                                                                 -2.6148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1962 
  total derate : arrival time                                                                             0.0926 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2888 

  slack (with derating applied) (VIOLATED)                                                               -1.7247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4359 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[37] (in)                                                             4.0305                     1.9980 &   3.9980 r
  la_oenb[37] (net)                                      2   0.3506 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9980 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6319   4.0692   0.9500  -1.4374  -1.2780 &   2.7200 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1130   0.9500            0.0065 &   2.7265 r
  mprj/buf_i[101] (net)                                  2   0.0116 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0044   0.1131   0.9500  -0.0018  -0.0015 &   2.7250 r
  data arrival time                                                                                                  2.7250

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5769   1.0500   0.0000   2.5229 &   4.1173 r
  clock reconvergence pessimism                                                                           0.0000     4.1173
  clock uncertainty                                                                                       0.1000     4.2173
  library hold time                                                                     1.0000            0.1172     4.3346
  data required time                                                                                                 4.3346
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3346
  data arrival time                                                                                                 -2.7250
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1961 
  total derate : arrival time                                                                             0.0845 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2806 

  slack (with derating applied) (VIOLATED)                                                               -1.6096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3291 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             2.4224                     1.2315 &   3.2315 r
  la_oenb[18] (net)                                      2   0.2117 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2315 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4440   2.4374   0.9500  -0.8340  -0.7672 &   2.4643 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0821   0.9500            0.0732 &   2.5375 r
  mprj/buf_i[82] (net)                                   1   0.0057 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0821   0.9500   0.0000   0.0002 &   2.5377 r
  data arrival time                                                                                                  2.5377

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5618   1.0500   0.0000   2.2587 &   3.8531 r
  clock reconvergence pessimism                                                                           0.0000     3.8531
  clock uncertainty                                                                                       0.1000     3.9531
  library hold time                                                                     1.0000            0.1211     4.0743
  data required time                                                                                                 4.0743
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0743
  data arrival time                                                                                                 -2.5377
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5366

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1835 
  total derate : arrival time                                                                             0.0513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2348 

  slack (with derating applied) (VIOLATED)                                                               -1.5366 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3019 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             4.0558                     2.0490 &   4.0490 r
  la_oenb[11] (net)                                      2   0.3550 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0490 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7967   4.0804   0.9500  -1.6052  -1.4922 &   2.5569 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1016   0.9500           -0.0075 &   2.5494 r
  mprj/buf_i[75] (net)                                   1   0.0032 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1016   0.9500   0.0000   0.0001 &   2.5494 r
  data arrival time                                                                                                  2.5494

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5565   1.0500   0.0000   2.2127 &   3.8072 r
  clock reconvergence pessimism                                                                           0.0000     3.8072
  clock uncertainty                                                                                       0.1000     3.9072
  library hold time                                                                     1.0000            0.1193     4.0265
  data required time                                                                                                 4.0265
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0265
  data arrival time                                                                                                 -2.5494
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4770

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1813 
  total derate : arrival time                                                                             0.0908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2721 

  slack (with derating applied) (VIOLATED)                                                               -1.4770 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2049 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[60] (in)                                                          4.0031                     1.9142 &   3.9142 r
  la_data_in[60] (net)                                   2   0.3432 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9142 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2659   4.0492   0.9500  -1.2453  -1.0125 &   2.9017 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1640   0.9500            0.0468 &   2.9484 r
  mprj/buf_i[188] (net)                                  2   0.0519 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0873   0.1651   0.9500  -0.0453  -0.0409 &   2.9075 r
  data arrival time                                                                                                  2.9075

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5784   1.0500   0.0000   2.5418 &   4.1363 r
  clock reconvergence pessimism                                                                           0.0000     4.1363
  clock uncertainty                                                                                       0.1000     4.2363
  library hold time                                                                     1.0000            0.1113     4.3476
  data required time                                                                                                 4.3476
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3476
  data arrival time                                                                                                 -2.9075
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1970 
  total derate : arrival time                                                                             0.0829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2798 

  slack (with derating applied) (VIOLATED)                                                               -1.4401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1603 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[48] (in)                                                          3.2780                     1.5969 &   3.5969 r
  la_data_in[48] (net)                                   2   0.2824 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5969 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2796   3.3064   0.9500  -0.7306  -0.5549 &   3.0421 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1036   0.9500            0.0426 &   3.0847 r
  mprj/buf_i[176] (net)                                  2   0.0126 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0189   0.1036   0.9500  -0.0093  -0.0094 &   3.0753 r
  data arrival time                                                                                                  3.0753

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5780   1.0500   0.0000   2.6978 &   4.2922 r
  clock reconvergence pessimism                                                                           0.0000     4.2922
  clock uncertainty                                                                                       0.1000     4.3922
  library hold time                                                                     1.0000            0.1188     4.5111
  data required time                                                                                                 4.5111
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5111
  data arrival time                                                                                                 -3.0753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4358

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2044 
  total derate : arrival time                                                                             0.0504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2548 

  slack (with derating applied) (VIOLATED)                                                               -1.4358 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1809 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[49] (in)                                                          3.4190                     1.6493 &   3.6493 r
  la_data_in[49] (net)                                   2   0.2935 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6493 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4360   3.4532   0.9500  -0.7946  -0.5985 &   3.0508 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1094   0.9500            0.0396 &   3.0904 r
  mprj/buf_i[177] (net)                                  2   0.0158 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0173   0.1094   0.9500  -0.0080  -0.0078 &   3.0826 r
  data arrival time                                                                                                  3.0826

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5779   1.0500   0.0000   2.7005 &   4.2950 r
  clock reconvergence pessimism                                                                           0.0000     4.2950
  clock uncertainty                                                                                       0.1000     4.3950
  library hold time                                                                     1.0000            0.1176     4.5127
  data required time                                                                                                 4.5127
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5127
  data arrival time                                                                                                 -3.0826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2045 
  total derate : arrival time                                                                             0.0547 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2592 

  slack (with derating applied) (VIOLATED)                                                               -1.4301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1709 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[47] (in)                                                          3.2494                     1.5846 &   3.5846 r
  la_data_in[47] (net)                                   2   0.2800 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5846 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2040   3.2773   0.9500  -0.6894  -0.5150 &   3.0696 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1160   0.9500            0.0556 &   3.1252 r
  mprj/buf_i[175] (net)                                  2   0.0243 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0452   0.1160   0.9500  -0.0222  -0.0223 &   3.1029 r
  data arrival time                                                                                                  3.1029

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5778   1.0500   0.0000   2.7020 &   4.2965 r
  clock reconvergence pessimism                                                                           0.0000     4.2965
  clock uncertainty                                                                                       0.1000     4.3965
  library hold time                                                                     1.0000            0.1169     4.5134
  data required time                                                                                                 4.5134
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5134
  data arrival time                                                                                                 -3.1029
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2046 
  total derate : arrival time                                                                             0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2541 

  slack (with derating applied) (VIOLATED)                                                               -1.4105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1563 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             1.3777                     0.6903 &   2.6903 f
  la_oenb[28] (net)                                      2   0.1930 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6903 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1861   1.3960   0.9500  -0.1030   0.0042 &   2.6945 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1006   0.9500            0.4010 &   3.0955 f
  mprj/buf_i[92] (net)                                   2   0.0314 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0454   0.1007   0.9500  -0.0064  -0.0055 &   3.0900 f
  data arrival time                                                                                                  3.0900

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5795   1.0500   0.0000   2.6437 &   4.2381 r
  clock reconvergence pessimism                                                                           0.0000     4.2381
  clock uncertainty                                                                                       0.1000     4.3381
  library hold time                                                                     1.0000            0.1562     4.4944
  data required time                                                                                                 4.4944
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4944
  data arrival time                                                                                                 -3.0900
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4044

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2018 
  total derate : arrival time                                                                             0.0325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2344 

  slack (with derating applied) (VIOLATED)                                                               -1.4044 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1700 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[27] (in)                                                             1.4617                     0.7205 &   2.7205 f
  la_oenb[27] (net)                                      2   0.2048 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7205 f
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2046   1.4832   0.9500  -0.1200   0.0021 &   2.7226 f
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0937   0.9500            0.4059 &   3.1285 f
  mprj/buf_i[91] (net)                                   2   0.0195 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0157   0.0937   0.9500  -0.0016  -0.0010 &   3.1276 f
  data arrival time                                                                                                  3.1276

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5790   1.0500   0.0000   2.6695 &   4.2640 r
  clock reconvergence pessimism                                                                           0.0000     4.2640
  clock uncertainty                                                                                       0.1000     4.3640
  library hold time                                                                     1.0000            0.1585     4.5226
  data required time                                                                                                 4.5226
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5226
  data arrival time                                                                                                 -3.1276
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3950

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2030 
  total derate : arrival time                                                                             0.0342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2373 

  slack (with derating applied) (VIOLATED)                                                               -1.3950 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1577 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[28] (in)                                                          1.4099                     0.6916 &   2.6916 f
  la_data_in[28] (net)                                   2   0.1972 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6916 f
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1516   1.4330   0.9500  -0.0836   0.0419 &   2.7334 f
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1080   0.9500            0.4102 &   3.1436 f
  mprj/buf_i[156] (net)                                  2   0.0354 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0518   0.1082   0.9500  -0.0119  -0.0101 &   3.1335 f
  data arrival time                                                                                                  3.1335

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5790   1.0500   0.0000   2.6695 &   4.2640 r
  clock reconvergence pessimism                                                                           0.0000     4.2640
  clock uncertainty                                                                                       0.1000     4.3640
  library hold time                                                                     1.0000            0.1543     4.5183
  data required time                                                                                                 4.5183
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5183
  data arrival time                                                                                                 -3.1335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2030 
  total derate : arrival time                                                                             0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2364 

  slack (with derating applied) (VIOLATED)                                                               -1.3848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1484 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[51] (in)                                                          3.6790                     1.7813 &   3.7813 r
  la_data_in[51] (net)                                   2   0.3166 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7813 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6065   3.7138   0.9500  -0.9017  -0.7012 &   3.0801 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1018   0.9500            0.0160 &   3.0961 r
  mprj/buf_i[179] (net)                                  1   0.0071 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0341   0.1018   0.9500  -0.0151  -0.0156 &   3.0805 r
  data arrival time                                                                                                  3.0805

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5794   1.0500   0.0000   2.6495 &   4.2440 r
  clock reconvergence pessimism                                                                           0.0000     4.2440
  clock uncertainty                                                                                       0.1000     4.3440
  library hold time                                                                     1.0000            0.1192     4.4632
  data required time                                                                                                 4.4632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4632
  data arrival time                                                                                                 -3.0805
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2021 
  total derate : arrival time                                                                             0.0596 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2617 

  slack (with derating applied) (VIOLATED)                                                               -1.3827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1210 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[45] (in)                                                          3.1970                     1.5491 &   3.5491 r
  la_data_in[45] (net)                                   2   0.2748 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5491 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1225   3.2267   0.9500  -0.6541  -0.4754 &   3.0737 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1101   0.9500            0.0532 &   3.1269 r
  mprj/buf_i[173] (net)                                  2   0.0194 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1101   0.9500   0.0000   0.0007 &   3.1277 r
  data arrival time                                                                                                  3.1277

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5781   1.0500   0.0000   2.6965 &   4.2910 r
  clock reconvergence pessimism                                                                           0.0000     4.2910
  clock uncertainty                                                                                       0.1000     4.3910
  library hold time                                                                     1.0000            0.1176     4.5086
  data required time                                                                                                 4.5086
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5086
  data arrival time                                                                                                 -3.1277
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3809

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2043 
  total derate : arrival time                                                                             0.0467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2510 

  slack (with derating applied) (VIOLATED)                                                               -1.3809 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1299 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[44] (in)                                                          3.0509                     1.4998 &   3.4998 r
  la_data_in[44] (net)                                   2   0.2625 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4998 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0691   3.0744   0.9500  -0.6069  -0.4506 &   3.0492 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1005   0.9500            0.0534 &   3.1026 r
  mprj/buf_i[172] (net)                                  2   0.0128 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0067   0.1005   0.9500  -0.0006  -0.0001 &   3.1025 r
  data arrival time                                                                                                  3.1025

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5791   1.0500   0.0000   2.6686 &   4.2630 r
  clock reconvergence pessimism                                                                           0.0000     4.2630
  clock uncertainty                                                                                       0.1000     4.3630
  library hold time                                                                     1.0000            0.1195     4.4826
  data required time                                                                                                 4.4826
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4826
  data arrival time                                                                                                 -3.1025
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3801

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2030 
  total derate : arrival time                                                                             0.0430 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2460 

  slack (with derating applied) (VIOLATED)                                                               -1.3801 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1340 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[52] (in)                                                          3.6611                     1.7699 &   3.7699 r
  la_data_in[52] (net)                                   2   0.3148 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7699 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5241   3.6973   0.9500  -0.8482  -0.6409 &   3.1290 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0979   0.9500            0.0129 &   3.1419 r
  mprj/buf_i[180] (net)                                  1   0.0045 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0076   0.0979   0.9500  -0.0031  -0.0031 &   3.1388 r
  data arrival time                                                                                                  3.1388

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5780   1.0500   0.0000   2.6989 &   4.2933 r
  clock reconvergence pessimism                                                                           0.0000     4.2933
  clock uncertainty                                                                                       0.1000     4.3933
  library hold time                                                                     1.0000            0.1198     4.5131
  data required time                                                                                                 4.5131
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5131
  data arrival time                                                                                                 -3.1388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2044 
  total derate : arrival time                                                                             0.0564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2608 

  slack (with derating applied) (VIOLATED)                                                               -1.3743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1134 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[39] (in)                                                          3.0424                     1.4891 &   3.4891 r
  la_data_in[39] (net)                                   2   0.2614 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4891 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2154   3.0667   0.9500  -0.6711  -0.5140 &   2.9751 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0940   0.9500            0.0472 &   3.0223 r
  mprj/buf_i[167] (net)                                  1   0.0080 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0940   0.9500   0.0000   0.0003 &   3.0226 r
  data arrival time                                                                                                  3.0226

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5768   1.0500   0.0000   2.5512 &   4.1456 r
  clock reconvergence pessimism                                                                           0.0000     4.1456
  clock uncertainty                                                                                       0.1000     4.2456
  library hold time                                                                     1.0000            0.1201     4.3657
  data required time                                                                                                 4.3657
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3657
  data arrival time                                                                                                 -3.0226
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1974 
  total derate : arrival time                                                                             0.0461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2435 

  slack (with derating applied) (VIOLATED)                                                               -1.3432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0997 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          1.5710                     0.7883 &   2.7883 f
  la_data_in[29] (net)                                   2   0.2216 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7883 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3759   1.5908   0.9500  -0.1874  -0.0665 &   2.7217 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0925   0.9500            0.4191 &   3.1409 f
  mprj/buf_i[157] (net)                                  2   0.0150 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0186   0.0925   0.9500  -0.0018  -0.0013 &   3.1395 f
  data arrival time                                                                                                  3.1395

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5796   1.0500   0.0000   2.6172 &   4.2117 r
  clock reconvergence pessimism                                                                           0.0000     4.2117
  clock uncertainty                                                                                       0.1000     4.3117
  library hold time                                                                     1.0000            0.1589     4.4706
  data required time                                                                                                 4.4706
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4706
  data arrival time                                                                                                 -3.1395
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3311

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2006 
  total derate : arrival time                                                                             0.0384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2390 

  slack (with derating applied) (VIOLATED)                                                               -1.3311 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0922 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[20] (in)                                                          1.3681                     0.6889 &   2.6889 f
  la_data_in[20] (net)                                   2   0.1897 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6889 f
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4261   1.3843   0.9500  -0.2537  -0.1599 &   2.5290 f
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0764   0.9500            0.3757 &   2.9047 f
  mprj/buf_i[148] (net)                                  1   0.0055 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0764   0.9500   0.0000   0.0001 &   2.9048 f
  data arrival time                                                                                                  2.9048

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5713   1.0500   0.0000   2.3674 &   3.9619 r
  clock reconvergence pessimism                                                                           0.0000     3.9619
  clock uncertainty                                                                                       0.1000     4.0619
  library hold time                                                                     1.0000            0.1643     4.2262
  data required time                                                                                                 4.2262
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2262
  data arrival time                                                                                                 -2.9048
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3214

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1887 
  total derate : arrival time                                                                             0.0381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2267 

  slack (with derating applied) (VIOLATED)                                                               -1.3214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0947 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           4.2500                     2.1471 &   4.1471 r
  la_data_in[8] (net)                                    2   0.3721 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1471 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0607   4.2768   0.9500  -1.7295  -1.6078 &   2.5393 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1070   0.9500           -0.0143 &   2.5250 r
  mprj/buf_i[136] (net)                                  1   0.0052 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1070   0.9500   0.0000   0.0001 &   2.5251 r
  data arrival time                                                                                                  2.5251

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5247   1.0500   0.0000   2.0312 &   3.6257 r
  clock reconvergence pessimism                                                                           0.0000     3.6257
  clock uncertainty                                                                                       0.1000     3.7257
  library hold time                                                                     1.0000            0.1181     3.8438
  data required time                                                                                                 3.8438
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8438
  data arrival time                                                                                                 -2.5251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3186

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1727 
  total derate : arrival time                                                                             0.0981 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2708 

  slack (with derating applied) (VIOLATED)                                                               -1.3186 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0478 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[42] (in)                                                          1.7910                     0.9044 &   2.9044 f
  la_data_in[42] (net)                                   2   0.2589 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9044 f
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6533   1.7910   0.9500  -0.3692  -0.2163 &   2.6881 f
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0955   0.9500            0.4493 &   3.1374 f
  mprj/buf_i[170] (net)                                  2   0.0136 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0053   0.0955   0.9500  -0.0004  -0.0000 &   3.1374 f
  data arrival time                                                                                                  3.1374

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5795   1.0500   0.0000   2.6018 &   4.1962 r
  clock reconvergence pessimism                                                                           0.0000     4.1962
  clock uncertainty                                                                                       0.1000     4.2962
  library hold time                                                                     1.0000            0.1579     4.4542
  data required time                                                                                                 4.4542
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4542
  data arrival time                                                                                                 -3.1374
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3168

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1998 
  total derate : arrival time                                                                             0.0512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2510 

  slack (with derating applied) (VIOLATED)                                                               -1.3168 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0658 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             4.1079                     2.0524 &   4.0524 r
  la_oenb[35] (net)                                      2   0.3583 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0524 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0752   4.1410   0.9500  -1.1809  -1.0197 &   3.0328 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1079   0.9500           -0.0039 &   3.0289 r
  mprj/buf_i[99] (net)                                   1   0.0072 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1079   0.9500   0.0000   0.0003 &   3.0292 r
  data arrival time                                                                                                  3.0292

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5778   1.0500   0.0000   2.5228 &   4.1173 r
  clock reconvergence pessimism                                                                           0.0000     4.1173
  clock uncertainty                                                                                       0.1000     4.2173
  library hold time                                                                     1.0000            0.1179     4.3351
  data required time                                                                                                 4.3351
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3351
  data arrival time                                                                                                 -3.0292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3060

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1961 
  total derate : arrival time                                                                             0.0708 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2669 

  slack (with derating applied) (VIOLATED)                                                               -1.3060 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0391 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          3.8938                     1.9558 &   3.9558 r
  la_data_in[27] (net)                                   2   0.3401 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9558 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6379   3.9220   0.9500  -0.9203  -0.7681 &   3.1877 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1218   0.9500            0.0237 &   3.2114 r
  mprj/buf_i[155] (net)                                  2   0.0211 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0235   0.1219   0.9500  -0.0117  -0.0114 &   3.2000 r
  data arrival time                                                                                                  3.2000

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5785   1.0500   0.0000   2.6864 &   4.2809 r
  clock reconvergence pessimism                                                                           0.0000     4.2809
  clock uncertainty                                                                                       0.1000     4.3809
  library hold time                                                                     1.0000            0.1162     4.4971
  data required time                                                                                                 4.4971
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4971
  data arrival time                                                                                                 -3.2000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2039 
  total derate : arrival time                                                                             0.0583 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2622 

  slack (with derating applied) (VIOLATED)                                                               -1.2971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0350 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          3.7747                     1.9053 &   3.9053 r
  la_data_in[25] (net)                                   2   0.3301 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9053 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5803   3.7986   0.9500  -0.9335  -0.8003 &   3.1050 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1178   0.9500            0.0272 &   3.1322 r
  mprj/buf_i[153] (net)                                  2   0.0190 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0170   0.1178   0.9500  -0.0078  -0.0074 &   3.1248 r
  data arrival time                                                                                                  3.1248

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5795   1.0500   0.0000   2.6010 &   4.1954 r
  clock reconvergence pessimism                                                                           0.0000     4.1954
  clock uncertainty                                                                                       0.1000     4.2954
  library hold time                                                                     1.0000            0.1167     4.4121
  data required time                                                                                                 4.4121
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4121
  data arrival time                                                                                                 -3.1248
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2873

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1998 
  total derate : arrival time                                                                             0.0580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2578 

  slack (with derating applied) (VIOLATED)                                                               -1.2873 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0295 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             1.3511                     0.6703 &   2.6703 f
  la_oenb[29] (net)                                      2   0.1864 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6703 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.3706   0.9500   0.0000   0.1162 &   2.7864 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0877   0.9500            0.3841 &   3.1705 f
  mprj/buf_i[93] (net)                                   2   0.0155 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0244   0.0877   0.9500  -0.0023  -0.0019 &   3.1686 f
  data arrival time                                                                                                  3.1686

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5795   1.0500   0.0000   2.6005 &   4.1950 r
  clock reconvergence pessimism                                                                           0.0000     4.1950
  clock uncertainty                                                                                       0.1000     4.2950
  library hold time                                                                     1.0000            0.1606     4.4556
  data required time                                                                                                 4.4556
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4556
  data arrival time                                                                                                 -3.1686
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1998 
  total derate : arrival time                                                                             0.0265 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2262 

  slack (with derating applied) (VIOLATED)                                                               -1.2869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0607 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             1.7957                     0.9030 &   2.9030 f
  la_oenb[49] (net)                                      2   0.2594 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9030 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4736   1.7957   0.9500  -0.2695  -0.1044 &   2.7986 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1005   0.9500            0.4550 &   3.2535 f
  mprj/buf_i[113] (net)                                  2   0.0193 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0263   0.1005   0.9500  -0.0025  -0.0020 &   3.2515 f
  data arrival time                                                                                                  3.2515

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5785   1.0500   0.0000   2.6864 &   4.2809 r
  clock reconvergence pessimism                                                                           0.0000     4.2809
  clock uncertainty                                                                                       0.1000     4.3809
  library hold time                                                                     1.0000            0.1563     4.5372
  data required time                                                                                                 4.5372
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5372
  data arrival time                                                                                                 -3.2515
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2039 
  total derate : arrival time                                                                             0.0470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2508 

  slack (with derating applied) (VIOLATED)                                                               -1.2856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0348 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          1.6512                     0.8026 &   2.8026 f
  la_data_in[43] (net)                                   2   0.2305 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8026 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2425   1.6810   0.9500  -0.1433   0.0074 &   2.8100 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1043   0.9500            0.4435 &   3.2535 f
  mprj/buf_i[171] (net)                                  2   0.0274 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0619   0.1044   0.9500  -0.0166  -0.0164 &   3.2371 f
  data arrival time                                                                                                  3.2371

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5791   1.0500   0.0000   2.6691 &   4.2636 r
  clock reconvergence pessimism                                                                           0.0000     4.2636
  clock uncertainty                                                                                       0.1000     4.3636
  library hold time                                                                     1.0000            0.1553     4.5189
  data required time                                                                                                 4.5189
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5189
  data arrival time                                                                                                 -3.2371
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2818

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2030 
  total derate : arrival time                                                                             0.0397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2427 

  slack (with derating applied) (VIOLATED)                                                               -1.2818 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0391 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[55] (in)                                                          3.8804                     1.8626 &   3.8626 r
  la_data_in[55] (net)                                   2   0.3330 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8626 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5345   3.9216   0.9500  -0.8633  -0.6278 &   3.2348 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1284   0.9500            0.0298 &   3.2646 r
  mprj/buf_i[183] (net)                                  2   0.0271 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0605   0.1284   0.9500  -0.0287  -0.0291 &   3.2355 r
  data arrival time                                                                                                  3.2355

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5779   1.0500   0.0000   2.7003 &   4.2948 r
  clock reconvergence pessimism                                                                           0.0000     4.2948
  clock uncertainty                                                                                       0.1000     4.3948
  library hold time                                                                     1.0000            0.1155     4.5103
  data required time                                                                                                 4.5103
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5103
  data arrival time                                                                                                 -3.2355
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2748

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2045 
  total derate : arrival time                                                                             0.0609 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2654 

  slack (with derating applied) (VIOLATED)                                                               -1.2748 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0094 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[30] (in)                                                          1.5102                     0.7392 &   2.7392 f
  la_data_in[30] (net)                                   2   0.2111 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7392 f
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1625   1.5334   0.9500  -0.0930   0.0386 &   2.7778 f
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0901   0.9500            0.4090 &   3.1868 f
  mprj/buf_i[158] (net)                                  1   0.0137 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0536   0.0901   0.9500  -0.0116  -0.0117 &   3.1751 f
  data arrival time                                                                                                  3.1751

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5794   1.0500   0.0000   2.5925 &   4.1870 r
  clock reconvergence pessimism                                                                           0.0000     4.1870
  clock uncertainty                                                                                       0.1000     4.2870
  library hold time                                                                     1.0000            0.1598     4.4467
  data required time                                                                                                 4.4467
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4467
  data arrival time                                                                                                 -3.1751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2716

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2333 

  slack (with derating applied) (VIOLATED)                                                               -1.2716 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0383 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[50] (in)                                                          3.5811                     1.7328 &   3.7328 r
  la_data_in[50] (net)                                   2   0.3078 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7328 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3680   3.6155   0.9500  -0.7621  -0.5578 &   3.1751 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1090   0.9500            0.0296 &   3.2047 r
  mprj/buf_i[178] (net)                                  2   0.0133 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0263   0.1090   0.9500  -0.0124  -0.0126 &   3.1921 r
  data arrival time                                                                                                  3.1921

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5794   1.0500   0.0000   2.6512 &   4.2457 r
  clock reconvergence pessimism                                                                           0.0000     4.2457
  clock uncertainty                                                                                       0.1000     4.3457
  library hold time                                                                     1.0000            0.1177     4.4634
  data required time                                                                                                 4.4634
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4634
  data arrival time                                                                                                 -3.1921
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2713

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2022 
  total derate : arrival time                                                                             0.0531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2552 

  slack (with derating applied) (VIOLATED)                                                               -1.2713 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0161 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              4.2840                     2.1590 &   4.1590 r
  la_oenb[7] (net)                                       2   0.3748 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.1590 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.1209   4.3126   0.9500  -1.7551  -1.6314 &   2.5276 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1058   0.9500           -0.0182 &   2.5094 r
  mprj/buf_i[71] (net)                                   1   0.0040 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1058   0.9500   0.0000   0.0001 &   2.5095 r
  data arrival time                                                                                                  2.5095

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5081   1.0500   0.0000   1.9676 &   3.5620 r
  clock reconvergence pessimism                                                                           0.0000     3.5620
  clock uncertainty                                                                                       0.1000     3.6620
  library hold time                                                                     1.0000            0.1183     3.7804
  data required time                                                                                                 3.7804
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7804
  data arrival time                                                                                                 -2.5095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2709

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1696 
  total derate : arrival time                                                                             0.0998 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2694 

  slack (with derating applied) (VIOLATED)                                                               -1.2709 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0015 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[19] (in)                                                          1.3808                     0.6936 &   2.6936 f
  la_data_in[19] (net)                                   2   0.1935 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6936 f
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5019   1.3982   0.9500  -0.2888  -0.1932 &   2.5005 f
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0774   0.9500            0.3786 &   2.8791 f
  mprj/buf_i[147] (net)                                  1   0.0060 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0774   0.9500   0.0000   0.0002 &   2.8793 f
  data arrival time                                                                                                  2.8793

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5649   1.0500   0.0000   2.2884 &   3.8829 r
  clock reconvergence pessimism                                                                           0.0000     3.8829
  clock uncertainty                                                                                       0.1000     3.9829
  library hold time                                                                     1.0000            0.1640     4.1468
  data required time                                                                                                 4.1468
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1468
  data arrival time                                                                                                 -2.8793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2675

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1849 
  total derate : arrival time                                                                             0.0402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2251 

  slack (with derating applied) (VIOLATED)                                                               -1.2675 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0425 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             1.5080                     0.7399 &   2.7399 f
  la_oenb[44] (net)                                      2   0.2110 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7399 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0648   1.5320   0.9500  -0.0097   0.1314 &   2.8713 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0913   0.9500            0.4099 &   3.2813 f
  mprj/buf_i[108] (net)                                  2   0.0150 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0267   0.0913   0.9500  -0.0025  -0.0022 &   3.2791 f
  data arrival time                                                                                                  3.2791

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5785   1.0500   0.0000   2.6864 &   4.2809 r
  clock reconvergence pessimism                                                                           0.0000     4.2809
  clock uncertainty                                                                                       0.1000     4.3809
  library hold time                                                                     1.0000            0.1593     4.5402
  data required time                                                                                                 4.5402
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5402
  data arrival time                                                                                                 -3.2791
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2611

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2039 
  total derate : arrival time                                                                             0.0297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2335 

  slack (with derating applied) (VIOLATED)                                                               -1.2611 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0276 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                          4.0042                     2.0245 &   4.0245 r
  la_data_in[16] (net)                                   2   0.3506 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0245 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8960   4.0285   0.9500  -1.1616  -1.0266 &   2.9978 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1043   0.9500           -0.0006 &   2.9972 r
  mprj/buf_i[144] (net)                                  1   0.0057 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1043   0.9500   0.0000   0.0001 &   2.9973 r
  data arrival time                                                                                                  2.9973

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5750   1.0500   0.0000   2.4385 &   4.0330 r
  clock reconvergence pessimism                                                                           0.0000     4.0330
  clock uncertainty                                                                                       0.1000     4.1330
  library hold time                                                                     1.0000            0.1187     4.2517
  data required time                                                                                                 4.2517
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2517
  data arrival time                                                                                                 -2.9973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1920 
  total derate : arrival time                                                                             0.0683 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2603 

  slack (with derating applied) (VIOLATED)                                                               -1.2544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9940 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[42] (in)                                                             1.4609                     0.7094 &   2.7094 f
  la_oenb[42] (net)                                      2   0.2036 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7094 f
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4868   0.9500   0.0000   0.1420 &   2.8514 f
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0910   0.9500            0.4036 &   3.2550 f
  mprj/buf_i[106] (net)                                  2   0.0160 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0038   0.0910   0.9500  -0.0003   0.0002 &   3.2553 f
  data arrival time                                                                                                  3.2553

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5794   1.0500   0.0000   2.6495 &   4.2439 r
  clock reconvergence pessimism                                                                           0.0000     4.2439
  clock uncertainty                                                                                       0.1000     4.3439
  library hold time                                                                     1.0000            0.1594     4.5034
  data required time                                                                                                 4.5034
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5034
  data arrival time                                                                                                 -3.2553
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2481

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2021 
  total derate : arrival time                                                                             0.0288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2309 

  slack (with derating applied) (VIOLATED)                                                               -1.2481 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0172 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             1.6390                     0.8275 &   2.8275 f
  la_oenb[52] (net)                                      2   0.2369 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8275 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1975   1.6390   0.9500  -0.0945   0.0659 &   2.8934 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0825   0.9500            0.4167 &   3.3101 f
  mprj/buf_i[116] (net)                                  1   0.0061 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0204   0.0826   0.9500  -0.0018  -0.0017 &   3.3084 f
  data arrival time                                                                                                  3.3084

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5780   1.0500   0.0000   2.6990 &   4.2935 r
  clock reconvergence pessimism                                                                           0.0000     4.2935
  clock uncertainty                                                                                       0.1000     4.3935
  library hold time                                                                     1.0000            0.1623     4.5557
  data required time                                                                                                 4.5557
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5557
  data arrival time                                                                                                 -3.3084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2473

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2045 
  total derate : arrival time                                                                             0.0355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2399 

  slack (with derating applied) (VIOLATED)                                                               -1.2473 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0074 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             1.5524                     0.7829 &   2.7829 f
  la_oenb[46] (net)                                      2   0.2241 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7829 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1605   1.5524   0.9500  -0.0484   0.1042 &   2.8871 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1019   0.9500            0.4237 &   3.3107 f
  mprj/buf_i[110] (net)                                  2   0.0280 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0352   0.1020   0.9500  -0.0061  -0.0054 &   3.3053 f
  data arrival time                                                                                                  3.3053

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5779   1.0500   0.0000   2.7017 &   4.2961 r
  clock reconvergence pessimism                                                                           0.0000     4.2961
  clock uncertainty                                                                                       0.1000     4.3961
  library hold time                                                                     1.0000            0.1559     4.5521
  data required time                                                                                                 4.5521
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5521
  data arrival time                                                                                                 -3.3053
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2467

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2046 
  total derate : arrival time                                                                             0.0332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2378 

  slack (with derating applied) (VIOLATED)                                                               -1.2467 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0089 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[48] (in)                                                             1.5444                     0.7432 &   2.7432 f
  la_oenb[48] (net)                                      2   0.2148 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7432 f
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5751   0.9500   0.0000   0.1593 &   2.9025 f
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0919   0.9500            0.4165 &   3.3189 f
  mprj/buf_i[112] (net)                                  2   0.0148 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0123   0.0919   0.9500  -0.0011  -0.0006 &   3.3183 f
  data arrival time                                                                                                  3.3183

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5779   1.0500   0.0000   2.7010 &   4.2954 r
  clock reconvergence pessimism                                                                           0.0000     4.2954
  clock uncertainty                                                                                       0.1000     4.3954
  library hold time                                                                     1.0000            0.1591     4.5546
  data required time                                                                                                 4.5546
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5546
  data arrival time                                                                                                 -3.3183
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2045 
  total derate : arrival time                                                                             0.0304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2349 

  slack (with derating applied) (VIOLATED)                                                               -1.2363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0014 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[43] (in)                                                             2.9602                     1.4582 &   3.4582 r
  la_oenb[43] (net)                                      2   0.2528 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.4582 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7473   2.9815   0.9500  -0.4275  -0.2702 &   3.1880 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1062   0.9500            0.0639 &   3.2518 r
  mprj/buf_i[107] (net)                                  2   0.0191 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0053   0.1062   0.9500  -0.0004   0.0002 &   3.2520 r
  data arrival time                                                                                                  3.2520

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5791   1.0500   0.0000   2.6690 &   4.2635 r
  clock reconvergence pessimism                                                                           0.0000     4.2635
  clock uncertainty                                                                                       0.1000     4.3635
  library hold time                                                                     1.0000            0.1183     4.4818
  data required time                                                                                                 4.4818
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4818
  data arrival time                                                                                                 -3.2520
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2030 
  total derate : arrival time                                                                             0.0342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2372 

  slack (with derating applied) (VIOLATED)                                                               -1.2297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9925 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[32] (in)                                                             1.3705                     0.6839 &   2.6839 f
  la_oenb[32] (net)                                      2   0.1895 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6839 f
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.3890   0.9500   0.0000   0.1150 &   2.7989 f
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0765   0.9500            0.3765 &   3.1754 f
  mprj/buf_i[96] (net)                                   1   0.0054 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0039   0.0765   0.9500  -0.0003  -0.0002 &   3.1752 f
  data arrival time                                                                                                  3.1752

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5384 &   4.1328 r
  clock reconvergence pessimism                                                                           0.0000     4.1328
  clock uncertainty                                                                                       0.1000     4.2328
  library hold time                                                                     1.0000            0.1643     4.3971
  data required time                                                                                                 4.3971
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3971
  data arrival time                                                                                                 -3.1752
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1968 
  total derate : arrival time                                                                             0.0259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2227 

  slack (with derating applied) (VIOLATED)                                                               -1.2219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9992 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          3.9379                     1.9906 &   3.9906 r
  la_data_in[24] (net)                                   2   0.3449 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9906 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6565   3.9610   0.9500  -0.9578  -0.8170 &   3.1736 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1157   0.9500            0.0158 &   3.1894 r
  mprj/buf_i[152] (net)                                  2   0.0148 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0403   0.1157   0.9500  -0.0185  -0.0189 &   3.1704 r
  data arrival time                                                                                                  3.1704

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5790   1.0500   0.0000   2.5687 &   4.1631 r
  clock reconvergence pessimism                                                                           0.0000     4.1631
  clock uncertainty                                                                                       0.1000     4.2631
  library hold time                                                                     1.0000            0.1169     4.3801
  data required time                                                                                                 4.3801
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3801
  data arrival time                                                                                                 -3.1704
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1982 
  total derate : arrival time                                                                             0.0596 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2578 

  slack (with derating applied) (VIOLATED)                                                               -1.2096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9518 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[23] (in)                                                          3.7679                     1.9101 &   3.9101 r
  la_data_in[23] (net)                                   2   0.3302 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9101 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5394   3.7881   0.9500  -0.9007  -0.7727 &   3.1375 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1008   0.9500            0.0104 &   3.1479 r
  mprj/buf_i[151] (net)                                  1   0.0056 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1008   0.9500   0.0000   0.0002 &   3.1481 r
  data arrival time                                                                                                  3.1481

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5783   1.0500   0.0000   2.5404 &   4.1348 r
  clock reconvergence pessimism                                                                           0.0000     4.1348
  clock uncertainty                                                                                       0.1000     4.2348
  library hold time                                                                     1.0000            0.1195     4.3543
  data required time                                                                                                 4.3543
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3543
  data arrival time                                                                                                 -3.1481
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1969 
  total derate : arrival time                                                                             0.0547 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2516 

  slack (with derating applied) (VIOLATED)                                                               -1.2062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9546 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[31] (in)                                                          1.4831                     0.7313 &   2.7313 f
  la_data_in[31] (net)                                   2   0.2078 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7313 f
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0653   1.5049   0.9500  -0.0346   0.0969 &   2.8282 f
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0874   0.9500            0.4026 &   3.2308 f
  mprj/buf_i[159] (net)                                  2   0.0120 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0132   0.0874   0.9500  -0.0013  -0.0010 &   3.2298 f
  data arrival time                                                                                                  3.2298

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5790   1.0500   0.0000   2.5706 &   4.1650 r
  clock reconvergence pessimism                                                                           0.0000     4.1650
  clock uncertainty                                                                                       0.1000     4.2650
  library hold time                                                                     1.0000            0.1606     4.4257
  data required time                                                                                                 4.4257
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4257
  data arrival time                                                                                                 -3.2298
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1983 
  total derate : arrival time                                                                             0.0300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2283 

  slack (with derating applied) (VIOLATED)                                                               -1.1959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9675 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             1.6026                     0.7761 &   2.7761 f
  la_oenb[47] (net)                                      2   0.2233 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7761 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6320   0.9500   0.0000   0.1589 &   2.9350 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0949   0.9500            0.4272 &   3.3623 f
  mprj/buf_i[111] (net)                                  2   0.0170 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0328   0.0949   0.9500  -0.0030  -0.0025 &   3.3597 f
  data arrival time                                                                                                  3.3597

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5779   1.0500   0.0000   2.7015 &   4.2960 r
  clock reconvergence pessimism                                                                           0.0000     4.2960
  clock uncertainty                                                                                       0.1000     4.3960
  library hold time                                                                     1.0000            0.1581     4.5541
  data required time                                                                                                 4.5541
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5541
  data arrival time                                                                                                 -3.3597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1944

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2046 
  total derate : arrival time                                                                             0.0310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2356 

  slack (with derating applied) (VIOLATED)                                                               -1.1944 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9588 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[31] (in)                                                             1.3983                     0.6944 &   2.6944 f
  la_oenb[31] (net)                                      2   0.1953 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6944 f
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4191   0.9500   0.0000   0.1210 &   2.8154 f
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0882   0.9500            0.3914 &   3.2068 f
  mprj/buf_i[95] (net)                                   2   0.0145 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0882   0.9500   0.0000   0.0004 &   3.2072 f
  data arrival time                                                                                                  3.2072

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5768   1.0500   0.0000   2.5382 &   4.1326 r
  clock reconvergence pessimism                                                                           0.0000     4.1326
  clock uncertainty                                                                                       0.1000     4.2326
  library hold time                                                                     1.0000            0.1604     4.3930
  data required time                                                                                                 4.3930
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3930
  data arrival time                                                                                                 -3.2072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1968 
  total derate : arrival time                                                                             0.0270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2238 

  slack (with derating applied) (VIOLATED)                                                               -1.1858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9620 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[51] (in)                                                             1.6507                     0.8066 &   2.8066 f
  la_oenb[51] (net)                                      2   0.2307 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8066 f
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1351   1.6771   0.9500  -0.0187   0.1393 &   2.9459 f
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0855   0.9500            0.4246 &   3.3705 f
  mprj/buf_i[115] (net)                                  1   0.0078 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0136   0.0855   0.9500  -0.0013  -0.0011 &   3.3694 f
  data arrival time                                                                                                  3.3694

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5782   1.0500   0.0000   2.6949 &   4.2894 r
  clock reconvergence pessimism                                                                           0.0000     4.2894
  clock uncertainty                                                                                       0.1000     4.3894
  library hold time                                                                     1.0000            0.1613     4.5506
  data required time                                                                                                 4.5506
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5506
  data arrival time                                                                                                 -3.3694
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2043 
  total derate : arrival time                                                                             0.0317 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2360 

  slack (with derating applied) (VIOLATED)                                                               -1.1812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9453 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[24] (in)                                                             1.5643                     0.7729 &   2.7729 f
  la_oenb[24] (net)                                      2   0.2195 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7729 f
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1282   1.5887   0.9500  -0.0773   0.0560 &   2.8289 f
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0935   0.9500            0.4199 &   3.2488 f
  mprj/buf_i[88] (net)                                   2   0.0164 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0152   0.0935   0.9500  -0.0015  -0.0010 &   3.2478 f
  data arrival time                                                                                                  3.2478

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5791   1.0500   0.0000   2.5738 &   4.1682 r
  clock reconvergence pessimism                                                                           0.0000     4.1682
  clock uncertainty                                                                                       0.1000     4.2682
  library hold time                                                                     1.0000            0.1586     4.4268
  data required time                                                                                                 4.4268
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4268
  data arrival time                                                                                                 -3.2478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1790

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2318 

  slack (with derating applied) (VIOLATED)                                                               -1.1790 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9473 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             1.5752                     0.7649 &   2.7649 f
  la_oenb[50] (net)                                      2   0.2198 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7649 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0107   1.6055   0.9500  -0.0009   0.1567 &   2.9216 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0863   0.9500            0.4154 &   3.3370 f
  mprj/buf_i[114] (net)                                  1   0.0095 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0468   0.0863   0.9500  -0.0043  -0.0042 &   3.3328 f
  data arrival time                                                                                                  3.3328

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5794   1.0500   0.0000   2.6496 &   4.2441 r
  clock reconvergence pessimism                                                                           0.0000     4.2441
  clock uncertainty                                                                                       0.1000     4.3441
  library hold time                                                                     1.0000            0.1610     4.5051
  data required time                                                                                                 4.5051
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5051
  data arrival time                                                                                                 -3.3328
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2021 
  total derate : arrival time                                                                             0.0304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2325 

  slack (with derating applied) (VIOLATED)                                                               -1.1723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9397 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[54] (in)                                                          3.9568                     1.9026 &   3.9026 r
  la_data_in[54] (net)                                   2   0.3398 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9026 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4499   3.9979   0.9500  -0.7991  -0.5590 &   3.3436 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1179   0.9500            0.0157 &   3.3592 r
  mprj/buf_i[182] (net)                                  2   0.0164 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0413   0.1179   0.9500  -0.0187  -0.0191 &   3.3402 r
  data arrival time                                                                                                  3.3402

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5779   1.0500   0.0000   2.7002 &   4.2946 r
  clock reconvergence pessimism                                                                           0.0000     4.2946
  clock uncertainty                                                                                       0.1000     4.3946
  library hold time                                                                     1.0000            0.1167     4.5113
  data required time                                                                                                 4.5113
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5113
  data arrival time                                                                                                 -3.3402
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1711

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2045 
  total derate : arrival time                                                                             0.0565 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2610 

  slack (with derating applied) (VIOLATED)                                                               -1.1711 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9102 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          1.7244                     0.8325 &   2.8325 f
  la_data_in[41] (net)                                   2   0.2403 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8325 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3195   1.7563   0.9500  -0.1902  -0.0288 &   2.8038 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0943   0.9500            0.4434 &   3.2472 f
  mprj/buf_i[169] (net)                                  2   0.0133 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0161   0.0943   0.9500  -0.0015  -0.0012 &   3.2460 f
  data arrival time                                                                                                  3.2460

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5767   1.0500   0.0000   2.5595 &   4.1539 r
  clock reconvergence pessimism                                                                           0.0000     4.1539
  clock uncertainty                                                                                       0.1000     4.2539
  library hold time                                                                     1.0000            0.1583     4.4123
  data required time                                                                                                 4.4123
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4123
  data arrival time                                                                                                 -3.2460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1663

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1978 
  total derate : arrival time                                                                             0.0419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2397 

  slack (with derating applied) (VIOLATED)                                                               -1.1663 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9265 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             1.6399                     0.8284 &   2.8284 f
  la_oenb[53] (net)                                      2   0.2371 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8284 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0707   1.6399   0.9500  -0.0247   0.1425 &   2.9709 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0875   0.9500            0.4213 &   3.3922 f
  mprj/buf_i[117] (net)                                  1   0.0099 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0875   0.9500   0.0000   0.0004 &   3.3926 f
  data arrival time                                                                                                  3.3926

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5779   1.0500   0.0000   2.7017 &   4.2961 r
  clock reconvergence pessimism                                                                           0.0000     4.2961
  clock uncertainty                                                                                       0.1000     4.3961
  library hold time                                                                     1.0000            0.1606     4.5567
  data required time                                                                                                 4.5567
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5567
  data arrival time                                                                                                 -3.3926
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1642

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2046 
  total derate : arrival time                                                                             0.0323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2369 

  slack (with derating applied) (VIOLATED)                                                               -1.1642 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9273 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[33] (in)                                                          1.6032                     0.7903 &   2.7903 f
  la_data_in[33] (net)                                   2   0.2247 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7903 f
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1586   1.6272   0.9500  -0.1105   0.0230 &   2.8134 f
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0842   0.9500            0.4165 &   3.2299 f
  mprj/buf_i[161] (net)                                  1   0.0075 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0842   0.9500   0.0000   0.0003 &   3.2302 f
  data arrival time                                                                                                  3.2302

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5768   1.0500   0.0000   2.5378 &   4.1322 r
  clock reconvergence pessimism                                                                           0.0000     4.1322
  clock uncertainty                                                                                       0.1000     4.2322
  library hold time                                                                     1.0000            0.1617     4.3939
  data required time                                                                                                 4.3939
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3939
  data arrival time                                                                                                 -3.2302
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1638

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1968 
  total derate : arrival time                                                                             0.0348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2315 

  slack (with derating applied) (VIOLATED)                                                               -1.1638 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9322 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[38] (in)                                                          1.7061                     0.8248 &   2.8248 f
  la_data_in[38] (net)                                   2   0.2378 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8248 f
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3294   1.7379   0.9500  -0.1889  -0.0286 &   2.7962 f
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0928   0.9500            0.4396 &   3.2357 f
  mprj/buf_i[166] (net)                                  2   0.0124 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0065   0.0929   0.9500  -0.0005  -0.0001 &   3.2356 f
  data arrival time                                                                                                  3.2356

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5768   1.0500   0.0000   2.5378 &   4.1323 r
  clock reconvergence pessimism                                                                           0.0000     4.1323
  clock uncertainty                                                                                       0.1000     4.2323
  library hold time                                                                     1.0000            0.1588     4.3911
  data required time                                                                                                 4.3911
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3911
  data arrival time                                                                                                 -3.2356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1555

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1968 
  total derate : arrival time                                                                             0.0416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2383 

  slack (with derating applied) (VIOLATED)                                                               -1.1555 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9172 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          3.9560                     1.9990 &   3.9990 r
  la_data_in[15] (net)                                   2   0.3462 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9990 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0210   3.9806   0.9500  -1.2048  -1.0746 &   2.9244 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1044   0.9500            0.0024 &   2.9268 r
  mprj/buf_i[143] (net)                                  1   0.0062 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1044   0.9500   0.0000   0.0001 &   2.9269 r
  data arrival time                                                                                                  2.9269

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5613   1.0500   0.0000   2.2618 &   3.8562 r
  clock reconvergence pessimism                                                                           0.0000     3.8562
  clock uncertainty                                                                                       0.1000     3.9562
  library hold time                                                                     1.0000            0.1187     4.0749
  data required time                                                                                                 4.0749
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0749
  data arrival time                                                                                                 -2.9269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1836 
  total derate : arrival time                                                                             0.0704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2540 

  slack (with derating applied) (VIOLATED)                                                               -1.1480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8939 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          1.6340                     0.8224 &   2.8224 f
  la_data_in[37] (net)                                   2   0.2358 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8224 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2670   1.6340   0.9500  -0.1554  -0.0030 &   2.8193 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0856   0.9500            0.4188 &   3.2381 f
  mprj/buf_i[165] (net)                                  1   0.0086 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0856   0.9500   0.0000   0.0003 &   3.2384 f
  data arrival time                                                                                                  3.2384

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5769   1.0500   0.0000   2.5262 &   4.1207 r
  clock reconvergence pessimism                                                                           0.0000     4.1207
  clock uncertainty                                                                                       0.1000     4.2207
  library hold time                                                                     1.0000            0.1612     4.3819
  data required time                                                                                                 4.3819
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3819
  data arrival time                                                                                                 -3.2384
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1962 
  total derate : arrival time                                                                             0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2345 

  slack (with derating applied) (VIOLATED)                                                               -1.1435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9090 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          1.5495                     0.7588 &   2.7588 f
  la_data_in[32] (net)                                   2   0.2168 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7588 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0896   1.5756   0.9500  -0.0563   0.0853 &   2.8441 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0861   0.9500            0.4112 &   3.2552 f
  mprj/buf_i[160] (net)                                  1   0.0098 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0401   0.0861   0.9500  -0.0036  -0.0035 &   3.2518 f
  data arrival time                                                                                                  3.2518

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5768   1.0500   0.0000   2.5389 &   4.1333 r
  clock reconvergence pessimism                                                                           0.0000     4.1333
  clock uncertainty                                                                                       0.1000     4.2333
  library hold time                                                                     1.0000            0.1611     4.3944
  data required time                                                                                                 4.3944
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3944
  data arrival time                                                                                                 -3.2518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1427

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1968 
  total derate : arrival time                                                                             0.0323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2291 

  slack (with derating applied) (VIOLATED)                                                               -1.1427 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9136 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[38] (in)                                                             2.7541                     1.3685 &   3.3685 r
  la_oenb[38] (net)                                      2   0.2386 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3685 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5969   2.7817   0.9500  -0.3378  -0.1949 &   3.1736 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0909   0.9500            0.0612 &   3.2348 r
  mprj/buf_i[102] (net)                                  1   0.0087 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0371   0.0909   0.9500  -0.0168  -0.0173 &   3.2174 r
  data arrival time                                                                                                  3.2174

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5768   1.0500   0.0000   2.5388 &   4.1333 r
  clock reconvergence pessimism                                                                           0.0000     4.1333
  clock uncertainty                                                                                       0.1000     4.2333
  library hold time                                                                     1.0000            0.1204     4.3537
  data required time                                                                                                 4.3537
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3537
  data arrival time                                                                                                 -3.2174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1968 
  total derate : arrival time                                                                             0.0294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2262 

  slack (with derating applied) (VIOLATED)                                                               -1.1363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9101 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[57] (in)                                                          3.8206                     1.8393 &   3.8393 r
  la_data_in[57] (net)                                   2   0.3279 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8393 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5053   3.8602   0.9500  -0.8315  -0.6003 &   3.2391 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1353   0.9500            0.0350 &   3.2741 r
  mprj/buf_i[185] (net)                                  2   0.0316 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0448   0.1356   0.9500  -0.0219  -0.0197 &   3.2544 r
  data arrival time                                                                                                  3.2544

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5790   1.0500   0.0000   2.5705 &   4.1650 r
  clock reconvergence pessimism                                                                           0.0000     4.1650
  clock uncertainty                                                                                       0.1000     4.2650
  library hold time                                                                     1.0000            0.1147     4.3797
  data required time                                                                                                 4.3797
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3797
  data arrival time                                                                                                 -3.2544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1983 
  total derate : arrival time                                                                             0.0590 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2574 

  slack (with derating applied) (VIOLATED)                                                               -1.1253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8679 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[33] (in)                                                             1.4712                     0.7234 &   2.7234 f
  la_oenb[33] (net)                                      2   0.2061 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7234 f
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4950   0.9500   0.0000   0.1340 &   2.8574 f
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0908   0.9500            0.4045 &   3.2619 f
  mprj/buf_i[97] (net)                                   2   0.0155 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0034   0.0908   0.9500  -0.0003   0.0003 &   3.2622 f
  data arrival time                                                                                                  3.2622

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5769   1.0500   0.0000   2.5284 &   4.1229 r
  clock reconvergence pessimism                                                                           0.0000     4.1229
  clock uncertainty                                                                                       0.1000     4.2229
  library hold time                                                                     1.0000            0.1595     4.3824
  data required time                                                                                                 4.3824
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3824
  data arrival time                                                                                                 -3.2622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1963 
  total derate : arrival time                                                                             0.0284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2247 

  slack (with derating applied) (VIOLATED)                                                               -1.1202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8955 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[35] (in)                                                          1.6810                     0.8467 &   2.8467 f
  la_data_in[35] (net)                                   2   0.2428 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8467 f
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3008   1.6810   0.9500  -0.1747  -0.0180 &   2.8286 f
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0859   0.9500            0.4255 &   3.2541 f
  mprj/buf_i[163] (net)                                  1   0.0080 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0859   0.9500   0.0000   0.0003 &   3.2544 f
  data arrival time                                                                                                  3.2544

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5777   1.0500   0.0000   2.5175 &   4.1119 r
  clock reconvergence pessimism                                                                           0.0000     4.1119
  clock uncertainty                                                                                       0.1000     4.2119
  library hold time                                                                     1.0000            0.1611     4.3731
  data required time                                                                                                 4.3731
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3731
  data arrival time                                                                                                 -3.2544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1187

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1958 
  total derate : arrival time                                                                             0.0398 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2357 

  slack (with derating applied) (VIOLATED)                                                               -1.1187 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8830 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[46] (in)                                                          3.2884                     1.6019 &   3.6019 r
  la_data_in[46] (net)                                   2   0.2833 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6019 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7856   3.3165   0.9500  -0.4449  -0.2568 &   3.3450 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1062   0.9500            0.0446 &   3.3896 r
  mprj/buf_i[174] (net)                                  2   0.0146 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1062   0.9500   0.0000   0.0005 &   3.3902 r
  data arrival time                                                                                                  3.3902

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5781   1.0500   0.0000   2.6961 &   4.2905 r
  clock reconvergence pessimism                                                                           0.0000     4.2905
  clock uncertainty                                                                                       0.1000     4.3905
  library hold time                                                                     1.0000            0.1183     4.5088
  data required time                                                                                                 4.5088
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5088
  data arrival time                                                                                                 -3.3902
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1186

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2043 
  total derate : arrival time                                                                             0.0357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2400 

  slack (with derating applied) (VIOLATED)                                                               -1.1186 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8786 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[17] (in)                                                          3.7852                     1.9171 &   3.9171 r
  la_data_in[17] (net)                                   2   0.3316 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9171 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8122   3.8060   0.9500  -1.1138  -0.9941 &   2.9230 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0998   0.9500            0.0082 &   2.9312 r
  mprj/buf_i[145] (net)                                  1   0.0047 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0998   0.9500   0.0000   0.0002 &   2.9314 r
  data arrival time                                                                                                  2.9314

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5583   1.0500   0.0000   2.2277 &   3.8222 r
  clock reconvergence pessimism                                                                           0.0000     3.8222
  clock uncertainty                                                                                       0.1000     3.9222
  library hold time                                                                     1.0000            0.1196     4.0418
  data required time                                                                                                 4.0418
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0418
  data arrival time                                                                                                 -2.9314
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1820 
  total derate : arrival time                                                                             0.0654 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2474 

  slack (with derating applied) (VIOLATED)                                                               -1.1104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8630 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             3.7580                     1.9002 &   3.9002 r
  la_oenb[16] (net)                                      2   0.3288 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9002 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7336   3.7808   0.9500  -1.0646  -0.9423 &   2.9579 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0995   0.9500            0.0095 &   2.9674 r
  mprj/buf_i[80] (net)                                   1   0.0048 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0995   0.9500   0.0000   0.0002 &   2.9676 r
  data arrival time                                                                                                  2.9676

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5613   1.0500   0.0000   2.2597 &   3.8541 r
  clock reconvergence pessimism                                                                           0.0000     3.8541
  clock uncertainty                                                                                       0.1000     3.9541
  library hold time                                                                     1.0000            0.1196     4.0738
  data required time                                                                                                 4.0738
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0738
  data arrival time                                                                                                 -2.9676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1835 
  total derate : arrival time                                                                             0.0630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2465 

  slack (with derating applied) (VIOLATED)                                                               -1.1062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8597 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          1.6584                     0.8358 &   2.8358 f
  la_data_in[36] (net)                                   2   0.2395 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8358 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2840   1.6584   0.9500  -0.1613  -0.0065 &   2.8293 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0835   0.9500            0.4202 &   3.2495 f
  mprj/buf_i[164] (net)                                  1   0.0065 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0066   0.0835   0.9500  -0.0005  -0.0003 &   3.2492 f
  data arrival time                                                                                                  3.2492

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5769   1.0500   0.0000   2.4942 &   4.0886 r
  clock reconvergence pessimism                                                                           0.0000     4.0886
  clock uncertainty                                                                                       0.1000     4.1886
  library hold time                                                                     1.0000            0.1619     4.3506
  data required time                                                                                                 4.3506
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3506
  data arrival time                                                                                                 -3.2492
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1947 
  total derate : arrival time                                                                             0.0388 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2335 

  slack (with derating applied) (VIOLATED)                                                               -1.1014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8679 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             3.8077                     1.9178 &   3.9178 r
  la_oenb[15] (net)                                      2   0.3328 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9178 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7534   3.8331   0.9500  -1.0696  -0.9370 &   2.9808 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1100   0.9500            0.0176 &   2.9984 r
  mprj/buf_i[79] (net)                                   1   0.0119 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0294   0.1100   0.9500  -0.0148  -0.0152 &   2.9832 r
  data arrival time                                                                                                  2.9832

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5613   1.0500   0.0000   2.2623 &   3.8567 r
  clock reconvergence pessimism                                                                           0.0000     3.8567
  clock uncertainty                                                                                       0.1000     3.9567
  library hold time                                                                     1.0000            0.1176     4.0743
  data required time                                                                                                 4.0743
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0743
  data arrival time                                                                                                 -2.9832
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0911

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1837 
  total derate : arrival time                                                                             0.0650 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2486 

  slack (with derating applied) (VIOLATED)                                                               -1.0911 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8425 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          1.8656                     0.9409 &   2.9409 f
  la_data_in[56] (net)                                   2   0.2701 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9409 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4378   1.8656   0.9500  -0.2424  -0.0590 &   2.8819 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1073   0.9500            0.4715 &   3.3534 f
  mprj/buf_i[184] (net)                                  2   0.0260 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0301   0.1074   0.9500  -0.0029  -0.0019 &   3.3515 f
  data arrival time                                                                                                  3.3515

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5794   1.0500   0.0000   2.5925 &   4.1869 r
  clock reconvergence pessimism                                                                           0.0000     4.1869
  clock uncertainty                                                                                       0.1000     4.2869
  library hold time                                                                     1.0000            0.1545     4.4415
  data required time                                                                                                 4.4415
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4415
  data arrival time                                                                                                 -3.3515
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0899

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0474 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2468 

  slack (with derating applied) (VIOLATED)                                                               -1.0899 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8431 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[59] (in)                                                             3.2000                     1.5521 &   3.5521 r
  la_oenb[59] (net)                                      2   0.2753 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5521 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8930   3.2299   0.9500  -0.5189  -0.3253 &   3.2268 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1252   0.9500            0.0622 &   3.2890 r
  mprj/buf_i[123] (net)                                  2   0.0306 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0364   0.1256   0.9500  -0.0186  -0.0158 &   3.2732 r
  data arrival time                                                                                                  3.2732

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5787   1.0500   0.0000   2.5526 &   4.1471 r
  clock reconvergence pessimism                                                                           0.0000     4.1471
  clock uncertainty                                                                                       0.1000     4.2471
  library hold time                                                                     1.0000            0.1158     4.3629
  data required time                                                                                                 4.3629
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3629
  data arrival time                                                                                                 -3.2732
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1975 
  total derate : arrival time                                                                             0.0419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2394 

  slack (with derating applied) (VIOLATED)                                                               -1.0897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8503 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             1.5684                     0.7867 &   2.7867 f
  la_oenb[40] (net)                                      2   0.2213 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7867 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0076   1.5889   0.9500  -0.0032   0.1331 &   2.9198 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0879   0.9500            0.4146 &   3.3344 f
  mprj/buf_i[104] (net)                                  2   0.0110 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0879   0.9500   0.0000   0.0004 &   3.3348 f
  data arrival time                                                                                                  3.3348

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5767   1.0500   0.0000   2.5576 &   4.1521 r
  clock reconvergence pessimism                                                                           0.0000     4.1521
  clock uncertainty                                                                                       0.1000     4.2521
  library hold time                                                                     1.0000            0.1605     4.4126
  data required time                                                                                                 4.4126
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4126
  data arrival time                                                                                                 -3.3348
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1977 
  total derate : arrival time                                                                             0.0292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2269 

  slack (with derating applied) (VIOLATED)                                                               -1.0778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8509 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               0.7396                     0.3893 &   2.3893 f
  io_in[19] (net)                                        2   0.1058 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.3893 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.7448   0.9500   0.0000   0.0340 &   2.4233 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0824   0.9500            0.2833 &   2.7067 f
  mprj/buf_i[211] (net)                                  2   0.0305 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0826   0.9500   0.0000   0.0022 &   2.7089 f
  data arrival time                                                                                                  2.7089

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2567   1.0500   0.0000   1.9296 &   3.5240 r
  clock reconvergence pessimism                                                                           0.0000     3.5240
  clock uncertainty                                                                                       0.1000     3.6240
  library hold time                                                                     1.0000            0.1622     3.7862
  data required time                                                                                                 3.7862
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7862
  data arrival time                                                                                                 -2.7089
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0773

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1678 
  total derate : arrival time                                                                             0.0168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1846 

  slack (with derating applied) (VIOLATED)                                                               -1.0773 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8927 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          4.0734                     2.0607 &   4.0607 r
  la_data_in[13] (net)                                   2   0.3570 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0607 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9575   4.0968   0.9500  -1.1877  -1.0516 &   3.0092 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1020   0.9500           -0.0081 &   3.0011 r
  mprj/buf_i[141] (net)                                  1   0.0034 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1020   0.9500   0.0000   0.0001 &   3.0012 r
  data arrival time                                                                                                  3.0012

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5613   1.0500   0.0000   2.2622 &   3.8566 r
  clock reconvergence pessimism                                                                           0.0000     3.8566
  clock uncertainty                                                                                       0.1000     3.9566
  library hold time                                                                     1.0000            0.1192     4.0758
  data required time                                                                                                 4.0758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0758
  data arrival time                                                                                                 -3.0012
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0747

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1836 
  total derate : arrival time                                                                             0.0701 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2537 

  slack (with derating applied) (VIOLATED)                                                               -1.0747 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8209 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[34] (in)                                                          3.4481                     1.6895 &   3.6895 r
  la_data_in[34] (net)                                   2   0.2981 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6895 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2691   3.4748   0.9500  -0.6526  -0.4694 &   3.2201 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1073   0.9500            0.0364 &   3.2565 r
  mprj/buf_i[162] (net)                                  2   0.0136 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0070   0.1073   0.9500  -0.0020  -0.0017 &   3.2548 r
  data arrival time                                                                                                  3.2548

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5769   1.0500   0.0000   2.5135 &   4.1079 r
  clock reconvergence pessimism                                                                           0.0000     4.1079
  clock uncertainty                                                                                       0.1000     4.2079
  library hold time                                                                     1.0000            0.1180     4.3260
  data required time                                                                                                 4.3260
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3260
  data arrival time                                                                                                 -3.2548
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0711

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1956 
  total derate : arrival time                                                                             0.0460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2416 

  slack (with derating applied) (VIOLATED)                                                               -1.0711 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8295 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[30] (in)                                                             2.6368                     1.3181 &   3.3181 r
  la_oenb[30] (net)                                      2   0.2297 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3181 r
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3260   2.6618   0.9500  -0.1983  -0.0645 &   3.2536 r
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0944   0.9500            0.0719 &   3.3255 r
  mprj/buf_i[94] (net)                                   2   0.0126 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0131   0.0944   0.9500  -0.0055  -0.0053 &   3.3202 r
  data arrival time                                                                                                  3.3202

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5791   1.0500   0.0000   2.5724 &   4.1668 r
  clock reconvergence pessimism                                                                           0.0000     4.1668
  clock uncertainty                                                                                       0.1000     4.2668
  library hold time                                                                     1.0000            0.1201     4.3869
  data required time                                                                                                 4.3869
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3869
  data arrival time                                                                                                 -3.3202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0668

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1984 
  total derate : arrival time                                                                             0.0216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2200 

  slack (with derating applied) (VIOLATED)                                                               -1.0668 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8468 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[45] (in)                                                             3.0330                     1.5132 &   3.5132 r
  la_oenb[45] (net)                                      2   0.2638 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5132 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4477   3.0589   0.9500  -0.2612  -0.1048 &   3.4085 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1105   0.9500            0.0632 &   3.4717 r
  mprj/buf_i[109] (net)                                  2   0.0221 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0466   0.1106   0.9500  -0.0223  -0.0227 &   3.4490 r
  data arrival time                                                                                                  3.4490

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5781   1.0500   0.0000   2.6970 &   4.2914 r
  clock reconvergence pessimism                                                                           0.0000     4.2914
  clock uncertainty                                                                                       0.1000     4.3914
  library hold time                                                                     1.0000            0.1175     4.5089
  data required time                                                                                                 4.5089
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5089
  data arrival time                                                                                                 -3.4490
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2044 
  total derate : arrival time                                                                             0.0265 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2308 

  slack (with derating applied) (VIOLATED)                                                               -1.0599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8291 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[53] (in)                                                          3.4195                     1.6590 &   3.6590 r
  la_data_in[53] (net)                                   2   0.2944 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6590 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7682   3.4509   0.9500  -0.4339  -0.2253 &   3.4337 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0967   0.9500            0.0266 &   3.4603 r
  mprj/buf_i[181] (net)                                  1   0.0060 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0967   0.9500   0.0000   0.0001 &   3.4605 r
  data arrival time                                                                                                  3.4605

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5780   1.0500   0.0000   2.6997 &   4.2942 r
  clock reconvergence pessimism                                                                           0.0000     4.2942
  clock uncertainty                                                                                       0.1000     4.3942
  library hold time                                                                     1.0000            0.1199     4.5141
  data required time                                                                                                 4.5141
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5141
  data arrival time                                                                                                 -3.4605
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0536

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2045 
  total derate : arrival time                                                                             0.0352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2397 

  slack (with derating applied) (VIOLATED)                                                               -1.0536 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8139 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[39] (in)                                                             3.2340                     1.5896 &   3.5896 r
  la_oenb[39] (net)                                      2   0.2795 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5896 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8494   3.2577   0.9500  -0.4947  -0.3188 &   3.2708 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1048   0.9500            0.0467 &   3.3175 r
  mprj/buf_i[103] (net)                                  2   0.0140 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0063   0.1048   0.9500  -0.0033  -0.0030 &   3.3145 r
  data arrival time                                                                                                  3.3145

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5767   1.0500   0.0000   2.5550 &   4.1495 r
  clock reconvergence pessimism                                                                           0.0000     4.1495
  clock uncertainty                                                                                       0.1000     4.2495
  library hold time                                                                     1.0000            0.1186     4.3681
  data required time                                                                                                 4.3681
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3681
  data arrival time                                                                                                 -3.3145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0535

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1976 
  total derate : arrival time                                                                             0.0379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2355 

  slack (with derating applied) (VIOLATED)                                                               -1.0535 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8180 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             3.8356                     1.9150 &   3.9150 r
  la_oenb[14] (net)                                      2   0.3343 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9150 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7347   3.8670   0.9500  -1.0538  -0.9037 &   3.0112 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1055   0.9500            0.0106 &   3.0219 r
  mprj/buf_i[78] (net)                                   1   0.0082 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1055   0.9500   0.0000   0.0003 &   3.0222 r
  data arrival time                                                                                                  3.0222

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5613   1.0500   0.0000   2.2597 &   3.8541 r
  clock reconvergence pessimism                                                                           0.0000     3.8541
  clock uncertainty                                                                                       0.1000     3.9541
  library hold time                                                                     1.0000            0.1184     4.0725
  data required time                                                                                                 4.0725
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0725
  data arrival time                                                                                                 -3.0222
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0504

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1835 
  total derate : arrival time                                                                             0.0639 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2475 

  slack (with derating applied) (VIOLATED)                                                               -1.0504 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8029 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          2.0054                     1.0023 &   3.0023 f
  la_data_in[58] (net)                                   2   0.2896 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0023 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6158   2.0054   0.9500  -0.3429  -0.1438 &   2.8585 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1085   0.9500            0.4914 &   3.3500 f
  mprj/buf_i[186] (net)                                  2   0.0239 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0184   0.1086   0.9500  -0.0017  -0.0005 &   3.3495 f
  data arrival time                                                                                                  3.3495

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5768   1.0500   0.0000   2.5510 &   4.1454 r
  clock reconvergence pessimism                                                                           0.0000     4.1454
  clock uncertainty                                                                                       0.1000     4.2454
  library hold time                                                                     1.0000            0.1542     4.3996
  data required time                                                                                                 4.3996
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3996
  data arrival time                                                                                                 -3.3495
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1974 
  total derate : arrival time                                                                             0.0545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2519 

  slack (with derating applied) (VIOLATED)                                                               -1.0502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7982 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[34] (in)                                                             1.6468                     0.8317 &   2.8317 f
  la_oenb[34] (net)                                      2   0.2329 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8317 f
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1309   1.6656   0.9500  -0.0781   0.0548 &   2.8865 f
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0842   0.9500            0.4218 &   3.3083 f
  mprj/buf_i[98] (net)                                   1   0.0069 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0842   0.9500   0.0000   0.0003 &   3.3085 f
  data arrival time                                                                                                  3.3085

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5769   1.0500   0.0000   2.4969 &   4.0914 r
  clock reconvergence pessimism                                                                           0.0000     4.0914
  clock uncertainty                                                                                       0.1000     4.1914
  library hold time                                                                     1.0000            0.1617     4.3531
  data required time                                                                                                 4.3531
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3531
  data arrival time                                                                                                 -3.3085
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1948 
  total derate : arrival time                                                                             0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2281 

  slack (with derating applied) (VIOLATED)                                                               -1.0445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8164 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          1.6550                     0.8019 &   2.8019 f
  la_data_in[40] (net)                                   2   0.2307 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8019 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0343   1.6855   0.9500  -0.0214   0.1372 &   2.9391 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0932   0.9500            0.4326 &   3.3718 f
  mprj/buf_i[168] (net)                                  2   0.0135 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0048   0.0932   0.9500  -0.0005  -0.0001 &   3.3716 f
  data arrival time                                                                                                  3.3716

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5767   1.0500   0.0000   2.5574 &   4.1519 r
  clock reconvergence pessimism                                                                           0.0000     4.1519
  clock uncertainty                                                                                       0.1000     4.2519
  library hold time                                                                     1.0000            0.1587     4.4106
  data required time                                                                                                 4.4106
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4106
  data arrival time                                                                                                 -3.3716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0390

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1977 
  total derate : arrival time                                                                             0.0323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2300 

  slack (with derating applied) (VIOLATED)                                                               -1.0390 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8090 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             3.9436                     1.9993 &   3.9993 r
  la_oenb[19] (net)                                      2   0.3457 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9993 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7294   3.9650   0.9500  -1.0057  -0.8765 &   3.1228 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1038   0.9500            0.0028 &   3.1256 r
  mprj/buf_i[83] (net)                                   1   0.0060 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1038   0.9500   0.0000   0.0002 &   3.1258 r
  data arrival time                                                                                                  3.1258

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5695   1.0500   0.0000   2.3421 &   3.9366 r
  clock reconvergence pessimism                                                                           0.0000     3.9366
  clock uncertainty                                                                                       0.1000     4.0366
  library hold time                                                                     1.0000            0.1188     4.1554
  data required time                                                                                                 4.1554
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1554
  data arrival time                                                                                                 -3.1258
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0296

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1875 
  total derate : arrival time                                                                             0.0599 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2473 

  slack (with derating applied) (VIOLATED)                                                               -1.0296 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7822 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[56] (in)                                                             1.6120                     0.8161 &   2.8161 f
  la_oenb[56] (net)                                      2   0.2332 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8161 f
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0119   1.6120   0.9500  -0.0010   0.1618 &   2.9779 f
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1139   0.9500            0.4406 &   3.4185 f
  mprj/buf_i[120] (net)                                  2   0.0375 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0530   0.1142   0.9500  -0.0113  -0.0087 &   3.4098 f
  data arrival time                                                                                                  3.4098

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5793   1.0500   0.0000   2.5831 &   4.1776 r
  clock reconvergence pessimism                                                                           0.0000     4.1776
  clock uncertainty                                                                                       0.1000     4.2776
  library hold time                                                                     1.0000            0.1527     4.4303
  data required time                                                                                                 4.4303
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4303
  data arrival time                                                                                                 -3.4098
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1989 
  total derate : arrival time                                                                             0.0325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2315 

  slack (with derating applied) (VIOLATED)                                                               -1.0205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7890 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               3.7733                     1.9354 &   3.9354 r
  io_in[22] (net)                                        2   0.3322 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9354 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2371   3.7859   0.9500  -1.2829  -1.1946 &   2.7407 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1401   0.9500            0.0449 &   2.7857 r
  mprj/buf_i[214] (net)                                  2   0.0373 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0098   0.1403   0.9500  -0.0032  -0.0005 &   2.7852 r
  data arrival time                                                                                                  2.7852

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2421   1.0500   0.0000   1.9919 &   3.5863 r
  clock reconvergence pessimism                                                                           0.0000     3.5863
  clock uncertainty                                                                                       0.1000     3.6863
  library hold time                                                                     1.0000            0.1141     3.8005
  data required time                                                                                                 3.8005
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8005
  data arrival time                                                                                                 -2.7852
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1708 
  total derate : arrival time                                                                             0.0748 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2456 

  slack (with derating applied) (VIOLATED)                                                               -1.0152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7696 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             3.9486                     1.9963 &   3.9963 r
  la_oenb[13] (net)                                      2   0.3457 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9963 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8787   3.9728   0.9500  -1.0817  -0.9481 &   3.0482 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1139   0.9500            0.0133 &   3.0614 r
  mprj/buf_i[77] (net)                                   2   0.0132 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1139   0.9500   0.0000   0.0004 &   3.0618 r
  data arrival time                                                                                                  3.0618

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5613   1.0500   0.0000   2.2630 &   3.8575 r
  clock reconvergence pessimism                                                                           0.0000     3.8575
  clock uncertainty                                                                                       0.1000     3.9575
  library hold time                                                                     1.0000            0.1171     4.0746
  data required time                                                                                                 4.0746
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0746
  data arrival time                                                                                                 -3.0618
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0128

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1837 
  total derate : arrival time                                                                             0.0647 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2484 

  slack (with derating applied) (VIOLATED)                                                               -1.0128 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7644 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              4.6040                     2.3087 &   4.3087 r
  la_oenb[0] (net)                                       2   0.4024 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.3087 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0650   4.6388   0.9500  -1.7500  -1.5885 &   2.7202 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1107   0.9500           -0.0346 &   2.6856 r
  mprj/buf_i[64] (net)                                   1   0.0042 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1107   0.9500   0.0000   0.0001 &   2.6857 r
  data arrival time                                                                                                  2.6857

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4671   1.0500   0.0000   1.8614 &   3.4559 r
  clock reconvergence pessimism                                                                           0.0000     3.4559
  clock uncertainty                                                                                       0.1000     3.5559
  library hold time                                                                     1.0000            0.1175     3.6734
  data required time                                                                                                 3.6734
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6734
  data arrival time                                                                                                 -2.6857
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1646 
  total derate : arrival time                                                                             0.1023 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2668 

  slack (with derating applied) (VIOLATED)                                                               -0.9876 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7208 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             3.8907                     1.9632 &   3.9632 r
  la_oenb[12] (net)                                      2   0.3403 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9632 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7793   3.9155   0.9500  -1.1090  -0.9771 &   2.9861 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1025   0.9500            0.0044 &   2.9905 r
  mprj/buf_i[76] (net)                                   1   0.0056 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1025   0.9500   0.0000   0.0002 &   2.9908 r
  data arrival time                                                                                                  2.9908

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5498   1.0500   0.0000   2.1634 &   3.7579 r
  clock reconvergence pessimism                                                                           0.0000     3.7579
  clock uncertainty                                                                                       0.1000     3.8579
  library hold time                                                                     1.0000            0.1191     3.9769
  data required time                                                                                                 3.9769
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9769
  data arrival time                                                                                                 -2.9908
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1789 
  total derate : arrival time                                                                             0.0656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2445 

  slack (with derating applied) (VIOLATED)                                                               -0.9862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7417 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[18] (in)                                                          1.2725                     0.6341 &   2.6341 f
  la_data_in[18] (net)                                   2   0.1796 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6341 f
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.2905   0.9500   0.0000   0.1080 &   2.7421 f
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0736   0.9500            0.3594 &   3.1015 f
  mprj/buf_i[146] (net)                                  1   0.0050 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0736   0.9500   0.0000   0.0002 &   3.1017 f
  data arrival time                                                                                                  3.1017

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5583   1.0500   0.0000   2.2277 &   3.8222 r
  clock reconvergence pessimism                                                                           0.0000     3.8222
  clock uncertainty                                                                                       0.1000     3.9222
  library hold time                                                                     1.0000            0.1652     4.0874
  data required time                                                                                                 4.0874
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0874
  data arrival time                                                                                                 -3.1017
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9857

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1820 
  total derate : arrival time                                                                             0.0246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2066 

  slack (with derating applied) (VIOLATED)                                                               -0.9857 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7791 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             1.3298                     0.6736 &   2.6736 f
  la_oenb[17] (net)                                      2   0.1847 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6736 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.3444   0.9500   0.0000   0.0999 &   2.7734 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0750   0.9500            0.3685 &   3.1420 f
  mprj/buf_i[81] (net)                                   1   0.0050 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0750   0.9500   0.0000   0.0001 &   3.1421 f
  data arrival time                                                                                                  3.1421

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5613   1.0500   0.0000   2.2555 &   3.8499 r
  clock reconvergence pessimism                                                                           0.0000     3.8499
  clock uncertainty                                                                                       0.1000     3.9499
  library hold time                                                                     1.0000            0.1648     4.1147
  data required time                                                                                                 4.1147
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1147
  data arrival time                                                                                                 -3.1421
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1833 
  total derate : arrival time                                                                             0.0247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2080 

  slack (with derating applied) (VIOLATED)                                                               -0.9726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7646 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[60] (in)                                                             1.6396                     0.7899 &   2.7899 f
  la_oenb[60] (net)                                      2   0.2283 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7899 f
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6733   0.9500   0.0000   0.1729 &   2.9629 f
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1131   0.9500            0.4474 &   3.4103 f
  mprj/buf_i[124] (net)                                  2   0.0342 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0081   0.1135   0.9500  -0.0007   0.0030 &   3.4133 f
  data arrival time                                                                                                  3.4133

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5783   1.0500   0.0000   2.5385 &   4.1329 r
  clock reconvergence pessimism                                                                           0.0000     4.1329
  clock uncertainty                                                                                       0.1000     4.2329
  library hold time                                                                     1.0000            0.1529     4.3859
  data required time                                                                                                 4.3859
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3859
  data arrival time                                                                                                 -3.4133
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1968 
  total derate : arrival time                                                                             0.0329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2297 

  slack (with derating applied) (VIOLATED)                                                               -0.9726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7429 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[58] (in)                                                             1.6599                     0.8286 &   2.8286 f
  la_oenb[58] (net)                                      2   0.2393 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8286 f
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6599   0.9500   0.0000   0.1813 &   3.0099 f
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1006   0.9500            0.4370 &   3.4468 f
  mprj/buf_i[122] (net)                                  2   0.0236 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0129   0.1006   0.9500  -0.0012  -0.0000 &   3.4468 f
  data arrival time                                                                                                  3.4468

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5768   1.0500   0.0000   2.5487 &   4.1432 r
  clock reconvergence pessimism                                                                           0.0000     4.1432
  clock uncertainty                                                                                       0.1000     4.2432
  library hold time                                                                     1.0000            0.1563     4.3995
  data required time                                                                                                 4.3995
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3995
  data arrival time                                                                                                 -3.4468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1973 
  total derate : arrival time                                                                             0.0327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2300 

  slack (with derating applied) (VIOLATED)                                                               -0.9526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7227 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[55] (in)                                                             3.1710                     1.5470 &   3.5470 r
  la_oenb[55] (net)                                      2   0.2733 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5470 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5823   3.1984   0.9500  -0.3312  -0.1362 &   3.4109 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1163   0.9500            0.0604 &   3.4713 r
  mprj/buf_i[119] (net)                                  2   0.0258 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0087   0.1164   0.9500  -0.0048  -0.0039 &   3.4674 r
  data arrival time                                                                                                  3.4674

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5795   1.0500   0.0000   2.6005 &   4.1950 r
  clock reconvergence pessimism                                                                           0.0000     4.1950
  clock uncertainty                                                                                       0.1000     4.2950
  library hold time                                                                     1.0000            0.1169     4.4119
  data required time                                                                                                 4.4119
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4119
  data arrival time                                                                                                 -3.4674
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1998 
  total derate : arrival time                                                                             0.0312 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2309 

  slack (with derating applied) (VIOLATED)                                                               -0.9445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7135 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               0.9059                     0.4686 &   2.4686 f
  io_in[20] (net)                                        2   0.1292 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.4686 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.9159   0.9500   0.0000   0.0551 &   2.5237 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0873   0.9500            0.3154 &   2.8392 f
  mprj/buf_i[212] (net)                                  2   0.0298 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0875   0.9500   0.0000   0.0023 &   2.8414 f
  data arrival time                                                                                                  2.8414

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2567   1.0500   0.0000   1.9285 &   3.5230 r
  clock reconvergence pessimism                                                                           0.0000     3.5230
  clock uncertainty                                                                                       0.1000     3.6230
  library hold time                                                                     1.0000            0.1606     3.7836
  data required time                                                                                                 3.7836
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7836
  data arrival time                                                                                                 -2.8414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9421

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1678 
  total derate : arrival time                                                                             0.0196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1874 

  slack (with derating applied) (VIOLATED)                                                               -0.9421 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7547 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[0] (in)                                                           5.1299                     2.5718 &   4.5718 r
  la_data_in[0] (net)                                    2   0.4490 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5718 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.3851   5.1717   0.9500  -2.3992  -2.2361 &   2.3357 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1218   0.9500           -0.0573 &   2.2784 r
  mprj/buf_i[128] (net)                                  1   0.0068 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1218   0.9500   0.0000   0.0002 &   2.2786 r
  data arrival time                                                                                                  2.2786

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1764   1.0500   0.0000   1.4061 &   3.0006 r
  clock reconvergence pessimism                                                                           0.0000     3.0006
  clock uncertainty                                                                                       0.1000     3.1006
  library hold time                                                                     1.0000            0.1162     3.2168
  data required time                                                                                                 3.2168
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2168
  data arrival time                                                                                                 -2.2786
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1429 
  total derate : arrival time                                                                             0.1376 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2805 

  slack (with derating applied) (VIOLATED)                                                               -0.9383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6578 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          1.4576                     0.7331 &   2.7331 f
  la_data_in[14] (net)                                   2   0.2056 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7331 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0807   1.4747   0.9500  -0.0547   0.0584 &   2.7916 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0797   0.9500            0.3916 &   3.1831 f
  mprj/buf_i[142] (net)                                  1   0.0065 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0797   0.9500   0.0000   0.0002 &   3.1834 f
  data arrival time                                                                                                  3.1834

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5613   1.0500   0.0000   2.2621 &   3.8566 r
  clock reconvergence pessimism                                                                           0.0000     3.8566
  clock uncertainty                                                                                       0.1000     3.9566
  library hold time                                                                     1.0000            0.1632     4.1198
  data required time                                                                                                 4.1198
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1198
  data arrival time                                                                                                 -3.1834
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9364

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1836 
  total derate : arrival time                                                                             0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2131 

  slack (with derating applied) (VIOLATED)                                                               -0.9364 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7233 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          1.4527                     0.7393 &   2.7393 f
  la_data_in[11] (net)                                   2   0.2057 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7393 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3524   1.4669   0.9500  -0.2040  -0.1062 &   2.6332 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0772   0.9500            0.3882 &   3.0214 f
  mprj/buf_i[139] (net)                                  1   0.0046 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0772   0.9500   0.0000   0.0001 &   3.0215 f
  data arrival time                                                                                                  3.0215

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5380   1.0500   0.0000   2.0939 &   3.6883 r
  clock reconvergence pessimism                                                                           0.0000     3.6883
  clock uncertainty                                                                                       0.1000     3.7883
  library hold time                                                                     1.0000            0.1640     3.9524
  data required time                                                                                                 3.9524
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9524
  data arrival time                                                                                                 -3.0215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1756 
  total derate : arrival time                                                                             0.0363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2120 

  slack (with derating applied) (VIOLATED)                                                               -0.9309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7189 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             1.7061                     0.8519 &   2.8519 f
  la_oenb[57] (net)                                      2   0.2460 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8519 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7061   0.9500   0.0000   0.1847 &   3.0367 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0992   0.9500            0.4417 &   3.4783 f
  mprj/buf_i[121] (net)                                  2   0.0204 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0992   0.9500   0.0000   0.0009 &   3.4792 f
  data arrival time                                                                                                  3.4792

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5767   1.0500   0.0000   2.5563 &   4.1508 r
  clock reconvergence pessimism                                                                           0.0000     4.1508
  clock uncertainty                                                                                       0.1000     4.2508
  library hold time                                                                     1.0000            0.1567     4.4075
  data required time                                                                                                 4.4075
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4075
  data arrival time                                                                                                 -3.4792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9282

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1977 
  total derate : arrival time                                                                             0.0330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2307 

  slack (with derating applied) (VIOLATED)                                                               -0.9282 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6976 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               1.0018                     0.5274 &   2.5274 f
  io_in[18] (net)                                        2   0.1439 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.5274 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.0094   0.9500   0.0000   0.0533 &   2.5806 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0919   0.9500            0.3345 &   2.9151 f
  mprj/buf_i[210] (net)                                  2   0.0316 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0921   0.9500   0.0000   0.0023 &   2.9174 f
  data arrival time                                                                                                  2.9174

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2567   1.0500   0.0000   1.9297 &   3.5241 r
  clock reconvergence pessimism                                                                           0.0000     3.5241
  clock uncertainty                                                                                       0.1000     3.6241
  library hold time                                                                     1.0000            0.1591     3.7832
  data required time                                                                                                 3.7832
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7832
  data arrival time                                                                                                 -2.9174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8658

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1678 
  total derate : arrival time                                                                             0.0205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1883 

  slack (with derating applied) (VIOLATED)                                                               -0.8658 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6775 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              4.7369                     2.3694 &   4.3694 r
  la_oenb[4] (net)                                       2   0.4138 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.3694 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0735   4.7760   0.9500  -1.6975  -1.5270 &   2.8424 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1144   0.9500           -0.0394 &   2.8030 r
  mprj/buf_i[68] (net)                                   1   0.0055 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1144   0.9500   0.0000   0.0001 &   2.8031 r
  data arrival time                                                                                                  2.8031

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4668   1.0500   0.0000   1.8571 &   3.4516 r
  clock reconvergence pessimism                                                                           0.0000     3.4516
  clock uncertainty                                                                                       0.1000     3.5516
  library hold time                                                                     1.0000            0.1171     3.6687
  data required time                                                                                                 3.6687
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6687
  data arrival time                                                                                                 -2.8031
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8655

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1644 
  total derate : arrival time                                                                             0.1002 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2646 

  slack (with derating applied) (VIOLATED)                                                               -0.8655 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6010 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[30] (in)                                                               4.6147                     2.1858 &   4.1858 r
  io_in[30] (net)                                        2   0.3947 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1858 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6132   4.6708   0.9500  -1.4595  -1.1756 &   3.0102 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1366   0.9500           -0.0065 &   3.0037 r
  mprj/buf_i[222] (net)                                  2   0.0248 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1366   0.9500   0.0000   0.0011 &   3.0048 r
  data arrival time                                                                                                  3.0048

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2551   1.0500   0.0000   2.0578 &   3.6522 r
  clock reconvergence pessimism                                                                           0.0000     3.6522
  clock uncertainty                                                                                       0.1000     3.7522
  library hold time                                                                     1.0000            0.1146     3.8668
  data required time                                                                                                 3.8668
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8668
  data arrival time                                                                                                 -3.0048
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8620

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1739 
  total derate : arrival time                                                                             0.0921 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2660 

  slack (with derating applied) (VIOLATED)                                                               -0.8620 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5959 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             2.0255                     1.0230 &   3.0230 f
  la_oenb[54] (net)                                      2   0.2931 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0230 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1369   2.0255   0.9500  -0.0767   0.1238 &   3.1469 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1095   0.9500            0.4948 &   3.6417 f
  mprj/buf_i[118] (net)                                  2   0.0243 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0295   0.1096   0.9500  -0.0029  -0.0021 &   3.6396 f
  data arrival time                                                                                                  3.6396

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5796   1.0500   0.0000   2.6277 &   4.2221 r
  clock reconvergence pessimism                                                                           0.0000     4.2221
  clock uncertainty                                                                                       0.1000     4.3221
  library hold time                                                                     1.0000            0.1539     4.4761
  data required time                                                                                                 4.4761
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4761
  data arrival time                                                                                                 -3.6396
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8365

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2011 
  total derate : arrival time                                                                             0.0408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2419 

  slack (with derating applied) (VIOLATED)                                                               -0.8365 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5946 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          1.8088                     0.9143 &   2.9143 f
  la_data_in[61] (net)                                   2   0.2617 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9143 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1628   1.8088   0.9500  -0.0280   0.1574 &   3.0717 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1321   0.9500            0.4823 &   3.5540 f
  mprj/buf_i[189] (net)                                  2   0.0505 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0092   0.1332   0.9500  -0.0011   0.0050 &   3.5590 f
  data arrival time                                                                                                  3.5590

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5781   1.0500   0.0000   2.5341 &   4.1286 r
  clock reconvergence pessimism                                                                           0.0000     4.1286
  clock uncertainty                                                                                       0.1000     4.2286
  library hold time                                                                     1.0000            0.1478     4.3764
  data required time                                                                                                 4.3764
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3764
  data arrival time                                                                                                 -3.5590
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1966 
  total derate : arrival time                                                                             0.0370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2336 

  slack (with derating applied) (VIOLATED)                                                               -0.8173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5837 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[24] (in)                                                               4.7137                     2.3094 &   4.3094 r
  io_in[24] (net)                                        2   0.4082 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3094 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.7533   4.7429   0.9500  -1.5203  -1.3013 &   3.0082 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1556   0.9500            0.0044 &   3.0126 r
  mprj/buf_i[216] (net)                                  2   0.0388 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0386   0.1558   0.9500  -0.0207  -0.0185 &   2.9941 r
  data arrival time                                                                                                  2.9941

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2419   1.0500   0.0000   1.9931 &   3.5876 r
  clock reconvergence pessimism                                                                           0.0000     3.5876
  clock uncertainty                                                                                       0.1000     3.6876
  library hold time                                                                     1.0000            0.1124     3.8000
  data required time                                                                                                 3.8000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8000
  data arrival time                                                                                                 -2.9941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1708 
  total derate : arrival time                                                                             0.0930 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2638 

  slack (with derating applied) (VIOLATED)                                                               -0.8059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5421 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[59] (in)                                                          3.5238                     1.7049 &   3.7049 r
  la_data_in[59] (net)                                   2   0.3031 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7049 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7244   3.5572   0.9500  -0.4212  -0.1977 &   3.5073 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1362   0.9500            0.0537 &   3.5609 r
  mprj/buf_i[187] (net)                                  2   0.0365 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0379   0.1366   0.9500  -0.0193  -0.0164 &   3.5445 r
  data arrival time                                                                                                  3.5445

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5769   1.0500   0.0000   2.5372 &   4.1317 r
  clock reconvergence pessimism                                                                           0.0000     4.1317
  clock uncertainty                                                                                       0.1000     4.2317
  library hold time                                                                     1.0000            0.1146     4.3463
  data required time                                                                                                 4.3463
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3463
  data arrival time                                                                                                 -3.5445
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8017

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1967 
  total derate : arrival time                                                                             0.0379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2347 

  slack (with derating applied) (VIOLATED)                                                               -0.8017 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5670 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[9] (in)                                                           1.3530                     0.6773 &   2.6773 f
  la_data_in[9] (net)                                    2   0.1873 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.6773 f
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3709   0.9500   0.0000   0.1116 &   2.7889 f
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0733   0.9500            0.3709 &   3.1598 f
  mprj/buf_i[137] (net)                                  1   0.0032 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0733   0.9500   0.0000   0.0001 &   3.1599 f
  data arrival time                                                                                                  3.1599

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5311   1.0500   0.0000   2.0599 &   3.6544 r
  clock reconvergence pessimism                                                                           0.0000     3.6544
  clock uncertainty                                                                                       0.1000     3.7544
  library hold time                                                                     1.0000            0.1653     3.9197
  data required time                                                                                                 3.9197
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9197
  data arrival time                                                                                                 -3.1599
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7598

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1740 
  total derate : arrival time                                                                             0.0254 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1994 

  slack (with derating applied) (VIOLATED)                                                               -0.7598 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5604 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               3.8131                     1.8460 &   3.8460 r
  io_in[28] (net)                                        2   0.3281 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8460 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7072   3.8463   0.9500  -0.9837  -0.7856 &   3.0605 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1239   0.9500            0.0300 &   3.0904 r
  mprj/buf_i[220] (net)                                  2   0.0240 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1239   0.9500   0.0000   0.0010 &   3.0914 r
  data arrival time                                                                                                  3.0914

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2412   1.0500   0.0000   2.0272 &   3.6216 r
  clock reconvergence pessimism                                                                           0.0000     3.6216
  clock uncertainty                                                                                       0.1000     3.7216
  library hold time                                                                     1.0000            0.1160     3.8377
  data required time                                                                                                 3.8377
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8377
  data arrival time                                                                                                 -3.0914
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7463

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1725 
  total derate : arrival time                                                                             0.0638 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2363 

  slack (with derating applied) (VIOLATED)                                                               -0.7463 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5100 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[10] (in)                                                             2.7357                     1.3725 &   3.3725 r
  la_oenb[10] (net)                                      2   0.2376 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3725 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6301   2.7569   0.9500  -0.3819  -0.2588 &   3.1137 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0839   0.9500            0.0557 &   3.1694 r
  mprj/buf_i[74] (net)                                   1   0.0036 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0839   0.9500   0.0000   0.0001 &   3.1695 r
  data arrival time                                                                                                  3.1695

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5377   1.0500   0.0000   2.0927 &   3.6871 r
  clock reconvergence pessimism                                                                           0.0000     3.6871
  clock uncertainty                                                                                       0.1000     3.7871
  library hold time                                                                     1.0000            0.1210     3.9081
  data required time                                                                                                 3.9081
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9081
  data arrival time                                                                                                 -3.1695
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1756 
  total derate : arrival time                                                                             0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2051 

  slack (with derating applied) (VIOLATED)                                                               -0.7386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5336 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[61] (in)                                                             3.3468                     1.6061 &   3.6061 r
  la_oenb[61] (net)                                      2   0.2869 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6061 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6970   3.3837   0.9500  -0.3912  -0.1628 &   3.4433 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1426   0.9500            0.0671 &   3.5104 r
  mprj/buf_i[125] (net)                                  2   0.0437 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0125   0.1434   0.9500  -0.0031   0.0024 &   3.5129 r
  data arrival time                                                                                                  3.5129

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5750   1.0500   0.0000   2.4375 &   4.0320 r
  clock reconvergence pessimism                                                                           0.0000     4.0320
  clock uncertainty                                                                                       0.1000     4.1320
  library hold time                                                                     1.0000            0.1138     4.2457
  data required time                                                                                                 4.2457
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2457
  data arrival time                                                                                                 -3.5129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7329

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1920 
  total derate : arrival time                                                                             0.0366 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2286 

  slack (with derating applied) (VIOLATED)                                                               -0.7329 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5043 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               1.3493                     0.6995 &   2.6995 f
  io_in[17] (net)                                        2   0.1927 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6995 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1989   1.3636   0.9500  -0.1294  -0.0503 &   2.6492 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1030   0.9500            0.3964 &   3.0456 f
  mprj/buf_i[209] (net)                                  2   0.0328 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1032   0.9500   0.0000   0.0022 &   3.0479 f
  data arrival time                                                                                                  3.0479

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2567   1.0500   0.0000   1.9300 &   3.5245 r
  clock reconvergence pessimism                                                                           0.0000     3.5245
  clock uncertainty                                                                                       0.1000     3.6245
  library hold time                                                                     1.0000            0.1556     3.7801
  data required time                                                                                                 3.7801
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7801
  data arrival time                                                                                                 -3.0479
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1678 
  total derate : arrival time                                                                             0.0320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1998 

  slack (with derating applied) (VIOLATED)                                                               -0.7322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5324 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[8] (in)                                                              1.4598                     0.7322 &   2.7322 f
  la_oenb[8] (net)                                       2   0.2057 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.7322 f
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2984   1.4771   0.9500  -0.1710  -0.0589 &   2.6733 f
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0770   0.9500            0.3895 &   3.0628 f
  mprj/buf_i[72] (net)                                   1   0.0043 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0770   0.9500   0.0000   0.0001 &   3.0629 f
  data arrival time                                                                                                  3.0629

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4906   1.0500   0.0000   1.9110 &   3.5054 r
  clock reconvergence pessimism                                                                           0.0000     3.5054
  clock uncertainty                                                                                       0.1000     3.6054
  library hold time                                                                     1.0000            0.1641     3.7695
  data required time                                                                                                 3.7695
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7695
  data arrival time                                                                                                 -3.0629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7066

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1669 
  total derate : arrival time                                                                             0.0354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2023 

  slack (with derating applied) (VIOLATED)                                                               -0.7066 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5043 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          1.9468                     0.9728 &   2.9728 f
  la_data_in[62] (net)                                   2   0.2812 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9728 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4858   1.9468   0.9500  -0.2750  -0.0757 &   2.8971 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1442   0.9500            0.5121 &   3.4092 f
  mprj/buf_i[190] (net)                                  2   0.0598 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0276   0.1452   0.9500  -0.0034   0.0039 &   3.4131 f
  data arrival time                                                                                                  3.4131

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5613   1.0500   0.0000   2.2620 &   3.8565 r
  clock reconvergence pessimism                                                                           0.0000     3.8565
  clock uncertainty                                                                                       0.1000     3.9565
  library hold time                                                                     1.0000            0.1447     4.1012
  data required time                                                                                                 4.1012
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1012
  data arrival time                                                                                                 -3.4131
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6881

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1836 
  total derate : arrival time                                                                             0.0525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2361 

  slack (with derating applied) (VIOLATED)                                                               -0.6881 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4520 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[21] (in)                                                               2.8896                     1.5012 &   3.5012 r
  io_in[21] (net)                                        2   0.2538 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5012 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9329   2.8968   0.9500  -0.5739  -0.5059 &   2.9952 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1193   0.9500            0.0766 &   3.0718 r
  mprj/buf_i[213] (net)                                  2   0.0297 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1196   0.9500   0.0000   0.0032 &   3.0750 r
  data arrival time                                                                                                  3.0750

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2563   1.0500   0.0000   1.9460 &   3.5405 r
  clock reconvergence pessimism                                                                           0.0000     3.5405
  clock uncertainty                                                                                       0.1000     3.6405
  library hold time                                                                     1.0000            0.1165     3.7570
  data required time                                                                                                 3.7570
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7570
  data arrival time                                                                                                 -3.0750
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1686 
  total derate : arrival time                                                                             0.0380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2066 

  slack (with derating applied) (VIOLATED)                                                               -0.6819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4754 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[63] (in)                                                             3.5018                     1.6914 &   3.6914 r
  la_oenb[63] (net)                                      2   0.3009 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6914 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2720   3.5373   0.9500  -0.7305  -0.5198 &   3.1717 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1839   0.9500            0.0855 &   3.2571 r
  mprj/buf_i[127] (net)                                  2   0.0694 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0073   0.1855   0.9500  -0.0040   0.0069 &   3.2641 r
  data arrival time                                                                                                  3.2641

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5395   1.0500   0.0000   2.1024 &   3.6968 r
  clock reconvergence pessimism                                                                           0.0000     3.6968
  clock uncertainty                                                                                       0.1000     3.7968
  library hold time                                                                     1.0000            0.1090     3.9058
  data required time                                                                                                 3.9058
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9058
  data arrival time                                                                                                 -3.2641
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6418

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1760 
  total derate : arrival time                                                                             0.0548 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2309 

  slack (with derating applied) (VIOLATED)                                                               -0.6418 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4109 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           1.4077                     0.6964 &   2.6964 f
  la_data_in[7] (net)                                    2   0.1976 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.6964 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4293   0.9500   0.0000   0.1259 &   2.8223 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0763   0.9500            0.3821 &   3.2044 f
  mprj/buf_i[135] (net)                                  1   0.0045 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0763   0.9500   0.0000   0.0001 &   3.2045 f
  data arrival time                                                                                                  3.2045

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5087   1.0500   0.0000   1.9696 &   3.5640 r
  clock reconvergence pessimism                                                                           0.0000     3.5640
  clock uncertainty                                                                                       0.1000     3.6640
  library hold time                                                                     1.0000            0.1643     3.8284
  data required time                                                                                                 3.8284
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8284
  data arrival time                                                                                                 -3.2045
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6239

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1697 
  total derate : arrival time                                                                             0.0267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1965 

  slack (with derating applied) (VIOLATED)                                                               -0.6239 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4274 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               1.3986                     0.6854 &   2.6854 f
  io_in[26] (net)                                        2   0.1947 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6854 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4236   0.9500   0.0000   0.1350 &   2.8204 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1044   0.9500            0.4064 &   3.2268 f
  mprj/buf_i[218] (net)                                  2   0.0324 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1045   0.9500   0.0000   0.0021 &   3.2289 f
  data arrival time                                                                                                  3.2289

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2403   1.0500   0.0000   1.9998 &   3.5943 r
  clock reconvergence pessimism                                                                           0.0000     3.5943
  clock uncertainty                                                                                       0.1000     3.6943
  library hold time                                                                     1.0000            0.1553     3.8495
  data required time                                                                                                 3.8495
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8495
  data arrival time                                                                                                 -3.2289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1712 
  total derate : arrival time                                                                             0.0286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1998 

  slack (with derating applied) (VIOLATED)                                                               -0.6206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4208 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          3.0447                     1.5528 &   3.5528 r
  la_data_in[10] (net)                                   2   0.2672 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5528 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0669   3.0595   0.9500  -0.5991  -0.4924 &   3.0603 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0913   0.9500            0.0449 &   3.1052 r
  mprj/buf_i[138] (net)                                  1   0.0061 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0913   0.9500   0.0000   0.0002 &   3.1054 r
  data arrival time                                                                                                  3.1054

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4906   1.0500   0.0000   1.9109 &   3.5054 r
  clock reconvergence pessimism                                                                           0.0000     3.5054
  clock uncertainty                                                                                       0.1000     3.6054
  library hold time                                                                     1.0000            0.1203     3.7257
  data required time                                                                                                 3.7257
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7257
  data arrival time                                                                                                 -3.1054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6203

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1669 
  total derate : arrival time                                                                             0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2064 

  slack (with derating applied) (VIOLATED)                                                               -0.6203 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4138 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[9] (in)                                                              1.4076                     0.6992 &   2.6992 f
  la_oenb[9] (net)                                       2   0.1976 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.6992 f
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2301   1.4259   0.9500  -0.1403  -0.0275 &   2.6717 f
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0752   0.9500            0.3807 &   3.0524 f
  mprj/buf_i[73] (net)                                   1   0.0037 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0752   0.9500   0.0000   0.0001 &   3.0524 f
  data arrival time                                                                                                  3.0524

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4529   1.0500   0.0000   1.8093 &   3.4038 r
  clock reconvergence pessimism                                                                           0.0000     3.4038
  clock uncertainty                                                                                       0.1000     3.5038
  library hold time                                                                     1.0000            0.1647     3.6685
  data required time                                                                                                 3.6685
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6685
  data arrival time                                                                                                 -3.0524
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6160

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1621 
  total derate : arrival time                                                                             0.0334 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1954 

  slack (with derating applied) (VIOLATED)                                                               -0.6160 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4206 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           4.3711                     2.2088 &   4.2088 r
  la_data_in[3] (net)                                    2   0.3829 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2088 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1475   4.3989   0.9500  -1.2787  -1.1247 &   3.0842 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1162   0.9500           -0.0113 &   3.0729 r
  mprj/buf_i[131] (net)                                  2   0.0105 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1162   0.9500   0.0000   0.0003 &   3.0732 r
  data arrival time                                                                                                  3.0732

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4669   1.0500   0.0000   1.8586 &   3.4531 r
  clock reconvergence pessimism                                                                           0.0000     3.4531
  clock uncertainty                                                                                       0.1000     3.5531
  library hold time                                                                     1.0000            0.1169     3.6700
  data required time                                                                                                 3.6700
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6700
  data arrival time                                                                                                 -3.0732
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5968

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1644 
  total derate : arrival time                                                                             0.0760 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2404 

  slack (with derating applied) (VIOLATED)                                                               -0.5968 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3564 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[23] (in)                                                               3.1322                     1.5619 &   3.5619 r
  io_in[23] (net)                                        2   0.2725 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5619 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9057   3.1584   0.9500  -0.5164  -0.3664 &   3.1955 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1298   0.9500            0.0709 &   3.2664 r
  mprj/buf_i[215] (net)                                  2   0.0359 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0241   0.1302   0.9500  -0.0125  -0.0096 &   3.2568 r
  data arrival time                                                                                                  3.2568

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2419   1.0500   0.0000   1.9929 &   3.5874 r
  clock reconvergence pessimism                                                                           0.0000     3.5874
  clock uncertainty                                                                                       0.1000     3.6874
  library hold time                                                                     1.0000            0.1153     3.8027
  data required time                                                                                                 3.8027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8027
  data arrival time                                                                                                 -3.2568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5459

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1708 
  total derate : arrival time                                                                             0.0396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2104 

  slack (with derating applied) (VIOLATED)                                                               -0.5459 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3354 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[1] (in)                                                           1.6859                     0.8427 &   2.8427 f
  la_data_in[1] (net)                                    2   0.2377 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8427 f
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4052   1.7083   0.9500  -0.2190  -0.0808 &   2.7619 f
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0821   0.9500            0.4258 &   3.1876 f
  mprj/buf_i[129] (net)                                  1   0.0046 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0821   0.9500   0.0000   0.0001 &   3.1877 f
  data arrival time                                                                                                  3.1877

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4671   1.0500   0.0000   1.8613 &   3.4557 r
  clock reconvergence pessimism                                                                           0.0000     3.4557
  clock uncertainty                                                                                       0.1000     3.5557
  library hold time                                                                     1.0000            0.1624     3.7181
  data required time                                                                                                 3.7181
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7181
  data arrival time                                                                                                 -3.1877
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5304

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1646 
  total derate : arrival time                                                                             0.0412 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2058 

  slack (with derating applied) (VIOLATED)                                                               -0.5304 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3246 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               1.5504                     0.7451 &   2.7451 f
  io_in[25] (net)                                        2   0.2155 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7451 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5819   0.9500   0.0000   0.1622 &   2.9073 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1016   0.9500            0.4274 &   3.3347 f
  mprj/buf_i[217] (net)                                  2   0.0269 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1016   0.9500   0.0000   0.0012 &   3.3359 f
  data arrival time                                                                                                  3.3359

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2374   1.0500   0.0000   2.0106 &   3.6051 r
  clock reconvergence pessimism                                                                           0.0000     3.6051
  clock uncertainty                                                                                       0.1000     3.7051
  library hold time                                                                     1.0000            0.1560     3.8611
  data required time                                                                                                 3.8611
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8611
  data arrival time                                                                                                 -3.3359
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5252

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1717 
  total derate : arrival time                                                                             0.0311 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2028 

  slack (with derating applied) (VIOLATED)                                                               -0.5252 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3224 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           1.6672                     0.8107 &   2.8107 f
  la_data_in[5] (net)                                    2   0.2328 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8107 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3069   1.6989   0.9500  -0.1894  -0.0398 &   2.7709 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0808   0.9500            0.4233 &   3.1942 f
  mprj/buf_i[133] (net)                                  1   0.0038 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0808   0.9500   0.0000   0.0001 &   3.1943 f
  data arrival time                                                                                                  3.1943

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4667   1.0500   0.0000   1.8565 &   3.4509 r
  clock reconvergence pessimism                                                                           0.0000     3.4509
  clock uncertainty                                                                                       0.1000     3.5509
  library hold time                                                                     1.0000            0.1628     3.7137
  data required time                                                                                                 3.7137
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7137
  data arrival time                                                                                                 -3.1943
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1643 
  total derate : arrival time                                                                             0.0401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2045 

  slack (with derating applied) (VIOLATED)                                                               -0.5195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3150 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[1] (in)                                                              1.8703                     0.9359 &   2.9359 f
  la_oenb[1] (net)                                       2   0.2699 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.9359 f
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6351   1.8703   0.9500  -0.3579  -0.1865 &   2.7494 f
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0899   0.9500            0.4550 &   3.2044 f
  mprj/buf_i[65] (net)                                   1   0.0080 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0024   0.0899   0.9500  -0.0002  -0.0000 &   3.2043 f
  data arrival time                                                                                                  3.2043

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4670   1.0500   0.0000   1.8600 &   3.4544 r
  clock reconvergence pessimism                                                                           0.0000     3.4544
  clock uncertainty                                                                                       0.1000     3.5544
  library hold time                                                                     1.0000            0.1598     3.7142
  data required time                                                                                                 3.7142
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7142
  data arrival time                                                                                                 -3.2043
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5099

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1645 
  total derate : arrival time                                                                             0.0518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2163 

  slack (with derating applied) (VIOLATED)                                                               -0.5099 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2936 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           1.6288                     0.8217 &   2.8217 f
  la_data_in[2] (net)                                    2   0.2352 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8217 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3218   1.6288   0.9500  -0.1842  -0.0371 &   2.7846 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0893   0.9500            0.4213 &   3.2059 f
  mprj/buf_i[130] (net)                                  1   0.0114 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0893   0.9500   0.0000   0.0003 &   3.2062 f
  data arrival time                                                                                                  3.2062

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4670   1.0500   0.0000   1.8598 &   3.4542 r
  clock reconvergence pessimism                                                                           0.0000     3.4542
  clock uncertainty                                                                                       0.1000     3.5542
  library hold time                                                                     1.0000            0.1600     3.7142
  data required time                                                                                                 3.7142
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7142
  data arrival time                                                                                                 -3.2062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1645 
  total derate : arrival time                                                                             0.0396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2041 

  slack (with derating applied) (VIOLATED)                                                               -0.5081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3040 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[4] (in)                                                           1.5649                     0.7735 &   2.7735 f
  la_data_in[4] (net)                                    2   0.2197 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7735 f
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1631   1.5892   0.9500  -0.0990   0.0394 &   2.8129 f
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0847   0.9500            0.4117 &   3.2246 f
  mprj/buf_i[132] (net)                                  1   0.0085 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0027   0.0847   0.9500  -0.0002  -0.0001 &   3.2246 f
  data arrival time                                                                                                  3.2246

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4673   1.0500   0.0000   1.8631 &   3.4575 r
  clock reconvergence pessimism                                                                           0.0000     3.4575
  clock uncertainty                                                                                       0.1000     3.5575
  library hold time                                                                     1.0000            0.1615     3.7191
  data required time                                                                                                 3.7191
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7191
  data arrival time                                                                                                 -3.2246
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4945

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1646 
  total derate : arrival time                                                                             0.0342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1988 

  slack (with derating applied) (VIOLATED)                                                               -0.4945 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2956 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          1.7029                     0.8568 &   2.8568 f
  la_data_in[63] (net)                                   2   0.2461 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8568 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1318   1.7029   0.9500  -0.0108   0.1710 &   3.0277 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1416   0.9500            0.4740 &   3.5017 f
  mprj/buf_i[191] (net)                                  2   0.0630 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0172   0.1428   0.9500  -0.0018   0.0076 &   3.5093 f
  data arrival time                                                                                                  3.5093

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5491   1.0500   0.0000   2.1583 &   3.7527 r
  clock reconvergence pessimism                                                                           0.0000     3.7527
  clock uncertainty                                                                                       0.1000     3.8527
  library hold time                                                                     1.0000            0.1453     3.9981
  data required time                                                                                                 3.9981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9981
  data arrival time                                                                                                 -3.5093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4888

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1787 
  total derate : arrival time                                                                             0.0357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2144 

  slack (with derating applied) (VIOLATED)                                                               -0.4888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2744 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              1.8485                     0.9008 &   2.9008 f
  la_oenb[5] (net)                                       2   0.2586 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.9008 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4114   1.8820   0.9500  -0.2363  -0.0661 &   2.8347 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0883   0.9500            0.4552 &   3.2899 f
  mprj/buf_i[69] (net)                                   1   0.0067 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0883   0.9500   0.0000   0.0003 &   3.2902 f
  data arrival time                                                                                                  3.2902

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4675   1.0500   0.0000   1.8655 &   3.4600 r
  clock reconvergence pessimism                                                                           0.0000     3.4600
  clock uncertainty                                                                                       0.1000     3.5600
  library hold time                                                                     1.0000            0.1603     3.7203
  data required time                                                                                                 3.7203
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7203
  data arrival time                                                                                                 -3.2902
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1648 
  total derate : arrival time                                                                             0.0454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2101 

  slack (with derating applied) (VIOLATED)                                                               -0.4301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2200 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               1.6055                     0.8068 &   2.8068 f
  io_in[16] (net)                                        2   0.2265 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8068 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1932   1.6222   0.9500  -0.1155   0.0067 &   2.8135 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1019   0.9500            0.4332 &   3.2467 f
  mprj/buf_i[208] (net)                                  2   0.0262 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1020   0.9500   0.0000   0.0011 &   3.2478 f
  data arrival time                                                                                                  3.2478

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2548   1.0500   0.0000   1.8217 &   3.4161 r
  clock reconvergence pessimism                                                                           0.0000     3.4161
  clock uncertainty                                                                                       0.1000     3.5161
  library hold time                                                                     1.0000            0.1559     3.6720
  data required time                                                                                                 3.6720
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6720
  data arrival time                                                                                                 -3.2478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4243

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1627 
  total derate : arrival time                                                                             0.0354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1980 

  slack (with derating applied) (VIOLATED)                                                               -0.4243 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2262 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[10] (in)                                                               5.0935                     2.5785 &   4.5785 r
  io_in[10] (net)                                        2   0.4472 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.5785 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9431   5.1268   0.9500  -1.6902  -1.5237 &   3.0547 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1530   0.9500           -0.0218 &   3.0329 r
  mprj/buf_i[202] (net)                                  2   0.0317 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1532   0.9500   0.0000   0.0026 &   3.0355 r
  data arrival time                                                                                                  3.0355

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2348   1.0500   0.0000   1.6364 &   3.2308 r
  clock reconvergence pessimism                                                                           0.0000     3.2308
  clock uncertainty                                                                                       0.1000     3.3308
  library hold time                                                                     1.0000            0.1127     3.4435
  data required time                                                                                                 3.4435
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4435
  data arrival time                                                                                                 -3.0355
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4080

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1538 
  total derate : arrival time                                                                             0.0989 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2527 

  slack (with derating applied) (VIOLATED)                                                               -0.4080 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1552 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[27] (in)                                                               2.9366                     1.4705 &   3.4705 r
  io_in[27] (net)                                        2   0.2526 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.4705 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4302   2.9611   0.9500  -0.2531  -0.1115 &   3.3590 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1138   0.9500            0.0717 &   3.4307 r
  mprj/buf_i[219] (net)                                  2   0.0265 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1139   0.9500   0.0000   0.0011 &   3.4317 r
  data arrival time                                                                                                  3.4317

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2438   1.0500   0.0000   2.0216 &   3.6161 r
  clock reconvergence pessimism                                                                           0.0000     3.6161
  clock uncertainty                                                                                       0.1000     3.7161
  library hold time                                                                     1.0000            0.1171     3.8332
  data required time                                                                                                 3.8332
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8332
  data arrival time                                                                                                 -3.4317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1722 
  total derate : arrival time                                                                             0.0246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1968 

  slack (with derating applied) (VIOLATED)                                                               -0.4015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2047 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[2] (in)                                                              1.7307                     0.8334 &   2.8334 f
  la_oenb[2] (net)                                       2   0.2409 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.8334 f
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1962   1.7643   0.9500  -0.1198   0.0466 &   2.8800 f
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0859   0.9500            0.4369 &   3.3169 f
  mprj/buf_i[66] (net)                                   1   0.0066 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0067   0.0859   0.9500  -0.0006  -0.0004 &   3.3164 f
  data arrival time                                                                                                  3.3164

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4669   1.0500   0.0000   1.8591 &   3.4535 r
  clock reconvergence pessimism                                                                           0.0000     3.4535
  clock uncertainty                                                                                       0.1000     3.5535
  library hold time                                                                     1.0000            0.1611     3.7147
  data required time                                                                                                 3.7147
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7147
  data arrival time                                                                                                 -3.3164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3983

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1645 
  total derate : arrival time                                                                             0.0381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2025 

  slack (with derating applied) (VIOLATED)                                                               -0.3983 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1957 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               4.2679                     2.1538 &   4.1538 r
  io_in[15] (net)                                        2   0.3736 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1538 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9943   4.2924   0.9500  -1.1201  -0.9638 &   3.1901 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1359   0.9500            0.0154 &   3.2055 r
  mprj/buf_i[207] (net)                                  2   0.0292 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1359   0.9500   0.0000   0.0013 &   3.2068 r
  data arrival time                                                                                                  3.2068

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2536   1.0500   0.0000   1.7954 &   3.3898 r
  clock reconvergence pessimism                                                                           0.0000     3.3898
  clock uncertainty                                                                                       0.1000     3.4898
  library hold time                                                                     1.0000            0.1146     3.6045
  data required time                                                                                                 3.6045
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6045
  data arrival time                                                                                                 -3.2068
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3977

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1614 
  total derate : arrival time                                                                             0.0681 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2295 

  slack (with derating applied) (VIOLATED)                                                               -0.3977 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1682 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               1.3435                     0.6826 &   2.6826 f
  io_in[12] (net)                                        2   0.1868 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6826 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0781   1.3584   0.9500  -0.0297   0.0689 &   2.7515 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1002   0.9500            0.3925 &   3.1440 f
  mprj/buf_i[204] (net)                                  2   0.0291 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1004   0.9500   0.0000   0.0022 &   3.1462 f
  data arrival time                                                                                                  3.1462

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2442   1.0500   0.0000   1.6679 &   3.2624 r
  clock reconvergence pessimism                                                                           0.0000     3.2624
  clock uncertainty                                                                                       0.1000     3.3624
  library hold time                                                                     1.0000            0.1563     3.5187
  data required time                                                                                                 3.5187
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5187
  data arrival time                                                                                                 -3.1462
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3725

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1554 
  total derate : arrival time                                                                             0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1829 

  slack (with derating applied) (VIOLATED)                                                               -0.3725 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1896 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[28] (in)                                                           1.7445                     0.8415 &   2.8415 f
  wbs_adr_i[28] (net)                                    2   0.2430 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8415 f
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3054   1.7780   0.9500  -0.1796  -0.0142 &   2.8273 f
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0871   0.9500            0.4398 &   3.2671 f
  mprj/buf_i[60] (net)                                   1   0.0074 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0871   0.9500   0.0000   0.0003 &   3.2674 f
  data arrival time                                                                                                  3.2674

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4377   1.0500   0.0000   1.7720 &   3.3665 r
  clock reconvergence pessimism                                                                           0.0000     3.3665
  clock uncertainty                                                                                       0.1000     3.4665
  library hold time                                                                     1.0000            0.1607     3.6272
  data required time                                                                                                 3.6272
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6272
  data arrival time                                                                                                 -3.2674
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3598

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1603 
  total derate : arrival time                                                                             0.0413 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2016 

  slack (with derating applied) (VIOLATED)                                                               -0.3598 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1582 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[62] (in)                                                             3.3378                     1.6145 &   3.6145 r
  la_oenb[62] (net)                                      2   0.2869 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6145 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4554   3.3700   0.9500  -0.2601  -0.0392 &   3.5752 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1877   0.9500            0.0968 &   3.6720 r
  mprj/buf_i[126] (net)                                  2   0.0810 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0731   0.1894   0.9500  -0.0371  -0.0278 &   3.6443 r
  data arrival time                                                                                                  3.6443

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5531   1.0500   0.0000   2.1863 &   3.7807 r
  clock reconvergence pessimism                                                                           0.0000     3.7807
  clock uncertainty                                                                                       0.1000     3.8807
  library hold time                                                                     1.0000            0.1086     3.9893
  data required time                                                                                                 3.9893
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9893
  data arrival time                                                                                                 -3.6443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1800 
  total derate : arrival time                                                                             0.0329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2129 

  slack (with derating applied) (VIOLATED)                                                               -0.3450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1321 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[6] (in)                                                           1.7741                     0.8596 &   2.8596 f
  la_data_in[6] (net)                                    2   0.2475 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8596 f
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1372   1.8054   0.9500  -0.0847   0.0860 &   2.9455 f
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0832   0.9500            0.4400 &   3.3856 f
  mprj/buf_i[134] (net)                                  1   0.0039 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0832   0.9500   0.0000   0.0002 &   3.3857 f
  data arrival time                                                                                                  3.3857

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4680   1.0500   0.0000   1.8701 &   3.4646 r
  clock reconvergence pessimism                                                                           0.0000     3.4646
  clock uncertainty                                                                                       0.1000     3.5646
  library hold time                                                                     1.0000            0.1621     3.7266
  data required time                                                                                                 3.7266
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7266
  data arrival time                                                                                                 -3.3857
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1650 
  total derate : arrival time                                                                             0.0366 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2016 

  slack (with derating applied) (VIOLATED)                                                               -0.3409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1393 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[3] (in)                                                              2.8392                     1.4245 &   3.4245 r
  la_oenb[3] (net)                                       2   0.2467 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.4245 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4688   2.8613   0.9500  -0.2735  -0.1339 &   3.2907 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0869   0.9500            0.0524 &   3.3431 r
  mprj/buf_i[67] (net)                                   1   0.0049 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0869   0.9500   0.0000   0.0001 &   3.3432 r
  data arrival time                                                                                                  3.3432

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4669   1.0500   0.0000   1.8584 &   3.4528 r
  clock reconvergence pessimism                                                                           0.0000     3.4528
  clock uncertainty                                                                                       0.1000     3.5528
  library hold time                                                                     1.0000            0.1207     3.6735
  data required time                                                                                                 3.6735
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6735
  data arrival time                                                                                                 -3.3432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3303

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1644 
  total derate : arrival time                                                                             0.0245 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1889 

  slack (with derating applied) (VIOLATED)                                                               -0.3303 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1414 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           1.7665                     0.8907 &   2.8907 f
  wbs_adr_i[27] (net)                                    2   0.2552 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8907 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4974   1.7665   0.9500  -0.2936  -0.1366 &   2.7541 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0897   0.9500            0.4406 &   3.1948 f
  mprj/buf_i[59] (net)                                   1   0.0096 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0897   0.9500   0.0000   0.0003 &   3.1951 f
  data arrival time                                                                                                  3.1951

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3877   1.0500   0.0000   1.6699 &   3.2643 r
  clock reconvergence pessimism                                                                           0.0000     3.2643
  clock uncertainty                                                                                       0.1000     3.3643
  library hold time                                                                     1.0000            0.1599     3.5242
  data required time                                                                                                 3.5242
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5242
  data arrival time                                                                                                 -3.1951
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1554 
  total derate : arrival time                                                                             0.0469 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2024 

  slack (with derating applied) (VIOLATED)                                                               -0.3291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1267 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               1.7891                     0.9032 &   2.9032 f
  io_in[14] (net)                                        2   0.2531 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9032 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4062   1.8087   0.9500  -0.2247  -0.0869 &   2.8163 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1124   0.9500            0.4663 &   3.2825 f
  mprj/buf_i[206] (net)                                  2   0.0307 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1126   0.9500   0.0000   0.0024 &   3.2850 f
  data arrival time                                                                                                  3.2850

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2516   1.0500   0.0000   1.7653 &   3.3597 r
  clock reconvergence pessimism                                                                           0.0000     3.3597
  clock uncertainty                                                                                       0.1000     3.4597
  library hold time                                                                     1.0000            0.1532     3.6129
  data required time                                                                                                 3.6129
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6129
  data arrival time                                                                                                 -3.2850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1600 
  total derate : arrival time                                                                             0.0437 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2037 

  slack (with derating applied) (VIOLATED)                                                               -0.3280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1242 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[6] (in)                                                              2.7968                     1.4131 &   3.4131 r
  la_oenb[6] (net)                                       2   0.2435 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.4131 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3809   2.8147   0.9500  -0.2303  -0.1026 &   3.3105 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0860   0.9500            0.0543 &   3.3648 r
  mprj/buf_i[70] (net)                                   1   0.0047 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0860   0.9500   0.0000   0.0002 &   3.3650 r
  data arrival time                                                                                                  3.3650

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4678   1.0500   0.0000   1.8682 &   3.4627 r
  clock reconvergence pessimism                                                                           0.0000     3.4627
  clock uncertainty                                                                                       0.1000     3.5627
  library hold time                                                                     1.0000            0.1207     3.6834
  data required time                                                                                                 3.6834
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6834
  data arrival time                                                                                                 -3.3650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3184

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1649 
  total derate : arrival time                                                                             0.0217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1866 

  slack (with derating applied) (VIOLATED)                                                               -0.3184 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1318 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[30] (in)                                                           3.1327                     1.5216 &   3.5216 r
  wbs_adr_i[30] (net)                                    2   0.2696 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5216 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0914   3.1607   0.9500  -0.6131  -0.4390 &   3.0826 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0917   0.9500            0.0391 &   3.1217 r
  mprj/buf_i[62] (net)                                   1   0.0053 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0917   0.9500   0.0000   0.0001 &   3.1218 r
  data arrival time                                                                                                  3.1218

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3554   1.0500   0.0000   1.6209 &   3.2154 r
  clock reconvergence pessimism                                                                           0.0000     3.2154
  clock uncertainty                                                                                       0.1000     3.3154
  library hold time                                                                     1.0000            0.1202     3.4356
  data required time                                                                                                 3.4356
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4356
  data arrival time                                                                                                 -3.1218
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3138

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1531 
  total derate : arrival time                                                                             0.0435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1966 

  slack (with derating applied) (VIOLATED)                                                               -0.3138 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1172 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[28] (in)                                                           3.2631                     1.5917 &   3.5917 r
  wbs_dat_i[28] (net)                                    2   0.2812 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5917 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9404   3.2906   0.9500  -0.5354  -0.3537 &   3.2380 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0916   0.9500            0.0312 &   3.2692 r
  mprj/buf_i[28] (net)                                   1   0.0040 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0916   0.9500   0.0000   0.0002 &   3.2693 r
  data arrival time                                                                                                  3.2693

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4212   1.0500   0.0000   1.7349 &   3.3293 r
  clock reconvergence pessimism                                                                           0.0000     3.3293
  clock uncertainty                                                                                       0.1000     3.4293
  library hold time                                                                     1.0000            0.1202     3.5496
  data required time                                                                                                 3.5496
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5496
  data arrival time                                                                                                 -3.2693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1585 
  total derate : arrival time                                                                             0.0394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1979 

  slack (with derating applied) (VIOLATED)                                                               -0.2802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0823 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           1.7510                     0.8448 &   2.8448 f
  wbs_adr_i[29] (net)                                    2   0.2439 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8448 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3314   1.7852   0.9500  -0.1963  -0.0323 &   2.8125 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0819   0.9500            0.4361 &   3.2486 f
  mprj/buf_i[61] (net)                                   1   0.0033 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0819   0.9500   0.0000   0.0001 &   3.2487 f
  data arrival time                                                                                                  3.2487

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3854   1.0500   0.0000   1.6665 &   3.2609 r
  clock reconvergence pessimism                                                                           0.0000     3.2609
  clock uncertainty                                                                                       0.1000     3.3609
  library hold time                                                                     1.0000            0.1625     3.5234
  data required time                                                                                                 3.5234
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5234
  data arrival time                                                                                                 -3.2487
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2747

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1553 
  total derate : arrival time                                                                             0.0419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1972 

  slack (with derating applied) (VIOLATED)                                                               -0.2747 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0775 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               2.0793                     1.0253 &   3.0253 f
  io_in[29] (net)                                        2   0.2992 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0253 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1961   2.0793   0.9500  -0.1258   0.0970 &   3.1223 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1110   0.9500            0.5032 &   3.6255 f
  mprj/buf_i[221] (net)                                  2   0.0247 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1110   0.9500   0.0000   0.0010 &   3.6265 f
  data arrival time                                                                                                  3.6265

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2613   1.0500   0.0000   2.0443 &   3.6388 r
  clock reconvergence pessimism                                                                           0.0000     3.6388
  clock uncertainty                                                                                       0.1000     3.7388
  library hold time                                                                     1.0000            0.1536     3.8924
  data required time                                                                                                 3.8924
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8924
  data arrival time                                                                                                 -3.6265
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1733 
  total derate : arrival time                                                                             0.0449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2182 

  slack (with derating applied) (VIOLATED)                                                               -0.2659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0477 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           1.7470                     0.8764 &   2.8764 f
  wbs_dat_i[27] (net)                                    2   0.2521 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8764 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3424   1.7470   0.9500  -0.1951  -0.0292 &   2.8472 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0962   0.9500            0.4439 &   3.2912 f
  mprj/buf_i[27] (net)                                   2   0.0153 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0962   0.9500   0.0000   0.0005 &   3.2916 f
  data arrival time                                                                                                  3.2916

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4006   1.0500   0.0000   1.6933 &   3.2878 r
  clock reconvergence pessimism                                                                           0.0000     3.2878
  clock uncertainty                                                                                       0.1000     3.3878
  library hold time                                                                     1.0000            0.1577     3.5455
  data required time                                                                                                 3.5455
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5455
  data arrival time                                                                                                 -3.2916
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2539

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1566 
  total derate : arrival time                                                                             0.0424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1990 

  slack (with derating applied) (VIOLATED)                                                               -0.2539 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0549 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[9] (in)                                                                4.1955                     2.0826 &   4.0826 r
  io_in[9] (net)                                         2   0.3655 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.0826 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0321   4.2397   0.9500  -1.0909  -0.8981 &   3.1845 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1408   0.9500            0.0199 &   3.2044 r
  mprj/buf_i[201] (net)                                  2   0.0323 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1409   0.9500   0.0000   0.0027 &   3.2070 r
  data arrival time                                                                                                  3.2070

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2345   1.0500   0.0000   1.6381 &   3.2326 r
  clock reconvergence pessimism                                                                           0.0000     3.2326
  clock uncertainty                                                                                       0.1000     3.3326
  library hold time                                                                     1.0000            0.1141     3.4466
  data required time                                                                                                 3.4466
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4466
  data arrival time                                                                                                 -3.2070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2396

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1539 
  total derate : arrival time                                                                             0.0688 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2227 

  slack (with derating applied) (VIOLATED)                                                               -0.2396 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0169 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           1.5445                     0.7511 &   2.7511 f
  wbs_dat_i[29] (net)                                    2   0.2155 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7511 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.5727   0.9500   0.0000   0.1503 &   2.9014 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0807   0.9500            0.4059 &   3.3073 f
  mprj/buf_i[29] (net)                                   1   0.0057 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0807   0.9500   0.0000   0.0001 &   3.3074 f
  data arrival time                                                                                                  3.3074

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3854   1.0500   0.0000   1.6665 &   3.2610 r
  clock reconvergence pessimism                                                                           0.0000     3.2610
  clock uncertainty                                                                                       0.1000     3.3610
  library hold time                                                                     1.0000            0.1629     3.5238
  data required time                                                                                                 3.5238
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5238
  data arrival time                                                                                                 -3.3074
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2164

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1553 
  total derate : arrival time                                                                             0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1846 

  slack (with derating applied) (VIOLATED)                                                               -0.2164 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0318 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[13] (in)                                                               3.0910                     1.5748 &   3.5748 r
  io_in[13] (net)                                        2   0.2713 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5748 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7914   3.1079   0.9500  -0.4411  -0.3182 &   3.2566 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1337   0.9500            0.0777 &   3.3343 r
  mprj/buf_i[205] (net)                                  2   0.0401 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0177   0.1339   0.9500  -0.0099  -0.0073 &   3.3271 r
  data arrival time                                                                                                  3.3271

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2493   1.0500   0.0000   1.7272 &   3.3217 r
  clock reconvergence pessimism                                                                           0.0000     3.3217
  clock uncertainty                                                                                       0.1000     3.4217
  library hold time                                                                     1.0000            0.1149     3.5365
  data required time                                                                                                 3.5365
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5365
  data arrival time                                                                                                 -3.3271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2095

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1582 
  total derate : arrival time                                                                             0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1926 

  slack (with derating applied) (VIOLATED)                                                               -0.2095 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0168 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[31] (in)                                                               1.9885                     0.9831 &   2.9831 f
  io_in[31] (net)                                        2   0.2868 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9831 f
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9885   0.9500   0.0000   0.2350 &   3.2181 f
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1090   0.9500            0.4897 &   3.7078 f
  mprj/buf_i[223] (net)                                  2   0.0247 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0265   0.1091   0.9500  -0.0026  -0.0017 &   3.7062 f
  data arrival time                                                                                                  3.7062

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2499   1.0500   0.0000   2.0659 &   3.6603 r
  clock reconvergence pessimism                                                                           0.0000     3.6603
  clock uncertainty                                                                                       0.1000     3.7603
  library hold time                                                                     1.0000            0.1541     3.9144
  data required time                                                                                                 3.9144
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9144
  data arrival time                                                                                                 -3.7062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2082

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1743 
  total derate : arrival time                                                                             0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2126 

  slack (with derating applied) (VIOLATED)                                                               -0.2082 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0044 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[33] (in)                                                               4.5966                     2.1768 &   4.1768 r
  io_in[33] (net)                                        2   0.3933 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1768 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4050   4.6517   0.9500  -0.7755  -0.4223 &   3.7546 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1321   0.9500           -0.0100 &   3.7446 r
  mprj/buf_i[225] (net)                                  2   0.0209 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1322   0.9500   0.0000   0.0009 &   3.7454 r
  data arrival time                                                                                                  3.7454

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2473   1.0500   0.0000   2.0693 &   3.6638 r
  clock reconvergence pessimism                                                                           0.0000     3.6638
  clock uncertainty                                                                                       0.1000     3.7638
  library hold time                                                                     1.0000            0.1151     3.8788
  data required time                                                                                                 3.8788
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8788
  data arrival time                                                                                                 -3.7454
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1745 
  total derate : arrival time                                                                             0.0599 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2344 

  slack (with derating applied) (VIOLATED)                                                               -0.1334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1010 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[11] (in)                                                               1.6559                     0.8159 &   2.8159 f
  io_in[11] (net)                                        2   0.2321 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8159 f
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0740   1.6800   0.9500  -0.0450   0.0943 &   2.9102 f
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1096   0.9500            0.4460 &   3.3562 f
  mprj/buf_i[203] (net)                                  2   0.0309 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1098   0.9500   0.0000   0.0025 &   3.3587 f
  data arrival time                                                                                                  3.3587

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2372   1.0500   0.0000   1.6271 &   3.2215 r
  clock reconvergence pessimism                                                                           0.0000     3.2215
  clock uncertainty                                                                                       0.1000     3.3215
  library hold time                                                                     1.0000            0.1539     3.4754
  data required time                                                                                                 3.4754
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4754
  data arrival time                                                                                                 -3.3587
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1167

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1534 
  total derate : arrival time                                                                             0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1867 

  slack (with derating applied) (VIOLATED)                                                               -0.1167 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0700 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[32] (in)                                                               2.5711                     1.2286 &   3.2286 f
  io_in[32] (net)                                        2   0.3689 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2286 f
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6078   2.5711   0.9500  -0.3289   0.0084 &   3.2369 f
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1207   0.9500            0.5752 &   3.8121 f
  mprj/buf_i[224] (net)                                  2   0.0238 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0353   0.1207   0.9500  -0.0033  -0.0025 &   3.8096 f
  data arrival time                                                                                                  3.8096

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2565   1.0500   0.0000   2.0707 &   3.6652 r
  clock reconvergence pessimism                                                                           0.0000     3.6652
  clock uncertainty                                                                                       0.1000     3.7652
  library hold time                                                                     1.0000            0.1511     3.9163
  data required time                                                                                                 3.9163
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9163
  data arrival time                                                                                                 -3.8096
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1067

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1745 
  total derate : arrival time                                                                             0.0656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2401 

  slack (with derating applied) (VIOLATED)                                                               -0.1067 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1334 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[31] (in)                                                           3.1590                     1.5440 &   3.5440 r
  wbs_adr_i[31] (net)                                    2   0.2726 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5440 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0920   3.1844   0.9500  -0.6165  -0.4493 &   3.0946 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0926   0.9500            0.0386 &   3.1332 r
  mprj/buf_i[63] (net)                                   1   0.0058 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0926   0.9500   0.0000   0.0002 &   3.1334 r
  data arrival time                                                                                                  3.1334

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1805   1.0500   0.0000   1.3967 &   2.9912 r
  clock reconvergence pessimism                                                                           0.0000     2.9912
  clock uncertainty                                                                                       0.1000     3.0912
  library hold time                                                                     1.0000            0.1201     3.2112
  data required time                                                                                                 3.2112
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2112
  data arrival time                                                                                                 -3.1334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1424 
  total derate : arrival time                                                                             0.0433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1857 

  slack (with derating applied) (VIOLATED)                                                               -0.0778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1080 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[30] (in)                                                           3.6365                     1.7724 &   3.7724 r
  wbs_dat_i[30] (net)                                    2   0.3136 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7724 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2173   3.6661   0.9500  -0.7004  -0.5011 &   3.2713 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0986   0.9500            0.0155 &   3.2868 r
  mprj/buf_i[30] (net)                                   1   0.0052 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0986   0.9500   0.0000   0.0001 &   3.2869 r
  data arrival time                                                                                                  3.2869

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2780   1.0500   0.0000   1.5176 &   3.1121 r
  clock reconvergence pessimism                                                                           0.0000     3.1121
  clock uncertainty                                                                                       0.1000     3.2121
  library hold time                                                                     1.0000            0.1196     3.3317
  data required time                                                                                                 3.3317
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3317
  data arrival time                                                                                                 -3.2869
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1482 
  total derate : arrival time                                                                             0.0482 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1964 

  slack (with derating applied) (VIOLATED)                                                               -0.0448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1516 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           1.7389                     0.8796 &   2.8796 f
  wbs_adr_i[26] (net)                                    2   0.2514 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8796 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3414   1.7389   0.9500  -0.2023  -0.0449 &   2.8347 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0835   0.9500            0.4312 &   3.2659 f
  mprj/buf_i[58] (net)                                   1   0.0052 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0835   0.9500   0.0000   0.0001 &   3.2660 f
  data arrival time                                                                                                  3.2660

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2133   1.0500   0.0000   1.4401 &   3.0345 r
  clock reconvergence pessimism                                                                           0.0000     3.0345
  clock uncertainty                                                                                       0.1000     3.1345
  library hold time                                                                     1.0000            0.1620     3.2965
  data required time                                                                                                 3.2965
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2965
  data arrival time                                                                                                 -3.2660
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0305

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1445 
  total derate : arrival time                                                                             0.0416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1861 

  slack (with derating applied) (VIOLATED)                                                               -0.0305 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1557 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           1.6831                     0.8120 &   2.8120 f
  wbs_dat_i[26] (net)                                    2   0.2344 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8120 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.7166   0.9500   0.0000   0.1709 &   2.9829 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0829   0.9500            0.4276 &   3.4105 f
  mprj/buf_i[26] (net)                                   1   0.0051 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0829   0.9500   0.0000   0.0002 &   3.4107 f
  data arrival time                                                                                                  3.4107

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2780   1.0500   0.0000   1.5176 &   3.1121 r
  clock reconvergence pessimism                                                                           0.0000     3.1121
  clock uncertainty                                                                                       0.1000     3.2121
  library hold time                                                                     1.0000            0.1621     3.3742
  data required time                                                                                                 3.3742
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3742
  data arrival time                                                                                                 -3.4107
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0365

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1482 
  total derate : arrival time                                                                             0.0315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1797 

  slack (with derating applied) (MET)                                                                     0.0365 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2162 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           1.7553                     0.8462 &   2.8462 f
  wbs_adr_i[25] (net)                                    2   0.2444 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8462 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3554   1.7899   0.9500  -0.2030  -0.0373 &   2.8089 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0852   0.9500            0.4398 &   3.2486 f
  mprj/buf_i[57] (net)                                   1   0.0057 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0852   0.9500   0.0000   0.0002 &   3.2489 f
  data arrival time                                                                                                  3.2489

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1238   1.0500   0.0000   1.3302 &   2.9246 r
  clock reconvergence pessimism                                                                           0.0000     2.9246
  clock uncertainty                                                                                       0.1000     3.0246
  library hold time                                                                     1.0000            0.1614     3.1860
  data required time                                                                                                 3.1860
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1860
  data arrival time                                                                                                 -3.2489
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0629

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1393 
  total derate : arrival time                                                                             0.0426 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1818 

  slack (with derating applied) (MET)                                                                     0.0629 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2447 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[7] (in)                                                                1.8858                     0.9399 &   2.9399 f
  io_in[7] (net)                                         2   0.2722 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   2.9399 f
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8858   0.9500   0.0000   0.2085 &   3.1484 f
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1087   0.9500            0.4756 &   3.6240 f
  mprj/buf_i[199] (net)                                  2   0.0270 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1087   0.9500   0.0000   0.0011 &   3.6251 f
  data arrival time                                                                                                  3.6251

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2231   1.0500   0.0000   1.6623 &   3.2567 r
  clock reconvergence pessimism                                                                           0.0000     3.2567
  clock uncertainty                                                                                       0.1000     3.3567
  library hold time                                                                     1.0000            0.1542     3.5109
  data required time                                                                                                 3.5109
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5109
  data arrival time                                                                                                 -3.6251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1551 
  total derate : arrival time                                                                             0.0361 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1911 

  slack (with derating applied) (MET)                                                                     0.1142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3053 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                1.8740                     0.9431 &   2.9431 f
  io_in[8] (net)                                         2   0.2709 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   2.9431 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0088   1.8740   0.9500  -0.0007   0.1886 &   3.1317 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1142   0.9500            0.4769 &   3.6085 f
  mprj/buf_i[200] (net)                                  2   0.0309 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1144   0.9500   0.0000   0.0025 &   3.6110 f
  data arrival time                                                                                                  3.6110

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2304   1.0500   0.0000   1.6484 &   3.2429 r
  clock reconvergence pessimism                                                                           0.0000     3.2429
  clock uncertainty                                                                                       0.1000     3.3429
  library hold time                                                                     1.0000            0.1527     3.4956
  data required time                                                                                                 3.4956
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4956
  data arrival time                                                                                                 -3.6110
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1154

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1544 
  total derate : arrival time                                                                             0.0352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1897 

  slack (with derating applied) (MET)                                                                     0.1154 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3051 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           1.8097                     0.9131 &   2.9131 f
  wbs_dat_i[25] (net)                                    2   0.2616 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9131 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3301   1.8097   0.9500  -0.1903  -0.0227 &   2.8904 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0849   0.9500            0.4422 &   3.3326 f
  mprj/buf_i[25] (net)                                   1   0.0052 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0849   0.9500   0.0000   0.0001 &   3.3327 f
  data arrival time                                                                                                  3.3327

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.1278   1.0500   0.0000   1.3352 &   2.9297 r
  clock reconvergence pessimism                                                                           0.0000     2.9297
  clock uncertainty                                                                                       0.1000     3.0297
  library hold time                                                                     1.0000            0.1615     3.1912
  data required time                                                                                                 3.1912
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1912
  data arrival time                                                                                                 -3.3327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1395 
  total derate : arrival time                                                                             0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1816 

  slack (with derating applied) (MET)                                                                     0.1416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3232 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               2.4074                     1.1509 &   3.1509 f
  io_in[34] (net)                                        2   0.3461 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1509 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4074   0.9500   0.0000   0.3569 &   3.5078 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1171   0.9500            0.5509 &   4.0587 f
  mprj/buf_i[226] (net)                                  2   0.0238 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1171   0.9500   0.0000   0.0011 &   4.0598 f
  data arrival time                                                                                                  4.0598

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2485   1.0500   0.0000   2.0677 &   3.6622 r
  clock reconvergence pessimism                                                                           0.0000     3.6622
  clock uncertainty                                                                                       0.1000     3.7622
  library hold time                                                                     1.0000            0.1520     3.9142
  data required time                                                                                                 3.9142
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9142
  data arrival time                                                                                                 -4.0598
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1744 
  total derate : arrival time                                                                             0.0478 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2222 

  slack (with derating applied) (MET)                                                                     0.1456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3678 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[6] (in)                                                                2.0558                     1.0254 &   3.0254 f
  io_in[6] (net)                                         2   0.2970 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.0254 f
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0558   0.9500   0.0000   0.2337 &   3.2591 f
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1122   0.9500            0.5015 &   3.7606 f
  mprj/buf_i[198] (net)                                  2   0.0269 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0044   0.1123   0.9500  -0.0004   0.0009 &   3.7615 f
  data arrival time                                                                                                  3.7615

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2210   1.0500   0.0000   1.6772 &   3.2717 r
  clock reconvergence pessimism                                                                           0.0000     3.2717
  clock uncertainty                                                                                       0.1000     3.3717
  library hold time                                                                     1.0000            0.1532     3.5249
  data required time                                                                                                 3.5249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5249
  data arrival time                                                                                                 -3.7615
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2366

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1558 
  total derate : arrival time                                                                             0.0388 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1946 

  slack (with derating applied) (MET)                                                                     0.2366 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4312 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[35] (in)                                                               2.5075                     1.1899 &   3.1899 f
  io_in[35] (net)                                        2   0.3605 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1899 f
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5075   0.9500   0.0000   0.3920 &   3.5819 f
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1228   0.9500            0.5695 &   4.1514 f
  mprj/buf_i[227] (net)                                  2   0.0279 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0094   0.1229   0.9500  -0.0009   0.0001 &   4.1516 f
  data arrival time                                                                                                  4.1516

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2521   1.0500   0.0000   2.0626 &   3.6571 r
  clock reconvergence pessimism                                                                           0.0000     3.6571
  clock uncertainty                                                                                       0.1000     3.7571
  library hold time                                                                     1.0000            0.1505     3.9076
  data required time                                                                                                 3.9076
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9076
  data arrival time                                                                                                 -4.1516
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2440

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1741 
  total derate : arrival time                                                                             0.0507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2249 

  slack (with derating applied) (MET)                                                                     0.2440 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4688 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[5] (in)                                                                2.5586                     1.2587 &   3.2587 f
  io_in[5] (net)                                         2   0.3687 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.2587 f
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5901   2.5586   0.9500  -0.3412  -0.0495 &   3.2092 f
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1248   0.9500            0.5780 &   3.7873 f
  mprj/buf_i[197] (net)                                  2   0.0290 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0174   0.1248   0.9500  -0.0016  -0.0005 &   3.7868 f
  data arrival time                                                                                                  3.7868

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2200   1.0500   0.0000   1.6801 &   3.2746 r
  clock reconvergence pessimism                                                                           0.0000     3.2746
  clock uncertainty                                                                                       0.1000     3.3746
  library hold time                                                                     1.0000            0.1500     3.5246
  data required time                                                                                                 3.5246
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5246
  data arrival time                                                                                                 -3.7868
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1559 
  total derate : arrival time                                                                             0.0639 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2198 

  slack (with derating applied) (MET)                                                                     0.2622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4820 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[20] (in)                                                           3.6137                     1.7375 &   3.7375 r
  wbs_dat_i[20] (net)                                    2   0.3101 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7375 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4916   3.6515   0.9500  -0.8492  -0.6357 &   3.1018 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0966   0.9500            0.0143 &   3.1160 r
  mprj/buf_i[20] (net)                                   1   0.0039 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0966   0.9500   0.0000   0.0002 &   3.1162 r
  data arrival time                                                                                                  3.1162

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.8085   1.0500   0.0000   0.9961 &   2.5905 r
  clock reconvergence pessimism                                                                           0.0000     2.5905
  clock uncertainty                                                                                       0.1000     2.6905
  library hold time                                                                     1.0000            0.1196     2.8101
  data required time                                                                                                 2.8101
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8101
  data arrival time                                                                                                 -3.1162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3061

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1234 
  total derate : arrival time                                                                             0.0567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1801 

  slack (with derating applied) (MET)                                                                     0.3061 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4861 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[22] (in)                                                           1.8843                     0.9452 &   2.9452 f
  wbs_adr_i[22] (net)                                    2   0.2721 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9452 f
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4713   1.8843   0.9500  -0.2701  -0.0931 &   2.8522 f
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0868   0.9500            0.4541 &   3.3063 f
  mprj/buf_i[54] (net)                                   1   0.0054 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0868   0.9500   0.0000   0.0001 &   3.3064 f
  data arrival time                                                                                                  3.3064

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.8788   1.0500   0.0000   1.0625 &   2.6570 r
  clock reconvergence pessimism                                                                           0.0000     2.6570
  clock uncertainty                                                                                       0.1000     2.7570
  library hold time                                                                     1.0000            0.1608     2.9178
  data required time                                                                                                 2.9178
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9178
  data arrival time                                                                                                 -3.3064
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1265 
  total derate : arrival time                                                                             0.0474 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1740 

  slack (with derating applied) (MET)                                                                     0.3886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5625 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[4] (in)                                                                2.2427                     1.0858 &   3.0858 f
  io_in[4] (net)                                         2   0.3227 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.0858 f
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2427   0.9500   0.0000   0.3049 &   3.3907 f
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1150   0.9500            0.5279 &   3.9186 f
  mprj/buf_i[196] (net)                                  2   0.0253 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1150   0.9500   0.0000   0.0010 &   3.9196 f
  data arrival time                                                                                                  3.9196

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2197   1.0500   0.0000   1.6809 &   3.2754 r
  clock reconvergence pessimism                                                                           0.0000     3.2754
  clock uncertainty                                                                                       0.1000     3.3754
  library hold time                                                                     1.0000            0.1525     3.5279
  data required time                                                                                                 3.5279
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5279
  data arrival time                                                                                                 -3.9196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3916

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1560 
  total derate : arrival time                                                                             0.0439 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1999 

  slack (with derating applied) (MET)                                                                     0.3916 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5915 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[24] (in)                                                           1.9596                     0.9446 &   2.9446 f
  wbs_dat_i[24] (net)                                    2   0.2730 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9446 f
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3689   1.9974   0.9500  -0.2076  -0.0197 &   2.9249 f
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0899   0.9500            0.4722 &   3.3971 f
  mprj/buf_i[24] (net)                                   1   0.0061 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0899   0.9500   0.0000   0.0001 &   3.3972 f
  data arrival time                                                                                                  3.3972

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9568   1.0500   0.0000   1.1389 &   2.7334 r
  clock reconvergence pessimism                                                                           0.0000     2.7334
  clock uncertainty                                                                                       0.1000     2.8334
  library hold time                                                                     1.0000            0.1598     2.9932
  data required time                                                                                                 2.9932
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9932
  data arrival time                                                                                                 -3.3972
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1302 
  total derate : arrival time                                                                             0.0457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1758 

  slack (with derating applied) (MET)                                                                     0.4040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5798 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[21] (in)                                                           1.8639                     0.9368 &   2.9368 f
  wbs_adr_i[21] (net)                                    2   0.2693 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9368 f
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5130   1.8639   0.9500  -0.2917  -0.1178 &   2.8190 f
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0841   0.9500            0.4489 &   3.2679 f
  mprj/buf_i[53] (net)                                   1   0.0038 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0841   0.9500   0.0000   0.0001 &   3.2680 f
  data arrival time                                                                                                  3.2680

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.8086   1.0500   0.0000   0.9958 &   2.5902 r
  clock reconvergence pessimism                                                                           0.0000     2.5902
  clock uncertainty                                                                                       0.1000     2.6902
  library hold time                                                                     1.0000            0.1617     2.8520
  data required time                                                                                                 2.8520
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8520
  data arrival time                                                                                                 -3.2680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4160

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1233 
  total derate : arrival time                                                                             0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1715 

  slack (with derating applied) (MET)                                                                     0.4160 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5875 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[3] (in)                                                                2.2738                     1.0960 &   3.0960 f
  io_in[3] (net)                                         2   0.3271 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.0960 f
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2738   0.9500   0.0000   0.3225 &   3.4185 f
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1157   0.9500            0.5326 &   3.9511 f
  mprj/buf_i[195] (net)                                  2   0.0255 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1158   0.9500   0.0000   0.0010 &   3.9521 f
  data arrival time                                                                                                  3.9521

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2181   1.0500   0.0000   1.6853 &   3.2797 r
  clock reconvergence pessimism                                                                           0.0000     3.2797
  clock uncertainty                                                                                       0.1000     3.3797
  library hold time                                                                     1.0000            0.1523     3.5321
  data required time                                                                                                 3.5321
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5321
  data arrival time                                                                                                 -3.9521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4201

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1562 
  total derate : arrival time                                                                             0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2012 

  slack (with derating applied) (MET)                                                                     0.4201 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6213 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[37] (in)                                                               2.7083                     1.2549 &   3.2549 f
  io_in[37] (net)                                        2   0.3912 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2549 f
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.7083   0.9500   0.0000   0.4734 &   3.7283 f
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1383   0.9500            0.6073 &   4.3356 f
  mprj/buf_i[229] (net)                                  2   0.0367 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1386   0.9500   0.0000   0.0036 &   4.3392 f
  data arrival time                                                                                                  4.3392

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2612   1.0500   0.0000   2.0447 &   3.6392 r
  clock reconvergence pessimism                                                                           0.0000     3.6392
  clock uncertainty                                                                                       0.1000     3.7392
  library hold time                                                                     1.0000            0.1464     3.8856
  data required time                                                                                                 3.8856
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8856
  data arrival time                                                                                                 -4.3392
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4536

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1733 
  total derate : arrival time                                                                             0.0571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2304 

  slack (with derating applied) (MET)                                                                     0.4536 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6840 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           3.6505                     1.7530 &   3.7530 r
  wbs_adr_i[18] (net)                                    2   0.3132 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7530 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6748   3.6892   0.9500  -0.9237  -0.7103 &   3.0427 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0993   0.9500            0.0148 &   3.0575 r
  mprj/buf_i[50] (net)                                   1   0.0055 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0993   0.9500   0.0000   0.0001 &   3.0576 r
  data arrival time                                                                                                  3.0576

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7633 &   2.3577 r
  clock reconvergence pessimism                                                                           0.0000     2.3577
  clock uncertainty                                                                                       0.1000     2.4577
  library hold time                                                                     1.0000            0.1193     2.5770
  data required time                                                                                                 2.5770
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5770
  data arrival time                                                                                                 -3.0576
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1123 
  total derate : arrival time                                                                             0.0606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1729 

  slack (with derating applied) (MET)                                                                     0.4806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6535 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           1.6377                     0.8201 &   2.8201 f
  wbs_dat_i[21] (net)                                    2   0.2362 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8201 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.6377   0.9500   0.0000   0.1725 &   2.9926 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0793   0.9500            0.4136 &   3.4062 f
  mprj/buf_i[21] (net)                                   1   0.0036 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0793   0.9500   0.0000   0.0001 &   3.4063 f
  data arrival time                                                                                                  3.4063

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.8844   1.0500   0.0000   1.0678 &   2.6623 r
  clock reconvergence pessimism                                                                           0.0000     2.6623
  clock uncertainty                                                                                       0.1000     2.7623
  library hold time                                                                     1.0000            0.1633     2.9256
  data required time                                                                                                 2.9256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9256
  data arrival time                                                                                                 -3.4063
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1268 
  total derate : arrival time                                                                             0.0308 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1576 

  slack (with derating applied) (MET)                                                                     0.4807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6383 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[2] (in)                                                                2.3843                     1.1396 &   3.1396 f
  io_in[2] (net)                                         2   0.3429 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.1396 f
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3843   0.9500   0.0000   0.3581 &   3.4977 f
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1199   0.9500            0.5510 &   4.0487 f
  mprj/buf_i[194] (net)                                  2   0.0277 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0146   0.1200   0.9500  -0.0014  -0.0002 &   4.0485 f
  data arrival time                                                                                                  4.0485

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2169   1.0500   0.0000   1.6881 &   3.2826 r
  clock reconvergence pessimism                                                                           0.0000     3.2826
  clock uncertainty                                                                                       0.1000     3.3826
  library hold time                                                                     1.0000            0.1512     3.5338
  data required time                                                                                                 3.5338
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5338
  data arrival time                                                                                                 -4.0485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5146

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1563 
  total derate : arrival time                                                                             0.0480 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2043 

  slack (with derating applied) (MET)                                                                     0.5146 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7189 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[17] (in)                                                           3.5450                     1.7029 &   3.7029 r
  wbs_dat_i[17] (net)                                    2   0.3041 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7029 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4863   3.5831   0.9500  -0.8576  -0.6469 &   3.0560 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0958   0.9500            0.0176 &   3.0736 r
  mprj/buf_i[17] (net)                                   1   0.0040 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0958   0.9500   0.0000   0.0001 &   3.0736 r
  data arrival time                                                                                                  3.0736

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5006   1.0500   0.0000   0.7224 &   2.3169 r
  clock reconvergence pessimism                                                                           0.0000     2.3169
  clock uncertainty                                                                                       0.1000     2.4169
  library hold time                                                                     1.0000            0.1195     2.5364
  data required time                                                                                                 2.5364
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5364
  data arrival time                                                                                                 -3.0736
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5372

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1103 
  total derate : arrival time                                                                             0.0572 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1675 

  slack (with derating applied) (MET)                                                                     0.5372 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7047 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[20] (in)                                                           3.6517                     1.7640 &   3.7640 r
  wbs_adr_i[20] (net)                                    2   0.3139 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7640 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5132   3.6878   0.9500  -0.8656  -0.6559 &   3.1081 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0969   0.9500            0.0124 &   3.1205 r
  mprj/buf_i[52] (net)                                   1   0.0038 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0969   0.9500   0.0000   0.0001 &   3.1206 r
  data arrival time                                                                                                  3.1206

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5006   1.0500   0.0000   0.7236 &   2.3181 r
  clock reconvergence pessimism                                                                           0.0000     2.3181
  clock uncertainty                                                                                       0.1000     2.4181
  library hold time                                                                     1.0000            0.1194     2.5375
  data required time                                                                                                 2.5375
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5375
  data arrival time                                                                                                 -3.1206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1104 
  total derate : arrival time                                                                             0.0573 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1676 

  slack (with derating applied) (MET)                                                                     0.5831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7507 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           4.2340                     2.0709 &   4.0709 r
  wbs_dat_i[31] (net)                                    2   0.3661 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0709 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2786   4.2636   0.9500  -0.7301  -0.5060 &   3.5649 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1058   0.9500           -0.0149 &   3.5500 r
  mprj/buf_i[31] (net)                                   1   0.0045 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1058   0.9500   0.0000   0.0001 &   3.5501 r
  data arrival time                                                                                                  3.5501

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9354   1.0500   0.0000   1.1246 &   2.7191 r
  clock reconvergence pessimism                                                                           0.0000     2.7191
  clock uncertainty                                                                                       0.1000     2.8191
  library hold time                                                                     1.0000            0.1183     2.9374
  data required time                                                                                                 2.9374
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9374
  data arrival time                                                                                                 -3.5501
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6127

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1295 
  total derate : arrival time                                                                             0.0509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1804 

  slack (with derating applied) (MET)                                                                     0.6127 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7931 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[1] (in)                                                                2.5365                     1.2003 &   3.2003 f
  io_in[1] (net)                                         2   0.3646 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.2003 f
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1625   2.5365   0.9500  -0.0133   0.3899 &   3.5903 f
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1199   0.9500            0.5701 &   4.1604 f
  mprj/buf_i[193] (net)                                  2   0.0239 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0019   0.1200   0.9500  -0.0002   0.0008 &   4.1612 f
  data arrival time                                                                                                  4.1612

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2146   1.0500   0.0000   1.6935 &   3.2880 r
  clock reconvergence pessimism                                                                           0.0000     3.2880
  clock uncertainty                                                                                       0.1000     3.3880
  library hold time                                                                     1.0000            0.1513     3.5392
  data required time                                                                                                 3.5392
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5392
  data arrival time                                                                                                 -4.1612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1566 
  total derate : arrival time                                                                             0.0520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2086 

  slack (with derating applied) (MET)                                                                     0.6220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8306 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[15] (in)                                                           4.0348                     1.9468 &   3.9468 r
  wbs_adr_i[15] (net)                                    2   0.3469 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9468 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0492   4.0753   0.9500  -1.1230  -0.8960 &   3.0508 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1028   0.9500           -0.0057 &   3.0451 r
  mprj/buf_i[47] (net)                                   1   0.0042 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1028   0.9500   0.0000   0.0001 &   3.0452 r
  data arrival time                                                                                                  3.0452

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.3061   1.0500   0.0000   0.5672 &   2.1616 r
  clock reconvergence pessimism                                                                           0.0000     2.1616
  clock uncertainty                                                                                       0.1000     2.2616
  library hold time                                                                     1.0000            0.1187     2.3804
  data required time                                                                                                 2.3804
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3804
  data arrival time                                                                                                 -3.0452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6648

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1029 
  total derate : arrival time                                                                             0.0713 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1743 

  slack (with derating applied) (MET)                                                                     0.6648 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8391 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           1.8465                     0.9291 &   2.9291 f
  wbs_adr_i[23] (net)                                    2   0.2668 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9291 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5010   1.8465   0.9500  -0.2851  -0.1145 &   2.8146 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0851   0.9500            0.4474 &   3.2620 f
  mprj/buf_i[55] (net)                                   1   0.0048 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0851   0.9500   0.0000   0.0001 &   3.2621 f
  data arrival time                                                                                                  3.2621

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5006   1.0500   0.0000   0.7218 &   2.3163 r
  clock reconvergence pessimism                                                                           0.0000     2.3163
  clock uncertainty                                                                                       0.1000     2.4163
  library hold time                                                                     1.0000            0.1614     2.5777
  data required time                                                                                                 2.5777
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5777
  data arrival time                                                                                                 -3.2621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6844

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1103 
  total derate : arrival time                                                                             0.0475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1578 

  slack (with derating applied) (MET)                                                                     0.6844 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8422 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           4.3159                     2.0585 &   4.0585 r
  wbs_adr_i[13] (net)                                    2   0.3699 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0585 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8801   4.3656   0.9500  -1.0442  -0.7731 &   3.2853 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1104   0.9500           -0.0162 &   3.2691 r
  mprj/buf_i[45] (net)                                   1   0.0067 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1104   0.9500   0.0000   0.0001 &   3.2692 r
  data arrival time                                                                                                  3.2692

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7711 &   2.3656 r
  clock reconvergence pessimism                                                                           0.0000     2.3656
  clock uncertainty                                                                                       0.1000     2.4656
  library hold time                                                                     1.0000            0.1175     2.5831
  data required time                                                                                                 2.5831
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5831
  data arrival time                                                                                                 -3.2692
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6861

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1126 
  total derate : arrival time                                                                             0.0700 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1827 

  slack (with derating applied) (MET)                                                                     0.6861 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8687 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                           3.4675                     1.6825 &   3.6825 r
  wbs_dat_i[16] (net)                                    2   0.2986 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6825 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1840   3.4985   0.9500  -0.6659  -0.4650 &   3.2175 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1018   0.9500            0.0292 &   3.2467 r
  mprj/buf_i[16] (net)                                   1   0.0094 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0317   0.1018   0.9500  -0.0147  -0.0151 &   3.2316 r
  data arrival time                                                                                                  3.2316

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5006   1.0500   0.0000   0.7128 &   2.3073 r
  clock reconvergence pessimism                                                                           0.0000     2.3073
  clock uncertainty                                                                                       0.1000     2.4073
  library hold time                                                                     1.0000            0.1189     2.5262
  data required time                                                                                                 2.5262
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5262
  data arrival time                                                                                                 -3.2316
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7054

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1099 
  total derate : arrival time                                                                             0.0479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1578 

  slack (with derating applied) (MET)                                                                     0.7054 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8631 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           3.9620                     1.8961 &   3.8961 r
  wbs_adr_i[12] (net)                                    2   0.3398 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8961 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6584   4.0062   0.9500  -0.9177  -0.6720 &   3.2241 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1008   0.9500           -0.0033 &   3.2208 r
  mprj/buf_i[44] (net)                                   1   0.0035 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1008   0.9500   0.0000   0.0001 &   3.2209 r
  data arrival time                                                                                                  3.2209

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.4804   1.0500   0.0000   0.6924 &   2.2869 r
  clock reconvergence pessimism                                                                           0.0000     2.2869
  clock uncertainty                                                                                       0.1000     2.3869
  library hold time                                                                     1.0000            0.1191     2.5060
  data required time                                                                                                 2.5060
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5060
  data arrival time                                                                                                 -3.2209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7149

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1089 
  total derate : arrival time                                                                             0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1703 

  slack (with derating applied) (MET)                                                                     0.7149 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8852 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[10] (in)                                                           1.9463                     0.9664 &   2.9664 f
  wbs_dat_i[10] (net)                                    2   0.2808 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9664 f
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5194   1.9463   0.9500  -0.2885  -0.0833 &   2.8831 f
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0847   0.9500            0.4607 &   3.3438 f
  mprj/buf_i[10] (net)                                   1   0.0029 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0847   0.9500   0.0000   0.0001 &   3.3439 f
  data arrival time                                                                                                  3.3439

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7712 &   2.3656 r
  clock reconvergence pessimism                                                                           0.0000     2.3656
  clock uncertainty                                                                                       0.1000     2.4656
  library hold time                                                                     1.0000            0.1616     2.6272
  data required time                                                                                                 2.6272
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6272
  data arrival time                                                                                                 -3.3439
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7167

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1126 
  total derate : arrival time                                                                             0.0502 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1629 

  slack (with derating applied) (MET)                                                                     0.7167 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8796 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           1.8329                     0.8864 &   2.8864 f
  wbs_adr_i[24] (net)                                    2   0.2556 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8864 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3487   1.8675   0.9500  -0.2000  -0.0271 &   2.8593 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0848   0.9500            0.4500 &   3.3093 f
  mprj/buf_i[56] (net)                                   1   0.0042 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0848   0.9500   0.0000   0.0001 &   3.3094 f
  data arrival time                                                                                                  3.3094

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5006   1.0500   0.0000   0.7238 &   2.3182 r
  clock reconvergence pessimism                                                                           0.0000     2.3182
  clock uncertainty                                                                                       0.1000     2.4182
  library hold time                                                                     1.0000            0.1615     2.5797
  data required time                                                                                                 2.5797
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5797
  data arrival time                                                                                                 -3.3094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7296

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1104 
  total derate : arrival time                                                                             0.0433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1537 

  slack (with derating applied) (MET)                                                                     0.7296 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8833 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[13] (in)                                                           3.8146                     1.8373 &   3.8373 r
  wbs_dat_i[13] (net)                                    2   0.3275 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8373 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4876   3.8528   0.9500  -0.8213  -0.5874 &   3.2498 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1017   0.9500            0.0074 &   3.2572 r
  mprj/buf_i[13] (net)                                   1   0.0056 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1017   0.9500   0.0000   0.0001 &   3.2573 r
  data arrival time                                                                                                  3.2573

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5006   1.0500   0.0000   0.7120 &   2.3064 r
  clock reconvergence pessimism                                                                           0.0000     2.3064
  clock uncertainty                                                                                       0.1000     2.4064
  library hold time                                                                     1.0000            0.1190     2.5254
  data required time                                                                                                 2.5254
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5254
  data arrival time                                                                                                 -3.2573
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1098 
  total derate : arrival time                                                                             0.0559 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1658 

  slack (with derating applied) (MET)                                                                     0.7320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8977 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           4.0994                     1.9658 &   3.9658 r
  wbs_adr_i[16] (net)                                    2   0.3519 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9658 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7054   4.1441   0.9500  -0.9537  -0.7078 &   3.2580 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1103   0.9500           -0.0013 &   3.2568 r
  mprj/buf_i[48] (net)                                   1   0.0089 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1103   0.9500   0.0000   0.0003 &   3.2571 r
  data arrival time                                                                                                  3.2571

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5006   1.0500   0.0000   0.7128 &   2.3073 r
  clock reconvergence pessimism                                                                           0.0000     2.3073
  clock uncertainty                                                                                       0.1000     2.4073
  library hold time                                                                     1.0000            0.1175     2.5248
  data required time                                                                                                 2.5248
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5248
  data arrival time                                                                                                 -3.2571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1099 
  total derate : arrival time                                                                             0.0632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1731 

  slack (with derating applied) (MET)                                                                     0.7322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9053 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           1.8365                     0.9242 &   2.9242 f
  wbs_dat_i[23] (net)                                    2   0.2653 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9242 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3737   1.8365   0.9500  -0.2195  -0.0456 &   2.8786 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0840   0.9500            0.4451 &   3.3237 f
  mprj/buf_i[23] (net)                                   1   0.0041 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0840   0.9500   0.0000   0.0001 &   3.3238 f
  data arrival time                                                                                                  3.3238

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5006   1.0500   0.0000   0.7214 &   2.3158 r
  clock reconvergence pessimism                                                                           0.0000     2.3158
  clock uncertainty                                                                                       0.1000     2.4158
  library hold time                                                                     1.0000            0.1618     2.5776
  data required time                                                                                                 2.5776
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5776
  data arrival time                                                                                                 -3.3238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1103 
  total derate : arrival time                                                                             0.0441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1544 

  slack (with derating applied) (MET)                                                                     0.7462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9006 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[14] (in)                                                           3.8763                     1.8596 &   3.8596 r
  wbs_adr_i[14] (net)                                    2   0.3327 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8596 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7187   3.9188   0.9500  -0.9416  -0.7058 &   3.1538 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1004   0.9500            0.0020 &   3.1558 r
  mprj/buf_i[46] (net)                                   1   0.0040 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0043   0.1004   0.9500  -0.0018  -0.0018 &   3.1540 r
  data arrival time                                                                                                  3.1540

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.3061   1.0500   0.0000   0.5663 &   2.1608 r
  clock reconvergence pessimism                                                                           0.0000     2.1608
  clock uncertainty                                                                                       0.1000     2.2608
  library hold time                                                                     1.0000            0.1191     2.3799
  data required time                                                                                                 2.3799
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3799
  data arrival time                                                                                                 -3.1540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1029 
  total derate : arrival time                                                                             0.0622 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1651 

  slack (with derating applied) (MET)                                                                     0.7741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9391 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           1.6502                     0.8254 &   2.8254 f
  wbs_dat_i[18] (net)                                    2   0.2380 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8254 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.6502   0.9500   0.0000   0.1759 &   3.0013 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0824   0.9500            0.4181 &   3.4194 f
  mprj/buf_i[18] (net)                                   1   0.0058 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0824   0.9500   0.0000   0.0001 &   3.4195 f
  data arrival time                                                                                                  3.4195

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5855   1.0500   0.0000   0.7816 &   2.3760 r
  clock reconvergence pessimism                                                                           0.0000     2.3760
  clock uncertainty                                                                                       0.1000     2.4760
  library hold time                                                                     1.0000            0.1623     2.6383
  data required time                                                                                                 2.6383
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6383
  data arrival time                                                                                                 -3.4195
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7811

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1131 
  total derate : arrival time                                                                             0.0313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1444 

  slack (with derating applied) (MET)                                                                     0.7811 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9256 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[7] (in)                                                            4.5604                     2.1607 &   4.1607 r
  wbs_dat_i[7] (net)                                     2   0.3901 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1607 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -3.4556   4.6180   0.9500  -1.7747  -1.5098 &   2.6509 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1293   0.9500           -0.0108 &   2.6401 r
  mprj/buf_i[7] (net)                                    2   0.0187 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1293   0.9500   0.0000   0.0007 &   2.6408 r
  data arrival time                                                                                                  2.6408

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.9750   1.0500   0.0000   0.0409 &   1.6353 r
  clock reconvergence pessimism                                                                           0.0000     1.6353
  clock uncertainty                                                                                       0.1000     1.7353
  library hold time                                                                     1.0000            0.1154     1.8507
  data required time                                                                                                 1.8507
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.8507
  data arrival time                                                                                                 -2.6408
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7901

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0779 
  total derate : arrival time                                                                             0.1079 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1858 

  slack (with derating applied) (MET)                                                                     0.7901 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9758 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           1.6897                     0.8492 &   2.8492 f
  wbs_dat_i[19] (net)                                    2   0.2441 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8492 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.6897   0.9500   0.0000   0.1776 &   3.0268 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0828   0.9500            0.4238 &   3.4506 f
  mprj/buf_i[19] (net)                                   1   0.0054 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0828   0.9500   0.0000   0.0001 &   3.4507 f
  data arrival time                                                                                                  3.4507

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5922   1.0500   0.0000   0.7872 &   2.3817 r
  clock reconvergence pessimism                                                                           0.0000     2.3817
  clock uncertainty                                                                                       0.1000     2.4817
  library hold time                                                                     1.0000            0.1622     2.6438
  data required time                                                                                                 2.6438
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6438
  data arrival time                                                                                                 -3.4507
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8069

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1134 
  total derate : arrival time                                                                             0.0317 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1451 

  slack (with derating applied) (MET)                                                                     0.8069 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9520 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           2.1366                     1.0532 &   3.0532 f
  wbs_dat_i[12] (net)                                    2   0.3077 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.0532 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6185   2.1366   0.9500  -0.3391  -0.1119 &   2.9413 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0941   0.9500            0.4939 &   3.4352 f
  mprj/buf_i[12] (net)                                   1   0.0072 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0941   0.9500   0.0000   0.0002 &   3.4353 f
  data arrival time                                                                                                  3.4353

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5619   1.0500   0.0000   0.7710 &   2.3655 r
  clock reconvergence pessimism                                                                           0.0000     2.3655
  clock uncertainty                                                                                       0.1000     2.4655
  library hold time                                                                     1.0000            0.1584     2.6239
  data required time                                                                                                 2.6239
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6239
  data arrival time                                                                                                 -3.4353
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8114

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1126 
  total derate : arrival time                                                                             0.0558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1684 

  slack (with derating applied) (MET)                                                                     0.8114 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9799 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           1.6572                     0.7967 &   2.7967 f
  wbs_dat_i[22] (net)                                    2   0.2306 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7967 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.6913   0.9500   0.0000   0.1725 &   2.9691 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0840   0.9500            0.4252 &   3.3943 f
  mprj/buf_i[22] (net)                                   1   0.0063 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0840   0.9500   0.0000   0.0001 &   3.3944 f
  data arrival time                                                                                                  3.3944

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5006   1.0500   0.0000   0.7235 &   2.3180 r
  clock reconvergence pessimism                                                                           0.0000     2.3180
  clock uncertainty                                                                                       0.1000     2.4180
  library hold time                                                                     1.0000            0.1618     2.5798
  data required time                                                                                                 2.5798
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5798
  data arrival time                                                                                                 -3.3944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1104 
  total derate : arrival time                                                                             0.0315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1418 

  slack (with derating applied) (MET)                                                                     0.8147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9565 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[0] (in)                                                                5.4026                     2.5304 &   4.5304 r
  io_in[0] (net)                                         2   0.4615 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.5304 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0384   5.5056   0.9500  -0.6164  -0.1181 &   4.4123 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1395   0.9500           -0.0576 &   4.3547 r
  mprj/buf_i[192] (net)                                  2   0.0164 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1396   0.9500   0.0000   0.0006 &   4.3552 r
  data arrival time                                                                                                  4.3552

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2146   1.0500   0.0000   1.6933 &   3.2878 r
  clock reconvergence pessimism                                                                           0.0000     3.2878
  clock uncertainty                                                                                       0.1000     3.3878
  library hold time                                                                     1.0000            0.1142     3.5020
  data required time                                                                                                 3.5020
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5020
  data arrival time                                                                                                 -4.3552
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1566 
  total derate : arrival time                                                                             0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2180 

  slack (with derating applied) (MET)                                                                     0.8532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0712 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[14] (in)                                                           1.9963                     0.9935 &   2.9935 f
  wbs_dat_i[14] (net)                                    2   0.2880 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9935 f
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5993   1.9963   0.9500  -0.3307  -0.1299 &   2.8635 f
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0881   0.9500            0.4704 &   3.3339 f
  mprj/buf_i[14] (net)                                   1   0.0047 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0179   0.0881   0.9500  -0.0016  -0.0015 &   3.3324 f
  data arrival time                                                                                                  3.3324

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.3061   1.0500   0.0000   0.5663 &   2.1608 r
  clock reconvergence pessimism                                                                           0.0000     2.1608
  clock uncertainty                                                                                       0.1000     2.2608
  library hold time                                                                     1.0000            0.1604     2.4212
  data required time                                                                                                 2.4212
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4212
  data arrival time                                                                                                 -3.3324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9113

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1029 
  total derate : arrival time                                                                             0.0528 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1557 

  slack (with derating applied) (MET)                                                                     0.9113 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0670 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[11] (in)                                                           1.7705                     0.8814 &   2.8814 f
  wbs_adr_i[11] (net)                                    2   0.2553 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8814 f
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1874   1.7705   0.9500  -0.1100   0.0811 &   2.9625 f
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0815   0.9500            0.4337 &   3.3962 f
  mprj/buf_i[43] (net)                                   1   0.0031 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0062   0.0815   0.9500  -0.0005  -0.0005 &   3.3957 f
  data arrival time                                                                                                  3.3957

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.3061   1.0500   0.0000   0.5642 &   2.1587 r
  clock reconvergence pessimism                                                                           0.0000     2.1587
  clock uncertainty                                                                                       0.1000     2.2587
  library hold time                                                                     1.0000            0.1626     2.4213
  data required time                                                                                                 2.4213
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4213
  data arrival time                                                                                                 -3.3957
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9744

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1028 
  total derate : arrival time                                                                             0.0387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1415 

  slack (with derating applied) (MET)                                                                     0.9744 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1159 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            1.9343                     0.9588 &   2.9588 f
  wbs_adr_i[7] (net)                                     2   0.2789 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9588 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4148   1.9343   0.9500  -0.2318  -0.0226 &   2.9362 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0984   0.9500            0.4716 &   3.4078 f
  mprj/buf_i[39] (net)                                   2   0.0135 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0074   0.0984   0.9500  -0.0006  -0.0001 &   3.4077 f
  data arrival time                                                                                                  3.4077

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.3061   1.0500   0.0000   0.5678 &   2.1623 r
  clock reconvergence pessimism                                                                           0.0000     2.1623
  clock uncertainty                                                                                       0.1000     2.2623
  library hold time                                                                     1.0000            0.1570     2.4192
  data required time                                                                                                 2.4192
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4192
  data arrival time                                                                                                 -3.4077
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9885

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1030 
  total derate : arrival time                                                                             0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1511 

  slack (with derating applied) (MET)                                                                     0.9885 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1395 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           3.6497                     1.7596 &   3.7596 r
  wbs_adr_i[17] (net)                                    2   0.3134 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7596 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0625   3.6868   0.9500  -0.6183  -0.3933 &   3.3663 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0963   0.9500            0.0118 &   3.3782 r
  mprj/buf_i[49] (net)                                   1   0.0034 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0963   0.9500   0.0000   0.0001 &   3.3782 r
  data arrival time                                                                                                  3.3782

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.3061   1.0500   0.0000   0.5654 &   2.1599 r
  clock reconvergence pessimism                                                                           0.0000     2.1599
  clock uncertainty                                                                                       0.1000     2.2599
  library hold time                                                                     1.0000            0.1194     2.3793
  data required time                                                                                                 2.3793
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3793
  data arrival time                                                                                                 -3.3782
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9990

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1029 
  total derate : arrival time                                                                             0.0450 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1479 

  slack (with derating applied) (MET)                                                                     0.9990 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1468 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[19] (in)                                                           3.3613                     1.6326 &   3.6326 r
  wbs_adr_i[19] (net)                                    2   0.2895 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6326 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3988   3.3914   0.9500  -0.2484  -0.0346 &   3.5981 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0990   0.9500            0.0326 &   3.6307 r
  mprj/buf_i[51] (net)                                   1   0.0083 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0990   0.9500   0.0000   0.0002 &   3.6309 r
  data arrival time                                                                                                  3.6309

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5822   1.0500   0.0000   0.7789 &   2.3733 r
  clock reconvergence pessimism                                                                           0.0000     2.3733
  clock uncertainty                                                                                       0.1000     2.4733
  library hold time                                                                     1.0000            0.1193     2.5927
  data required time                                                                                                 2.5927
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5927
  data arrival time                                                                                                 -3.6309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1130 
  total derate : arrival time                                                                             0.0261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1391 

  slack (with derating applied) (MET)                                                                     1.0382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1773 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            1.7810                     0.8839 &   2.8839 f
  wbs_dat_i[5] (net)                                     2   0.2567 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8839 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.0736   1.7810   0.9500  -0.0389   0.1623 &   3.0462 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0863   0.9500            0.4396 &   3.4858 f
  mprj/buf_i[5] (net)                                    1   0.0067 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0107   0.0863   0.9500  -0.0009  -0.0008 &   3.4850 f
  data arrival time                                                                                                  3.4850

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.3061   1.0500   0.0000   0.5676 &   2.1621 r
  clock reconvergence pessimism                                                                           0.0000     2.1621
  clock uncertainty                                                                                       0.1000     2.2621
  library hold time                                                                     1.0000            0.1610     2.4231
  data required time                                                                                                 2.4231
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4231
  data arrival time                                                                                                 -3.4850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0620

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1030 
  total derate : arrival time                                                                             0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1388 

  slack (with derating applied) (MET)                                                                     1.0620 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2008 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[10] (in)                                                           4.3107                     2.0526 &   4.0526 r
  wbs_adr_i[10] (net)                                    2   0.3692 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0526 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7062   4.3621   0.9500  -0.9508  -0.6718 &   3.3808 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1075   0.9500           -0.0196 &   3.3612 r
  mprj/buf_i[42] (net)                                   1   0.0047 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1075   0.9500   0.0000   0.0001 &   3.3613 r
  data arrival time                                                                                                  3.3613

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1883   1.0500   0.0000   0.4847 &   2.0792 r
  clock reconvergence pessimism                                                                           0.0000     2.0792
  clock uncertainty                                                                                       0.1000     2.1792
  library hold time                                                                     1.0000            0.1179     2.2971
  data required time                                                                                                 2.2971
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2971
  data arrival time                                                                                                 -3.3613
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0642

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0990 
  total derate : arrival time                                                                             0.0657 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1647 

  slack (with derating applied) (MET)                                                                     1.0642 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2288 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               3.5469                     1.6044 &   3.6044 f
  io_in[36] (net)                                        2   0.5103 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6044 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.5469   0.9500   0.0000   0.6251 &   4.2295 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1554   0.9500            0.7317 &   4.9612 f
  mprj/buf_i[228] (net)                                  2   0.0357 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1556   0.9500   0.0000   0.0031 &   4.9643 f
  data arrival time                                                                                                  4.9643

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2612   1.0500   0.0000   2.0447 &   3.6392 r
  clock reconvergence pessimism                                                                           0.0000     3.6392
  clock uncertainty                                                                                       0.1000     3.7392
  library hold time                                                                     1.0000            0.1420     3.8812
  data required time                                                                                                 3.8812
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8812
  data arrival time                                                                                                 -4.9643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1733 
  total derate : arrival time                                                                             0.0716 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2449 

  slack (with derating applied) (MET)                                                                     1.0831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3280 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[5] (in)                                                            3.7568                     1.7987 &   3.7987 r
  wbs_adr_i[5] (net)                                     2   0.3222 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7987 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4614   3.7995   0.9500  -0.8069  -0.5635 &   3.2352 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1055   0.9500            0.0148 &   3.2500 r
  mprj/buf_i[37] (net)                                   1   0.0090 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0068   0.1055   0.9500  -0.0028  -0.0026 &   3.2474 r
  data arrival time                                                                                                  3.2474

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9405   1.0500   0.0000   0.3399 &   1.9344 r
  clock reconvergence pessimism                                                                           0.0000     1.9344
  clock uncertainty                                                                                       0.1000     2.0344
  library hold time                                                                     1.0000            0.1182     2.1526
  data required time                                                                                                 2.1526
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1526
  data arrival time                                                                                                 -3.2474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0921 
  total derate : arrival time                                                                             0.0562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1483 

  slack (with derating applied) (MET)                                                                     1.0948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2431 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            4.4755                     2.1102 &   4.1102 r
  wbs_adr_i[1] (net)                                     2   0.3823 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1102 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4409   4.5373   0.9500  -1.2682  -0.9606 &   3.1496 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1152   0.9500           -0.0220 &   3.1276 r
  mprj/buf_i[33] (net)                                   1   0.0084 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1152   0.9500   0.0000   0.0002 &   3.1278 r
  data arrival time                                                                                                  3.1278

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5979   1.0500   0.0000   0.2099 &   1.8043 r
  clock reconvergence pessimism                                                                           0.0000     1.8043
  clock uncertainty                                                                                       0.1000     1.9043
  library hold time                                                                     1.0000            0.1170     2.0213
  data required time                                                                                                 2.0213
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0213
  data arrival time                                                                                                 -3.1278
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1065

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0859 
  total derate : arrival time                                                                             0.0840 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1699 

  slack (with derating applied) (MET)                                                                     1.1065 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2764 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            2.0128                     0.9922 &   2.9922 f
  wbs_dat_i[4] (net)                                     2   0.2900 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9922 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5155   2.0128   0.9500  -0.2792  -0.0559 &   2.9363 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0908   0.9500            0.4750 &   3.4113 f
  mprj/buf_i[4] (net)                                    1   0.0066 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0115   0.0908   0.9500  -0.0010  -0.0008 &   3.4105 f
  data arrival time                                                                                                  3.4105

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.9212   1.0500   0.0000   0.3305 &   1.9250 r
  clock reconvergence pessimism                                                                           0.0000     1.9250
  clock uncertainty                                                                                       0.1000     2.0250
  library hold time                                                                     1.0000            0.1595     2.1845
  data required time                                                                                                 2.1845
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1845
  data arrival time                                                                                                 -3.4105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2260

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0917 
  total derate : arrival time                                                                             0.0515 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1432 

  slack (with derating applied) (MET)                                                                     1.2260 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3692 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[4] (in)                                                            3.7634                     1.8007 &   3.8007 r
  wbs_adr_i[4] (net)                                     2   0.3227 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.8007 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2223   3.8069   0.9500  -0.7189  -0.4680 &   3.3327 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1038   0.9500            0.0124 &   3.3451 r
  mprj/buf_i[36] (net)                                   1   0.0075 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1038   0.9500   0.0000   0.0002 &   3.3453 r
  data arrival time                                                                                                  3.3453

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.7959   1.0500   0.0000   0.2757 &   1.8701 r
  clock reconvergence pessimism                                                                           0.0000     1.8701
  clock uncertainty                                                                                       0.1000     1.9701
  library hold time                                                                     1.0000            0.1185     2.0886
  data required time                                                                                                 2.0886
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0886
  data arrival time                                                                                                 -3.3453
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0891 
  total derate : arrival time                                                                             0.0517 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1408 

  slack (with derating applied) (MET)                                                                     1.2567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3974 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[11] (in)                                                           3.7992                     1.8131 &   3.8131 r
  wbs_dat_i[11] (net)                                    2   0.3253 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8131 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5452   3.8412   0.9500  -0.3049  -0.0348 &   3.7783 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0997   0.9500            0.0060 &   3.7843 r
  mprj/buf_i[11] (net)                                   1   0.0043 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0997   0.9500   0.0000   0.0002 &   3.7844 r
  data arrival time                                                                                                  3.7844

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.5006   1.0500   0.0000   0.7132 &   2.3077 r
  clock reconvergence pessimism                                                                           0.0000     2.3077
  clock uncertainty                                                                                       0.1000     2.4077
  library hold time                                                                     1.0000            0.1193     2.5269
  data required time                                                                                                 2.5269
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5269
  data arrival time                                                                                                 -3.7844
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1099 
  total derate : arrival time                                                                             0.0306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1405 

  slack (with derating applied) (MET)                                                                     1.2575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3980 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                            3.9828                     1.8937 &   3.8937 r
  wbs_adr_i[2] (net)                                     2   0.3409 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.8937 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5922   4.0328   0.9500  -0.8800  -0.6075 &   3.2862 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1226   0.9500            0.0180 &   3.3043 r
  mprj/buf_i[34] (net)                                   2   0.0203 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0462   0.1226   0.9500  -0.0217  -0.0220 &   3.2823 r
  data arrival time                                                                                                  3.2823

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6074   1.0500   0.0000   0.2052 &   1.7997 r
  clock reconvergence pessimism                                                                           0.0000     1.7997
  clock uncertainty                                                                                       0.1000     1.8997
  library hold time                                                                     1.0000            0.1161     2.0159
  data required time                                                                                                 2.0159
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0159
  data arrival time                                                                                                 -3.2823
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2664

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0857 
  total derate : arrival time                                                                             0.0627 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1484 

  slack (with derating applied) (MET)                                                                     1.2664 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4148 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[15] (in)                                                           3.5477                     1.7178 &   3.7178 r
  wbs_dat_i[15] (net)                                    2   0.3053 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7178 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4615   3.5802   0.9500  -0.2639  -0.0322 &   3.6856 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0976   0.9500            0.0196 &   3.7053 r
  mprj/buf_i[15] (net)                                   1   0.0053 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0186   0.0976   0.9500  -0.0083  -0.0086 &   3.6967 r
  data arrival time                                                                                                  3.6967

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.3061   1.0500   0.0000   0.5670 &   2.1615 r
  clock reconvergence pessimism                                                                           0.0000     2.1615
  clock uncertainty                                                                                       0.1000     2.2615
  library hold time                                                                     1.0000            0.1193     2.3808
  data required time                                                                                                 2.3808
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3808
  data arrival time                                                                                                 -3.6967
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3159

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1029 
  total derate : arrival time                                                                             0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1305 

  slack (with derating applied) (MET)                                                                     1.3159 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4463 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[6] (in)                                                            3.7944                     1.8236 &   3.8236 r
  wbs_dat_i[6] (net)                                     2   0.3258 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.8236 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.5531   3.8341   0.9500  -0.8774  -0.6453 &   3.1782 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1092   0.9500            0.0166 &   3.1948 r
  mprj/buf_i[6] (net)                                    2   0.0112 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1092   0.9500   0.0000   0.0003 &   3.1952 r
  data arrival time                                                                                                  3.1952

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0062   1.0500   0.0000   0.0442 &   1.6386 r
  clock reconvergence pessimism                                                                           0.0000     1.6386
  clock uncertainty                                                                                       0.1000     1.7386
  library hold time                                                                     1.0000            0.1177     1.8563
  data required time                                                                                                 1.8563
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.8563
  data arrival time                                                                                                 -3.1952
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3389

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0780 
  total derate : arrival time                                                                             0.0593 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1373 

  slack (with derating applied) (MET)                                                                     1.3389 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4762 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[9] (in)                                                            3.5259                     1.7030 &   3.7030 r
  wbs_dat_i[9] (net)                                     2   0.3030 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7030 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.2976   3.5586   0.9500  -0.7318  -0.5215 &   3.1815 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1115   0.9500            0.0353 &   3.2168 r
  mprj/buf_i[9] (net)                                    2   0.0162 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0480   0.1115   0.9500  -0.0219  -0.0225 &   3.1943 r
  data arrival time                                                                                                  3.1943

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.9750   1.0500   0.0000   0.0408 &   1.6353 r
  clock reconvergence pessimism                                                                           0.0000     1.6353
  clock uncertainty                                                                                       0.1000     1.7353
  library hold time                                                                     1.0000            0.1174     1.8527
  data required time                                                                                                 1.8527
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.8527
  data arrival time                                                                                                 -3.1943
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0779 
  total derate : arrival time                                                                             0.0526 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1304 

  slack (with derating applied) (MET)                                                                     1.3416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4720 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[9] (in)                                                            3.6764                     1.7707 &   3.7707 r
  wbs_adr_i[9] (net)                                     2   0.3156 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7707 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4393   3.7143   0.9500  -0.8083  -0.5828 &   3.1879 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1099   0.9500            0.0246 &   3.2125 r
  mprj/buf_i[41] (net)                                   2   0.0130 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0349   0.1099   0.9500  -0.0164  -0.0168 &   3.1958 r
  data arrival time                                                                                                  3.1958

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9750   1.0500   0.0000   0.0410 &   1.6354 r
  clock reconvergence pessimism                                                                           0.0000     1.6354
  clock uncertainty                                                                                       0.1000     1.7354
  library hold time                                                                     1.0000            0.1176     1.8530
  data required time                                                                                                 1.8530
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.8530
  data arrival time                                                                                                 -3.1958
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3427

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0779 
  total derate : arrival time                                                                             0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1344 

  slack (with derating applied) (MET)                                                                     1.3427 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4772 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            2.1032                     1.0320 &   3.0320 f
  wbs_dat_i[1] (net)                                     2   0.3030 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0320 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6411   2.1032   0.9500  -0.3447  -0.1044 &   2.9277 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0944   0.9500            0.4899 &   3.4176 f
  mprj/buf_i[1] (net)                                    1   0.0079 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0944   0.9500   0.0000   0.0002 &   3.4177 f
  data arrival time                                                                                                  3.4177

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5981   1.0500   0.0000   0.2047 &   1.7992 r
  clock reconvergence pessimism                                                                           0.0000     1.7992
  clock uncertainty                                                                                       0.1000     1.8992
  library hold time                                                                     1.0000            0.1583     2.0575
  data required time                                                                                                 2.0575
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0575
  data arrival time                                                                                                 -3.4177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3603

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0857 
  total derate : arrival time                                                                             0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1423 

  slack (with derating applied) (MET)                                                                     1.3603 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5025 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[2] (in)                                                            3.7649                     1.7837 &   3.7837 r
  wbs_dat_i[2] (net)                                     2   0.3217 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7837 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.1761   3.8133   0.9500  -0.6597  -0.3879 &   3.3958 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1216   0.9500            0.0298 &   3.4256 r
  mprj/buf_i[2] (net)                                    2   0.0223 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0263   0.1216   0.9500  -0.0118  -0.0114 &   3.4142 r
  data arrival time                                                                                                  3.4142

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.6074   1.0500   0.0000   0.2053 &   1.7997 r
  clock reconvergence pessimism                                                                           0.0000     1.7997
  clock uncertainty                                                                                       0.1000     1.8997
  library hold time                                                                     1.0000            0.1163     2.0160
  data required time                                                                                                 2.0160
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0160
  data arrival time                                                                                                 -3.4142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3982

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0857 
  total derate : arrival time                                                                             0.0512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1369 

  slack (with derating applied) (MET)                                                                     1.3982 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5351 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            2.0473                     1.0076 &   3.0076 f
  wbs_dat_i[0] (net)                                     2   0.2950 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0076 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.4519   2.0473   0.9500  -0.2455  -0.0116 &   2.9960 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1016   0.9500            0.4893 &   3.4853 f
  mprj/buf_i[0] (net)                                    2   0.0141 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0293   0.1016   0.9500  -0.0027  -0.0024 &   3.4829 f
  data arrival time                                                                                                  3.4829

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5979   1.0500   0.0000   0.2097 &   1.8042 r
  clock reconvergence pessimism                                                                           0.0000     1.8042
  clock uncertainty                                                                                       0.1000     1.9042
  library hold time                                                                     1.0000            0.1560     2.0602
  data required time                                                                                                 2.0602
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0602
  data arrival time                                                                                                 -3.4829
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4227

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0859 
  total derate : arrival time                                                                             0.0511 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1371 

  slack (with derating applied) (MET)                                                                     1.4227 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5597 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[8] (in)                                                            1.9937                     0.9792 &   2.9792 f
  wbs_adr_i[8] (net)                                     2   0.2868 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9792 f
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6244   1.9937   0.9500  -0.3505  -0.1339 &   2.8453 f
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1006   0.9500            0.4816 &   3.3269 f
  mprj/buf_i[40] (net)                                   2   0.0143 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1006   0.9500   0.0000   0.0005 &   3.3273 f
  data arrival time                                                                                                  3.3273

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9750   1.0500   0.0000   0.0407 &   1.6351 r
  clock reconvergence pessimism                                                                           0.0000     1.6351
  clock uncertainty                                                                                       0.1000     1.7351
  library hold time                                                                     1.0000            0.1563     1.8914
  data required time                                                                                                 1.8914
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.8914
  data arrival time                                                                                                 -3.3273
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4359

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0779 
  total derate : arrival time                                                                             0.0552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1331 

  slack (with derating applied) (MET)                                                                     1.4359 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5690 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[2] (in)                                                            2.1094                     1.0314 &   3.0314 f
  wbs_sel_i[2] (net)                                     2   0.3035 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0314 f
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5523   2.1094   0.9500  -0.3195  -0.0748 &   2.9565 f
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1070   0.9500            0.5028 &   3.4593 f
  mprj/buf_i[232] (net)                                  2   0.0192 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0162   0.1070   0.9500  -0.0015  -0.0008 &   3.4585 f
  data arrival time                                                                                                  3.4585

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.4411   1.0500   0.0000   0.1555 &   1.7500 r
  clock reconvergence pessimism                                                                           0.0000     1.7500
  clock uncertainty                                                                                       0.1000     1.8500
  library hold time                                                                     1.0000            0.1546     2.0046
  data required time                                                                                                 2.0046
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0046
  data arrival time                                                                                                 -3.4585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4539

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0833 
  total derate : arrival time                                                                             0.0563 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1396 

  slack (with derating applied) (MET)                                                                     1.4539 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5935 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[1] (in)                                                            1.7565                     0.8787 &   2.8787 f
  wbs_sel_i[1] (net)                                     2   0.2537 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8787 f
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7565   0.9500   0.0000   0.1975 &   3.0761 f
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0954   0.9500            0.4444 &   3.5206 f
  mprj/buf_i[231] (net)                                  2   0.0142 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0163   0.0954   0.9500  -0.0015  -0.0011 &   3.5194 f
  data arrival time                                                                                                  3.5194

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5981   1.0500   0.0000   0.2042 &   1.7987 r
  clock reconvergence pessimism                                                                           0.0000     1.7987
  clock uncertainty                                                                                       0.1000     1.8987
  library hold time                                                                     1.0000            0.1580     2.0566
  data required time                                                                                                 2.0566
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0566
  data arrival time                                                                                                 -3.5194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4628

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0856 
  total derate : arrival time                                                                             0.0339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1195 

  slack (with derating applied) (MET)                                                                     1.4628 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5823 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            2.0146                     0.9947 &   2.9947 f
  wbs_adr_i[3] (net)                                     2   0.2904 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9947 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4830   2.0146   0.9500  -0.2705  -0.0463 &   2.9484 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1051   0.9500            0.4888 &   3.4372 f
  mprj/buf_i[35] (net)                                   2   0.0192 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0377   0.1051   0.9500  -0.0035  -0.0030 &   3.4342 f
  data arrival time                                                                                                  3.4342

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2648   1.0500   0.0000   0.1088 &   1.7032 r
  clock reconvergence pessimism                                                                           0.0000     1.7032
  clock uncertainty                                                                                       0.1000     1.8032
  library hold time                                                                     1.0000            0.1551     1.9583
  data required time                                                                                                 1.9583
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.9583
  data arrival time                                                                                                 -3.4342
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4759

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0811 
  total derate : arrival time                                                                             0.0520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1331 

  slack (with derating applied) (MET)                                                                     1.4759 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6090 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[3] (in)                                                            3.5814                     1.7101 &   3.7101 r
  wbs_sel_i[3] (net)                                     2   0.3066 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7101 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1669   3.6202   0.9500  -0.6461  -0.4025 &   3.3075 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1043   0.9500            0.0244 &   3.3320 r
  mprj/buf_i[233] (net)                                  2   0.0099 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1043   0.9500   0.0000   0.0004 &   3.3324 r
  data arrival time                                                                                                  3.3324

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.9750   1.0500   0.0000   0.0402 &   1.6346 r
  clock reconvergence pessimism                                                                           0.0000     1.6346
  clock uncertainty                                                                                       0.1000     1.7346
  library hold time                                                                     1.0000            0.1183     1.8529
  data required time                                                                                                 1.8529
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.8529
  data arrival time                                                                                                 -3.3324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4795

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0778 
  total derate : arrival time                                                                             0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1260 

  slack (with derating applied) (MET)                                                                     1.4795 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6055 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               2.2063                     1.0814 &   3.0814 f
  wbs_stb_i (net)                                        2   0.3178 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0814 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4493   2.2063   0.9500  -0.2524   0.0124 &   3.0938 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0964   0.9500            0.5050 &   3.5988 f
  mprj/buf_i[235] (net)                                  1   0.0080 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0322   0.0964   0.9500  -0.0030  -0.0028 &   3.5960 f
  data arrival time                                                                                                  3.5960

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7477   1.0500   0.0000   0.2553 &   1.8498 r
  clock reconvergence pessimism                                                                           0.0000     1.8498
  clock uncertainty                                                                                       0.1000     1.9498
  library hold time                                                                     1.0000            0.1577     2.1075
  data required time                                                                                                 2.1075
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1075
  data arrival time                                                                                                 -3.5960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4885

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0881 
  total derate : arrival time                                                                             0.0540 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1420 

  slack (with derating applied) (MET)                                                                     1.4885 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6305 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[3] (in)                                                            3.6975                     1.7714 &   3.7714 r
  wbs_dat_i[3] (net)                                     2   0.3171 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7714 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.1544   3.7391   0.9500  -0.6592  -0.4133 &   3.3582 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1009   0.9500            0.0135 &   3.3717 r
  mprj/buf_i[3] (net)                                    1   0.0062 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1009   0.9500   0.0000   0.0001 &   3.3718 r
  data arrival time                                                                                                  3.3718

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.9750   1.0500   0.0000   0.0401 &   1.6346 r
  clock reconvergence pessimism                                                                           0.0000     1.6346
  clock uncertainty                                                                                       0.1000     1.7346
  library hold time                                                                     1.0000            0.1187     1.8533
  data required time                                                                                                 1.8533
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.8533
  data arrival time                                                                                                 -3.3718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5186

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0778 
  total derate : arrival time                                                                             0.0484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1262 

  slack (with derating applied) (MET)                                                                     1.5186 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6448 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            2.3019                     1.1433 &   3.1433 f
  wbs_adr_i[0] (net)                                     2   0.3326 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.1433 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6026   2.3019   0.9500  -0.3275  -0.0743 &   3.0690 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1004   0.9500            0.5209 &   3.5899 f
  mprj/buf_i[32] (net)                                   1   0.0095 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0344   0.1004   0.9500  -0.0031  -0.0029 &   3.5870 f
  data arrival time                                                                                                  3.5870

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.6399   1.0500   0.0000   0.2163 &   1.8108 r
  clock reconvergence pessimism                                                                           0.0000     1.8108
  clock uncertainty                                                                                       0.1000     1.9108
  library hold time                                                                     1.0000            0.1563     2.0671
  data required time                                                                                                 2.0671
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0671
  data arrival time                                                                                                 -3.5870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5199

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0862 
  total derate : arrival time                                                                             0.0582 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1444 

  slack (with derating applied) (MET)                                                                     1.5199 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6643 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_cyc_i (in)                                                               1.9499                     0.9554 &   2.9554 f
  wbs_cyc_i (net)                                        2   0.2807 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9554 f
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1572   1.9499   0.9500  -0.0306   0.2109 &   3.1663 f
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0931   0.9500            0.4688 &   3.6351 f
  mprj/buf_i[236] (net)                                  2   0.0092 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0059   0.0931   0.9500  -0.0005  -0.0002 &   3.6349 f
  data arrival time                                                                                                  3.6349

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7583   1.0500   0.0000   0.2598 &   1.8543 r
  clock reconvergence pessimism                                                                           0.0000     1.8543
  clock uncertainty                                                                                       0.1000     1.9543
  library hold time                                                                     1.0000            0.1588     2.1130
  data required time                                                                                                 2.1130
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1130
  data arrival time                                                                                                 -3.6349
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0883 
  total derate : arrival time                                                                             0.0390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1273 

  slack (with derating applied) (MET)                                                                     1.5219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6492 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[0] (in)                                                            1.8689                     0.9259 &   2.9259 f
  wbs_sel_i[0] (net)                                     2   0.2695 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9259 f
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1157   1.8689   0.9500  -0.0095   0.2109 &   3.1368 f
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0974   0.9500            0.4617 &   3.5985 f
  mprj/buf_i[230] (net)                                  2   0.0138 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0158   0.0974   0.9500  -0.0015  -0.0011 &   3.5974 f
  data arrival time                                                                                                  3.5974

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5967   1.0500   0.0000   0.2168 &   1.8113 r
  clock reconvergence pessimism                                                                           0.0000     1.8113
  clock uncertainty                                                                                       0.1000     1.9113
  library hold time                                                                     1.0000            0.1573     2.0686
  data required time                                                                                                 2.0686
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0686
  data arrival time                                                                                                 -3.5974
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5288

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0863 
  total derate : arrival time                                                                             0.0365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1227 

  slack (with derating applied) (MET)                                                                     1.5288 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6516 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            1.9798                     0.9835 &   2.9835 f
  wbs_dat_i[8] (net)                                     2   0.2857 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9835 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.4244   1.9798   0.9500  -0.2275  -0.0135 &   2.9700 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0900   0.9500            0.4701 &   3.4401 f
  mprj/buf_i[8] (net)                                    1   0.0065 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0189   0.0900   0.9500  -0.0017  -0.0015 &   3.4386 f
  data arrival time                                                                                                  3.4386

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.9750   1.0500   0.0000   0.0402 &   1.6346 r
  clock reconvergence pessimism                                                                           0.0000     1.6346
  clock uncertainty                                                                                       0.1000     1.7346
  library hold time                                                                     1.0000            0.1598     1.8944
  data required time                                                                                                 1.8944
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.8944
  data arrival time                                                                                                 -3.4386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5442

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0778 
  total derate : arrival time                                                                             0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1259 

  slack (with derating applied) (MET)                                                                     1.5442 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6701 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_we_i (in)                                                                2.2103                     1.1097 &   3.1097 f
  wbs_we_i (net)                                         2   0.3198 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.1097 f
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2414   2.2103   0.9500  -0.0949   0.1457 &   3.2555 f
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0980   0.9500            0.5070 &   3.7625 f
  mprj/buf_i[234] (net)                                  1   0.0091 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0077   0.0980   0.9500  -0.0006  -0.0003 &   3.7621 f
  data arrival time                                                                                                  3.7621

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7078   1.0500   0.0000   0.2390 &   1.8334 r
  clock reconvergence pessimism                                                                           0.0000     1.8334
  clock uncertainty                                                                                       0.1000     1.9334
  library hold time                                                                     1.0000            0.1571     2.0906
  data required time                                                                                                 2.0906
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0906
  data arrival time                                                                                                 -3.7621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6716

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0873 
  total derate : arrival time                                                                             0.0444 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1317 

  slack (with derating applied) (MET)                                                                     1.6716 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8033 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[6] (in)                                                            3.8178                     1.8301 &   3.8301 r
  wbs_adr_i[6] (net)                                     2   0.3275 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.8301 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6904   3.8601   0.9500  -0.4019  -0.1384 &   3.6917 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1124   0.9500            0.0185 &   3.7102 r
  mprj/buf_i[38] (net)                                   2   0.0133 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0377   0.1124   0.9500  -0.0176  -0.0180 &   3.6923 r
  data arrival time                                                                                                  3.6923

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4172   1.0500   0.0000   0.2233 &   0.2233 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   1.0500            1.3712 &   1.5945 r
  mprj/clk (net)                                       826   2.9885 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9906   1.0500   0.0000   0.0406 &   1.6351 r
  clock reconvergence pessimism                                                                           0.0000     1.6351
  clock uncertainty                                                                                       0.1000     1.7351
  library hold time                                                                     1.0000            0.1173     1.8524
  data required time                                                                                                 1.8524
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.8524
  data arrival time                                                                                                 -3.6923
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8399

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0779 
  total derate : arrival time                                                                             0.0369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1148 

  slack (with derating applied) (MET)                                                                     1.8399 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9547 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6954 &   3.1373 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0996   0.9500            0.5905 &   3.7278 r
  mprj/o_q[49] (net)                                     1   0.0053 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0996   0.9500   0.0000   0.0002 &   3.7280 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1140   0.9500            1.2371 &   4.9651 r
  mprj/o_q_dly[49] (net)                                 1   0.0059 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1140   0.9500   0.0000   0.0001 &   4.9653 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.3317   0.9500            3.2656 &   8.2309 r
  mprj/la_data_out[17] (net)                             1   0.5527 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.2309 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              -6.3845   6.3845   0.9500  -3.7578  -3.6048 &   4.6261 r
  data arrival time                                                                                                  4.6261

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6391 

  slack (with derating applied) (MET)                                                                     6.5261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1652 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.2006 &   1.6425 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1389   0.9500            0.5699 &   2.2124 f
  mprj/o_q[8] (net)                                      2   0.0155 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1389   0.9500   0.0000   0.0006 &   2.2129 f
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2350   0.9500            1.4055 &   3.6184 f
  mprj/o_q_dly[8] (net)                                  2   0.0219 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0633   0.2350   0.9500  -0.0067  -0.0063 &   3.6121 f
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.0185   0.9500            1.6650 &   5.2771 f
  mprj/wbs_dat_o[8] (net)                                1   0.4264 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.2771 f
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                 -1.5413   3.0693   0.9500  -0.8633  -0.5963 &   4.6808 f
  data arrival time                                                                                                  4.6808

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6808
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3380 

  slack (with derating applied) (MET)                                                                     6.5808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9188 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.2001 &   1.6420 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0817   0.9500            0.5277 &   2.1697 f
  mprj/o_q[6] (net)                                      1   0.0059 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0817   0.9500   0.0000   0.0002 &   2.1699 f
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2687   0.9500            1.4133 &   3.5832 f
  mprj/o_q_dly[6] (net)                                  2   0.0277 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0683   0.2687   0.9500  -0.0092  -0.0087 &   3.5746 f
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.0744   0.9500            1.6984 &   5.2730 f
  mprj/wbs_dat_o[6] (net)                                1   0.4316 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.2730 f
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                 -1.5230   3.1395   0.9500  -0.8534  -0.5771 &   4.6959 f
  data arrival time                                                                                                  4.6959

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6959
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3380 

  slack (with derating applied) (MET)                                                                     6.5959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9339 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6938 &   3.1357 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1486   0.9500            0.6195 &   3.7552 r
  mprj/o_q[45] (net)                                     2   0.0102 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1486   0.9500   0.0000   0.0003 &   3.7555 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1040   0.9500            1.2349 &   4.9904 r
  mprj/o_q_dly[45] (net)                                 1   0.0049 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1040   0.9500   0.0000   0.0002 &   4.9906 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.5078   0.9500            3.3351 &   8.3256 r
  mprj/la_data_out[13] (net)                             1   0.5673 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.3256 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              -6.5689   6.5689   0.9500  -3.7752  -3.5946 &   4.7310 r
  data arrival time                                                                                                  4.7310

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7310
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6310

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6465 

  slack (with derating applied) (MET)                                                                     6.6310 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2775 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6947 &   3.1366 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1267   0.9500            0.6075 &   3.7441 r
  mprj/o_q[48] (net)                                     1   0.0081 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1267   0.9500   0.0000   0.0003 &   3.7444 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2523   0.9500            1.3210 &   5.0654 r
  mprj/o_q_dly[48] (net)                                 2   0.0195 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0162   0.2523   0.9500  -0.0018  -0.0012 &   5.0641 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1709   0.9500            3.1965 &   8.2607 r
  mprj/la_data_out[16] (net)                             1   0.5378 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.2607 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              -6.2219   6.2219   0.9500  -3.5981  -3.4473 &   4.8134 r
  data arrival time                                                                                                  4.8134

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8134
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6323 

  slack (with derating applied) (MET)                                                                     6.7134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3457 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6946 &   3.1365 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1746   0.9500            0.6337 &   3.7701 r
  mprj/o_q[47] (net)                                     2   0.0127 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0100   0.1746   0.9500  -0.0009  -0.0005 &   3.7696 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2146   0.9500            1.3032 &   5.0728 r
  mprj/o_q_dly[47] (net)                                 2   0.0158 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2147   0.9500   0.0000   0.0006 &   5.0734 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.2177   0.9500            3.2149 &   8.2883 r
  mprj/la_data_out[15] (net)                             1   0.5415 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.2883 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              -6.2701   6.2701   0.9500  -3.5978  -3.4407 &   4.8477 r
  data arrival time                                                                                                  4.8477

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7477

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6340 

  slack (with derating applied) (MET)                                                                     6.7477 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3817 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.2019 &   1.6437 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1023   0.9500            0.5435 &   2.1872 f
  mprj/o_q[2] (net)                                      2   0.0092 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1023   0.9500   0.0000   0.0003 &   2.1875 f
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2238   0.9500            1.3841 &   3.5716 f
  mprj/o_q_dly[2] (net)                                  2   0.0200 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0944   0.2238   0.9500  -0.0110  -0.0111 &   3.5606 f
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.6338   0.9500            1.4970 &   5.0576 f
  mprj/wbs_dat_o[2] (net)                                1   0.3813 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.0576 f
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                 -0.7304   2.6338   0.9500  -0.4349  -0.1520 &   4.9056 f
  data arrival time                                                                                                  4.9056

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8056

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3052 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3052 

  slack (with derating applied) (MET)                                                                     6.8056 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1108 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.1987 &   1.6406 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1115   0.9500            0.5501 &   2.1907 f
  mprj/o_q[1] (net)                                      2   0.0108 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1115   0.9500   0.0000   0.0004 &   2.1910 f
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2181   0.9500            1.3829 &   3.5739 f
  mprj/o_q_dly[1] (net)                                  2   0.0190 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0758   0.2181   0.9500  -0.0080  -0.0076 &   3.5663 f
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.5281   0.9500            1.4427 &   5.0090 f
  mprj/wbs_dat_o[1] (net)                                1   0.3659 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.0090 f
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                 -0.6043   2.5281   0.9500  -0.3515  -0.0785 &   4.9305 f
  data arrival time                                                                                                  4.9305

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9305
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8305

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2974 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2974 

  slack (with derating applied) (MET)                                                                     6.8305 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1280 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   0.1976 &   1.6395 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0822   0.9500            0.5280 &   2.1675 f
  mprj/o_q[175] (net)                                    1   0.0059 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0822   0.9500   0.0000   0.0001 &   2.1676 f
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1824   0.9500            1.3419 &   3.5095 f
  mprj/o_q_dly[175] (net)                                2   0.0132 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1824   0.9500   0.0000   0.0004 &   3.5099 f
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5778   0.9500            1.4623 &   4.9721 f
  mprj/wbs_ack_o (net)                                   1   0.3735 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9721 f
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                    -0.5256   2.5778   0.9500  -0.3163  -0.0361 &   4.9360 f
  data arrival time                                                                                                  4.9360

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8360

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2932 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2932 

  slack (with derating applied) (MET)                                                                     6.8360 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1292 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.2022 &   1.6440 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0740   0.9500            0.5216 &   2.1657 f
  mprj/o_q[3] (net)                                      1   0.0046 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0740   0.9500   0.0000   0.0002 &   2.1658 f
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2159   0.9500            1.3694 &   3.5352 f
  mprj/o_q_dly[3] (net)                                  2   0.0187 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0638   0.2159   0.9500  -0.0087  -0.0084 &   3.5268 f
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.1050   0.9500            1.2115 &   4.7383 f
  mprj/wbs_dat_o[3] (net)                                1   0.3033 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7383 f
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.0000   2.1050   0.9500   0.0000   0.2590 &   4.9973 f
  data arrival time                                                                                                  4.9973

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2640 

  slack (with derating applied) (MET)                                                                     6.8973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1613 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.2019 &   1.6438 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0888   0.9500            0.5333 &   2.1771 f
  mprj/o_q[4] (net)                                      1   0.0070 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0888   0.9500   0.0000   0.0002 &   2.1772 f
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.1953   0.9500            1.3553 &   3.5326 f
  mprj/o_q_dly[4] (net)                                  2   0.0153 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.1953   0.9500   0.0000   0.0005 &   3.5330 f
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.1245   0.9500            1.2324 &   4.7654 f
  mprj/wbs_dat_o[4] (net)                                1   0.3072 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7654 f
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                 -0.1362   2.1245   0.9500  -0.0112   0.2332 &   4.9986 f
  data arrival time                                                                                                  4.9986

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9986
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8986

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2643 

  slack (with derating applied) (MET)                                                                     6.8986 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1629 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.2004 &   1.6423 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1358   0.9500            0.5677 &   2.2100 f
  mprj/o_q[7] (net)                                      2   0.0150 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  -0.0276   0.1359   0.9500  -0.0031  -0.0027 &   2.2073 f
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2215   0.9500            1.3938 &   3.6011 f
  mprj/o_q_dly[7] (net)                                  2   0.0196 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2215   0.9500   0.0000   0.0007 &   3.6018 f
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.0056   0.9500            1.1611 &   4.7629 f
  mprj/wbs_dat_o[7] (net)                                1   0.2885 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7629 f
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.0000   2.0056   0.9500   0.0000   0.2454 &   5.0082 f
  data arrival time                                                                                                  5.0082

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0082
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9082

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2640 

  slack (with derating applied) (MET)                                                                     6.9082 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1722 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.2004 &   1.6422 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1201   0.9500            0.5563 &   2.1986 f
  mprj/o_q[5] (net)                                      2   0.0123 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  -0.0263   0.1201   0.9500  -0.0030  -0.0027 &   2.1958 f
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2094   0.9500            1.3780 &   3.5738 f
  mprj/o_q_dly[5] (net)                                  2   0.0176 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0389   0.2094   0.9500  -0.0044  -0.0039 &   3.5699 f
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.0798   0.9500            1.2035 &   4.7734 f
  mprj/wbs_dat_o[5] (net)                                1   0.3000 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7734 f
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                 -0.1066   2.0798   0.9500  -0.0087   0.2405 &   5.0139 f
  data arrival time                                                                                                  5.0139

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0139
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9139

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2657 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2657 

  slack (with derating applied) (MET)                                                                     6.9139 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1795 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.2002 &   1.6421 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0918   0.9500            0.5356 &   2.1777 f
  mprj/o_q[0] (net)                                      1   0.0075 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0918   0.9500   0.0000   0.0003 &   2.1780 f
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.1845   0.9500            1.3464 &   3.5244 f
  mprj/o_q_dly[0] (net)                                  2   0.0135 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0446   0.1845   0.9500  -0.0046  -0.0046 &   3.5198 f
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.1656   0.9500            1.2227 &   4.7425 f
  mprj/wbs_dat_o[0] (net)                                1   0.3116 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7425 f
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                 -0.0744   2.1656   0.9500  -0.0061   0.2747 &   5.0172 f
  data arrival time                                                                                                  5.0172

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2653 

  slack (with derating applied) (MET)                                                                     6.9172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1825 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.2020 &   1.6438 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0979   0.9500            0.5404 &   2.1842 f
  mprj/o_q[10] (net)                                     2   0.0085 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0980   0.9500   0.0000   0.0003 &   2.1845 f
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2733   0.9500            1.4217 &   3.6062 f
  mprj/o_q_dly[10] (net)                                 2   0.0285 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0501   0.2733   0.9500  -0.0068  -0.0059 &   3.6003 f
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1412   0.9500            1.2593 &   4.8596 f
  mprj/wbs_dat_o[10] (net)                               1   0.3092 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8596 f
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                -0.1996   2.1412   0.9500  -0.0679   0.1724 &   5.0320 f
  data arrival time                                                                                                  5.0320

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2728 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2728 

  slack (with derating applied) (MET)                                                                     6.9320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2048 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.3866 &   1.8285 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1222   0.9500            0.5578 &   2.3863 f
  mprj/o_q[16] (net)                                     2   0.0126 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0044   0.1222   0.9500  -0.0005  -0.0003 &   2.3860 f
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2337   0.9500            1.3987 &   3.7847 f
  mprj/o_q_dly[16] (net)                                 2   0.0217 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0468   0.2337   0.9500  -0.0053  -0.0051 &   3.7796 f
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3972   0.9500            1.3926 &   5.1722 f
  mprj/wbs_dat_o[16] (net)                               1   0.3472 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1722 f
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                -0.5763   2.3972   0.9500  -0.3356  -0.1033 &   5.0689 f
  data arrival time                                                                                                  5.0689

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0689
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3028 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3028 

  slack (with derating applied) (MET)                                                                     6.9689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2717 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8081   0.9500   0.0000   0.2012 &   1.6431 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1203   0.9500            0.5565 &   2.1996 f
  mprj/o_q[9] (net)                                      2   0.0123 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  -0.0124   0.1204   0.9500  -0.0011  -0.0007 &   2.1989 f
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2849   0.9500            1.4383 &   3.6372 f
  mprj/o_q_dly[9] (net)                                  2   0.0305 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2849   0.9500   0.0000   0.0012 &   3.6385 f
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.0248   0.9500            1.2010 &   4.8395 f
  mprj/wbs_dat_o[9] (net)                                1   0.2920 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.8395 f
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  0.0000   2.0248   0.9500   0.0000   0.2337 &   5.0731 f
  data arrival time                                                                                                  5.0731

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2672 

  slack (with derating applied) (MET)                                                                     6.9731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2403 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.2991 &   1.7410 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0870   0.9500            0.5318 &   2.2728 f
  mprj/o_q[14] (net)                                     1   0.0067 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0870   0.9500   0.0000   0.0001 &   2.2729 f
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2316   0.9500            1.3858 &   3.6588 f
  mprj/o_q_dly[14] (net)                                 2   0.0214 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0173   0.2316   0.9500  -0.0018  -0.0010 &   3.6578 f
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0751   0.9500            1.2199 &   4.8776 f
  mprj/wbs_dat_o[14] (net)                               1   0.2999 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8776 f
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                -0.1337   2.0751   0.9500  -0.0110   0.2170 &   5.0947 f
  data arrival time                                                                                                  5.0947

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9947

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2696 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2696 

  slack (with derating applied) (MET)                                                                     6.9947 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2642 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.5105 &   1.9524 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0954   0.9500            0.5385 &   2.4909 f
  mprj/o_q[18] (net)                                     1   0.0081 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0954   0.9500   0.0000   0.0003 &   2.4912 f
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1586   0.9500            1.3244 &   3.8157 f
  mprj/o_q_dly[18] (net)                                 1   0.0093 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1586   0.9500   0.0000   0.0002 &   3.8159 f
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1190   0.9500            1.2244 &   5.0402 f
  mprj/wbs_dat_o[18] (net)                               1   0.3064 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.0402 f
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                -0.2665   2.1190   0.9500  -0.1540   0.0665 &   5.1067 f
  data arrival time                                                                                                  5.1067

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1067
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0067

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2851 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2851 

  slack (with derating applied) (MET)                                                                     7.0067 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2918 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6947 &   2.1366 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1338   0.9500            0.5662 &   2.7028 f
  mprj/o_q[30] (net)                                     2   0.0146 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0089   0.1338   0.9500  -0.0011  -0.0006 &   2.7022 f
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1875   0.9500            1.3631 &   4.0653 f
  mprj/o_q_dly[30] (net)                                 2   0.0140 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1875   0.9500   0.0000   0.0004 &   4.0657 f
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9831   0.9500            1.6079 &   5.6736 f
  mprj/wbs_dat_o[30] (net)                               1   0.4185 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.6736 f
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                -1.4493   3.0373   0.9500  -0.8012  -0.5304 &   5.1432 f
  data arrival time                                                                                                  5.1432

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3552 

  slack (with derating applied) (MET)                                                                     7.0432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3984 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6914 &   2.1332 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0891   0.9500            0.5335 &   2.6668 f
  mprj/o_q[26] (net)                                     1   0.0071 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0891   0.9500   0.0000   0.0003 &   2.6670 f
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1245   0.9500            1.2911 &   3.9582 f
  mprj/o_q_dly[26] (net)                                 1   0.0046 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1245   0.9500   0.0000   0.0002 &   3.9583 f
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9623   0.9500            1.1383 &   5.0966 f
  mprj/wbs_dat_o[26] (net)                               1   0.2836 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.0966 f
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                -0.1923   1.9623   0.9500  -0.1048   0.0954 &   5.1920 f
  data arrival time                                                                                                  5.1920

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1920
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0920

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2844 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2844 

  slack (with derating applied) (MET)                                                                     7.0920 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3763 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6908 &   2.1327 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1267   0.9500            0.5611 &   2.6938 f
  mprj/o_q[29] (net)                                     2   0.0134 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1267   0.9500   0.0000   0.0004 &   2.6942 f
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1145   0.9500            1.2942 &   3.9883 f
  mprj/o_q_dly[29] (net)                                 1   0.0033 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1145   0.9500   0.0000   0.0001 &   3.9884 f
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2504   0.9500            1.2543 &   5.2427 f
  mprj/wbs_dat_o[29] (net)                               1   0.3239 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2427 f
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                -0.4940   2.2504   0.9500  -0.2729  -0.0272 &   5.2155 f
  data arrival time                                                                                                  5.2155

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1155

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3033 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3033 

  slack (with derating applied) (MET)                                                                     7.1155 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4188 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6523 &   2.0942 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1682   0.9500            0.5903 &   2.6845 f
  mprj/o_q[19] (net)                                     2   0.0205 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0271   0.1682   0.9500  -0.0031  -0.0025 &   2.6821 f
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1632   0.9500            1.3534 &   4.0354 f
  mprj/o_q_dly[19] (net)                                 2   0.0100 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1632   0.9500   0.0000   0.0003 &   4.0357 f
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5565   0.9500            1.4106 &   5.4463 f
  mprj/wbs_dat_o[19] (net)                               1   0.3582 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.4463 f
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                -0.7285   2.6036   0.9500  -0.4325  -0.1928 &   5.2535 f
  data arrival time                                                                                                  5.2535

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2535
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1535

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3224 

  slack (with derating applied) (MET)                                                                     7.1535 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4759 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6978 &   2.1397 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1048   0.9500            0.5453 &   2.6850 f
  mprj/o_q[23] (net)                                     2   0.0097 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0124   0.1048   0.9500  -0.0012  -0.0010 &   2.6840 f
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1445   0.9500            1.3145 &   3.9985 f
  mprj/o_q_dly[23] (net)                                 1   0.0072 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1445   0.9500   0.0000   0.0003 &   3.9988 f
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1748   0.9500            1.2455 &   5.2443 f
  mprj/wbs_dat_o[23] (net)                               1   0.3143 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2443 f
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                -0.3903   2.1748   0.9500  -0.2139   0.0116 &   5.2559 f
  data arrival time                                                                                                  5.2559

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2559
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1559

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2993 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2993 

  slack (with derating applied) (MET)                                                                     7.1559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4552 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6944 &   2.1362 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0725   0.9500            0.5204 &   2.6566 f
  mprj/o_q[25] (net)                                     1   0.0044 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0725   0.9500   0.0000   0.0002 &   2.6568 f
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1341   0.9500            1.2952 &   3.9520 f
  mprj/o_q_dly[25] (net)                                 1   0.0058 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1341   0.9500   0.0000   0.0002 &   3.9523 f
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0249   0.9500            1.1762 &   5.1285 f
  mprj/wbs_dat_o[25] (net)                               1   0.2930 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1285 f
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                -0.1783   2.0249   0.9500  -0.0756   0.1305 &   5.2589 f
  data arrival time                                                                                                  5.2589

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2589
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1589

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2848 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2848 

  slack (with derating applied) (MET)                                                                     7.1589 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4438 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.7710 &   2.2129 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0861   0.9500            0.5312 &   2.7441 f
  mprj/o_q[27] (net)                                     1   0.0066 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0861   0.9500   0.0000   0.0003 &   2.7443 f
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1300   0.9500            1.2954 &   4.0397 f
  mprj/o_q_dly[27] (net)                                 1   0.0053 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1300   0.9500   0.0000   0.0002 &   4.0399 f
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4529   0.9500            1.3527 &   5.3926 f
  mprj/wbs_dat_o[27] (net)                               1   0.3436 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3926 f
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                -0.6232   2.4964   0.9500  -0.3609  -0.1326 &   5.2600 f
  data arrival time                                                                                                  5.2600

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2600
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3149 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3149 

  slack (with derating applied) (MET)                                                                     7.1600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4749 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6970 &   2.1389 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0754   0.9500            0.5227 &   2.6616 f
  mprj/o_q[11] (net)                                     1   0.0049 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0754   0.9500   0.0000   0.0002 &   2.6618 f
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2408   0.9500            1.3896 &   4.0514 f
  mprj/o_q_dly[11] (net)                                 2   0.0229 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2408   0.9500   0.0000   0.0008 &   4.0522 f
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2272   0.9500            1.2943 &   5.3465 f
  mprj/wbs_dat_o[11] (net)                               1   0.3218 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3465 f
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                -0.5056   2.2272   0.9500  -0.2792  -0.0462 &   5.3003 f
  data arrival time                                                                                                  5.3003

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3003
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2003

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3084 

  slack (with derating applied) (MET)                                                                     7.2003 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5088 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6442 &   2.0861 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1427   0.9500            0.5726 &   2.6587 f
  mprj/o_q[20] (net)                                     2   0.0162 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0199   0.1427   0.9500  -0.0022  -0.0018 &   2.6569 f
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1843   0.9500            1.3633 &   4.0202 f
  mprj/o_q_dly[20] (net)                                 2   0.0135 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1843   0.9500   0.0000   0.0003 &   4.0205 f
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1055   0.9500            1.2291 &   5.2497 f
  mprj/wbs_dat_o[20] (net)                               1   0.3048 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2497 f
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                -0.2575   2.1055   0.9500  -0.1531   0.0629 &   5.3126 f
  data arrival time                                                                                                  5.3126

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2960 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2960 

  slack (with derating applied) (MET)                                                                     7.2126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5087 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6954 &   2.1373 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0739   0.9500            0.5215 &   2.6588 f
  mprj/o_q[24] (net)                                     1   0.0046 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0739   0.9500   0.0000   0.0002 &   2.6590 f
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1211   0.9500            1.2835 &   3.9425 f
  mprj/o_q_dly[24] (net)                                 1   0.0041 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1211   0.9500   0.0000   0.0001 &   3.9426 f
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1091   0.9500            1.2132 &   5.1558 f
  mprj/wbs_dat_o[24] (net)                               1   0.3051 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1558 f
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                -0.1768   2.1091   0.9500  -0.0556   0.1626 &   5.3184 f
  data arrival time                                                                                                  5.3184

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2184

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2858 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2858 

  slack (with derating applied) (MET)                                                                     7.2184 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5042 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6542 &   2.0961 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1397   0.9500            0.5705 &   2.6665 f
  mprj/o_q[22] (net)                                     2   0.0156 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0185   0.1397   0.9500  -0.0022  -0.0018 &   2.6647 f
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1712   0.9500            1.3506 &   4.0154 f
  mprj/o_q_dly[22] (net)                                 2   0.0113 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1712   0.9500   0.0000   0.0003 &   4.0157 f
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9904   0.9500            1.1675 &   5.1832 f
  mprj/wbs_dat_o[22] (net)                               1   0.2880 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1832 f
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                -0.0893   1.9904   0.9500  -0.0073   0.2026 &   5.3858 f
  data arrival time                                                                                                  5.3858

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2845 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2845 

  slack (with derating applied) (MET)                                                                     7.2858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5703 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.4995 &   1.9413 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1195   0.9500            0.5559 &   2.4972 f
  mprj/o_q[17] (net)                                     2   0.0122 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1195   0.9500   0.0000   0.0003 &   2.4975 f
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2224   0.9500            1.3889 &   3.8865 f
  mprj/o_q_dly[17] (net)                                 2   0.0198 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0882   0.2224   0.9500  -0.0105  -0.0104 &   3.8761 f
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2576   0.9500            1.3106 &   5.1867 f
  mprj/wbs_dat_o[17] (net)                               1   0.3265 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1867 f
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                -0.1486   2.2576   0.9500  -0.0122   0.2331 &   5.4198 f
  data arrival time                                                                                                  5.4198

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4198
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2877 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2877 

  slack (with derating applied) (MET)                                                                     7.3198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6075 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.8235 &   2.2653 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1311   0.9500            0.5643 &   2.8296 f
  mprj/o_q[28] (net)                                     2   0.0142 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0077   0.1311   0.9500  -0.0009  -0.0005 &   2.8291 f
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1307   0.9500            1.3108 &   4.1399 f
  mprj/o_q_dly[28] (net)                                 1   0.0054 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1307   0.9500   0.0000   0.0002 &   4.1401 f
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1526   0.9500            1.2335 &   5.3736 f
  mprj/wbs_dat_o[28] (net)                               1   0.3111 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3736 f
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                -0.2785   2.1526   0.9500  -0.1592   0.0589 &   5.4325 f
  data arrival time                                                                                                  5.4325

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3028 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3028 

  slack (with derating applied) (MET)                                                                     7.3325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6353 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6542 &   2.0961 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1633   0.9500            0.5871 &   2.6832 f
  mprj/o_q[21] (net)                                     2   0.0196 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0199   0.1633   0.9500  -0.0021  -0.0017 &   2.6815 f
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2002   0.9500            1.3846 &   4.0661 f
  mprj/o_q_dly[21] (net)                                 2   0.0161 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2003   0.9500   0.0000   0.0004 &   4.0664 f
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0540   0.9500            1.2129 &   5.2794 f
  mprj/wbs_dat_o[21] (net)                               1   0.2977 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2794 f
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                -0.1601   2.0540   0.9500  -0.0582   0.1543 &   5.4337 f
  data arrival time                                                                                                  5.4337

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2924 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2924 

  slack (with derating applied) (MET)                                                                     7.3337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6261 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6948 &   2.1367 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1275   0.9500            0.5616 &   2.6983 f
  mprj/o_q[31] (net)                                     2   0.0135 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1275   0.9500   0.0000   0.0004 &   2.6987 f
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2453   0.9500            1.4097 &   4.1084 f
  mprj/o_q_dly[31] (net)                                 2   0.0237 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2453   0.9500   0.0000   0.0010 &   4.1093 f
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9077   0.9500            1.1370 &   5.2463 f
  mprj/wbs_dat_o[31] (net)                               1   0.2752 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2463 f
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.0000   1.9077   0.9500   0.0000   0.2081 &   5.4544 f
  data arrival time                                                                                                  5.4544

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2871 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2871 

  slack (with derating applied) (MET)                                                                     7.3544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6415 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6963 &   2.1382 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0664   0.9500            0.5156 &   2.6538 f
  mprj/o_q[12] (net)                                     1   0.0034 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0664   0.9500   0.0000   0.0001 &   2.6539 f
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2199   0.9500            1.3706 &   4.0245 f
  mprj/o_q_dly[12] (net)                                 2   0.0193 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2199   0.9500   0.0000   0.0007 &   4.0252 f
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0699   0.9500            1.2121 &   5.2373 f
  mprj/wbs_dat_o[12] (net)                               1   0.2991 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2373 f
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                -0.1072   2.0699   0.9500  -0.0088   0.2226 &   5.4599 f
  data arrival time                                                                                                  5.4599

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4599
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2884 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2884 

  slack (with derating applied) (MET)                                                                     7.3599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6483 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6973 &   2.1392 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0926   0.9500            0.5362 &   2.6754 f
  mprj/o_q[15] (net)                                     1   0.0076 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0926   0.9500   0.0000   0.0002 &   2.6756 f
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2697   0.9500            1.4173 &   4.0929 f
  mprj/o_q_dly[15] (net)                                 2   0.0279 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0955   0.2698   0.9500  -0.0100  -0.0095 &   4.0834 f
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9922   0.9500            1.1918 &   5.2752 f
  mprj/wbs_dat_o[15] (net)                               1   0.2880 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2752 f
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                -0.1175   1.9922   0.9500  -0.0096   0.2064 &   5.4817 f
  data arrival time                                                                                                  5.4817

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4817
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3817

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2907 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2907 

  slack (with derating applied) (MET)                                                                     7.3817 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6723 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   0.6969 &   2.1388 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1105   0.9500            0.5494 &   2.6882 f
  mprj/o_q[13] (net)                                     2   0.0106 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1105   0.9500   0.0000   0.0004 &   2.6886 f
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2410   0.9500            1.4005 &   4.0891 f
  mprj/o_q_dly[13] (net)                                 2   0.0230 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2410   0.9500   0.0000   0.0008 &   4.0899 f
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9963   0.9500            1.1798 &   5.2698 f
  mprj/wbs_dat_o[13] (net)                               1   0.2883 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2698 f
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                -0.0838   1.9963   0.9500  -0.0069   0.2172 &   5.4869 f
  data arrival time                                                                                                  5.4869

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4869
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2896 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2896 

  slack (with derating applied) (MET)                                                                     7.3869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6765 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.2722 &   2.7141 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1383   0.9500            0.5695 &   3.2835 f
  mprj/o_q[41] (net)                                     2   0.0154 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0116   0.1383   0.9500  -0.0010  -0.0004 &   3.2831 f
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1746   0.9500            1.3532 &   4.6363 f
  mprj/o_q_dly[41] (net)                                 2   0.0119 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1746   0.9500   0.0000   0.0004 &   4.6367 f
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1689   0.9500            1.2106 &   5.8473 f
  mprj/la_data_out[9] (net)                              1   0.3022 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.8473 f
  la_data_out[9] (net) 
  la_data_out[9] (out)                                               -0.6907   2.2131   0.9500  -0.4156  -0.2228 &   5.6246 f
  data arrival time                                                                                                  5.6246

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6246
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5246

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3400 

  slack (with derating applied) (MET)                                                                     7.5246 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8645 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6942 &   3.1360 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1650   0.9500            0.6285 &   3.7645 r
  mprj/o_q[46] (net)                                     2   0.0118 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0097   0.1650   0.9500  -0.0012  -0.0008 &   3.7637 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1186   0.9500            1.2457 &   5.0093 r
  mprj/o_q_dly[46] (net)                                 1   0.0064 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1186   0.9500   0.0000   0.0001 &   5.0095 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6896   0.9500            2.4321 &   7.4416 r
  mprj/la_data_out[14] (net)                             1   0.4081 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.4416 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                              -3.5424   4.7341   0.9500  -1.9423  -1.7728 &   5.6688 r
  data arrival time                                                                                                  5.6688

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6688
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5688

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5030 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5030 

  slack (with derating applied) (MET)                                                                     7.5688 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0718 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.3640 &   2.8059 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0903   0.9500            0.5345 &   3.3403 f
  mprj/o_q[35] (net)                                     1   0.0073 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0903   0.9500   0.0000   0.0002 &   3.3405 f
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1998   0.9500            1.3597 &   4.7002 f
  mprj/o_q_dly[35] (net)                                 2   0.0160 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1998   0.9500   0.0000   0.0004 &   4.7006 f
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2885   0.9500            1.3091 &   6.0097 f
  mprj/la_data_out[3] (net)                              1   0.3301 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.0097 f
  la_data_out[3] (net) 
  la_data_out[3] (out)                                               -0.9643   2.2885   0.9500  -0.5345  -0.3140 &   5.6957 f
  data arrival time                                                                                                  5.6957

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6957
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5957

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3561 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3561 

  slack (with derating applied) (MET)                                                                     7.5957 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9518 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.2757 &   2.7176 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1173   0.9500            0.5543 &   3.2719 f
  mprj/o_q[40] (net)                                     2   0.0118 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1173   0.9500   0.0000   0.0005 &   3.2724 f
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1998   0.9500            1.3685 &   4.6409 f
  mprj/o_q_dly[40] (net)                                 2   0.0160 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1998   0.9500   0.0000   0.0006 &   4.6415 f
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9112   0.9500            1.1300 &   5.7715 f
  mprj/la_data_out[8] (net)                              1   0.2757 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.7715 f
  la_data_out[8] (net) 
  la_data_out[8] (out)                                               -0.3998   1.9112   0.9500  -0.2349  -0.0551 &   5.7164 f
  data arrival time                                                                                                  5.7164

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6164

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3257 

  slack (with derating applied) (MET)                                                                     7.6164 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9421 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.3175 &   2.7594 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1076   0.9500            0.5473 &   3.3067 f
  mprj/o_q[38] (net)                                     2   0.0101 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1076   0.9500   0.0000   0.0003 &   3.3071 f
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2019   0.9500            1.3670 &   4.6741 f
  mprj/o_q_dly[38] (net)                                 2   0.0164 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2019   0.9500   0.0000   0.0006 &   4.6747 f
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2660   0.9500            1.3107 &   5.9854 f
  mprj/la_data_out[6] (net)                              1   0.3276 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.9854 f
  la_data_out[6] (net) 
  la_data_out[6] (out)                                               -0.7606   2.2660   0.9500  -0.4176  -0.2103 &   5.7750 f
  data arrival time                                                                                                  5.7750

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7750
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6750

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3480 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3480 

  slack (with derating applied) (MET)                                                                     7.6750 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0230 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.3392 &   2.7811 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0776   0.9500            0.5244 &   3.3055 f
  mprj/o_q[36] (net)                                     1   0.0052 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0776   0.9500   0.0000   0.0002 &   3.3057 f
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1674   0.9500            1.3272 &   4.6329 f
  mprj/o_q_dly[36] (net)                                 2   0.0107 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1674   0.9500   0.0000   0.0003 &   4.6333 f
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4150   0.9500            1.3710 &   6.0043 f
  mprj/la_data_out[4] (net)                              1   0.3490 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.0043 f
  la_data_out[4] (net) 
  la_data_out[4] (out)                                               -0.8425   2.4150   0.9500  -0.4551  -0.2244 &   5.7799 f
  data arrival time                                                                                                  5.7799

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6799

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3522 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3522 

  slack (with derating applied) (MET)                                                                     7.6799 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0320 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.2950 &   2.7368 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0943   0.9500            0.5376 &   3.2744 f
  mprj/o_q[39] (net)                                     1   0.0079 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0943   0.9500   0.0000   0.0003 &   3.2747 f
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1898   0.9500            1.3519 &   4.6267 f
  mprj/o_q_dly[39] (net)                                 2   0.0144 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1898   0.9500   0.0000   0.0004 &   4.6271 f
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9513   0.9500            1.1472 &   5.7743 f
  mprj/la_data_out[7] (net)                              1   0.2816 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.7743 f
  la_data_out[7] (net) 
  la_data_out[7] (out)                                               -0.3084   1.9513   0.9500  -0.1710   0.0201 &   5.7944 f
  data arrival time                                                                                                  5.7944

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6944

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3230 

  slack (with derating applied) (MET)                                                                     7.6944 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0174 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6955 &   3.1373 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1212   0.9500            0.5571 &   3.6944 f
  mprj/o_q[50] (net)                                     2   0.0125 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1212   0.9500   0.0000   0.0004 &   3.6949 f
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1242   0.9500            1.3013 &   4.9962 f
  mprj/o_q_dly[50] (net)                                 1   0.0045 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1242   0.9500   0.0000   0.0002 &   4.9963 f
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8172   0.9500            1.5282 &   6.5246 f
  mprj/la_data_out[18] (net)                             1   0.3965 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.5246 f
  la_data_out[18] (net) 
  la_data_out[18] (out)                                              -1.5242   2.8624   0.9500  -0.8732  -0.6620 &   5.8625 f
  data arrival time                                                                                                  5.8625

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8625
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7625

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4005 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4005 

  slack (with derating applied) (MET)                                                                     7.7625 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1631 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.3852 &   2.8271 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0805   0.9500            0.5267 &   3.3537 f
  mprj/o_q[34] (net)                                     1   0.0057 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0805   0.9500   0.0000   0.0001 &   3.3539 f
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1843   0.9500            1.3431 &   4.6970 f
  mprj/o_q_dly[34] (net)                                 2   0.0135 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1844   0.9500   0.0000   0.0004 &   4.6974 f
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1687   0.9500            1.2645 &   5.9619 f
  mprj/la_data_out[2] (net)                              1   0.3139 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.9619 f
  la_data_out[2] (net) 
  la_data_out[2] (out)                                               -0.5401   2.1687   0.9500  -0.2935  -0.0920 &   5.8698 f
  data arrival time                                                                                                  5.8698

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8698
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7698

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3399 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3399 

  slack (with derating applied) (MET)                                                                     7.7698 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1098 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6953 &   3.1372 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2212   0.9500            0.6591 &   3.7963 r
  mprj/o_q[51] (net)                                     2   0.0171 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2212   0.9500   0.0000   0.0004 &   3.7967 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1012   0.9500            1.2390 &   5.0357 r
  mprj/o_q_dly[51] (net)                                 1   0.0046 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1012   0.9500   0.0000   0.0002 &   5.0359 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8187   0.9500            2.4879 &   7.5238 r
  mprj/la_data_out[19] (net)                             1   0.4192 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.5238 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                              -3.2120   4.8674   0.9500  -1.7948  -1.6003 &   5.9235 r
  data arrival time                                                                                                  5.9235

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9235
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8235

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5008 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5008 

  slack (with derating applied) (MET)                                                                     7.8235 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3242 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.3174 &   2.7592 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1042   0.9500            0.5449 &   3.3041 f
  mprj/o_q[37] (net)                                     1   0.0096 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1042   0.9500   0.0000   0.0004 &   3.3045 f
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1804   0.9500            1.3466 &   4.6511 f
  mprj/o_q_dly[37] (net)                                 2   0.0128 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1804   0.9500   0.0000   0.0004 &   4.6515 f
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1091   0.9500            1.2282 &   5.8797 f
  mprj/la_data_out[5] (net)                              1   0.3049 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.8797 f
  la_data_out[5] (net) 
  la_data_out[5] (out)                                               -0.2626   2.1091   0.9500  -0.1650   0.0455 &   5.9252 f
  data arrival time                                                                                                  5.9252

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9252
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8252

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3293 

  slack (with derating applied) (MET)                                                                     7.8252 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1545 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6791 &   3.1210 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0819   0.9500            0.5279 &   3.6489 f
  mprj/o_q[155] (net)                                    1   0.0059 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0819   0.9500   0.0000   0.0002 &   3.6491 f
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2209   0.9500            1.3758 &   5.0249 f
  mprj/o_q_dly[155] (net)                                2   0.0195 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2209   0.9500   0.0000   0.0005 &   5.0255 f
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.2858   0.9500            0.8366 &   5.8621 f
  mprj/io_oeb[18] (net)                                  1   0.1825 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8621 f
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                   -0.0341   1.2965   0.9500  -0.0028   0.0743 &   5.9364 f
  data arrival time                                                                                                  5.9364

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8364

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3128 

  slack (with derating applied) (MET)                                                                     7.8364 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1493 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5163 &   2.9582 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0990   0.9500            0.5901 &   3.5483 r
  mprj/o_q[152] (net)                                    1   0.0052 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0990   0.9500   0.0000   0.0002 &   3.5485 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2858   0.9500            1.3371 &   4.8856 r
  mprj/o_q_dly[152] (net)                                2   0.0226 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2858   0.9500   0.0000   0.0009 &   4.8865 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6216   0.9500            2.3666 &   7.2532 r
  mprj/io_oeb[15] (net)                                  1   0.3985 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.2532 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                   -2.7749   4.6585   0.9500  -1.5235  -1.3104 &   5.9427 r
  data arrival time                                                                                                  5.9427

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9427
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8427

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4732 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4732 

  slack (with derating applied) (MET)                                                                     7.8427 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3159 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5167 &   2.9586 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0856   0.9500            0.5307 &   3.4893 f
  mprj/o_q[147] (net)                                    1   0.0065 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0856   0.9500   0.0000   0.0002 &   3.4896 f
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2191   0.9500            1.3756 &   4.8652 f
  mprj/o_q_dly[147] (net)                                2   0.0192 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2191   0.9500   0.0000   0.0008 &   4.8660 f
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9649   0.9500            1.1426 &   6.0086 f
  mprj/io_oeb[10] (net)                                  1   0.2752 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0086 f
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                   -0.3486   1.9980   0.9500  -0.2317  -0.0636 &   5.9450 f
  data arrival time                                                                                                  5.9450

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9450
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3374 

  slack (with derating applied) (MET)                                                                     7.8450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1823 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5167 &   2.9586 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0822   0.9500            0.5281 &   3.4867 f
  mprj/o_q[110] (net)                                    1   0.0060 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0822   0.9500   0.0000   0.0002 &   3.4870 f
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2081   0.9500            1.3649 &   4.8518 f
  mprj/o_q_dly[110] (net)                                2   0.0174 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2081   0.9500   0.0000   0.0006 &   4.8524 f
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8437   0.9500            1.0897 &   5.9421 f
  mprj/io_out[11] (net)                                  1   0.2588 
  mprj/io_out[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9421 f
  io_out[11] (net) 
  io_out[11] (out)                                                   -0.2036   1.8700   0.9500  -0.1365   0.0100 &   5.9521 f
  data arrival time                                                                                                  5.9521

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8521

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3277 

  slack (with derating applied) (MET)                                                                     7.8521 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1798 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7913 &   3.2332 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0807   0.9500            0.5269 &   3.7601 f
  mprj/o_q[125] (net)                                    1   0.0057 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0807   0.9500   0.0000   0.0002 &   3.7604 f
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2274   0.9500            1.3807 &   5.1411 f
  mprj/o_q_dly[125] (net)                                2   0.0206 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2274   0.9500   0.0000   0.0007 &   5.1418 f
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1143   0.9500            1.7544 &   6.8962 f
  mprj/io_out[26] (net)                                  1   0.4515 
  mprj/io_out[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8962 f
  io_out[26] (net) 
  io_out[26] (out)                                                   -2.0592   3.1143   0.9500  -1.1652  -0.9190 &   5.9772 f
  data arrival time                                                                                                  5.9772

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9772
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8772

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4373 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4373 

  slack (with derating applied) (MET)                                                                     7.8772 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3145 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7133 &   3.1551 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0751   0.9500            0.5225 &   3.6776 f
  mprj/o_q[118] (net)                                    1   0.0048 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0751   0.9500   0.0000   0.0001 &   3.6777 f
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2439   0.9500            1.3919 &   5.0697 f
  mprj/o_q_dly[118] (net)                                2   0.0234 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2439   0.9500   0.0000   0.0007 &   5.0704 f
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.2809   0.9500            0.8370 &   5.9073 f
  mprj/io_out[19] (net)                                  1   0.1815 
  mprj/io_out[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9073 f
  io_out[19] (net) 
  io_out[19] (out)                                                   -0.0723   1.2930   0.9500  -0.0059   0.0753 &   5.9827 f
  data arrival time                                                                                                  5.9827

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3156 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3156 

  slack (with derating applied) (MET)                                                                     7.8827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1982 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.4817 &   2.9236 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0878   0.9500            0.5325 &   3.4561 f
  mprj/o_q[111] (net)                                    1   0.0069 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0878   0.9500   0.0000   0.0003 &   3.4564 f
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2293   0.9500            1.3842 &   4.8406 f
  mprj/o_q_dly[111] (net)                                2   0.0210 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2293   0.9500   0.0000   0.0009 &   4.8415 f
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6578   0.9500            0.9764 &   5.8179 f
  mprj/io_out[12] (net)                                  1   0.2313 
  mprj/io_out[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8179 f
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   1.6958   0.9500   0.0000   0.1690 &   5.9869 f
  data arrival time                                                                                                  5.9869

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9869
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3152 

  slack (with derating applied) (MET)                                                                     7.8869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2021 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6947 &   3.1366 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0686   0.9500            0.5174 &   3.6539 f
  mprj/o_q[156] (net)                                    1   0.0038 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0686   0.9500   0.0000   0.0001 &   3.6540 f
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2134   0.9500            1.3655 &   5.0196 f
  mprj/o_q_dly[156] (net)                                2   0.0182 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2134   0.9500   0.0000   0.0005 &   5.0200 f
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4344   0.9500            0.9051 &   5.9251 f
  mprj/io_oeb[19] (net)                                  1   0.2035 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9251 f
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                   -0.0464   1.4496   0.9500  -0.0272   0.0693 &   5.9944 f
  data arrival time                                                                                                  5.9944

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8944

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3184 

  slack (with derating applied) (MET)                                                                     7.8944 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2128 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.4818 &   2.9237 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0661   0.9500            0.5154 &   3.4391 f
  mprj/o_q[149] (net)                                    1   0.0034 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0661   0.9500   0.0000   0.0001 &   3.4392 f
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2267   0.9500            1.3759 &   4.8151 f
  mprj/o_q_dly[149] (net)                                2   0.0205 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2267   0.9500   0.0000   0.0009 &   4.8160 f
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8862   0.9500            1.0940 &   5.9100 f
  mprj/io_oeb[12] (net)                                  1   0.2630 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9100 f
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                   -0.2244   1.9234   0.9500  -0.0942   0.0854 &   5.9955 f
  data arrival time                                                                                                  5.9955

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9955
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8955

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3255 

  slack (with derating applied) (MET)                                                                     7.8955 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2210 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6169 &   3.0587 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0727   0.9500            0.5206 &   3.5793 f
  mprj/o_q[154] (net)                                    1   0.0044 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0727   0.9500   0.0000   0.0001 &   3.5794 f
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2514   0.9500            1.3972 &   4.9766 f
  mprj/o_q_dly[154] (net)                                2   0.0248 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2514   0.9500   0.0000   0.0010 &   4.9776 f
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4990   0.9500            0.9392 &   5.9168 f
  mprj/io_oeb[17] (net)                                  1   0.2118 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9168 f
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                   -0.0964   1.5170   0.9500  -0.0079   0.1034 &   6.0202 f
  data arrival time                                                                                                  6.0202

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3178 

  slack (with derating applied) (MET)                                                                     7.9202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2380 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5168 &   2.9587 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0785   0.9500            0.5252 &   3.4839 f
  mprj/o_q[148] (net)                                    1   0.0054 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0785   0.9500   0.0000   0.0001 &   3.4840 f
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2168   0.9500            1.3716 &   4.8555 f
  mprj/o_q_dly[148] (net)                                2   0.0188 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2168   0.9500   0.0000   0.0007 &   4.8562 f
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7267   0.9500            1.0200 &   5.8762 f
  mprj/io_oeb[11] (net)                                  1   0.2372 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8762 f
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                   -0.1356   1.7589   0.9500  -0.0111   0.1488 &   6.0250 f
  data arrival time                                                                                                  6.0250

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0250
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9250

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3183 

  slack (with derating applied) (MET)                                                                     7.9250 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2433 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5522 &   2.9940 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0765   0.9500            0.5236 &   3.5176 f
  mprj/o_q[153] (net)                                    1   0.0050 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0765   0.9500   0.0000   0.0002 &   3.5178 f
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2582   0.9500            1.4036 &   4.9214 f
  mprj/o_q_dly[153] (net)                                2   0.0259 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2582   0.9500   0.0000   0.0011 &   4.9225 f
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5894   0.9500            0.9741 &   5.8966 f
  mprj/io_oeb[16] (net)                                  1   0.2237 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8966 f
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                   -0.0903   1.6149   0.9500  -0.0074   0.1302 &   6.0268 f
  data arrival time                                                                                                  6.0268

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9268

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3181 

  slack (with derating applied) (MET)                                                                     7.9268 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2449 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6903 &   3.1321 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1138   0.9500            0.5518 &   3.6839 f
  mprj/o_q[44] (net)                                     2   0.0112 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1138   0.9500   0.0000   0.0004 &   3.6843 f
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1233   0.9500            1.2979 &   4.9822 f
  mprj/o_q_dly[44] (net)                                 1   0.0044 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1233   0.9500   0.0000   0.0002 &   4.9824 f
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8234   0.9500            1.0678 &   6.0501 f
  mprj/la_data_out[12] (net)                             1   0.2631 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.0501 f
  la_data_out[12] (net) 
  la_data_out[12] (out)                                              -0.3023   1.8234   0.9500  -0.1829  -0.0177 &   6.0324 f
  data arrival time                                                                                                  6.0324

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9324

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3368 

  slack (with derating applied) (MET)                                                                     7.9324 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2692 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.4932 &   2.9350 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0896   0.9500            0.5339 &   3.4689 f
  mprj/o_q[108] (net)                                    1   0.0071 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0896   0.9500   0.0000   0.0002 &   3.4691 f
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2349   0.9500            1.3892 &   4.8582 f
  mprj/o_q_dly[108] (net)                                2   0.0219 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2350   0.9500   0.0000   0.0008 &   4.8591 f
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1908   0.9500            1.2433 &   6.1024 f
  mprj/io_out[9] (net)                                   1   0.3057 
  mprj/io_out[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.1024 f
  io_out[9] (net) 
  io_out[9] (out)                                                    -0.4177   2.2337   0.9500  -0.2708  -0.0602 &   6.0422 f
  data arrival time                                                                                                  6.0422

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3466 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3466 

  slack (with derating applied) (MET)                                                                     7.9422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2888 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.4995 &   2.9414 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0752   0.9500            0.5225 &   3.4639 f
  mprj/o_q[146] (net)                                    1   0.0048 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0752   0.9500   0.0000   0.0001 &   3.4640 f
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2529   0.9500            1.3991 &   4.8631 f
  mprj/o_q_dly[146] (net)                                2   0.0250 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0311   0.2529   0.9500  -0.0032  -0.0023 &   4.8608 f
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4115   0.9500            1.3685 &   6.2293 f
  mprj/io_oeb[9] (net)                                   1   0.3378 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.2293 f
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                    -0.6880   2.4532   0.9500  -0.3950  -0.1829 &   6.0464 f
  data arrival time                                                                                                  6.0464

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0464
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9464

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3602 

  slack (with derating applied) (MET)                                                                     7.9464 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3066 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5182 &   2.9601 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0829   0.9500            0.5286 &   3.4887 f
  mprj/o_q[107] (net)                                    1   0.0061 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0829   0.9500   0.0000   0.0001 &   3.4888 f
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1756   0.9500            1.3360 &   4.8248 f
  mprj/o_q_dly[107] (net)                                2   0.0120 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1756   0.9500   0.0000   0.0003 &   4.8251 f
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1676   0.9500            1.2591 &   6.0843 f
  mprj/io_out[8] (net)                                   1   0.3137 
  mprj/io_out[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.0843 f
  io_out[8] (net) 
  io_out[8] (out)                                                    -0.3878   2.1676   0.9500  -0.2444  -0.0289 &   6.0554 f
  data arrival time                                                                                                  6.0554

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9554

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3445 

  slack (with derating applied) (MET)                                                                     7.9554 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2999 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.4049 &   2.8468 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1153   0.9500            0.5528 &   3.3997 f
  mprj/o_q[33] (net)                                     2   0.0115 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1153   0.9500   0.0000   0.0004 &   3.4000 f
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2302   0.9500            1.3936 &   4.7936 f
  mprj/o_q_dly[33] (net)                                 2   0.0211 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2302   0.9500   0.0000   0.0007 &   4.7944 f
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1240   0.9500            1.2546 &   6.0490 f
  mprj/la_data_out[1] (net)                              1   0.3074 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.0490 f
  la_data_out[1] (net) 
  la_data_out[1] (out)                                               -0.3229   2.1240   0.9500  -0.1929   0.0160 &   6.0650 f
  data arrival time                                                                                                  6.0650

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9650

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3396 

  slack (with derating applied) (MET)                                                                     7.9650 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3046 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6768 &   3.1187 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1257   0.9500            0.5604 &   3.6790 f
  mprj/o_q[43] (net)                                     2   0.0132 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1257   0.9500   0.0000   0.0005 &   3.6795 f
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1286   0.9500            1.3069 &   4.9864 f
  mprj/o_q_dly[43] (net)                                 1   0.0051 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1286   0.9500   0.0000   0.0001 &   4.9865 f
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1116   0.9500            1.1673 &   6.1538 f
  mprj/la_data_out[11] (net)                             1   0.2938 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.1538 f
  la_data_out[11] (net) 
  la_data_out[11] (out)                                              -0.5018   2.1548   0.9500  -0.2805  -0.0871 &   6.0667 f
  data arrival time                                                                                                  6.0667

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0667
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9667

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3489 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3489 

  slack (with derating applied) (MET)                                                                     7.9667 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3156 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5354 &   2.9773 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1105   0.9500            0.5494 &   3.5267 f
  mprj/o_q[138] (net)                                    2   0.0106 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1105   0.9500   0.0000   0.0004 &   3.5270 f
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1211   0.9500            1.2946 &   4.8217 f
  mprj/o_q_dly[138] (net)                                1   0.0041 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1211   0.9500   0.0000   0.0002 &   4.8218 f
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6219   0.9500            2.3863 &   7.2081 f
  mprj/io_oeb[1] (net)                                   1   0.6666 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.2081 f
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    -3.4059   4.6219   0.9500  -1.7291  -1.1346 &   6.0735 f
  data arrival time                                                                                                  6.0735

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9735

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5017 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5017 

  slack (with derating applied) (MET)                                                                     7.9735 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4752 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5170 &   2.9588 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0799   0.9500            0.5263 &   3.4851 f
  mprj/o_q[109] (net)                                    1   0.0056 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0799   0.9500   0.0000   0.0001 &   3.4852 f
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2089   0.9500            1.3649 &   4.8501 f
  mprj/o_q_dly[109] (net)                                2   0.0175 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2089   0.9500   0.0000   0.0006 &   4.8507 f
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8122   0.9500            1.0429 &   5.8936 f
  mprj/io_out[10] (net)                                  1   0.2479 
  mprj/io_out[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8936 f
  io_out[10] (net) 
  io_out[10] (out)                                                    0.0000   1.8538   0.9500   0.0000   0.1888 &   6.0824 f
  data arrival time                                                                                                  6.0824

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9824

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3202 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3202 

  slack (with derating applied) (MET)                                                                     7.9824 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3026 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7607 &   3.2026 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0751   0.9500            0.5225 &   3.7251 f
  mprj/o_q[124] (net)                                    1   0.0048 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0751   0.9500   0.0000   0.0002 &   3.7253 f
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2905   0.9500            1.4244 &   5.1497 f
  mprj/o_q_dly[124] (net)                                2   0.0306 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0434   0.2907   0.9500  -0.0051  -0.0020 &   5.1476 f
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1678   0.9500            1.7938 &   6.9414 f
  mprj/io_out[25] (net)                                  1   0.4588 
  mprj/io_out[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9414 f
  io_out[25] (net) 
  io_out[25] (out)                                                   -1.9844   3.1678   0.9500  -1.1187  -0.8546 &   6.0868 f
  data arrival time                                                                                                  6.0868

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0868
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4387 

  slack (with derating applied) (MET)                                                                     7.9868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4255 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7698 &   3.2117 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0785   0.9500            0.5252 &   3.7369 f
  mprj/o_q[126] (net)                                    1   0.0054 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0785   0.9500   0.0000   0.0002 &   3.7371 f
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1980   0.9500            1.3548 &   5.0918 f
  mprj/o_q_dly[126] (net)                                2   0.0157 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1980   0.9500   0.0000   0.0006 &   5.0924 f
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5834   0.9500            1.4383 &   6.5307 f
  mprj/io_out[27] (net)                                  1   0.3619 
  mprj/io_out[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.5307 f
  io_out[27] (net) 
  io_out[27] (out)                                                   -1.1387   2.6251   0.9500  -0.6547  -0.4435 &   6.0872 f
  data arrival time                                                                                                  6.0872

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3894 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3894 

  slack (with derating applied) (MET)                                                                     7.9872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3766 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.4137 &   2.8556 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0946   0.9500            0.5379 &   3.3935 f
  mprj/o_q[32] (net)                                     1   0.0079 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0946   0.9500   0.0000   0.0003 &   3.3938 f
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2110   0.9500            1.3710 &   4.7648 f
  mprj/o_q_dly[32] (net)                                 2   0.0179 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2110   0.9500   0.0000   0.0007 &   4.7655 f
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1169   0.9500            1.2424 &   6.0078 f
  mprj/la_data_out[0] (net)                              1   0.3061 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.0078 f
  la_data_out[0] (net) 
  la_data_out[0] (out)                                               -0.2249   2.1169   0.9500  -0.1311   0.0801 &   6.0879 f
  data arrival time                                                                                                  6.0879

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9879

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3343 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3343 

  slack (with derating applied) (MET)                                                                     7.9879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3222 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.4506 &   2.8925 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0727   0.9500            0.5206 &   3.4131 f
  mprj/o_q[112] (net)                                    1   0.0044 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0727   0.9500   0.0000   0.0002 &   3.4133 f
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3261   0.9500            1.4501 &   4.8633 f
  mprj/o_q_dly[112] (net)                                2   0.0365 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3264   0.9500   0.0000   0.0045 &   4.8679 f
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7409   0.9500            1.0353 &   5.9032 f
  mprj/io_out[13] (net)                                  1   0.2423 
  mprj/io_out[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9032 f
  io_out[13] (net) 
  io_out[13] (out)                                                    0.0000   1.7845   0.9500   0.0000   0.1882 &   6.0914 f
  data arrival time                                                                                                  6.0914

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0914
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3207 

  slack (with derating applied) (MET)                                                                     7.9914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3121 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6105 &   3.0524 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0688   0.9500            0.5175 &   3.5699 f
  mprj/o_q[115] (net)                                    1   0.0038 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0688   0.9500   0.0000   0.0002 &   3.5701 f
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2682   0.9500            1.4092 &   4.9793 f
  mprj/o_q_dly[115] (net)                                2   0.0276 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2682   0.9500   0.0000   0.0010 &   4.9802 f
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6082   0.9500            0.9661 &   5.9464 f
  mprj/io_out[16] (net)                                  1   0.2246 
  mprj/io_out[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9464 f
  io_out[16] (net) 
  io_out[16] (out)                                                    0.0000   1.6448   0.9500   0.0000   0.1602 &   6.1066 f
  data arrival time                                                                                                  6.1066

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1066
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0066

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3215 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3215 

  slack (with derating applied) (MET)                                                                     8.0066 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3281 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5165 &   2.9584 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0773   0.9500            0.5242 &   3.4826 f
  mprj/o_q[114] (net)                                    1   0.0052 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0773   0.9500   0.0000   0.0002 &   3.4828 f
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2385   0.9500            1.3884 &   4.8712 f
  mprj/o_q_dly[114] (net)                                2   0.0225 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2385   0.9500   0.0000   0.0010 &   4.8722 f
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8127   0.9500            1.0551 &   5.9273 f
  mprj/io_out[15] (net)                                  1   0.2484 
  mprj/io_out[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9273 f
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   1.8537   0.9500   0.0000   0.1863 &   6.1136 f
  data arrival time                                                                                                  6.1136

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1136
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0136

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3218 

  slack (with derating applied) (MET)                                                                     8.0136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3355 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.4806 &   2.9225 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0743   0.9500            0.5218 &   3.4443 f
  mprj/o_q[150] (net)                                    1   0.0047 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0743   0.9500   0.0000   0.0001 &   3.4444 f
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2529   0.9500            1.3988 &   4.8432 f
  mprj/o_q_dly[150] (net)                                2   0.0250 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2529   0.9500   0.0000   0.0011 &   4.8443 f
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8654   0.9500            1.0698 &   5.9141 f
  mprj/io_oeb[13] (net)                                  1   0.2543 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9141 f
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   1.9129   0.9500   0.0000   0.2044 &   6.1184 f
  data arrival time                                                                                                  6.1184

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0184

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3221 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3221 

  slack (with derating applied) (MET)                                                                     8.0184 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3405 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7028 &   3.1446 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1098   0.9500            0.5490 &   3.6936 f
  mprj/o_q[117] (net)                                    2   0.0105 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1098   0.9500   0.0000   0.0004 &   3.6940 f
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2609   0.9500            1.4159 &   5.1099 f
  mprj/o_q_dly[117] (net)                                2   0.0264 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2609   0.9500   0.0000   0.0010 &   5.1110 f
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4411   0.9500            0.9158 &   6.0267 f
  mprj/io_out[18] (net)                                  1   0.2038 
  mprj/io_out[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0267 f
  io_out[18] (net) 
  io_out[18] (out)                                                   -0.0027   1.4573   0.9500  -0.0014   0.0990 &   6.1257 f
  data arrival time                                                                                                  6.1257

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1257
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0257

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3226 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3226 

  slack (with derating applied) (MET)                                                                     8.0257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3483 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7462 &   3.1881 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0749   0.9500            0.5223 &   3.7104 f
  mprj/o_q[116] (net)                                    1   0.0048 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0749   0.9500   0.0000   0.0001 &   3.7105 f
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2578   0.9500            1.4028 &   5.1133 f
  mprj/o_q_dly[116] (net)                                2   0.0258 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2578   0.9500   0.0000   0.0011 &   5.1144 f
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4421   0.9500            0.8973 &   6.0117 f
  mprj/io_out[17] (net)                                  1   0.2023 
  mprj/io_out[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0117 f
  io_out[17] (net) 
  io_out[17] (out)                                                    0.0000   1.4659   0.9500   0.0000   0.1233 &   6.1350 f
  data arrival time                                                                                                  6.1350

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1350
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0350

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3230 

  slack (with derating applied) (MET)                                                                     8.0350 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3580 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7363 &   3.1782 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1193   0.9500            0.5558 &   3.7339 f
  mprj/o_q[119] (net)                                    2   0.0121 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1193   0.9500   0.0000   0.0004 &   3.7343 f
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2108   0.9500            1.3790 &   5.1133 f
  mprj/o_q_dly[119] (net)                                2   0.0178 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0181   0.2108   0.9500  -0.0020  -0.0014 &   5.1119 f
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4748   0.9500            0.9039 &   6.0157 f
  mprj/io_out[20] (net)                                  1   0.2072 
  mprj/io_out[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0157 f
  io_out[20] (net) 
  io_out[20] (out)                                                    0.0000   1.4964   0.9500   0.0000   0.1212 &   6.1370 f
  data arrival time                                                                                                  6.1370

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0370

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3233 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3233 

  slack (with derating applied) (MET)                                                                     8.0370 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3602 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.6833 &   3.1251 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1265   0.9500            0.5609 &   3.6861 f
  mprj/o_q[42] (net)                                     2   0.0134 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1265   0.9500   0.0000   0.0004 &   3.6865 f
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1262   0.9500            1.3049 &   4.9914 f
  mprj/o_q_dly[42] (net)                                 1   0.0048 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1262   0.9500   0.0000   0.0001 &   4.9915 f
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9128   0.9500            1.1149 &   6.1064 f
  mprj/la_data_out[10] (net)                             1   0.2762 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.1064 f
  la_data_out[10] (net) 
  la_data_out[10] (out)                                              -0.2346   1.9128   0.9500  -0.1399   0.0367 &   6.1431 f
  data arrival time                                                                                                  6.1431

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1431
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3381 

  slack (with derating applied) (MET)                                                                     8.0431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3812 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.0512 &   3.4931 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1369   0.9500            0.6131 &   4.1062 r
  mprj/o_q[56] (net)                                     1   0.0091 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0339   0.1369   0.9500  -0.0039  -0.0038 &   4.1025 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2066   0.9500            1.2955 &   5.3980 r
  mprj/o_q_dly[56] (net)                                 2   0.0150 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2066   0.9500   0.0000   0.0005 &   5.3985 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6164   0.9500            2.4144 &   7.8129 r
  mprj/la_data_out[24] (net)                             1   0.4018 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.8129 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                              -3.2629   4.6564   0.9500  -1.7994  -1.6369 &   6.1760 r
  data arrival time                                                                                                  6.1760

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1760
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0760

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5149 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5149 

  slack (with derating applied) (MET)                                                                     8.0760 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5909 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5063 &   2.9481 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0754   0.9500            0.5227 &   3.4708 f
  mprj/o_q[151] (net)                                    1   0.0049 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0754   0.9500   0.0000   0.0002 &   3.4710 f
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2398   0.9500            1.3889 &   4.8599 f
  mprj/o_q_dly[151] (net)                                2   0.0228 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2398   0.9500   0.0000   0.0010 &   4.8609 f
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0782   0.9500            1.2034 &   6.0643 f
  mprj/io_oeb[14] (net)                                  1   0.2989 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0643 f
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                   -0.2220   2.0782   0.9500  -0.1216   0.1131 &   6.1774 f
  data arrival time                                                                                                  6.1774

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0774

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3380 

  slack (with derating applied) (MET)                                                                     8.0774 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4154 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7457 &   3.1876 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1291   0.9500            0.5628 &   3.7504 f
  mprj/o_q[157] (net)                                    2   0.0138 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1291   0.9500   0.0000   0.0005 &   3.7509 f
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2087   0.9500            1.3804 &   5.1313 f
  mprj/o_q_dly[157] (net)                                2   0.0175 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0154   0.2087   0.9500  -0.0017  -0.0012 &   5.1301 f
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5231   0.9500            0.9229 &   6.0530 f
  mprj/io_oeb[20] (net)                                  1   0.2137 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0530 f
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   1.5476   0.9500   0.0000   0.1313 &   6.1843 f
  data arrival time                                                                                                  6.1843

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1843
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3257 

  slack (with derating applied) (MET)                                                                     8.0843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4101 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5183 &   2.9602 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0664   0.9500            0.5156 &   3.4758 f
  mprj/o_q[145] (net)                                    1   0.0034 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0664   0.9500   0.0000   0.0001 &   3.4759 f
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1744   0.9500            1.3302 &   4.8060 f
  mprj/o_q_dly[145] (net)                                2   0.0119 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1744   0.9500   0.0000   0.0004 &   4.8064 f
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5086   0.9500            1.3793 &   6.1858 f
  mprj/io_oeb[8] (net)                                   1   0.3501 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.1858 f
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                    -0.4019   2.5565   0.9500  -0.2406   0.0067 &   6.1925 f
  data arrival time                                                                                                  6.1925

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1925
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0925

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3513 

  slack (with derating applied) (MET)                                                                     8.0925 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4438 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5103 &   2.9521 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1434   0.9500            0.5732 &   3.5253 f
  mprj/o_q[113] (net)                                    2   0.0163 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1435   0.9500   0.0000   0.0006 &   3.5259 f
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2129   0.9500            1.3891 &   4.9150 f
  mprj/o_q_dly[113] (net)                                2   0.0182 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2129   0.9500   0.0000   0.0007 &   4.9157 f
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8846   0.9500            1.0752 &   5.9909 f
  mprj/io_out[14] (net)                                  1   0.2578 
  mprj/io_out[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9909 f
  io_out[14] (net) 
  io_out[14] (out)                                                    0.0000   1.9308   0.9500   0.0000   0.2033 &   6.1942 f
  data arrival time                                                                                                  6.1942

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1942
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3261 

  slack (with derating applied) (MET)                                                                     8.0942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4203 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7584 &   3.2003 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1155   0.9500            0.5530 &   3.7533 f
  mprj/o_q[158] (net)                                    2   0.0115 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1155   0.9500   0.0000   0.0004 &   3.7537 f
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2064   0.9500            1.3737 &   5.1274 f
  mprj/o_q_dly[158] (net)                                2   0.0171 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0566   0.2064   0.9500  -0.0063  -0.0060 &   5.1214 f
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6507   0.9500            0.9762 &   6.0976 f
  mprj/io_oeb[21] (net)                                  1   0.2312 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0976 f
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   1.6841   0.9500   0.0000   0.1587 &   6.2563 f
  data arrival time                                                                                                  6.2563

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1563

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3300 

  slack (with derating applied) (MET)                                                                     8.1563 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4863 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7769 &   3.2187 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0987   0.9500            0.5409 &   3.7597 f
  mprj/o_q[120] (net)                                    1   0.0086 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0987   0.9500   0.0000   0.0002 &   3.7599 f
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1990   0.9500            1.3615 &   5.1213 f
  mprj/o_q_dly[120] (net)                                2   0.0159 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0407   0.1990   0.9500  -0.0042  -0.0040 &   5.1174 f
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7908   0.9500            1.0554 &   6.1728 f
  mprj/io_out[21] (net)                                  1   0.2496 
  mprj/io_out[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.1728 f
  io_out[21] (net) 
  io_out[21] (out)                                                   -0.1687   1.8201   0.9500  -0.0674   0.0890 &   6.2618 f
  data arrival time                                                                                                  6.2618

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2618
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1618

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3372 

  slack (with derating applied) (MET)                                                                     8.1618 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4989 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.0515 &   3.4933 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0904   0.9500            0.5847 &   4.0781 r
  mprj/o_q[59] (net)                                     1   0.0043 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0904   0.9500   0.0000   0.0002 &   4.0782 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1718   0.9500            1.2709 &   5.3491 r
  mprj/o_q_dly[59] (net)                                 2   0.0117 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1718   0.9500   0.0000   0.0004 &   5.3495 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4303   0.9500            2.3253 &   7.6748 r
  mprj/la_data_out[27] (net)                             1   0.3861 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.6748 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                              -2.7792   4.4658   0.9500  -1.5544  -1.3942 &   6.2806 r
  data arrival time                                                                                                  6.2806

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2806
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4943 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4943 

  slack (with derating applied) (MET)                                                                     8.1806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6749 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7698 &   3.2117 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0812   0.9500            0.5273 &   3.7390 f
  mprj/o_q[164] (net)                                    1   0.0058 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0812   0.9500   0.0000   0.0002 &   3.7392 f
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2181   0.9500            1.3735 &   5.1127 f
  mprj/o_q_dly[164] (net)                                2   0.0190 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0133   0.2182   0.9500  -0.0015  -0.0009 &   5.1118 f
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1446   0.9500            1.2637 &   6.3755 f
  mprj/io_oeb[27] (net)                                  1   0.3105 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.3755 f
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                   -0.4522   2.1446   0.9500  -0.2738  -0.0720 &   6.3035 f
  data arrival time                                                                                                  6.3035

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.3035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3608 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3608 

  slack (with derating applied) (MET)                                                                     8.2035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5643 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8202 &   3.2621 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0719   0.9500            0.5199 &   3.7820 f
  mprj/o_q[165] (net)                                    1   0.0043 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0719   0.9500   0.0000   0.0002 &   3.7822 f
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1851   0.9500            1.3413 &   5.1235 f
  mprj/o_q_dly[165] (net)                                2   0.0136 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0386   0.1851   0.9500  -0.0043  -0.0040 &   5.1195 f
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7243   0.9500            1.4877 &   6.6072 f
  mprj/io_oeb[28] (net)                                  1   0.3804 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.6072 f
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                   -0.9551   2.7761   0.9500  -0.5540  -0.2959 &   6.3113 f
  data arrival time                                                                                                  6.3113

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.3113
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2113

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3910 

  slack (with derating applied) (MET)                                                                     8.2113 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6023 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7685 &   3.2104 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0846   0.9500            0.5300 &   3.7404 f
  mprj/o_q[121] (net)                                    1   0.0063 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0846   0.9500   0.0000   0.0002 &   3.7406 f
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2554   0.9500            1.4037 &   5.1443 f
  mprj/o_q_dly[121] (net)                                2   0.0254 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1628   0.2554   0.9500  -0.0385  -0.0398 &   5.1045 f
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9940   0.9500            1.1695 &   6.2740 f
  mprj/io_out[22] (net)                                  1   0.2797 
  mprj/io_out[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.2740 f
  io_out[22] (net) 
  io_out[22] (out)                                                   -0.2426   2.0290   0.9500  -0.1398   0.0402 &   6.3142 f
  data arrival time                                                                                                  6.3142

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.3142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3512 

  slack (with derating applied) (MET)                                                                     8.2142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5654 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.0499 &   3.4917 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2270   0.9500            0.6623 &   4.1540 r
  mprj/o_q[55] (net)                                     2   0.0177 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0582   0.2270   0.9500  -0.0065  -0.0061 &   4.1479 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2144   0.9500            1.3069 &   5.4548 r
  mprj/o_q_dly[55] (net)                                 2   0.0158 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2144   0.9500   0.0000   0.0006 &   5.4554 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3655   0.9500            2.2927 &   7.7481 r
  mprj/la_data_out[23] (net)                             1   0.3800 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.7481 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                              -2.8048   4.4023   0.9500  -1.5573  -1.4021 &   6.3461 r
  data arrival time                                                                                                  6.3461

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.3461
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2461

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4987 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4987 

  slack (with derating applied) (MET)                                                                     8.2461 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7447 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8281 &   3.2700 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0698   0.9500            0.5183 &   3.7882 f
  mprj/o_q[128] (net)                                    1   0.0040 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0698   0.9500   0.0000   0.0001 &   3.7883 f
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2077   0.9500            1.3608 &   5.1491 f
  mprj/o_q_dly[128] (net)                                2   0.0173 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0577   0.2077   0.9500  -0.0065  -0.0064 &   5.1427 f
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5119   0.9500            1.4300 &   6.5727 f
  mprj/io_out[29] (net)                                  1   0.3631 
  mprj/io_out[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.5727 f
  io_out[29] (net) 
  io_out[29] (out)                                                   -0.8126   2.5119   0.9500  -0.4814  -0.2230 &   6.3496 f
  data arrival time                                                                                                  6.3496

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.3496
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3856 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3856 

  slack (with derating applied) (MET)                                                                     8.2496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6353 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5320 &   2.9739 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0770   0.9500            0.5240 &   3.4979 f
  mprj/o_q[144] (net)                                    1   0.0051 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0770   0.9500   0.0000   0.0002 &   3.4981 f
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1313   0.9500            1.2940 &   4.7921 f
  mprj/o_q_dly[144] (net)                                1   0.0055 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1313   0.9500   0.0000   0.0002 &   4.7923 f
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3393   0.9500            1.3139 &   6.1062 f
  mprj/io_oeb[7] (net)                                   1   0.3374 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.1062 f
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     0.0000   2.3393   0.9500   0.0000   0.2691 &   6.3754 f
  data arrival time                                                                                                  6.3754

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.3754
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2754

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3356 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3356 

  slack (with derating applied) (MET)                                                                     8.2754 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6110 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7691 &   3.2110 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0828   0.9500            0.5285 &   3.7395 f
  mprj/o_q[159] (net)                                    1   0.0060 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0828   0.9500   0.0000   0.0002 &   3.7398 f
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2152   0.9500            1.3713 &   5.1111 f
  mprj/o_q_dly[159] (net)                                2   0.0185 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2152   0.9500   0.0000   0.0007 &   5.1118 f
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8655   0.9500            1.0656 &   6.1773 f
  mprj/io_oeb[22] (net)                                  1   0.2550 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.1773 f
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                   -0.0660   1.9121   0.9500  -0.0054   0.1996 &   6.3770 f
  data arrival time                                                                                                  6.3770

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.3770
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2770

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3363 

  slack (with derating applied) (MET)                                                                     8.2770 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6132 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5187 &   2.9606 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0652   0.9500            0.5147 &   3.4753 f
  mprj/o_q[106] (net)                                    1   0.0032 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0652   0.9500   0.0000   0.0001 &   3.4754 f
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1598   0.9500            1.3169 &   4.7923 f
  mprj/o_q_dly[106] (net)                                2   0.0095 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1598   0.9500   0.0000   0.0003 &   4.7926 f
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3507   0.9500            1.3250 &   6.1176 f
  mprj/io_out[7] (net)                                   1   0.3391 
  mprj/io_out[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.1176 f
  io_out[7] (net) 
  io_out[7] (out)                                                     0.0000   2.3507   0.9500   0.0000   0.2753 &   6.3930 f
  data arrival time                                                                                                  6.3930

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.3930
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2930

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3365 

  slack (with derating applied) (MET)                                                                     8.2930 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6295 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   1.5346 &   2.9765 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1230   0.9500            0.5584 &   3.5349 f
  mprj/o_q[99] (net)                                     2   0.0128 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0069   0.1230   0.9500  -0.0006  -0.0001 &   3.5348 f
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1305   0.9500            1.3077 &   4.8425 f
  mprj/o_q_dly[99] (net)                                 1   0.0054 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1305   0.9500   0.0000   0.0002 &   4.8427 f
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0454   0.9500            2.0259 &   6.8686 f
  mprj/io_out[0] (net)                                   1   0.5825 
  mprj/io_out[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.8686 f
  io_out[0] (net) 
  io_out[0] (out)                                                    -2.1251   4.0454   0.9500  -1.1021  -0.4734 &   6.3951 f
  data arrival time                                                                                                  6.3951

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.3951
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2951

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4527 

  slack (with derating applied) (MET)                                                                     8.2951 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7479 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7777 &   3.2196 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0837   0.9500            0.5292 &   3.7488 f
  mprj/o_q[163] (net)                                    1   0.0062 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0837   0.9500   0.0000   0.0002 &   3.7490 f
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2365   0.9500            1.3887 &   5.1377 f
  mprj/o_q_dly[163] (net)                                2   0.0222 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0328   0.2365   0.9500  -0.0038  -0.0031 &   5.1346 f
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8964   0.9500            1.0947 &   6.2293 f
  mprj/io_oeb[26] (net)                                  1   0.2625 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.2293 f
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                   -0.1596   1.9385   0.9500  -0.0131   0.1827 &   6.4120 f
  data arrival time                                                                                                  6.4120

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4120
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3393 

  slack (with derating applied) (MET)                                                                     8.3120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6514 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.0466 &   3.4885 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2698   0.9500            0.6855 &   4.1740 r
  mprj/o_q[57] (net)                                     2   0.0217 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0665   0.2698   0.9500  -0.0074  -0.0070 &   4.1670 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3239   0.9500            1.3687 &   5.5357 r
  mprj/o_q_dly[57] (net)                                 2   0.0262 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1748   0.3239   0.9500  -0.0520  -0.0536 &   5.4821 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4122   0.9500            2.3203 &   7.8024 r
  mprj/la_data_out[25] (net)                             1   0.3844 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.8024 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                              -2.7627   4.4496   0.9500  -1.5345  -1.3733 &   6.4291 r
  data arrival time                                                                                                  6.4291

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5062 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5062 

  slack (with derating applied) (MET)                                                                     8.3291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8354 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6662 &   3.1080 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0830   0.9500            0.5287 &   3.6368 f
  mprj/o_q[161] (net)                                    1   0.0061 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0830   0.9500   0.0000   0.0002 &   3.6370 f
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2913   0.9500            1.4273 &   5.0643 f
  mprj/o_q_dly[161] (net)                                2   0.0307 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2915   0.9500   0.0000   0.0035 &   5.0678 f
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9655   0.9500            1.1766 &   6.2444 f
  mprj/io_oeb[24] (net)                                  1   0.2835 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.2444 f
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                   -0.0272   1.9655   0.9500  -0.0022   0.2156 &   6.4600 f
  data arrival time                                                                                                  6.4600

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4600
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3403 

  slack (with derating applied) (MET)                                                                     8.3600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7003 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5354 &   2.9772 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0739   0.9500            0.5215 &   3.4988 f
  mprj/o_q[143] (net)                                    1   0.0046 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0739   0.9500   0.0000   0.0002 &   3.4989 f
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1693   0.9500            1.3278 &   4.8267 f
  mprj/o_q_dly[143] (net)                                2   0.0110 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1693   0.9500   0.0000   0.0003 &   4.8271 f
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3925   0.9500            1.3468 &   6.1739 f
  mprj/io_oeb[6] (net)                                   1   0.3454 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.1739 f
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     0.0000   2.3925   0.9500   0.0000   0.2926 &   6.4665 f
  data arrival time                                                                                                  6.4665

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3404 

  slack (with derating applied) (MET)                                                                     8.3665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7069 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5157 &   2.9576 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1076   0.9500            0.5473 &   3.5049 f
  mprj/o_q[142] (net)                                    1   0.0102 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0055   0.1076   0.9500  -0.0007  -0.0003 &   3.5045 f
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2559   0.9500            1.4111 &   4.9157 f
  mprj/o_q_dly[142] (net)                                2   0.0255 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0909   0.2559   0.9500  -0.0104  -0.0100 &   4.9057 f
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6866   0.9500            1.4577 &   6.3633 f
  mprj/io_oeb[5] (net)                                   1   0.3851 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.3633 f
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                    -0.4933   2.6866   0.9500  -0.2720   0.1089 &   6.4722 f
  data arrival time                                                                                                  6.4722

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3705 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3705 

  slack (with derating applied) (MET)                                                                     8.3722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7427 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7503 &   3.1922 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0888   0.9500            0.5332 &   3.7254 f
  mprj/o_q[162] (net)                                    1   0.0070 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0888   0.9500   0.0000   0.0002 &   3.7256 f
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3276   0.9500            1.4560 &   5.1816 f
  mprj/o_q_dly[162] (net)                                2   0.0368 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0467   0.3279   0.9500  -0.0058  -0.0013 &   5.1803 f
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8637   0.9500            1.0914 &   6.2717 f
  mprj/io_oeb[25] (net)                                  1   0.2543 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.2717 f
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   1.9125   0.9500   0.0000   0.2090 &   6.4807 f
  data arrival time                                                                                                  6.4807

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3418 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3418 

  slack (with derating applied) (MET)                                                                     8.3807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7224 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6859 &   3.1278 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0881   0.9500            0.5328 &   3.6606 f
  mprj/o_q[123] (net)                                    1   0.0069 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0881   0.9500   0.0000   0.0003 &   3.6608 f
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3052   0.9500            1.4398 &   5.1006 f
  mprj/o_q_dly[123] (net)                                2   0.0331 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0045   0.3053   0.9500  -0.0007   0.0025 &   5.1032 f
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9346   0.9500            1.1622 &   6.2653 f
  mprj/io_out[24] (net)                                  1   0.2789 
  mprj/io_out[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.2653 f
  io_out[24] (net) 
  io_out[24] (out)                                                    0.0000   1.9346   0.9500   0.0000   0.2204 &   6.4858 f
  data arrival time                                                                                                  6.4858

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3415 

  slack (with derating applied) (MET)                                                                     8.3858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7273 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.4935 &   2.9353 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1890   0.9500            0.6036 &   3.5389 f
  mprj/o_q[105] (net)                                    2   0.0239 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1890   0.9500   0.0000   0.0007 &   3.5396 f
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1245   0.9500            1.3250 &   4.8645 f
  mprj/o_q_dly[105] (net)                                1   0.0046 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1245   0.9500   0.0000   0.0001 &   4.8646 f
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3911   0.9500            1.3276 &   6.1923 f
  mprj/io_out[6] (net)                                   1   0.3446 
  mprj/io_out[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.1923 f
  io_out[6] (net) 
  io_out[6] (out)                                                     0.0000   2.3911   0.9500   0.0000   0.2960 &   6.4883 f
  data arrival time                                                                                                  6.4883

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3883

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3416 

  slack (with derating applied) (MET)                                                                     8.3883 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7298 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.6791 &   3.1210 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0910   0.9500            0.5350 &   3.6560 f
  mprj/o_q[122] (net)                                    1   0.0074 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0910   0.9500   0.0000   0.0003 &   3.6562 f
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2703   0.9500            1.4173 &   5.0736 f
  mprj/o_q_dly[122] (net)                                2   0.0280 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0463   0.2703   0.9500  -0.0048  -0.0040 &   5.0696 f
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6167   0.9500            1.4792 &   6.5488 f
  mprj/io_out[23] (net)                                  1   0.3767 
  mprj/io_out[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.5488 f
  io_out[23] (net) 
  io_out[23] (out)                                                   -0.6105   2.6167   0.9500  -0.3260  -0.0429 &   6.5059 f
  data arrival time                                                                                                  6.5059

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3773 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3773 

  slack (with derating applied) (MET)                                                                     8.4059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7832 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5322 &   2.9741 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0988   0.9500            0.5409 &   3.5150 f
  mprj/o_q[102] (net)                                    1   0.0086 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0341   0.0988   0.9500  -0.0039  -0.0040 &   3.5110 f
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1772   0.9500            1.3420 &   4.8531 f
  mprj/o_q_dly[102] (net)                                2   0.0123 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1772   0.9500   0.0000   0.0004 &   4.8535 f
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9080   0.9500            1.5726 &   6.4261 f
  mprj/io_out[3] (net)                                   1   0.4190 
  mprj/io_out[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.4261 f
  io_out[3] (net) 
  io_out[3] (out)                                                    -0.5448   2.9080   0.9500  -0.3132   0.0892 &   6.5153 f
  data arrival time                                                                                                  6.5153

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5153
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4153

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3764 

  slack (with derating applied) (MET)                                                                     8.4153 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7917 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5319 &   2.9738 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0797   0.9500            0.5261 &   3.4999 f
  mprj/o_q[140] (net)                                    1   0.0056 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0797   0.9500   0.0000   0.0002 &   3.5001 f
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1965   0.9500            1.3537 &   4.8538 f
  mprj/o_q_dly[140] (net)                                2   0.0155 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1965   0.9500   0.0000   0.0005 &   4.8543 f
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9421   0.9500            1.6023 &   6.4566 f
  mprj/io_oeb[3] (net)                                   1   0.4245 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.4566 f
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                    -0.5540   2.9421   0.9500  -0.3329   0.0636 &   6.5202 f
  data arrival time                                                                                                  6.5202

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3783 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3783 

  slack (with derating applied) (MET)                                                                     8.4202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7985 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.7688 &   3.2107 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0661   0.9500            0.5153 &   3.7260 f
  mprj/o_q[160] (net)                                    1   0.0034 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0661   0.9500   0.0000   0.0001 &   3.7261 f
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2126   0.9500            1.3641 &   5.0902 f
  mprj/o_q_dly[160] (net)                                2   0.0181 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0131   0.2126   0.9500  -0.0014  -0.0011 &   5.0891 f
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1314   0.9500            1.2405 &   6.3296 f
  mprj/io_oeb[23] (net)                                  1   0.3080 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.3296 f
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                   -0.1274   2.1314   0.9500  -0.0440   0.1941 &   6.5238 f
  data arrival time                                                                                                  6.5238

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3482 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3482 

  slack (with derating applied) (MET)                                                                     8.4238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7720 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8199 &   3.2618 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0717   0.9500            0.5198 &   3.7816 f
  mprj/o_q[127] (net)                                    1   0.0043 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0717   0.9500   0.0000   0.0001 &   3.7817 f
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1853   0.9500            1.3414 &   5.1231 f
  mprj/o_q_dly[127] (net)                                2   0.0136 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0386   0.1853   0.9500  -0.0043  -0.0042 &   5.1189 f
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6097   0.9500            1.4893 &   6.6082 f
  mprj/io_out[28] (net)                                  1   0.3780 
  mprj/io_out[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.6082 f
  io_out[28] (net) 
  io_out[28] (out)                                                   -0.5910   2.6097   0.9500  -0.3303  -0.0814 &   6.5268 f
  data arrival time                                                                                                  6.5268

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4268

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3788 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3788 

  slack (with derating applied) (MET)                                                                     8.4268 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8056 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.0485 &   3.4904 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1129   0.9500            0.5511 &   4.0415 f
  mprj/o_q[58] (net)                                     1   0.0111 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1129   0.9500   0.0000   0.0004 &   4.0419 f
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1778   0.9500            1.3473 &   5.3892 f
  mprj/o_q_dly[58] (net)                                 2   0.0124 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0105   0.1778   0.9500  -0.0011  -0.0008 &   5.3885 f
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8712   0.9500            1.0785 &   6.4670 f
  mprj/la_data_out[26] (net)                             1   0.2615 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.4670 f
  la_data_out[26] (net) 
  la_data_out[26] (out)                                              -0.1382   1.9062   0.9500  -0.0847   0.0879 &   6.5548 f
  data arrival time                                                                                                  6.5548

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5548
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4548

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3541 

  slack (with derating applied) (MET)                                                                     8.4548 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8089 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3001 &   3.7419 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1814   0.9500            0.6374 &   4.3793 r
  mprj/o_q[52] (net)                                     2   0.0133 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0386   0.1814   0.9500  -0.0041  -0.0039 &   4.3755 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1596   0.9500            1.2721 &   5.6475 r
  mprj/o_q_dly[52] (net)                                 1   0.0105 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0497   0.1596   0.9500  -0.0057  -0.0058 &   5.6418 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5786   0.9500            2.3895 &   8.0313 r
  mprj/la_data_out[20] (net)                             1   0.3986 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.0313 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                              -2.9107   4.6186   0.9500  -1.6141  -1.4465 &   6.5848 r
  data arrival time                                                                                                  6.5848

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5848
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5176 

  slack (with derating applied) (MET)                                                                     8.4848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0023 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8101 &   3.2519 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0717   0.9500            0.5198 &   3.7717 f
  mprj/o_q[166] (net)                                    1   0.0043 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0717   0.9500   0.0000   0.0002 &   3.7719 f
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2106   0.9500            1.3639 &   5.1358 f
  mprj/o_q_dly[166] (net)                                2   0.0178 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2106   0.9500   0.0000   0.0005 &   5.1362 f
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0723   0.9500            1.1836 &   6.3198 f
  mprj/io_oeb[29] (net)                                  1   0.2978 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.3198 f
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    0.0000   2.0723   0.9500   0.0000   0.2666 &   6.5865 f
  data arrival time                                                                                                  6.5865

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5865
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3467 

  slack (with derating applied) (MET)                                                                     8.4865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8332 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5168 &   2.9586 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0892   0.9500            0.5336 &   3.4923 f
  mprj/o_q[104] (net)                                    1   0.0071 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0892   0.9500   0.0000   0.0003 &   3.4926 f
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2778   0.9500            1.4226 &   4.9152 f
  mprj/o_q_dly[104] (net)                                2   0.0293 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0911   0.2778   0.9500  -0.0137  -0.0133 &   4.9019 f
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4727   0.9500            1.4009 &   6.3028 f
  mprj/io_out[5] (net)                                   1   0.3562 
  mprj/io_out[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.3028 f
  io_out[5] (net) 
  io_out[5] (out)                                                     0.0000   2.4727   0.9500   0.0000   0.3277 &   6.6305 f
  data arrival time                                                                                                  6.6305

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6305
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5305

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3505 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3505 

  slack (with derating applied) (MET)                                                                     8.5305 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8810 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5167 &   2.9586 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1082   0.9500            0.5478 &   3.5064 f
  mprj/o_q[103] (net)                                    2   0.0103 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1082   0.9500   0.0000   0.0003 &   3.5067 f
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2295   0.9500            1.3907 &   4.8974 f
  mprj/o_q_dly[103] (net)                                2   0.0210 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2295   0.9500   0.0000   0.0007 &   4.8981 f
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4761   0.9500            1.3579 &   6.2561 f
  mprj/io_out[4] (net)                                   1   0.3559 
  mprj/io_out[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.2561 f
  io_out[4] (net) 
  io_out[4] (out)                                                     0.0000   2.4761   0.9500   0.0000   0.3789 &   6.6350 f
  data arrival time                                                                                                  6.6350

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6350
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5350

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3493 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3493 

  slack (with derating applied) (MET)                                                                     8.5350 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8842 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5189 &   2.9607 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0924   0.9500            0.5361 &   3.4968 f
  mprj/o_q[141] (net)                                    1   0.0076 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0924   0.9500   0.0000   0.0002 &   3.4970 f
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2161   0.9500            1.3749 &   4.8719 f
  mprj/o_q_dly[141] (net)                                2   0.0187 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2161   0.9500   0.0000   0.0005 &   4.8724 f
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2918   0.9500            1.7658 &   6.6382 f
  mprj/io_oeb[4] (net)                                   1   0.4739 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.6382 f
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                    -0.7567   3.2918   0.9500  -0.4211   0.0136 &   6.6518 f
  data arrival time                                                                                                  6.6518

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5518

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3945 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3945 

  slack (with derating applied) (MET)                                                                     8.5518 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9463 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2061 &   3.6480 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0725   0.9500            0.5204 &   4.1684 f
  mprj/o_q[62] (net)                                     1   0.0044 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0725   0.9500   0.0000   0.0001 &   4.1685 f
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1769   0.9500            1.3342 &   5.5028 f
  mprj/o_q_dly[62] (net)                                 2   0.0123 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1769   0.9500   0.0000   0.0003 &   5.5031 f
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8032   0.9500            1.0724 &   6.5755 f
  mprj/la_data_out[30] (net)                             1   0.2602 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.5755 f
  la_data_out[30] (net) 
  la_data_out[30] (out)                                              -0.1069   1.8032   0.9500  -0.0609   0.1124 &   6.6879 f
  data arrival time                                                                                                  6.6879

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5879

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3585 

  slack (with derating applied) (MET)                                                                     8.5879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9463 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.0516 &   3.4935 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1233   0.9500            0.5586 &   4.0521 f
  mprj/o_q[60] (net)                                     2   0.0128 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1233   0.9500   0.0000   0.0004 &   4.0525 f
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2512   0.9500            1.4129 &   5.4654 f
  mprj/o_q_dly[60] (net)                                 2   0.0247 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0186   0.2512   0.9500  -0.0019  -0.0012 &   5.4642 f
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9920   0.9500            1.1846 &   6.6488 f
  mprj/la_data_out[28] (net)                             1   0.2875 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.6488 f
  la_data_out[28] (net) 
  la_data_out[28] (out)                                              -0.2345   1.9920   0.9500  -0.1309   0.0603 &   6.7091 f
  data arrival time                                                                                                  6.7091

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7091
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6091

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3672 

  slack (with derating applied) (MET)                                                                     8.6091 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9763 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2998 &   3.7417 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0852   0.9500            0.5305 &   4.2722 f
  mprj/o_q[53] (net)                                     1   0.0064 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0852   0.9500   0.0000   0.0001 &   4.2723 f
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2061   0.9500            1.3639 &   5.6362 f
  mprj/o_q_dly[53] (net)                                 2   0.0170 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0681   0.2061   0.9500  -0.0080  -0.0078 &   5.6284 f
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7245   0.9500            1.0247 &   6.6530 f
  mprj/la_data_out[21] (net)                             1   0.2378 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.6530 f
  la_data_out[21] (net) 
  la_data_out[21] (out)                                              -0.1158   1.7534   0.9500  -0.0721   0.0762 &   6.7292 f
  data arrival time                                                                                                  6.7292

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6292

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3627 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3627 

  slack (with derating applied) (MET)                                                                     8.6292 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9918 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2062 &   3.6481 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0874   0.9500            0.5322 &   4.1803 f
  mprj/o_q[61] (net)                                     1   0.0068 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0874   0.9500   0.0000   0.0003 &   4.1806 f
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1785   0.9500            1.3399 &   5.5205 f
  mprj/o_q_dly[61] (net)                                 2   0.0125 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1785   0.9500   0.0000   0.0004 &   5.5208 f
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8126   0.9500            1.0371 &   6.5580 f
  mprj/la_data_out[29] (net)                             1   0.2520 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.5580 f
  la_data_out[29] (net) 
  la_data_out[29] (out)                                              -0.0410   1.8517   0.9500  -0.0088   0.1722 &   6.7302 f
  data arrival time                                                                                                  6.7302

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7302
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6302

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3552 

  slack (with derating applied) (MET)                                                                     8.6302 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9854 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2937 &   3.7356 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0833   0.9500            0.5289 &   4.2645 f
  mprj/o_q[54] (net)                                     1   0.0061 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0238   0.0833   0.9500  -0.0027  -0.0027 &   4.2618 f
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2062   0.9500            1.3634 &   5.6252 f
  mprj/o_q_dly[54] (net)                                 2   0.0171 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0547   0.2062   0.9500  -0.0059  -0.0056 &   5.6196 f
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7636   0.9500            1.0393 &   6.6590 f
  mprj/la_data_out[22] (net)                             1   0.2429 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.6590 f
  la_data_out[22] (net) 
  la_data_out[22] (out)                                              -0.1206   1.7952   0.9500  -0.0770   0.0792 &   6.7381 f
  data arrival time                                                                                                  6.7381

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7381
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6381

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3637 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3637 

  slack (with derating applied) (MET)                                                                     8.6381 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0018 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5332 &   2.9751 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1227   0.9500            0.5582 &   3.5333 f
  mprj/o_q[101] (net)                                    2   0.0127 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0354   0.1227   0.9500  -0.0040  -0.0038 &   3.5295 f
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1226   0.9500            1.3002 &   4.8298 f
  mprj/o_q_dly[101] (net)                                1   0.0043 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1226   0.9500   0.0000   0.0001 &   4.8298 f
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7983   0.9500            1.4874 &   6.3172 f
  mprj/io_out[2] (net)                                   1   0.4028 
  mprj/io_out[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.3172 f
  io_out[2] (net) 
  io_out[2] (out)                                                     0.0000   2.7983   0.9500   0.0000   0.4341 &   6.7513 f
  data arrival time                                                                                                  6.7513

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7513
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6513

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3558 

  slack (with derating applied) (MET)                                                                     8.6513 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0071 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5340 &   2.9759 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1369   0.9500            0.5685 &   3.5444 f
  mprj/o_q[139] (net)                                    2   0.0152 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0055   0.1369   0.9500  -0.0005   0.0001 &   3.5445 f
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1149   0.9500            1.2980 &   4.8425 f
  mprj/o_q_dly[139] (net)                                1   0.0033 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1149   0.9500   0.0000   0.0001 &   4.8426 f
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8065   0.9500            1.4878 &   6.3303 f
  mprj/io_oeb[2] (net)                                   1   0.4038 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.3303 f
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     0.0000   2.8065   0.9500   0.0000   0.4330 &   6.7633 f
  data arrival time                                                                                                  6.7633

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7633
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6633

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3561 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3561 

  slack (with derating applied) (MET)                                                                     8.6633 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0194 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2925 &   3.7344 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1457   0.9500            0.6179 &   4.3523 r
  mprj/o_q[68] (net)                                     2   0.0099 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1457   0.9500   0.0000   0.0003 &   4.3526 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4023   0.9500            1.4027 &   5.7554 r
  mprj/o_q_dly[68] (net)                                 2   0.0331 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0257   0.4024   0.9500  -0.0021   0.0006 &   5.7560 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5644   0.9500            2.3902 &   8.1461 r
  mprj/la_data_out[36] (net)                             1   0.3975 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.1461 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                              -2.7787   4.6064   0.9500  -1.5558  -1.3687 &   6.7774 r
  data arrival time                                                                                                  6.7774

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6774

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5208 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5208 

  slack (with derating applied) (MET)                                                                     8.6774 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1982 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8495 &   3.2913 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0851   0.9500            0.5304 &   3.8217 f
  mprj/o_q[168] (net)                                    1   0.0064 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0240   0.0851   0.9500  -0.0026  -0.0024 &   3.8193 f
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1945   0.9500            1.3535 &   5.1728 f
  mprj/o_q_dly[168] (net)                                2   0.0151 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0381   0.1945   0.9500  -0.0043  -0.0040 &   5.1688 f
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9027   0.9500            1.5958 &   6.7645 f
  mprj/io_oeb[31] (net)                                  1   0.4195 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.7645 f
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                   -0.5567   2.9027   0.9500  -0.3242   0.0456 &   6.8101 f
  data arrival time                                                                                                  6.8101

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8101
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7101

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3934 

  slack (with derating applied) (MET)                                                                     8.7101 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1035 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2895 &   3.7314 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0750   0.9500            0.5224 &   4.2538 f
  mprj/o_q[65] (net)                                     1   0.0048 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0750   0.9500   0.0000   0.0002 &   4.2540 f
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2337   0.9500            1.3840 &   5.6379 f
  mprj/o_q_dly[65] (net)                                 2   0.0217 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0439   0.2337   0.9500  -0.0054  -0.0049 &   5.6331 f
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1206   0.9500            1.2179 &   6.8510 f
  mprj/la_data_out[33] (net)                             1   0.2968 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.8510 f
  la_data_out[33] (net) 
  la_data_out[33] (out)                                              -0.4008   2.1594   0.9500  -0.2339  -0.0388 &   6.8122 f
  data arrival time                                                                                                  6.8122

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8122
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7122

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3838 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3838 

  slack (with derating applied) (MET)                                                                     8.7122 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0960 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8594 &   3.3013 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0992   0.9500            0.5413 &   3.8426 f
  mprj/o_q[132] (net)                                    1   0.0087 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0210   0.0992   0.9500  -0.0025  -0.0023 &   3.8403 f
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1951   0.9500            1.3581 &   5.1984 f
  mprj/o_q_dly[132] (net)                                2   0.0152 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0390   0.1951   0.9500  -0.0043  -0.0041 &   5.1943 f
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3528   0.9500            1.7822 &   6.9764 f
  mprj/io_out[33] (net)                                  1   0.4827 
  mprj/io_out[33] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9764 f
  io_out[33] (net) 
  io_out[33] (out)                                                   -1.0591   3.3528   0.9500  -0.5983  -0.1415 &   6.8349 f
  data arrival time                                                                                                  6.8349

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8349
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7349

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4235 

  slack (with derating applied) (MET)                                                                     8.7349 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1584 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8487 &   3.2906 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0812   0.9500            0.5272 &   3.8178 f
  mprj/o_q[129] (net)                                    1   0.0058 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0288   0.0812   0.9500  -0.0031  -0.0031 &   3.8147 f
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2102   0.9500            1.3663 &   5.1810 f
  mprj/o_q_dly[129] (net)                                2   0.0177 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0649   0.2102   0.9500  -0.0073  -0.0072 &   5.1738 f
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4309   0.9500            1.3635 &   6.5372 f
  mprj/io_out[30] (net)                                  1   0.3500 
  mprj/io_out[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.5372 f
  io_out[30] (net) 
  io_out[30] (out)                                                   -0.1299   2.4309   0.9500  -0.0107   0.2979 &   6.8351 f
  data arrival time                                                                                                  6.8351

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8351
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7351

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3620 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3620 

  slack (with derating applied) (MET)                                                                     8.7351 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0971 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2817 &   3.7236 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1047   0.9500            0.5452 &   4.2688 f
  mprj/o_q[66] (net)                                     1   0.0097 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1047   0.9500   0.0000   0.0004 &   4.2692 f
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2011   0.9500            1.3653 &   5.6345 f
  mprj/o_q_dly[66] (net)                                 2   0.0162 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2011   0.9500   0.0000   0.0006 &   5.6350 f
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8337   0.9500            1.0972 &   6.7322 f
  mprj/la_data_out[34] (net)                             1   0.2647 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.7322 f
  la_data_out[34] (net) 
  la_data_out[34] (out)                                              -0.0796   1.8337   0.9500  -0.0426   0.1373 &   6.8695 f
  data arrival time                                                                                                  6.8695

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8695
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7695

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3661 

  slack (with derating applied) (MET)                                                                     8.7695 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1357 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8492 &   3.2911 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0720   0.9500            0.5200 &   3.8111 f
  mprj/o_q[167] (net)                                    1   0.0043 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0720   0.9500   0.0000   0.0002 &   3.8113 f
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1890   0.9500            1.3448 &   5.1561 f
  mprj/o_q_dly[167] (net)                                2   0.0142 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1890   0.9500   0.0000   0.0003 &   5.1564 f
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5032   0.9500            1.3978 &   6.5542 f
  mprj/io_oeb[30] (net)                                  1   0.3608 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.5542 f
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    0.0000   2.5032   0.9500   0.0000   0.3162 &   6.8704 f
  data arrival time                                                                                                  6.8704

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8704
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7704

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3617 

  slack (with derating applied) (MET)                                                                     8.7704 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1321 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5354 &   2.9773 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1160   0.9500            0.5534 &   3.5307 f
  mprj/o_q[100] (net)                                    2   0.0116 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0133   0.1160   0.9500  -0.0013  -0.0010 &   3.5297 f
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1273   0.9500            1.3024 &   4.8321 f
  mprj/o_q_dly[100] (net)                                1   0.0049 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1273   0.9500   0.0000   0.0002 &   4.8323 f
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9678   0.9500            1.5536 &   6.3859 f
  mprj/io_out[1] (net)                                   1   0.4269 
  mprj/io_out[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.3859 f
  io_out[1] (net) 
  io_out[1] (out)                                                     0.0000   2.9678   0.9500   0.0000   0.4895 &   6.8754 f
  data arrival time                                                                                                  6.8754

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8754
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7754

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3621 

  slack (with derating applied) (MET)                                                                     8.7754 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1375 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2933 &   3.7351 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0936   0.9500            0.5371 &   4.2722 f
  mprj/o_q[64] (net)                                     1   0.0078 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0936   0.9500   0.0000   0.0003 &   4.2725 f
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2810   0.9500            1.4229 &   5.6954 f
  mprj/o_q_dly[64] (net)                                 2   0.0291 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2811   0.9500   0.0000   0.0032 &   5.6986 f
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9927   0.9500            1.1951 &   6.8937 f
  mprj/la_data_out[32] (net)                             1   0.2876 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.8937 f
  la_data_out[32] (net) 
  la_data_out[32] (out)                                              -0.3409   1.9927   0.9500  -0.2054  -0.0111 &   6.8826 f
  data arrival time                                                                                                  6.8826

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3839 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3839 

  slack (with derating applied) (MET)                                                                     8.7826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1665 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.5352 &   2.9770 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1471   0.9500            0.5758 &   3.5529 f
  mprj/o_q[137] (net)                                    2   0.0169 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0148   0.1471   0.9500  -0.0013  -0.0008 &   3.5521 f
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1373   0.9500            1.3224 &   4.8745 f
  mprj/o_q_dly[137] (net)                                1   0.0063 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1373   0.9500   0.0000   0.0002 &   4.8748 f
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1200   0.9500            1.6260 &   6.5008 f
  mprj/io_oeb[0] (net)                                   1   0.4488 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.5008 f
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                    -0.2721   3.1200   0.9500  -0.1259   0.3893 &   6.8901 f
  data arrival time                                                                                                  6.8901

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8901
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7901

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3761 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3761 

  slack (with derating applied) (MET)                                                                     8.7901 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1662 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2922 &   3.7341 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0816   0.9500            0.5276 &   4.2617 f
  mprj/o_q[67] (net)                                     1   0.0059 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0816   0.9500   0.0000   0.0002 &   4.2619 f
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2750   0.9500            1.4158 &   5.6777 f
  mprj/o_q_dly[67] (net)                                 2   0.0282 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0106   0.2751   0.9500  -0.0011   0.0012 &   5.6790 f
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9398   0.9500            1.1386 &   6.8175 f
  mprj/la_data_out[35] (net)                             1   0.2710 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.8175 f
  la_data_out[35] (net) 
  la_data_out[35] (out)                                              -0.2305   1.9760   0.9500  -0.1017   0.0788 &   6.8963 f
  data arrival time                                                                                                  6.8963

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3739 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3739 

  slack (with derating applied) (MET)                                                                     8.7963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1701 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3004 &   3.7423 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1037   0.9500            0.5445 &   4.2868 f
  mprj/o_q[75] (net)                                     2   0.0095 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1037   0.9500   0.0000   0.0003 &   4.2872 f
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2612   0.9500            1.4140 &   5.7012 f
  mprj/o_q_dly[75] (net)                                 2   0.0264 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2612   0.9500   0.0000   0.0010 &   5.7022 f
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0039   0.9500            1.1986 &   6.9008 f
  mprj/la_data_out[43] (net)                             1   0.2895 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9008 f
  la_data_out[43] (net) 
  la_data_out[43] (out)                                              -0.3234   2.0039   0.9500  -0.1880   0.0062 &   6.9070 f
  data arrival time                                                                                                  6.9070

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3834 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3834 

  slack (with derating applied) (MET)                                                                     8.8070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1903 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2585 &   3.7004 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0694   0.9500            0.5180 &   4.2184 f
  mprj/o_q[63] (net)                                     1   0.0039 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0694   0.9500   0.0000   0.0002 &   4.2185 f
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1723   0.9500            1.3292 &   5.5478 f
  mprj/o_q_dly[63] (net)                                 2   0.0115 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1723   0.9500   0.0000   0.0003 &   5.5481 f
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2640   0.9500            1.2748 &   6.8229 f
  mprj/la_data_out[31] (net)                             1   0.3172 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.8229 f
  la_data_out[31] (net) 
  la_data_out[31] (out)                                              -0.2135   2.3022   0.9500  -0.1189   0.0856 &   6.9084 f
  data arrival time                                                                                                  6.9084

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8084

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3762 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3762 

  slack (with derating applied) (MET)                                                                     8.8084 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1846 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8276 &   3.2695 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0831   0.9500            0.5288 &   3.7983 f
  mprj/o_q[130] (net)                                    1   0.0061 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0156   0.0831   0.9500  -0.0017  -0.0015 &   3.7968 f
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1987   0.9500            1.3567 &   5.1534 f
  mprj/o_q_dly[130] (net)                                2   0.0158 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0679   0.1987   0.9500  -0.0076  -0.0075 &   5.1460 f
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5625   0.9500            1.4205 &   6.5665 f
  mprj/io_out[31] (net)                                  1   0.3693 
  mprj/io_out[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.5665 f
  io_out[31] (net) 
  io_out[31] (out)                                                    0.0000   2.5625   0.9500   0.0000   0.3454 &   6.9120 f
  data arrival time                                                                                                  6.9120

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9120
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3648 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3648 

  slack (with derating applied) (MET)                                                                     8.8120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1768 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3170 &   3.7589 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0977   0.9500            0.5402 &   4.2991 f
  mprj/o_q[83] (net)                                     2   0.0085 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0977   0.9500   0.0000   0.0003 &   4.2994 f
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2687   0.9500            1.4180 &   5.7174 f
  mprj/o_q_dly[83] (net)                                 2   0.0277 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0308   0.2687   0.9500  -0.0030  -0.0019 &   5.7155 f
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5156   0.9500            1.4124 &   7.1279 f
  mprj/la_data_out[51] (net)                             1   0.3516 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.1279 f
  la_data_out[51] (net) 
  la_data_out[51] (out)                                              -0.8845   2.5637   0.9500  -0.4524  -0.2145 &   6.9134 f
  data arrival time                                                                                                  6.9134

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9134
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4119 

  slack (with derating applied) (MET)                                                                     8.8134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2253 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2961 &   3.7379 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0996   0.9500            0.5416 &   4.2795 f
  mprj/o_q[71] (net)                                     2   0.0088 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0996   0.9500   0.0000   0.0003 &   4.2798 f
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3734   0.9500            1.4905 &   5.7703 f
  mprj/o_q_dly[71] (net)                                 2   0.0444 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0616   0.3737   0.9500  -0.0089  -0.0041 &   5.7662 f
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1440   0.9500            1.2695 &   7.0357 f
  mprj/la_data_out[39] (net)                             1   0.3000 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0357 f
  la_data_out[39] (net) 
  la_data_out[39] (out)                                              -0.5042   2.1827   0.9500  -0.2915  -0.0955 &   6.9402 f
  data arrival time                                                                                                  6.9402

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9402
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8402

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3970 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3970 

  slack (with derating applied) (MET)                                                                     8.8402 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2371 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3005 &   3.7424 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1086   0.9500            0.5480 &   4.2904 f
  mprj/o_q[74] (net)                                     2   0.0103 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1086   0.9500   0.0000   0.0004 &   4.2908 f
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3087   0.9500            1.4489 &   5.7397 f
  mprj/o_q_dly[74] (net)                                 2   0.0337 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3088   0.9500   0.0000   0.0037 &   5.7433 f
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0153   0.9500            1.1673 &   6.9106 f
  mprj/la_data_out[42] (net)                             1   0.2785 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9106 f
  la_data_out[42] (net) 
  la_data_out[42] (out)                                              -0.2846   2.0606   0.9500  -0.1591   0.0484 &   6.9590 f
  data arrival time                                                                                                  6.9590

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9590
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3831 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3831 

  slack (with derating applied) (MET)                                                                     8.8590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2421 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3130 &   3.7549 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0762   0.9500            0.5233 &   4.2782 f
  mprj/o_q[80] (net)                                     1   0.0050 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0762   0.9500   0.0000   0.0001 &   4.2783 f
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2535   0.9500            1.3999 &   5.6782 f
  mprj/o_q_dly[80] (net)                                 2   0.0251 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2535   0.9500   0.0000   0.0010 &   5.6792 f
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8688   0.9500            1.1230 &   6.8022 f
  mprj/la_data_out[48] (net)                             1   0.2697 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.8022 f
  la_data_out[48] (net) 
  la_data_out[48] (out)                                              -0.0271   1.8688   0.9500  -0.0030   0.1967 &   6.9989 f
  data arrival time                                                                                                  6.9989

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3688 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3688 

  slack (with derating applied) (MET)                                                                     8.8989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2677 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8762 &   3.3181 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1257   0.9500            0.5604 &   3.8785 f
  mprj/o_q[174] (net)                                    2   0.0132 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1257   0.9500   0.0000   0.0005 &   3.8790 f
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1161   0.9500            1.2952 &   5.1742 f
  mprj/o_q_dly[174] (net)                                1   0.0035 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1161   0.9500   0.0000   0.0001 &   5.1742 f
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0674   0.9500            1.9696 &   7.1439 f
  mprj/io_oeb[37] (net)                                  1   0.5870 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.1439 f
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                   -1.7222   4.0674   0.9500  -0.8840  -0.1265 &   7.0174 f
  data arrival time                                                                                                  7.0174

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4625 

  slack (with derating applied) (MET)                                                                     8.9174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3799 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2856 &   3.7275 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1074   0.9500            0.5472 &   4.2747 f
  mprj/o_q[69] (net)                                     2   0.0101 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1074   0.9500   0.0000   0.0004 &   4.2750 f
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2901   0.9500            1.4351 &   5.7101 f
  mprj/o_q_dly[69] (net)                                 2   0.0307 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2902   0.9500   0.0000   0.0025 &   5.7127 f
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0889   0.9500            1.2060 &   6.9187 f
  mprj/la_data_out[37] (net)                             1   0.2911 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9187 f
  la_data_out[37] (net) 
  la_data_out[37] (out)                                              -0.2485   2.1317   0.9500  -0.1081   0.1024 &   7.0211 f
  data arrival time                                                                                                  7.0211

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0211
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9211

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3810 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3810 

  slack (with derating applied) (MET)                                                                     8.9211 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3020 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8496 &   3.2915 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0986   0.9500            0.5408 &   3.8323 f
  mprj/o_q[131] (net)                                    1   0.0086 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0986   0.9500   0.0000   0.0002 &   3.8325 f
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1852   0.9500            1.3491 &   5.1816 f
  mprj/o_q_dly[131] (net)                                2   0.0136 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0409   0.1852   0.9500  -0.0042  -0.0039 &   5.1777 f
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6880   0.9500            1.4827 &   6.6605 f
  mprj/io_out[32] (net)                                  1   0.3881 
  mprj/io_out[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.6605 f
  io_out[32] (net) 
  io_out[32] (out)                                                    0.0000   2.6880   0.9500   0.0000   0.3675 &   7.0280 f
  data arrival time                                                                                                  7.0280

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3704 

  slack (with derating applied) (MET)                                                                     8.9280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2984 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3099 &   3.7518 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0950   0.9500            0.5382 &   4.2900 f
  mprj/o_q[78] (net)                                     1   0.0080 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0950   0.9500   0.0000   0.0003 &   4.2903 f
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2424   0.9500            1.3966 &   5.6869 f
  mprj/o_q_dly[78] (net)                                 2   0.0232 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0264   0.2424   0.9500  -0.0031  -0.0024 &   5.6845 f
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1549   0.9500            1.2734 &   6.9580 f
  mprj/la_data_out[46] (net)                             1   0.3118 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9580 f
  la_data_out[46] (net) 
  la_data_out[46] (out)                                              -0.2326   2.1549   0.9500  -0.1380   0.0732 &   7.0311 f
  data arrival time                                                                                                  7.0311

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0311
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9311

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3850 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3850 

  slack (with derating applied) (MET)                                                                     8.9311 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3161 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8494 &   3.2912 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0967   0.9500            0.5395 &   3.8307 f
  mprj/o_q[169] (net)                                    1   0.0083 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0247   0.0967   0.9500  -0.0027  -0.0027 &   3.8280 f
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1820   0.9500            1.3456 &   5.1736 f
  mprj/o_q_dly[169] (net)                                2   0.0131 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0657   0.1820   0.9500  -0.0073  -0.0074 &   5.1662 f
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7327   0.9500            1.4828 &   6.6490 f
  mprj/io_oeb[32] (net)                                  1   0.3933 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.6490 f
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                   -0.0656   2.7327   0.9500  -0.0054   0.3917 &   7.0407 f
  data arrival time                                                                                                  7.0407

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0407
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9407

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3723 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3723 

  slack (with derating applied) (MET)                                                                     8.9407 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3130 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2978 &   3.7397 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1184   0.9500            0.5551 &   4.2948 f
  mprj/o_q[73] (net)                                     2   0.0120 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1184   0.9500   0.0000   0.0004 &   4.2952 f
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3093   0.9500            1.4532 &   5.7484 f
  mprj/o_q_dly[73] (net)                                 2   0.0339 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3094   0.9500   0.0000   0.0033 &   5.7518 f
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9724   0.9500            1.2003 &   6.9521 f
  mprj/la_data_out[41] (net)                             1   0.2851 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9521 f
  la_data_out[41] (net) 
  la_data_out[41] (out)                                              -0.1315   1.9724   0.9500  -0.0776   0.1130 &   7.0651 f
  data arrival time                                                                                                  7.0651

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0651
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9651

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3801 

  slack (with derating applied) (MET)                                                                     8.9651 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3451 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3159 &   3.7578 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0767   0.9500            0.5238 &   4.2815 f
  mprj/o_q[81] (net)                                     1   0.0051 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0767   0.9500   0.0000   0.0002 &   4.2817 f
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2776   0.9500            1.4189 &   5.7006 f
  mprj/o_q_dly[81] (net)                                 2   0.0292 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0109   0.2776   0.9500  -0.0012  -0.0002 &   5.7004 f
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5026   0.9500            1.4143 &   7.1147 f
  mprj/la_data_out[49] (net)                             1   0.3504 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.1147 f
  la_data_out[49] (net) 
  la_data_out[49] (out)                                              -0.5073   2.5491   0.9500  -0.2870  -0.0489 &   7.0658 f
  data arrival time                                                                                                  7.0658

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0658
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9658

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4023 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4023 

  slack (with derating applied) (MET)                                                                     8.9658 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3681 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2989 &   3.7408 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1167   0.9500            0.5539 &   4.2947 f
  mprj/o_q[70] (net)                                     2   0.0117 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1167   0.9500   0.0000   0.0004 &   4.2951 f
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3274   0.9500            1.4647 &   5.7598 f
  mprj/o_q_dly[70] (net)                                 2   0.0367 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3277   0.9500   0.0000   0.0049 &   5.7647 f
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0294   0.9500            1.2348 &   6.9995 f
  mprj/la_data_out[38] (net)                             1   0.2935 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9995 f
  la_data_out[38] (net) 
  la_data_out[38] (out)                                              -0.2488   2.0294   0.9500  -0.1163   0.0798 &   7.0792 f
  data arrival time                                                                                                  7.0792

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9792

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3849 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3849 

  slack (with derating applied) (MET)                                                                     8.9792 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3641 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3128 &   3.7547 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1029   0.9500            0.5439 &   4.2986 f
  mprj/o_q[76] (net)                                     2   0.0093 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1029   0.9500   0.0000   0.0003 &   4.2989 f
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2940   0.9500            1.4372 &   5.7361 f
  mprj/o_q_dly[76] (net)                                 2   0.0315 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2940   0.9500   0.0000   0.0020 &   5.7381 f
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1429   0.9500            1.2348 &   6.9729 f
  mprj/la_data_out[44] (net)                             1   0.2989 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9729 f
  la_data_out[44] (net) 
  la_data_out[44] (out)                                              -0.1886   2.1858   0.9500  -0.1067   0.1066 &   7.0795 f
  data arrival time                                                                                                  7.0795

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9795

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3839 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3839 

  slack (with derating applied) (MET)                                                                     8.9795 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3634 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3125 &   3.7544 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0838   0.9500            0.5294 &   4.2838 f
  mprj/o_q[79] (net)                                     1   0.0062 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0838   0.9500   0.0000   0.0002 &   4.2840 f
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3215   0.9500            1.4525 &   5.7365 f
  mprj/o_q_dly[79] (net)                                 2   0.0361 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0350   0.3216   0.9500  -0.0046  -0.0021 &   5.7344 f
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1942   0.9500            1.2691 &   7.0035 f
  mprj/la_data_out[47] (net)                             1   0.3062 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0035 f
  la_data_out[47] (net) 
  la_data_out[47] (out)                                              -0.2191   2.2375   0.9500  -0.1298   0.0884 &   7.0919 f
  data arrival time                                                                                                  7.0919

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0919
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9919

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3875 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3875 

  slack (with derating applied) (MET)                                                                     8.9919 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3793 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8519 &   3.2938 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0672   0.9500            0.5163 &   3.8101 f
  mprj/o_q[170] (net)                                    1   0.0035 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0672   0.9500   0.0000   0.0001 &   3.8102 f
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1860   0.9500            1.3408 &   5.1509 f
  mprj/o_q_dly[170] (net)                                2   0.0138 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0422   0.1860   0.9500  -0.0045  -0.0042 &   5.1467 f
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8592   0.9500            1.5354 &   6.6822 f
  mprj/io_oeb[33] (net)                                  1   0.4115 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.6822 f
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                   -0.2572   2.8592   0.9500  -0.0239   0.4122 &   7.0944 f
  data arrival time                                                                                                  7.0944

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9944

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3764 

  slack (with derating applied) (MET)                                                                     8.9944 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3708 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.2983 &   3.7401 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1207   0.9500            0.5568 &   4.2969 f
  mprj/o_q[72] (net)                                     2   0.0124 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1207   0.9500   0.0000   0.0004 &   4.2974 f
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3816   0.9500            1.5024 &   5.7997 f
  mprj/o_q_dly[72] (net)                                 2   0.0456 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3820   0.9500   0.0000   0.0064 &   5.8062 f
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1350   0.9500            1.2949 &   7.1011 f
  mprj/la_data_out[40] (net)                             1   0.3083 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.1011 f
  la_data_out[40] (net) 
  la_data_out[40] (out)                                              -0.3887   2.1350   0.9500  -0.2124  -0.0021 &   7.0989 f
  data arrival time                                                                                                  7.0989

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3961 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3961 

  slack (with derating applied) (MET)                                                                     8.9989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3950 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3166 &   3.7585 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1102   0.9500            0.5492 &   4.3077 f
  mprj/o_q[82] (net)                                     2   0.0106 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1102   0.9500   0.0000   0.0004 &   4.3081 f
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2591   0.9500            1.4146 &   5.7228 f
  mprj/o_q_dly[82] (net)                                 2   0.0261 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2591   0.9500   0.0000   0.0011 &   5.7239 f
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4824   0.9500            1.4124 &   7.1363 f
  mprj/la_data_out[50] (net)                             1   0.3488 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.1363 f
  la_data_out[50] (net) 
  la_data_out[50] (out)                                              -0.4072   2.5238   0.9500  -0.2385  -0.0094 &   7.1269 f
  data arrival time                                                                                                  7.1269

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0269

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4003 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4003 

  slack (with derating applied) (MET)                                                                     9.0269 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4272 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3004 &   3.7423 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1015   0.9500            0.5429 &   4.2852 f
  mprj/o_q[77] (net)                                     1   0.0091 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1015   0.9500   0.0000   0.0003 &   4.2856 f
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2847   0.9500            1.4317 &   5.7172 f
  mprj/o_q_dly[77] (net)                                 2   0.0305 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2847   0.9500   0.0000   0.0011 &   5.7184 f
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3448   0.9500            1.3402 &   7.0586 f
  mprj/la_data_out[45] (net)                             1   0.3283 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0586 f
  la_data_out[45] (net) 
  la_data_out[45] (out)                                              -0.2545   2.3882   0.9500  -0.1411   0.0851 &   7.1437 f
  data arrival time                                                                                                  7.1437

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1437
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0437

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3909 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3909 

  slack (with derating applied) (MET)                                                                     9.0437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4346 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4464 &   3.8882 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1034   0.9500            0.5443 &   4.4326 f
  mprj/o_q[88] (net)                                     2   0.0094 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1034   0.9500   0.0000   0.0003 &   4.4329 f
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3179   0.9500            1.4557 &   5.8885 f
  mprj/o_q_dly[88] (net)                                 2   0.0355 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0942   0.3180   0.9500  -0.0124  -0.0105 &   5.8781 f
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0176   0.9500            1.2168 &   7.0949 f
  mprj/la_data_out[56] (net)                             1   0.2915 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0949 f
  la_data_out[56] (net) 
  la_data_out[56] (out)                                              -0.2542   2.0176   0.9500  -0.1500   0.0601 &   7.1550 f
  data arrival time                                                                                                  7.1550

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0550

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3937 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3937 

  slack (with derating applied) (MET)                                                                     9.0550 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4487 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.3622 &   3.8041 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1203   0.9500            0.5565 &   4.3606 f
  mprj/o_q[98] (net)                                     2   0.0123 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1203   0.9500   0.0000   0.0004 &   4.3610 f
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1842   0.9500            1.3556 &   5.7166 f
  mprj/o_q_dly[98] (net)                                 2   0.0135 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1842   0.9500   0.0000   0.0005 &   5.7170 f
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1432   0.9500            1.2296 &   6.9466 f
  mprj/irq[2] (net)                                      1   0.3092 
  mprj/irq[2] (user_proj_example)                                              0.0000   0.9500            0.0000 &   6.9466 f
  user_irq[2] (net) 
  user_irq[2] (out)                                                  -0.0654   2.1432   0.9500  -0.0054   0.2472 &   7.1938 f
  data arrival time                                                                                                  7.1938

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3793 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3793 

  slack (with derating applied) (MET)                                                                     9.0938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4731 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4458 &   3.8877 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1163   0.9500            0.5536 &   4.4413 f
  mprj/o_q[86] (net)                                     1   0.0116 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0119   0.1163   0.9500  -0.0014  -0.0010 &   4.4402 f
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2316   0.9500            1.3951 &   5.8353 f
  mprj/o_q_dly[86] (net)                                 2   0.0213 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2316   0.9500   0.0000   0.0008 &   5.8361 f
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3460   0.9500            1.3148 &   7.1509 f
  mprj/la_data_out[54] (net)                             1   0.3275 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.1509 f
  la_data_out[54] (net) 
  la_data_out[54] (out)                                              -0.2788   2.3944   0.9500  -0.1598   0.0797 &   7.2306 f
  data arrival time                                                                                                  7.2306

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2306
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1306

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3976 

  slack (with derating applied) (MET)                                                                     9.1306 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5282 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4471 &   3.8890 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1122   0.9500            0.5507 &   4.4397 f
  mprj/o_q[87] (net)                                     2   0.0109 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1122   0.9500   0.0000   0.0004 &   4.4401 f
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2744   0.9500            1.4273 &   5.8674 f
  mprj/o_q_dly[87] (net)                                 2   0.0287 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2745   0.9500   0.0000   0.0011 &   5.8685 f
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0774   0.9500            1.2302 &   7.0987 f
  mprj/la_data_out[55] (net)                             1   0.2999 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0987 f
  la_data_out[55] (net) 
  la_data_out[55] (out)                                              -0.2398   2.0774   0.9500  -0.0940   0.1332 &   7.2320 f
  data arrival time                                                                                                  7.2320

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3906 

  slack (with derating applied) (MET)                                                                     9.1320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5226 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4438 &   3.8857 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1710   0.9500            0.5921 &   4.4777 f
  mprj/o_q[91] (net)                                     2   0.0209 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0619   0.1710   0.9500  -0.0329  -0.0338 &   4.4439 f
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3135   0.9500            1.4740 &   5.9180 f
  mprj/o_q_dly[91] (net)                                 2   0.0345 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1000   0.3137   0.9500  -0.0138  -0.0112 &   5.9068 f
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1087   0.9500            1.2620 &   7.1688 f
  mprj/la_data_out[59] (net)                             1   0.3048 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.1688 f
  la_data_out[59] (net) 
  la_data_out[59] (out)                                              -0.2729   2.1087   0.9500  -0.1428   0.0792 &   7.2480 f
  data arrival time                                                                                                  7.2480

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4015 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4015 

  slack (with derating applied) (MET)                                                                     9.1480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5495 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4445 &   3.8864 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1374   0.9500            0.5688 &   4.4552 f
  mprj/o_q[84] (net)                                     2   0.0153 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0224   0.1374   0.9500  -0.0098  -0.0098 &   4.4454 f
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2439   0.9500            1.4120 &   5.8574 f
  mprj/o_q_dly[84] (net)                                 2   0.0235 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0296   0.2439   0.9500  -0.0032  -0.0023 &   5.8550 f
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3437   0.9500            1.3238 &   7.1789 f
  mprj/la_data_out[52] (net)                             1   0.3278 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.1789 f
  la_data_out[52] (net) 
  la_data_out[52] (out)                                              -0.2450   2.3894   0.9500  -0.1424   0.0921 &   7.2710 f
  data arrival time                                                                                                  7.2710

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2710
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3991 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3991 

  slack (with derating applied) (MET)                                                                     9.1710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5701 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4449 &   3.8868 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1086   0.9500            0.5481 &   4.4348 f
  mprj/o_q[85] (net)                                     2   0.0103 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1086   0.9500   0.0000   0.0004 &   4.4352 f
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2842   0.9500            1.4337 &   5.8689 f
  mprj/o_q_dly[85] (net)                                 2   0.0304 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0325   0.2842   0.9500  -0.0034  -0.0025 &   5.8664 f
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1716   0.9500            1.2902 &   7.1566 f
  mprj/la_data_out[53] (net)                             1   0.3142 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.1566 f
  la_data_out[53] (net) 
  la_data_out[53] (out)                                              -0.1723   2.1716   0.9500  -0.1038   0.1203 &   7.2769 f
  data arrival time                                                                                                  7.2769

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2769
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3944 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3944 

  slack (with derating applied) (MET)                                                                     9.1769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5712 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8665 &   3.3083 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1072   0.9500            0.5470 &   3.8553 f
  mprj/o_q[171] (net)                                    2   0.0101 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1072   0.9500   0.0000   0.0003 &   3.8557 f
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1996   0.9500            1.3649 &   5.2205 f
  mprj/o_q_dly[171] (net)                                2   0.0160 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1997   0.9500   0.0000   0.0005 &   5.2211 f
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9960   0.9500            1.5987 &   6.8198 f
  mprj/io_oeb[34] (net)                                  1   0.4318 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8198 f
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                   -0.0604   2.9960   0.9500  -0.0050   0.4767 &   7.2965 f
  data arrival time                                                                                                  7.2965

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2965
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3846 

  slack (with derating applied) (MET)                                                                     9.1965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5811 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4451 &   3.8869 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0785   0.9500            0.5251 &   4.4121 f
  mprj/o_q[97] (net)                                     1   0.0054 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0785   0.9500   0.0000   0.0002 &   4.4123 f
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2320   0.9500            1.3836 &   5.7959 f
  mprj/o_q_dly[97] (net)                                 2   0.0214 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2321   0.9500   0.0000   0.0008 &   5.7967 f
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2727   0.9500            1.3073 &   7.1040 f
  mprj/irq[1] (net)                                      1   0.3280 
  mprj/irq[1] (user_proj_example)                                              0.0000   0.9500            0.0000 &   7.1040 f
  user_irq[1] (net) 
  user_irq[1] (out)                                                  -0.1209   2.2727   0.9500  -0.0662   0.2004 &   7.3044 f
  data arrival time                                                                                                  7.3044

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3044
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2044

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3915 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3915 

  slack (with derating applied) (MET)                                                                     9.2044 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5959 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8765 &   3.3184 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1142   0.9500            0.5521 &   3.8705 f
  mprj/o_q[136] (net)                                    2   0.0113 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1142   0.9500   0.0000   0.0004 &   3.8708 f
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1462   0.9500            1.3193 &   5.1901 f
  mprj/o_q_dly[136] (net)                                1   0.0074 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1462   0.9500   0.0000   0.0003 &   5.1904 f
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5483   0.9500            1.8292 &   7.0196 f
  mprj/io_out[37] (net)                                  1   0.5117 
  mprj/io_out[37] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0196 f
  io_out[37] (net) 
  io_out[37] (out)                                                   -0.5791   3.5483   0.9500  -0.3229   0.2866 &   7.3062 f
  data arrival time                                                                                                  7.3062

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4186 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4186 

  slack (with derating applied) (MET)                                                                     9.2062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6248 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4484 &   3.8902 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1069   0.9500            0.5468 &   4.4371 f
  mprj/o_q[90] (net)                                     2   0.0100 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1069   0.9500   0.0000   0.0004 &   4.4374 f
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3480   0.9500            1.4771 &   5.9145 f
  mprj/o_q_dly[90] (net)                                 2   0.0404 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0201   0.3481   0.9500  -0.0029   0.0007 &   5.9153 f
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2367   0.9500            1.3341 &   7.2494 f
  mprj/la_data_out[58] (net)                             1   0.3232 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.2494 f
  la_data_out[58] (net) 
  la_data_out[58] (out)                                              -0.3057   2.2367   0.9500  -0.1726   0.0638 &   7.3132 f
  data arrival time                                                                                                  7.3132

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3132
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2132

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4035 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4035 

  slack (with derating applied) (MET)                                                                     9.2132 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6166 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4481 &   3.8899 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1167   0.9500            0.5539 &   4.4438 f
  mprj/o_q[89] (net)                                     2   0.0117 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1167   0.9500   0.0000   0.0004 &   4.4443 f
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3322   0.9500            1.4700 &   5.9143 f
  mprj/o_q_dly[89] (net)                                 2   0.0379 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0414   0.3323   0.9500  -0.0043  -0.0012 &   5.9130 f
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4841   0.9500            1.4146 &   7.3276 f
  mprj/la_data_out[57] (net)                             1   0.3472 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3276 f
  la_data_out[57] (net) 
  la_data_out[57] (out)                                              -0.4270   2.5324   0.9500  -0.2373   0.0101 &   7.3378 f
  data arrival time                                                                                                  7.3378

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3378
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2378

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4117 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4117 

  slack (with derating applied) (MET)                                                                     9.2378 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6495 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8767 &   3.3186 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1677   0.9500            0.5900 &   3.9086 f
  mprj/o_q[134] (net)                                    2   0.0204 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0214   0.1677   0.9500  -0.0022  -0.0015 &   3.9071 f
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1639   0.9500            1.3538 &   5.2609 f
  mprj/o_q_dly[134] (net)                                2   0.0102 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1639   0.9500   0.0000   0.0003 &   5.2612 f
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1149   0.9500            1.6448 &   6.9060 f
  mprj/io_out[35] (net)                                  1   0.4490 
  mprj/io_out[35] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9060 f
  io_out[35] (net) 
  io_out[35] (out)                                                   -0.1863   3.1149   0.9500  -0.0589   0.4451 &   7.3511 f
  data arrival time                                                                                                  7.3511

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3511
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2511

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3934 

  slack (with derating applied) (MET)                                                                     9.2511 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6445 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4456 &   3.8875 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1116   0.9500            0.5502 &   4.4377 f
  mprj/o_q[95] (net)                                     2   0.0108 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0062   0.1116   0.9500  -0.0007  -0.0003 &   4.4373 f
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3413   0.9500            1.4742 &   5.9115 f
  mprj/o_q_dly[95] (net)                                 2   0.0393 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0487   0.3414   0.9500  -0.0203  -0.0181 &   5.8934 f
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7527   0.9500            1.5666 &   7.4600 f
  mprj/la_data_out[63] (net)                             1   0.3971 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.4600 f
  la_data_out[63] (net) 
  la_data_out[63] (out)                                              -0.6746   2.7527   0.9500  -0.3896  -0.0704 &   7.3896 f
  data arrival time                                                                                                  7.3896

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2896

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4322 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4322 

  slack (with derating applied) (MET)                                                                     9.2896 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7219 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4423 &   3.8841 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1687   0.9500            0.5906 &   4.4748 f
  mprj/o_q[92] (net)                                     2   0.0206 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0004   0.1687   0.9500  -0.0000   0.0007 &   4.4755 f
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3485   0.9500            1.4979 &   5.9734 f
  mprj/o_q_dly[92] (net)                                 2   0.0404 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0804   0.3486   0.9500  -0.0306  -0.0281 &   5.9453 f
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2560   0.9500            1.3566 &   7.3019 f
  mprj/la_data_out[60] (net)                             1   0.3269 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3019 f
  la_data_out[60] (net) 
  la_data_out[60] (out)                                              -0.2225   2.2560   0.9500  -0.1321   0.0971 &   7.3990 f
  data arrival time                                                                                                  7.3990

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3990
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2990

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4066 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4066 

  slack (with derating applied) (MET)                                                                     9.2990 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7056 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4456 &   3.8875 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1005   0.9500            0.5423 &   4.4298 f
  mprj/o_q[96] (net)                                     1   0.0089 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1006   0.9500   0.0000   0.0003 &   4.4301 f
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2991   0.9500            1.4393 &   5.8694 f
  mprj/o_q_dly[96] (net)                                 2   0.0322 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2992   0.9500   0.0000   0.0029 &   5.8723 f
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4576   0.9500            1.4402 &   7.3125 f
  mprj/irq[0] (net)                                      1   0.3561 
  mprj/irq[0] (user_proj_example)                                              0.0000   0.9500            0.0000 &   7.3125 f
  user_irq[0] (net) 
  user_irq[0] (out)                                                  -0.2836   2.4576   0.9500  -0.1669   0.0934 &   7.4059 f
  data arrival time                                                                                                  7.4059

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4074 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4074 

  slack (with derating applied) (MET)                                                                     9.3059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7133 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4445 &   3.8864 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1399   0.9500            0.5706 &   4.4570 f
  mprj/o_q[93] (net)                                     2   0.0157 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0023   0.1399   0.9500  -0.0002   0.0004 &   4.4574 f
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3278   0.9500            1.4735 &   5.9309 f
  mprj/o_q_dly[93] (net)                                 2   0.0369 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3280   0.9500   0.0000   0.0043 &   5.9352 f
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3981   0.9500            1.4211 &   7.3563 f
  mprj/la_data_out[61] (net)                             1   0.3474 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3563 f
  la_data_out[61] (net) 
  la_data_out[61] (out)                                              -0.3146   2.3981   0.9500  -0.1842   0.0592 &   7.4155 f
  data arrival time                                                                                                  7.4155

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3155

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4098 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4098 

  slack (with derating applied) (MET)                                                                     9.3155 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7253 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8730 &   3.3148 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1058   0.9500            0.5461 &   3.8609 f
  mprj/o_q[133] (net)                                    2   0.0098 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1058   0.9500   0.0000   0.0003 &   3.8612 f
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2157   0.9500            1.3788 &   5.2400 f
  mprj/o_q_dly[133] (net)                                2   0.0186 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0500   0.2157   0.9500  -0.0054  -0.0051 &   5.2349 f
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1687   0.9500            1.6795 &   6.9144 f
  mprj/io_out[34] (net)                                  1   0.4564 
  mprj/io_out[34] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9144 f
  io_out[34] (net) 
  io_out[34] (out)                                                    0.0000   3.1687   0.9500   0.0000   0.5078 &   7.4222 f
  data arrival time                                                                                                  7.4222

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4222
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3222

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3913 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3913 

  slack (with derating applied) (MET)                                                                     9.3222 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7134 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8081   0.9500   0.0000   2.4431 &   3.8850 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1708   0.9500            0.5920 &   4.4770 f
  mprj/o_q[94] (net)                                     2   0.0209 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0160   0.1708   0.9500  -0.0019  -0.0010 &   4.4759 f
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3611   0.9500            1.5066 &   5.9825 f
  mprj/o_q_dly[94] (net)                                 2   0.0424 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0187   0.3614   0.9500  -0.0052  -0.0007 &   5.9819 f
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4001   0.9500            1.4305 &   7.4124 f
  mprj/la_data_out[62] (net)                             1   0.3477 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.4124 f
  la_data_out[62] (net) 
  la_data_out[62] (out)                                              -0.2842   2.4001   0.9500  -0.1630   0.0850 &   7.4973 f
  data arrival time                                                                                                  7.4973

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4126 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4126 

  slack (with derating applied) (MET)                                                                     9.3973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8099 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8763 &   3.3182 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1510   0.9500            0.5786 &   3.8968 f
  mprj/o_q[135] (net)                                    2   0.0176 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0692   0.1510   0.9500  -0.0244  -0.0250 &   3.8718 f
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1664   0.9500            1.3502 &   5.2221 f
  mprj/o_q_dly[135] (net)                                1   0.0105 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0510   0.1664   0.9500  -0.0056  -0.0056 &   5.2164 f
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5431   0.9500            1.8555 &   7.0719 f
  mprj/io_out[36] (net)                                  1   0.5120 
  mprj/io_out[36] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0719 f
  io_out[36] (net) 
  io_out[36] (out)                                                   -0.4136   3.5431   0.9500  -0.1376   0.4512 &   7.5230 f
  data arrival time                                                                                                  7.5230

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5230
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4230

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4137 

  slack (with derating applied) (MET)                                                                     9.4230 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8367 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8764 &   3.3182 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1865   0.9500            0.6020 &   3.9202 f
  mprj/o_q[173] (net)                                    2   0.0235 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.1091   0.1865   0.9500  -0.0577  -0.0598 &   3.8604 f
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1967   0.9500            1.3894 &   5.2498 f
  mprj/o_q_dly[173] (net)                                2   0.0155 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1967   0.9500   0.0000   0.0005 &   5.2503 f
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2832   0.9500            1.6999 &   6.9502 f
  mprj/io_oeb[36] (net)                                  1   0.4759 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9502 f
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                   -0.2050   3.2832   0.9500  -0.0168   0.5775 &   7.5277 f
  data arrival time                                                                                                  7.5277

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5277
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4277

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4041 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4041 

  slack (with derating applied) (MET)                                                                     9.4277 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8318 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3174 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0017   0.4172   0.9500  -0.0007   0.2013 &   0.2013 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8081   0.9500            1.2406 &   1.4419 r
  mprj/clk (net)                                       826   2.9885 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8081   0.9500   0.0000   1.8748 &   3.3167 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0920   0.9500            0.5358 &   3.8524 f
  mprj/o_q[172] (net)                                    1   0.0075 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0170   0.0920   0.9500  -0.0019  -0.0018 &   3.8507 f
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1647   0.9500            1.3289 &   5.1795 f
  mprj/o_q_dly[172] (net)                                2   0.0103 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1647   0.9500   0.0000   0.0003 &   5.1799 f
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6467   0.9500            1.9052 &   7.0851 f
  mprj/io_oeb[35] (net)                                  1   0.5252 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0851 f
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    0.0000   3.6467   0.9500   0.0000   0.5727 &   7.6578 f
  data arrival time                                                                                                  7.6578

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6578
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4033 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4033 

  slack (with derating applied) (MET)                                                                     9.5578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9611 



1
