# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/timer/starfive,jh7110-timers.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: StarFive timers bindings

maintainers:
  - samin.guo <samin.guo@starfivetech.com>
  - xingyu.wu <xingyu.wu@starfivetech.com>

properties:
  compatible:
    const: starfive,jh7110-timers

  reg:
    maxItems: 1

  interrupts:
    items:
      - description: timer channel 0 interrupt
      - description: timer channel 1 interrupt
      - description: timer channel 2 interrupt
      - description: timer channel 3 interrupt
      
  interrupt-names:
    items:
      - const: timer0
      - const: timer1
      - const: timer2
      - const: timer3

  clocks:
    items:
      - description: timer channel 0 clock
      - description: timer channel 1 clock
      - description: timer channel 2 clock
      - description: timer channel 3 clock
      - description: APB clock

  clock-names:
    items:
      - const: timer0
      - const: timer1
      - const: timer2
      - const: timer3
      - const: apb_clk

  resets:
    items:
      - description: timer channel 0 reset
      - description: timer channel 1 reset
      - description: timer channel 2 reset
      - description: timer channel 3 reset
      - description: APB reset

  reset-names:
    items:
      - const: timer0
      - const: timer1
      - const: timer2
      - const: timer3
      - const: apb_rst

required:
  - compatible
  - reg
  - interrupts
  - interrupt-names
  - clocks
  - clock-names
  - resets
  - reset-names

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/starfive-jh7110-clkgen.h>
    #include <dt-bindings/reset/starfive-jh7110.h>

    timer0: timer@15200000 {
            compatible = "starfive,jh7110-timers";
            reg = <0x15200000 0x10000>;
            interrupts = <85>, <86>, <87> ,<88>;
            interrupt-names = "timer0", "timer1", "timer2", "timer3";
            clocks = <&clkgen JH7110_TIMER_CLK_TIMER0>,
                     <&clkgen JH7110_TIMER_CLK_TIMER1>,
                     <&clkgen JH7110_TIMER_CLK_TIMER2>,
                     <&clkgen JH7110_TIMER_CLK_TIMER3>,
                     <&clkgen JH7110_TIMER_CLK_APB>;
            clock-names = "timer0", "timer1",
                          "timer2", "timer3", "apb_clk";
            resets = <&rstgen RSTN_U0_TIMER_TIMER0>,
                     <&rstgen RSTN_U0_TIMER_TIMER1>,
                     <&rstgen RSTN_U0_TIMER_TIMER2>,
                     <&rstgen RSTN_U0_TIMER_TIMER3>,
                     <&rstgen RSTN_U0_TIMER_APB>;
            reset-names = "timer0", "timer1",
                          "timer2", "timer3", "apb_rst";
    };

