{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.0937,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09912,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00629622,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00633767,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000995095,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00633767,
	"finish__design__instance__count__class:buffer": 72,
	"finish__design__instance__area__class:buffer": 115.71,
	"finish__design__instance__count__class:clock_buffer": 19,
	"finish__design__instance__area__class:clock_buffer": 24.206,
	"finish__design__instance__count__class:timing_repair_buffer": 17,
	"finish__design__instance__area__class:timing_repair_buffer": 14.63,
	"finish__design__instance__count__class:inverter": 6,
	"finish__design__instance__area__class:inverter": 7.714,
	"finish__design__instance__count__class:clock_inverter": 13,
	"finish__design__instance__area__class:clock_inverter": 9.842,
	"finish__design__instance__count__class:sequential_cell": 144,
	"finish__design__instance__area__class:sequential_cell": 659.68,
	"finish__design__instance__count__class:multi_input_combinational_cell": 550,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1029.95,
	"finish__design__instance__count": 821,
	"finish__design__instance__area": 1861.73,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.505257,
	"finish__clock__skew__setup": 0.00393745,
	"finish__clock__skew__hold": 0.00393745,
	"finish__timing__drv__max_slew_limit": 0.692745,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.856679,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00253505,
	"finish__power__switching__total": 0.00108654,
	"finish__power__leakage__total": 4.00737e-05,
	"finish__power__total": 0.00366167,
	"finish__design__io": 43,
	"finish__design__die__area": 314278,
	"finish__design__core__area": 311146,
	"finish__design__instance__count": 2417,
	"finish__design__instance__area": 2286.27,
	"finish__design__instance__count__stdcell": 2417,
	"finish__design__instance__area__stdcell": 2286.27,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0073479,
	"finish__design__instance__utilization__stdcell": 0.0073479,
	"finish__design__rows": 398,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 398,
	"finish__design__sites": 1169722,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 1169722,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}