// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtestharness.h for the primary calling header

#include "Vtestharness__pch.h"
#include "Vtestharness__Syms.h"
#include "Vtestharness___024root.h"

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__124(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__124\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q;
    if (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
          >> 2U) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                    >> 0x15U))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
            = ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d)) 
               | (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (IData)(((0x2400000U == (0x2400000U & 
                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U])) 
                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                          >> 0x13U))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
            = ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d)) 
               | (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d) 
                        - (IData)(1U))));
    }
    if ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q) 
          >> 2U) & (0U == (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
            = (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d));
    } else if (((0U == (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q))) 
                & (3U == (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
            = (4U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
        = ((0x2fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]) 
           | (0x100000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
        = ((0x3ffc00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]) 
           | (0x3ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
        if ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                    >> 9U) & (~ vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[0U])))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 2U;
        } else if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 1U;
        }
    } else if ((1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
            = (0x3ffe00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
            = ((0x3ffe1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]) 
               | (0x3fffffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q) 
                               << 5U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[0U] 
            = ((0xffffffe3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[0U]) 
               | (0xfffffffcU & (0x10U | ((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q)) 
                                          << 2U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
            = (0x200U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]);
        if ((1U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[0U])) {
            if ((4U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[0U])) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 0U;
            } else {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d) 
                                - (IData)(1U)));
            }
        }
    } else if ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
        if ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                    >> 9U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[0U]))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_ready 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid)) 
                 | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
        = (0x1fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
        = ((0x3003ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]) 
           | (0x7fc00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q;
    if ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
        if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d = 0U;
        } else if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
                = (0x3c03ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]);
            if ((0x200000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[2U])) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
                    = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid) 
                        & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready)))
                        ? 5U : 0U);
            }
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
                = ((0x380fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]) 
                   | (0x3ff000U & (0x42000U | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q) 
                                               << 0xeU))));
        }
    } else if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
            if ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
                        >> 0x12U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[2U] 
                                     >> 0x15U)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d = 4U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
                = (0x80000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]);
            if ((IData)((0x2400000U == (0x2400000U 
                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[2U])))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
                    = ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
                               >> 0x12U) & (~ (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[2U] 
                                               >> 0x15U))))
                        ? 3U : 4U);
            }
        }
    } else if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
                = ((0x37ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]) 
                   | (0x80000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]));
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
                = (0x80000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]);
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
                = ((IData)((0x2400000U == (0x2400000U 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[2U])))
                    ? ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
                               >> 0x12U) & (~ (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[2U] 
                                               >> 0x15U))))
                        ? 3U : 4U) : 2U);
        }
    } else {
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream) 
             | (1U > (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
                = ((0x1fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]) 
                   | (0x200000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]));
        }
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) 
             | ((IData)((4U == (0x604U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[5U]))) 
                & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
                = ((0x37ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]) 
                   | (0x80000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]));
        }
        if (((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[5U] 
              >> 2U) & (0U != (3U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[5U] 
                                     >> 9U))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
                = (0x200000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]);
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d = 1U;
            } else {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
                    = (0x80000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U]);
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
                    = ((IData)((0x2400000U == (0x2400000U 
                                               & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[2U])))
                        ? ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o[2U] 
                                   >> 0x12U) & (~ (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[2U] 
                                                   >> 0x15U))))
                            ? 3U : 4U) : 2U);
            }
        }
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__125(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__125\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[1U] 
        = ((0xffffe0ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[1U]) 
           | (0x1f00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__arb[0U] 
                         << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x16U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__arb[1U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__arb[0U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x17U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__arb[2U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__arb[1U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x18U] 
        = ((0xff000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x18U]) 
           | (0xffffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__arb[2U] 
                           >> 5U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__126(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__126\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[1U] 
        = ((0xfffc1fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[1U]) 
           | (0x3e000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__arb[0U] 
                          << 0xdU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x18U] 
        = ((0xffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x18U]) 
           | (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__arb[0U] 
                             << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x19U] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__arb[1U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__arb[0U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__arb[1U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1aU] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__arb[2U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__arb[1U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__arb[2U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1bU] 
        = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1bU]) 
           | (0xffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__arb[2U] 
                         >> 0xdU)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__127(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__127\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[1U] 
        = ((0xff83ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[1U]) 
           | (0x7c0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__arb[0U] 
                           << 0x12U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1bU] 
        = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1bU]) 
           | (0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__arb[0U] 
                             << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1cU] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__arb[1U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__arb[0U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__arb[1U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1dU] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__arb[2U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__arb[1U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__arb[2U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1eU] 
        = ((0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1eU]) 
           | (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__arb[2U] 
                       >> 0x15U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__128(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__128\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[1U] 
        = ((0xf07fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[1U]) 
           | (0xf800000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__arb[0U] 
                            << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1eU] 
        = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1eU]) 
           | (0xffffff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__arb[0U] 
                             << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1fU] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__arb[1U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__arb[0U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__arb[1U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x20U] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__arb[2U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__arb[1U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__arb[2U] 
                                                  << 3U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__129(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__129\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[1U] 
        = ((0xfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[1U]) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__arb[0U] 
              << 0x1cU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U]) 
           | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__arb[0U] 
                    >> 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x21U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__arb[1U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__arb[0U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x22U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__arb[2U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__arb[1U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x23U] 
        = ((0xff000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x23U]) 
           | (0xffffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__arb[2U] 
                           >> 5U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__130(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__130\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U] 
        = ((0xffffffc1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U]) 
           | (0x3eU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__arb[0U] 
                       << 1U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x23U] 
        = ((0xffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x23U]) 
           | (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__arb[0U] 
                             << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x24U] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__arb[1U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__arb[0U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__arb[1U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x25U] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__arb[2U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__arb[1U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__arb[2U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x26U] 
        = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x26U]) 
           | (0xffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__arb[2U] 
                         >> 0xdU)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__131(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__131\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U] 
        = ((0xfffff83fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U]) 
           | (0x7c0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__arb[0U] 
                        << 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x26U] 
        = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x26U]) 
           | (0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__arb[0U] 
                             << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x27U] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__arb[1U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__arb[0U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__arb[1U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x28U] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__arb[2U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__arb[1U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__arb[2U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x29U] 
        = ((0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x29U]) 
           | (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__arb[2U] 
                       >> 0x15U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__132(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__132\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U] 
        = ((0xffff07ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U]) 
           | (0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__arb[0U] 
                         << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x29U] 
        = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x29U]) 
           | (0xffffff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__arb[0U] 
                             << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2aU] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__arb[1U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__arb[0U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__arb[1U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2bU] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__arb[2U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__arb[1U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__arb[2U] 
                                                  << 3U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__133(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__133\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U] 
        = ((0xffe0ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U]) 
           | (0x1f0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__arb[0U] 
                           << 0x10U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2cU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__arb[1U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__arb[0U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2dU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__arb[2U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__arb[1U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2eU] 
        = ((0xff000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2eU]) 
           | (0xffffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__arb[2U] 
                           >> 5U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__134(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__134\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U] 
        = ((0xfc1fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U]) 
           | (0x3e00000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__arb[0U] 
                            << 0x15U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2eU] 
        = ((0xffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2eU]) 
           | (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__arb[0U] 
                             << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2fU] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__arb[1U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__arb[0U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__arb[1U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x30U] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__arb[2U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__arb[1U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__arb[2U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x31U] 
        = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x31U]) 
           | (0xffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__arb[2U] 
                         >> 0xdU)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__135(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__135\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U] 
        = ((0x83ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U]) 
           | (0x7c000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__arb[0U] 
                             << 0x1aU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x31U] 
        = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x31U]) 
           | (0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__arb[0U] 
                             << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x32U] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__arb[1U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__arb[0U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__arb[1U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x33U] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__arb[2U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__arb[1U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__arb[2U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x34U] 
        = ((0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x34U]) 
           | (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__arb[2U] 
                       >> 0x15U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__136(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__136\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U] 
        = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[2U]) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__arb[0U] 
              << 0x1fU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[3U] 
        = ((0xfffffff0U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[3U]) 
           | (0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__arb[0U] 
                      >> 1U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x34U] 
        = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x34U]) 
           | (0xffffff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__arb[0U] 
                             << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x35U] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__arb[1U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__arb[0U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__arb[1U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x36U] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__arb[2U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__arb[1U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__arb[2U] 
                                                  << 3U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__137(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__137\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[3U] 
        = ((0xfffffe0fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[3U]) 
           | (0x1f0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__arb[0U] 
                        << 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x37U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__arb[1U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__arb[0U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x38U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__arb[2U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__arb[1U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x39U] 
        = ((0xff000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x39U]) 
           | (0xffffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__arb[2U] 
                           >> 5U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__138(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__138\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[3U] 
        = ((0xffffc1ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[3U]) 
           | (0x3e00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__arb[0U] 
                         << 9U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x39U] 
        = ((0xffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x39U]) 
           | (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__arb[0U] 
                             << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3aU] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__arb[1U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__arb[0U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__arb[1U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3bU] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__arb[2U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__arb[1U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__arb[2U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3cU] 
        = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3cU]) 
           | (0xffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__arb[2U] 
                         >> 0xdU)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__139(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__139\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[3U] 
        = ((0xfff83fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[3U]) 
           | (0x7c000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__arb[0U] 
                          << 0xeU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3cU] 
        = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3cU]) 
           | (0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__arb[0U] 
                             << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3dU] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__arb[1U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__arb[0U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__arb[1U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3eU] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__arb[2U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__arb[1U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__arb[2U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3fU] 
        = ((0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3fU]) 
           | (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__arb[2U] 
                       >> 0x15U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__140(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__140\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[3U] 
        = ((0xff07ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[3U]) 
           | (0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__arb[0U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3fU] 
        = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3fU]) 
           | (0xffffff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__arb[0U] 
                             << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x40U] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__arb[1U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__arb[0U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__arb[1U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x41U] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__arb[2U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__arb[1U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__arb[2U] 
                                                  << 3U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__141(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__141\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[3U] 
        = ((0xe0ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[3U]) 
           | (0x1f000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__arb[0U] 
                             << 0x18U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x42U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__arb[1U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__arb[0U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x43U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__arb[2U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__arb[1U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x44U] 
        = ((0xff000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x44U]) 
           | (0xffffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__arb[2U] 
                           >> 5U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__142(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__142\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[3U] 
        = ((0x1fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[3U]) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__arb[0U] 
              << 0x1dU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[4U] 
        = ((0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[4U]) 
           | (3U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__arb[0U] 
                    >> 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x44U] 
        = ((0xffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x44U]) 
           | (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__arb[0U] 
                             << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x45U] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__arb[1U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__arb[0U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__arb[1U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x46U] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__arb[2U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__arb[1U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__arb[2U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x47U] 
        = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x47U]) 
           | (0xffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__arb[2U] 
                         >> 0xdU)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__143(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__143\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[4U] 
        = ((0xffffff83U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[4U]) 
           | (0x7cU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__arb[0U] 
                       << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x47U] 
        = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x47U]) 
           | (0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__arb[0U] 
                             << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x48U] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__arb[1U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__arb[0U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__arb[1U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x49U] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__arb[2U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__arb[1U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__arb[2U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4aU] 
        = ((0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4aU]) 
           | (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__arb[2U] 
                       >> 0x15U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__144(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__144\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[4U] 
        = ((0xfffff07fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[4U]) 
           | (0xf80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__arb[0U] 
                        << 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4aU] 
        = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4aU]) 
           | (0xffffff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__arb[0U] 
                             << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4bU] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__arb[1U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__arb[0U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__arb[1U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4cU] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__arb[2U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__arb[1U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__arb[2U] 
                                                  << 3U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__145(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__145\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[4U] 
        = ((0xfffe0fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[4U]) 
           | (0x1f000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__arb[0U] 
                          << 0xcU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4dU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__arb[1U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__arb[0U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4eU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__arb[2U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__arb[1U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4fU] 
        = ((0xff000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4fU]) 
           | (0xffffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__arb[2U] 
                           >> 5U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__146(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__146\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[4U] 
        = ((0xffc1ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[4U]) 
           | (0x3e0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__arb[0U] 
                           << 0x11U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4fU] 
        = ((0xffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4fU]) 
           | (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__arb[0U] 
                             << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x50U] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__arb[1U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__arb[0U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__arb[1U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x51U] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__arb[2U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__arb[1U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__arb[2U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x52U] 
        = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x52U]) 
           | (0xffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__arb[2U] 
                         >> 0xdU)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__147(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__147\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[4U] 
        = ((0xf83fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[4U]) 
           | (0x7c00000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__arb[0U] 
                            << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x52U] 
        = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x52U]) 
           | (0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__arb[0U] 
                             << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x53U] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__arb[1U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__arb[0U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__arb[1U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x54U] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__arb[2U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__arb[1U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__arb[2U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x55U] 
        = ((0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x55U]) 
           | (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__arb[2U] 
                       >> 0x15U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__148(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__148\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[4U] 
        = ((0x7ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[4U]) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__arb[0U] 
              << 0x1bU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x55U] 
        = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x55U]) 
           | (0xffffff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__arb[0U] 
                             << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x56U] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__arb[1U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__arb[0U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__arb[1U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x57U] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__arb[2U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__arb[1U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__arb[2U] 
                                                  << 3U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__149(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__149\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[0U] 
        = ((0xfffffc1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[0U]) 
           | (0x3e0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__arb[0U] 
                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[2U] 
        = ((0xffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[2U]) 
           | (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__arb[0U] 
                             << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[3U] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__arb[1U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__arb[0U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__arb[1U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[4U] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__arb[2U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__arb[1U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__arb[2U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[5U] 
        = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[5U]) 
           | (0xffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__arb[2U] 
                         >> 0xdU)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__150(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__150\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[0U] 
        = ((0xffff83ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[0U]) 
           | (0x7c00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__arb[0U] 
                         << 0xaU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[5U] 
        = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[5U]) 
           | (0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__arb[0U] 
                             << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[6U] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__arb[1U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__arb[0U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__arb[1U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[7U] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__arb[2U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__arb[1U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__arb[2U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[8U] 
        = ((0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[8U]) 
           | (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__arb[2U] 
                       >> 0x15U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__151(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__151\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[0U] 
        = ((0xfff07fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[0U]) 
           | (0xf8000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__arb[0U] 
                          << 0xfU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[8U] 
        = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[8U]) 
           | (0xffffff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__arb[0U] 
                             << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[9U] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__arb[1U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__arb[0U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__arb[1U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xaU] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__arb[2U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__arb[1U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__arb[2U] 
                                                  << 3U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__152(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__152\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[0U] 
        = ((0xfe0fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[0U]) 
           | (0x1f00000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__arb[0U] 
                            << 0x14U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xbU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__arb[1U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__arb[0U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xcU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__arb[2U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__arb[1U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xdU] 
        = ((0xff000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xdU]) 
           | (0xffffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__arb[2U] 
                           >> 5U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__153(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__153\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[0U] 
        = ((0xc1ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[0U]) 
           | (0x3e000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__arb[0U] 
                             << 0x19U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xdU] 
        = ((0xffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xdU]) 
           | (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__arb[0U] 
                             << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xeU] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__arb[1U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__arb[0U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__arb[1U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xfU] 
        = (((0xf80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__arb[2U] 
                          << 0x13U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__arb[1U] 
                                        >> 0xdU)) | 
           (0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__arb[2U] 
                           << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x10U] 
        = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x10U]) 
           | (0xffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__arb[2U] 
                         >> 0xdU)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__154(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__154\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[0U] 
        = ((0x3fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[0U]) 
           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__arb[0U] 
              << 0x1eU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[1U] 
        = ((0xfffffff8U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[1U]) 
           | (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__arb[0U] 
                    >> 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x10U] 
        = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x10U]) 
           | (0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__arb[0U] 
                             << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x11U] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__arb[1U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__arb[0U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__arb[1U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x12U] 
        = (((0xf800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__arb[2U] 
                        << 0xbU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__arb[1U] 
                                     >> 0x15U)) | (0xffff0000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__arb[2U] 
                                                      << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x13U] 
        = ((0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x13U]) 
           | (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__arb[2U] 
                       >> 0x15U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__155(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__155\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[1U] 
        = ((0xffffff07U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[1U]) 
           | (0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__arb[0U] 
                       << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x13U] 
        = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x13U]) 
           | (0xffffff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__arb[0U] 
                             << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x14U] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__arb[1U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__arb[0U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__arb[1U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x15U] 
        = (((0xf8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__arb[2U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__arb[1U] 
                                 >> 0x1dU)) | (0xffffff00U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__arb[2U] 
                                                  << 3U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__156(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__156\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__mem_q_valid_flat 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
            << 0x1fU) | ((0x40000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                         << 0x1eU)) 
                         | ((0x20000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                            << 0x1dU)) 
                            | ((0x10000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                               << 0x1cU)) 
                               | ((0x8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                 << 0x1bU)) 
                                  | ((0x4000000U & 
                                      (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                       << 0x1aU)) | 
                                     ((0x2000000U & 
                                       (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                        << 0x19U)) 
                                      | ((0x1000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                             << 0x18U)) 
                                         | ((0x800000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                << 0x17U)) 
                                            | ((0x400000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                   << 0x16U)) 
                                               | ((0x200000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                      << 0x15U)) 
                                                  | ((0x100000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                         << 0x14U)) 
                                                     | ((0x80000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                            << 0x13U)) 
                                                        | ((0x40000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                               << 0x12U)) 
                                                           | ((0x20000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                  << 0x11U)) 
                                                              | ((0x10000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                     << 0x10U)) 
                                                                 | ((0x8000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                        << 0xfU)) 
                                                                    | ((0x4000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                           << 0xeU)) 
                                                                       | ((0x2000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                              << 0xdU)) 
                                                                          | ((0x1000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                                << 0xcU)) 
                                                                             | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes))))))))))))))))))))))))))))))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__157(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__157\n"); );
    // Init
    VlWide<3>/*95:0*/ __Vtemp_1;
    VlWide<3>/*95:0*/ __Vtemp_11;
    VlWide<3>/*95:0*/ __Vtemp_22;
    VlWide<4>/*127:0*/ __Vtemp_43;
    VlWide<4>/*127:0*/ __Vtemp_54;
    VlWide<5>/*159:0*/ __Vtemp_75;
    VlWide<5>/*159:0*/ __Vtemp_86;
    VlWide<6>/*191:0*/ __Vtemp_107;
    VlWide<6>/*191:0*/ __Vtemp_118;
    VlWide<7>/*223:0*/ __Vtemp_139;
    VlWide<7>/*223:0*/ __Vtemp_150;
    VlWide<8>/*255:0*/ __Vtemp_171;
    VlWide<8>/*255:0*/ __Vtemp_182;
    VlWide<9>/*287:0*/ __Vtemp_203;
    VlWide<9>/*287:0*/ __Vtemp_214;
    VlWide<10>/*319:0*/ __Vtemp_235;
    VlWide<10>/*319:0*/ __Vtemp_246;
    VlWide<11>/*351:0*/ __Vtemp_267;
    VlWide<11>/*351:0*/ __Vtemp_278;
    VlWide<12>/*383:0*/ __Vtemp_299;
    VlWide<12>/*383:0*/ __Vtemp_310;
    VlWide<13>/*415:0*/ __Vtemp_331;
    VlWide<13>/*415:0*/ __Vtemp_342;
    VlWide<14>/*447:0*/ __Vtemp_363;
    VlWide<14>/*447:0*/ __Vtemp_374;
    VlWide<15>/*479:0*/ __Vtemp_395;
    VlWide<15>/*479:0*/ __Vtemp_406;
    VlWide<16>/*511:0*/ __Vtemp_427;
    VlWide<16>/*511:0*/ __Vtemp_438;
    VlWide<17>/*543:0*/ __Vtemp_459;
    VlWide<17>/*543:0*/ __Vtemp_470;
    VlWide<18>/*575:0*/ __Vtemp_491;
    VlWide<18>/*575:0*/ __Vtemp_502;
    VlWide<19>/*607:0*/ __Vtemp_523;
    VlWide<19>/*607:0*/ __Vtemp_534;
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x1eU)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x1dU)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x1cU)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x1bU)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x1aU)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x19U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x18U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x17U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0x16U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0x15U)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0x14U)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 0x13U)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 0x12U)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0x11U)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0x10U)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xfU)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xeU)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xdU)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xcU)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xbU)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xaU)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 9U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 8U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 7U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 6U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((2U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x1dU)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x1cU)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x1bU)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x1aU)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x19U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x18U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x17U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x16U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0x15U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0x14U)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0x13U)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 0x12U)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 0x11U)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0x10U)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xfU)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xeU)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xdU)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xcU)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xbU)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xaU)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 9U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 8U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 7U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 6U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((4U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x1cU)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x1bU)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x1aU)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x19U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x18U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x17U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x16U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x15U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0x14U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0x13U)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0x12U)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 0x11U)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 0x10U)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xfU)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xeU)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xdU)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xcU)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xbU)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xaU)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 9U)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 8U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 7U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 6U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((8U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x1bU)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x1aU)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x19U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x18U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x17U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x16U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x15U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x14U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0x13U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0x12U)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0x11U)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 0x10U)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 0xfU)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xeU)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xdU)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xcU)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xbU)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xaU)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 9U)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 8U)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 7U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 6U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((0x10U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x1aU)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x19U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x18U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x17U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x16U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x15U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x14U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x13U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0x12U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0x11U)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0x10U)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 0xfU)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 0xeU)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xdU)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xcU)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xbU)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xaU)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 9U)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 8U)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 7U)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 6U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((0x20U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x19U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x18U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x17U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x16U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x15U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x14U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x13U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x12U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0x11U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0x10U)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0xfU)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 0xeU)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 0xdU)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xcU)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xbU)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xaU)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 9U)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 8U)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 7U)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 6U)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((0x40U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 6U)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x18U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x17U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x16U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x15U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x14U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x13U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x12U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x11U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0x10U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xfU)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0xeU)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 0xdU)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 0xcU)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xbU)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xaU)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 9U)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 8U)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 7U)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 6U)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((0x80U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 6U)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 7U)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x17U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x16U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x15U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x14U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x13U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x12U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x11U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x10U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xfU)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xeU)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0xdU)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 0xcU)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 0xbU)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xaU)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 9U)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 8U)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 7U)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 6U)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((0x100U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 6U)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 7U)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 8U)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x16U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x15U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x14U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x13U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x12U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x11U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x10U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xfU)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xeU)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xdU)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0xcU)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 0xbU)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 0xaU)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 9U)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 8U)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 7U)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 6U)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((0x200U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 6U)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 7U)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 8U)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 9U)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x15U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x14U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x13U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x12U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x11U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x10U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xfU)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xeU)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xdU)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xcU)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0xbU)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 0xaU)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 9U)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 8U)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 7U)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 6U)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((0x400U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 6U)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 7U)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 8U)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 9U)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xaU)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x14U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x13U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x12U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x11U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x10U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xfU)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xeU)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xdU)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xcU)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xbU)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0xaU)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 9U)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 8U)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 7U)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 6U)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((0x800U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 6U)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 7U)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 8U)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 9U)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xaU)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xbU)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x13U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x12U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x11U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x10U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0xfU)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xeU)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xdU)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xcU)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xbU)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xaU)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 9U)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 8U)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 7U)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 6U)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((0x1000U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 6U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 7U)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 8U)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 9U)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xaU)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xbU)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xcU)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x12U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x11U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x10U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0xfU)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0xeU)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xdU)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xcU)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xbU)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xaU)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 9U)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 8U)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 7U)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 6U)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((0x2000U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 6U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 7U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 8U)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 9U)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xaU)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xbU)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xcU)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xdU)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x11U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x10U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0xfU)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0xeU)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0xdU)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xcU)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xbU)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xaU)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 9U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 8U)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 7U)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 6U)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 5U)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((0x4000U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 6U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 7U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 8U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 9U)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xaU)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xbU)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xcU)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xdU)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xeU)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x10U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0xfU)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0xeU)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0xdU)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0xcU)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xbU)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xaU)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 9U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 8U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 7U)) 
                                                                 | ((0x200000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 6U)) 
                                                                    | ((0x100000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 5U)) 
                                                                       | ((0x80000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 4U)) 
                                                                          | ((0x40000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                             | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | ((0x8000U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 6U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 7U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 8U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 9U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xaU)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xbU)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xcU)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xdU)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xeU)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xfU)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0xfU)) | ((0x40000000U 
                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                            << 0xeU)) 
                                        | ((0x20000000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                               << 0xdU)) 
                                           | ((0x10000000U 
                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                  << 0xcU)) 
                                              | ((0x8000000U 
                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                     << 0xbU)) 
                                                 | ((0x4000000U 
                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                        << 0xaU)) 
                                                    | ((0x2000000U 
                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                           << 9U)) 
                                                       | ((0x1000000U 
                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                              << 8U)) 
                                                          | ((0x800000U 
                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                 << 7U)) 
                                                             | ((0x400000U 
                                                                 & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                    << 6U)) 
                                                                | ((0x200000U 
                                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                       << 5U)) 
                                                                   | ((0x100000U 
                                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                          << 4U)) 
                                                                      | ((0x80000U 
                                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                             << 3U)) 
                                                                         | ((0x40000U 
                                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                            | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                               | ((0x10000U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 6U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 7U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 8U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 9U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xaU)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xbU)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xcU)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xdU)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xeU)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xfU)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0x10U)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0xeU)) | ((0x40000000U 
                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                            << 0xdU)) 
                                        | ((0x20000000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                               << 0xcU)) 
                                           | ((0x10000000U 
                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                  << 0xbU)) 
                                              | ((0x8000000U 
                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                     << 0xaU)) 
                                                 | ((0x4000000U 
                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                        << 9U)) 
                                                    | ((0x2000000U 
                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                           << 8U)) 
                                                       | ((0x1000000U 
                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                              << 7U)) 
                                                          | ((0x800000U 
                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                 << 6U)) 
                                                             | ((0x400000U 
                                                                 & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                    << 5U)) 
                                                                | ((0x200000U 
                                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                       << 4U)) 
                                                                   | ((0x100000U 
                                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                          << 3U)) 
                                                                      | ((0x80000U 
                                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                             << 2U)) 
                                                                         | ((0x40000U 
                                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                            | ((0x20000U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                               | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 6U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 7U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 8U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 9U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xaU)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xbU)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xcU)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xdU)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xeU)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xfU)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0x10U)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0x11U)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_ready_i 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0xdU)) | ((0x40000000U 
                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                            << 0xcU)) 
                                        | ((0x20000000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                               << 0xbU)) 
                                           | ((0x10000000U 
                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                  << 0xaU)) 
                                              | ((0x8000000U 
                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                     << 9U)) 
                                                 | ((0x4000000U 
                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                        << 8U)) 
                                                    | ((0x2000000U 
                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                           << 7U)) 
                                                       | ((0x1000000U 
                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                              << 6U)) 
                                                          | ((0x800000U 
                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                 << 5U)) 
                                                             | ((0x400000U 
                                                                 & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                    << 4U)) 
                                                                | ((0x200000U 
                                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                       << 3U)) 
                                                                   | ((0x100000U 
                                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                          << 2U)) 
                                                                      | ((0x80000U 
                                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                             << 1U)) 
                                                                         | ((0x40000U 
                                                                             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                            | ((0x20000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                               | ((0x10000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                                | ((0x8000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                                | ((0x4000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                                | ((0x2000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)) 
                                                                                | ((0x1000U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 6U)) 
                                                                                | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 7U)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 8U)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 9U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xaU)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xbU)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xcU)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xdU)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xeU)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0xfU)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0x10U)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0x11U)) 
                                                                                | (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 0x12U)))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_ready_i 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
            << 0x1fU) | ((0x40000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                         << 0x1eU)) 
                         | ((0x20000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                            << 0x1dU)) 
                            | ((0x10000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                               << 0x1cU)) 
                               | ((0x8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                 << 0x1bU)) 
                                  | ((0x4000000U & 
                                      (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                       << 0x1aU)) | 
                                     ((0x2000000U & 
                                       (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                        << 0x19U)) 
                                      | ((0x1000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x18U)) 
                                         | ((0x800000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x17U)) 
                                            | ((0x400000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x16U)) 
                                               | ((0x200000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x15U)) 
                                                  | ((0x100000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x14U)) 
                                                     | ((0x80000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x13U)) 
                                                        | ((0x40000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x12U)) 
                                                           | ((0x20000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0x11U)) 
                                                              | ((0x10000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0x10U)) 
                                                                 | ((0x8000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0xfU)) 
                                                                    | ((0x4000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 0xeU)) 
                                                                       | ((0x2000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 0xdU)) 
                                                                          | ((0x1000U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xcU)) 
                                                                             | ((0x800U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
        = ((0x40000U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_ready_i 
                         >> (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                      >> 0x1aU))) << 0x12U)) 
           | ((0x20000U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_ready_i 
                            >> (0x1fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                         >> 0x15U))) 
                           << 0x11U)) | ((0x10000U 
                                          & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_ready_i 
                                              >> (0x1fU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                                     >> 0x10U))) 
                                             << 0x10U)) 
                                         | ((0x8000U 
                                             & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_ready_i 
                                                 >> 
                                                 (0x1fU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                                     >> 0xbU))) 
                                                << 0xfU)) 
                                            | ((0x4000U 
                                                & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_ready_i 
                                                    >> 
                                                    (0x1fU 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                                        >> 6U))) 
                                                   << 0xeU)) 
                                               | ((0x2000U 
                                                   & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_ready_i 
                                                       >> 
                                                       (0x1fU 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                                           >> 1U))) 
                                                      << 0xdU)) 
                                                  | ((0x1000U 
                                                      & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_ready_i 
                                                          >> 
                                                          (0x1fU 
                                                           & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[2U] 
                                                               << 4U) 
                                                              | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                                                 >> 0x1cU)))) 
                                                         << 0xcU)) 
                                                     | ((0x800U 
                                                         & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_ready_i 
                                                             >> 
                                                             (0x1fU 
                                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                                                 >> 0x17U))) 
                                                            << 0xbU)) 
                                                        | ((0x400U 
                                                            & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_ready_i 
                                                                >> 
                                                                (0x1fU 
                                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                                                    >> 0x12U))) 
                                                               << 0xaU)) 
                                                           | ((0x200U 
                                                               & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_ready_i 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                                                       >> 0xdU))) 
                                                                  << 9U)) 
                                                              | ((0x100U 
                                                                  & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_ready_i 
                                                                      >> 
                                                                      (0x1fU 
                                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                                                          >> 8U))) 
                                                                     << 8U)) 
                                                                 | ((0x80U 
                                                                     & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_ready_i 
                                                                         >> 
                                                                         (0x1fU 
                                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                                                             >> 3U))) 
                                                                        << 7U)) 
                                                                    | ((0x40U 
                                                                        & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_ready_i 
                                                                            >> 
                                                                            (0x1fU 
                                                                             & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[1U] 
                                                                                << 2U) 
                                                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                                                                >> 0x1eU)))) 
                                                                           << 6U)) 
                                                                       | ((0x20U 
                                                                           & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_ready_i 
                                                                               >> 
                                                                               (0x1fU 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                                                                >> 0x19U))) 
                                                                              << 5U)) 
                                                                          | ((0x10U 
                                                                              & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_ready_i 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                                                                >> 0x14U))) 
                                                                                << 4U)) 
                                                                             | ((8U 
                                                                                & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_ready_i 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                                                                >> 0xfU))) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_ready_i 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                                                                >> 0xaU))) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_ready_i 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U] 
                                                                                >> 5U))) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_ready_i 
                                                                                >> 
                                                                                (0x1fU 
                                                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select[0U])))))))))))))))))))));
    __Vtemp_1[0U] = (IData)((((QData)((IData)((1U & 
                                               (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                                                >> 1U)))) 
                              << 0x3fU) | (((QData)((IData)(
                                                            (1U 
                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                >> 1U)))) 
                                            << 0x3eU) 
                                           | (((QData)((IData)(
                                                               (1U 
                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                   >> 1U)))) 
                                               << 0x3dU) 
                                              | (((QData)((IData)(
                                                                  (1U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      >> 1U)))) 
                                                  << 0x3cU) 
                                                 | (((QData)((IData)(
                                                                     (1U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         >> 1U)))) 
                                                     << 0x3bU) 
                                                    | (((QData)((IData)(
                                                                        (1U 
                                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                            >> 1U)))) 
                                                        << 0x3aU) 
                                                       | (((QData)((IData)(
                                                                           (1U 
                                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                               >> 1U)))) 
                                                           << 0x39U) 
                                                          | (((QData)((IData)(
                                                                              (1U 
                                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                              << 0x38U) 
                                                             | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                 << 0x37U) 
                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                    << 0x36U) 
                                                                   | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                       << 0x35U) 
                                                                      | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                          << 0x34U) 
                                                                         | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                             << 0x33U) 
                                                                            | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x32U) 
                                                                               | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x31U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x30U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x2fU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x2eU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x2dU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x2cU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x2bU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x2aU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x29U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x28U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x27U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x26U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x25U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x24U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x23U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x22U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x21U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x20U) 
                                                                                | (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_ready_i)))))))))))))))))))))))))))))))))));
    __Vtemp_1[1U] = (IData)(((((QData)((IData)((1U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   >> 1U)))) 
                               << 0x3fU) | (((QData)((IData)(
                                                             (1U 
                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                 >> 1U)))) 
                                             << 0x3eU) 
                                            | (((QData)((IData)(
                                                                (1U 
                                                                 & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                    >> 1U)))) 
                                                << 0x3dU) 
                                               | (((QData)((IData)(
                                                                   (1U 
                                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                       >> 1U)))) 
                                                   << 0x3cU) 
                                                  | (((QData)((IData)(
                                                                      (1U 
                                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                          >> 1U)))) 
                                                      << 0x3bU) 
                                                     | (((QData)((IData)(
                                                                         (1U 
                                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                             >> 1U)))) 
                                                         << 0x3aU) 
                                                        | (((QData)((IData)(
                                                                            (1U 
                                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                            << 0x39U) 
                                                           | (((QData)((IData)(
                                                                               (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                               << 0x38U) 
                                                              | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                  << 0x37U) 
                                                                 | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                     << 0x36U) 
                                                                    | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                        << 0x35U) 
                                                                       | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                           << 0x34U) 
                                                                          | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                              << 0x33U) 
                                                                             | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x32U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x31U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x30U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x2fU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x2eU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x2dU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x2cU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x2bU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x2aU) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x29U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x28U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x27U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x26U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x25U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x24U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x23U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x22U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x21U) 
                                                                                | (((QData)((IData)(
                                                                                (1U 
                                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)))) 
                                                                                << 0x20U) 
                                                                                | (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_ready_i)))))))))))))))))))))))))))))))))) 
                             >> 0x20U));
    __Vtemp_11[2U] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                 << 8U)) | ((0x200U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 7U)) 
                                            | ((0x100U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 6U)) 
                                               | ((0x80U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 5U)) 
                                                  | ((0x40U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 4U)) 
                                                     | ((0x20U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 3U)) 
                                                        | ((0x10U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 2U)) 
                                                           | ((8U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 1U)) 
                                                              | ((4U 
                                                                  & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                 | ((2U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        >> 1U)) 
                                                                    | (1U 
                                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                          >> 2U))))))))))));
    __Vtemp_22[2U] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                    << 0x13U)) | ((0x100000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x12U)) 
                                                  | ((0x80000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x11U)) 
                                                     | ((0x40000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x10U)) 
                                                        | ((0x20000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xfU)) 
                                                           | ((0x10000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xeU)) 
                                                              | ((0x8000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xdU)) 
                                                                 | ((0x4000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0xcU)) 
                                                                    | ((0x2000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 0xbU)) 
                                                                       | ((0x1000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 0xaU)) 
                                                                          | ((0x800U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 9U)) 
                                                                             | __Vtemp_11[2U])))))))))));
    __Vtemp_43[3U] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                 << 7U)) | ((0x200U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 6U)) 
                                            | ((0x100U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 5U)) 
                                               | ((0x80U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 4U)) 
                                                  | ((0x40U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 3U)) 
                                                     | ((0x20U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 2U)) 
                                                        | ((0x10U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 1U)) 
                                                           | ((8U 
                                                               & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                              | ((4U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     >> 1U)) 
                                                                 | ((2U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        >> 2U)) 
                                                                    | (1U 
                                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                          >> 3U))))))))))));
    __Vtemp_54[3U] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                    << 0x12U)) | ((0x100000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x11U)) 
                                                  | ((0x80000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x10U)) 
                                                     | ((0x40000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xfU)) 
                                                        | ((0x20000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xeU)) 
                                                           | ((0x10000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xdU)) 
                                                              | ((0x8000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xcU)) 
                                                                 | ((0x4000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0xbU)) 
                                                                    | ((0x2000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 0xaU)) 
                                                                       | ((0x1000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 9U)) 
                                                                          | ((0x800U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 8U)) 
                                                                             | __Vtemp_43[3U])))))))))));
    __Vtemp_75[4U] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                 << 6U)) | ((0x200U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 5U)) 
                                            | ((0x100U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 4U)) 
                                               | ((0x80U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 3U)) 
                                                  | ((0x40U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 2U)) 
                                                     | ((0x20U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 1U)) 
                                                        | ((0x10U 
                                                            & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                           | ((8U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  >> 1U)) 
                                                              | ((4U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     >> 2U)) 
                                                                 | ((2U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        >> 3U)) 
                                                                    | (1U 
                                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                          >> 4U))))))))))));
    __Vtemp_86[4U] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                    << 0x11U)) | ((0x100000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x10U)) 
                                                  | ((0x80000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xfU)) 
                                                     | ((0x40000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xeU)) 
                                                        | ((0x20000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xdU)) 
                                                           | ((0x10000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xcU)) 
                                                              | ((0x8000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xbU)) 
                                                                 | ((0x4000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 0xaU)) 
                                                                    | ((0x2000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 9U)) 
                                                                       | ((0x1000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 8U)) 
                                                                          | ((0x800U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 7U)) 
                                                                             | __Vtemp_75[4U])))))))))));
    __Vtemp_107[5U] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                  << 5U)) | ((0x200U 
                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                 << 4U)) 
                                             | ((0x100U 
                                                 & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                    << 3U)) 
                                                | ((0x80U 
                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                       << 2U)) 
                                                   | ((0x40U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                          << 1U)) 
                                                      | ((0x20U 
                                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                         | ((0x10U 
                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                >> 1U)) 
                                                            | ((8U 
                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                   >> 2U)) 
                                                               | ((4U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      >> 3U)) 
                                                                  | ((2U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         >> 4U)) 
                                                                     | (1U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           >> 5U))))))))))));
    __Vtemp_118[5U] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                     << 0x10U)) | (
                                                   (0x100000U 
                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                       << 0xfU)) 
                                                   | ((0x80000U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                          << 0xeU)) 
                                                      | ((0x40000U 
                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                             << 0xdU)) 
                                                         | ((0x20000U 
                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                << 0xcU)) 
                                                            | ((0x10000U 
                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                   << 0xbU)) 
                                                               | ((0x8000U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      << 0xaU)) 
                                                                  | ((0x4000U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         << 9U)) 
                                                                     | ((0x2000U 
                                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                            << 8U)) 
                                                                        | ((0x1000U 
                                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                               << 7U)) 
                                                                           | ((0x800U 
                                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 6U)) 
                                                                              | __Vtemp_107[5U])))))))))));
    __Vtemp_139[6U] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                  << 4U)) | ((0x200U 
                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                 << 3U)) 
                                             | ((0x100U 
                                                 & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                    << 2U)) 
                                                | ((0x80U 
                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                       << 1U)) 
                                                   | ((0x40U 
                                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                      | ((0x20U 
                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                             >> 1U)) 
                                                         | ((0x10U 
                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                >> 2U)) 
                                                            | ((8U 
                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                   >> 3U)) 
                                                               | ((4U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      >> 4U)) 
                                                                  | ((2U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         >> 5U)) 
                                                                     | (1U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           >> 6U))))))))))));
    __Vtemp_150[6U] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                     << 0xfU)) | ((0x100000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0xeU)) 
                                                  | ((0x80000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xdU)) 
                                                     | ((0x40000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xcU)) 
                                                        | ((0x20000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xbU)) 
                                                           | ((0x10000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xaU)) 
                                                              | ((0x8000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 9U)) 
                                                                 | ((0x4000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 8U)) 
                                                                    | ((0x2000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 7U)) 
                                                                       | ((0x1000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 6U)) 
                                                                          | ((0x800U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 5U)) 
                                                                             | __Vtemp_139[6U])))))))))));
    __Vtemp_171[7U] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                  << 3U)) | ((0x200U 
                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                 << 2U)) 
                                             | ((0x100U 
                                                 & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                    << 1U)) 
                                                | ((0x80U 
                                                    & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                   | ((0x40U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                          >> 1U)) 
                                                      | ((0x20U 
                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                             >> 2U)) 
                                                         | ((0x10U 
                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                >> 3U)) 
                                                            | ((8U 
                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                   >> 4U)) 
                                                               | ((4U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      >> 5U)) 
                                                                  | ((2U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         >> 6U)) 
                                                                     | (1U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           >> 7U))))))))))));
    __Vtemp_182[7U] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                     << 0xeU)) | ((0x100000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0xdU)) 
                                                  | ((0x80000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xcU)) 
                                                     | ((0x40000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xbU)) 
                                                        | ((0x20000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xaU)) 
                                                           | ((0x10000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 9U)) 
                                                              | ((0x8000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 8U)) 
                                                                 | ((0x4000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 7U)) 
                                                                    | ((0x2000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 6U)) 
                                                                       | ((0x1000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 5U)) 
                                                                          | ((0x800U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 4U)) 
                                                                             | __Vtemp_171[7U])))))))))));
    __Vtemp_203[8U] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                  << 2U)) | ((0x200U 
                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                 << 1U)) 
                                             | ((0x100U 
                                                 & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                | ((0x80U 
                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                       >> 1U)) 
                                                   | ((0x40U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                          >> 2U)) 
                                                      | ((0x20U 
                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                             >> 3U)) 
                                                         | ((0x10U 
                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                >> 4U)) 
                                                            | ((8U 
                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                   >> 5U)) 
                                                               | ((4U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      >> 6U)) 
                                                                  | ((2U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         >> 7U)) 
                                                                     | (1U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           >> 8U))))))))))));
    __Vtemp_214[8U] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                     << 0xdU)) | ((0x100000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0xcU)) 
                                                  | ((0x80000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xbU)) 
                                                     | ((0x40000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xaU)) 
                                                        | ((0x20000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 9U)) 
                                                           | ((0x10000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 8U)) 
                                                              | ((0x8000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 7U)) 
                                                                 | ((0x4000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 6U)) 
                                                                    | ((0x2000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 5U)) 
                                                                       | ((0x1000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 4U)) 
                                                                          | ((0x800U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 3U)) 
                                                                             | __Vtemp_203[8U])))))))))));
    __Vtemp_235[9U] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                  << 1U)) | ((0x200U 
                                              & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o) 
                                             | ((0x100U 
                                                 & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                    >> 1U)) 
                                                | ((0x80U 
                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                       >> 2U)) 
                                                   | ((0x40U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                          >> 3U)) 
                                                      | ((0x20U 
                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                             >> 4U)) 
                                                         | ((0x10U 
                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                >> 5U)) 
                                                            | ((8U 
                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                   >> 6U)) 
                                                               | ((4U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      >> 7U)) 
                                                                  | ((2U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         >> 8U)) 
                                                                     | (1U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           >> 9U))))))))))));
    __Vtemp_246[9U] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                     << 0xcU)) | ((0x100000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0xbU)) 
                                                  | ((0x80000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xaU)) 
                                                     | ((0x40000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 9U)) 
                                                        | ((0x20000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 8U)) 
                                                           | ((0x10000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 7U)) 
                                                              | ((0x8000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 6U)) 
                                                                 | ((0x4000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 5U)) 
                                                                    | ((0x2000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 4U)) 
                                                                       | ((0x1000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              << 3U)) 
                                                                          | ((0x800U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                << 2U)) 
                                                                             | __Vtemp_235[9U])))))))))));
    __Vtemp_267[0xaU] = ((0x400U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o) 
                         | ((0x200U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                       >> 1U)) | ((0x100U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      >> 2U)) 
                                                  | ((0x80U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         >> 3U)) 
                                                     | ((0x40U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            >> 4U)) 
                                                        | ((0x20U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               >> 5U)) 
                                                           | ((0x10U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  >> 6U)) 
                                                              | ((8U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     >> 7U)) 
                                                                 | ((4U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        >> 8U)) 
                                                                    | ((2U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           >> 9U)) 
                                                                       | (1U 
                                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                             >> 0xaU))))))))))));
    __Vtemp_278[0xaU] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                       << 0xbU)) | 
                         ((0x100000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                        << 0xaU)) | 
                          ((0x80000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                        << 9U)) | (
                                                   (0x40000U 
                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                       << 8U)) 
                                                   | ((0x20000U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                          << 7U)) 
                                                      | ((0x10000U 
                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                             << 6U)) 
                                                         | ((0x8000U 
                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                << 5U)) 
                                                            | ((0x4000U 
                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                   << 4U)) 
                                                               | ((0x2000U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      << 3U)) 
                                                                  | ((0x1000U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         << 2U)) 
                                                                     | ((0x800U 
                                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                            << 1U)) 
                                                                        | __Vtemp_267[0xaU])))))))))));
    __Vtemp_299[0xbU] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                    >> 1U)) | ((0x200U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   >> 2U)) 
                                               | ((0x100U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      >> 3U)) 
                                                  | ((0x80U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         >> 4U)) 
                                                     | ((0x40U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            >> 5U)) 
                                                        | ((0x20U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               >> 6U)) 
                                                           | ((0x10U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  >> 7U)) 
                                                              | ((8U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     >> 8U)) 
                                                                 | ((4U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        >> 9U)) 
                                                                    | ((2U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           >> 0xaU)) 
                                                                       | (1U 
                                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                             >> 0xbU))))))))))));
    __Vtemp_310[0xbU] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                       << 0xaU)) | 
                         ((0x100000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                        << 9U)) | (
                                                   (0x80000U 
                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                       << 8U)) 
                                                   | ((0x40000U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                          << 7U)) 
                                                      | ((0x20000U 
                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                             << 6U)) 
                                                         | ((0x10000U 
                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                << 5U)) 
                                                            | ((0x8000U 
                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                   << 4U)) 
                                                               | ((0x4000U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      << 3U)) 
                                                                  | ((0x2000U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         << 2U)) 
                                                                     | ((0x1000U 
                                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                            << 1U)) 
                                                                        | ((0x800U 
                                                                            & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                           | __Vtemp_299[0xbU])))))))))));
    __Vtemp_331[0xcU] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                    >> 2U)) | ((0x200U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   >> 3U)) 
                                               | ((0x100U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      >> 4U)) 
                                                  | ((0x80U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         >> 5U)) 
                                                     | ((0x40U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            >> 6U)) 
                                                        | ((0x20U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               >> 7U)) 
                                                           | ((0x10U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  >> 8U)) 
                                                              | ((8U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     >> 9U)) 
                                                                 | ((4U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        >> 0xaU)) 
                                                                    | ((2U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           >> 0xbU)) 
                                                                       | (1U 
                                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                             >> 0xcU))))))))))));
    __Vtemp_342[0xcU] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                       << 9U)) | ((0x100000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 8U)) 
                                                  | ((0x80000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 7U)) 
                                                     | ((0x40000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 6U)) 
                                                        | ((0x20000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 5U)) 
                                                           | ((0x10000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 4U)) 
                                                              | ((0x8000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 3U)) 
                                                                 | ((0x4000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 2U)) 
                                                                    | ((0x2000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           << 1U)) 
                                                                       | ((0x1000U 
                                                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                          | ((0x800U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 1U)) 
                                                                             | __Vtemp_331[0xcU])))))))))));
    __Vtemp_363[0xdU] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                    >> 3U)) | ((0x200U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   >> 4U)) 
                                               | ((0x100U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      >> 5U)) 
                                                  | ((0x80U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         >> 6U)) 
                                                     | ((0x40U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            >> 7U)) 
                                                        | ((0x20U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               >> 8U)) 
                                                           | ((0x10U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  >> 9U)) 
                                                              | ((8U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     >> 0xaU)) 
                                                                 | ((4U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        >> 0xbU)) 
                                                                    | ((2U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           >> 0xcU)) 
                                                                       | (1U 
                                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                             >> 0xdU))))))))))));
    __Vtemp_374[0xdU] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                       << 8U)) | ((0x100000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 7U)) 
                                                  | ((0x80000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 6U)) 
                                                     | ((0x40000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 5U)) 
                                                        | ((0x20000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 4U)) 
                                                           | ((0x10000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 3U)) 
                                                              | ((0x8000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 2U)) 
                                                                 | ((0x4000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        << 1U)) 
                                                                    | ((0x2000U 
                                                                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                       | ((0x1000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              >> 1U)) 
                                                                          | ((0x800U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 2U)) 
                                                                             | __Vtemp_363[0xdU])))))))))));
    __Vtemp_395[0xeU] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                    >> 4U)) | ((0x200U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   >> 5U)) 
                                               | ((0x100U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      >> 6U)) 
                                                  | ((0x80U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         >> 7U)) 
                                                     | ((0x40U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            >> 8U)) 
                                                        | ((0x20U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               >> 9U)) 
                                                           | ((0x10U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  >> 0xaU)) 
                                                              | ((8U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     >> 0xbU)) 
                                                                 | ((4U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        >> 0xcU)) 
                                                                    | ((2U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           >> 0xdU)) 
                                                                       | (1U 
                                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                             >> 0xeU))))))))))));
    __Vtemp_406[0xeU] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                       << 7U)) | ((0x100000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 6U)) 
                                                  | ((0x80000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 5U)) 
                                                     | ((0x40000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 4U)) 
                                                        | ((0x20000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 3U)) 
                                                           | ((0x10000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 2U)) 
                                                              | ((0x8000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 1U)) 
                                                                 | ((0x4000U 
                                                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                    | ((0x2000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           >> 1U)) 
                                                                       | ((0x1000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              >> 2U)) 
                                                                          | ((0x800U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 3U)) 
                                                                             | __Vtemp_395[0xeU])))))))))));
    __Vtemp_427[0xfU] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                    >> 5U)) | ((0x200U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   >> 6U)) 
                                               | ((0x100U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      >> 7U)) 
                                                  | ((0x80U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         >> 8U)) 
                                                     | ((0x40U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            >> 9U)) 
                                                        | ((0x20U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               >> 0xaU)) 
                                                           | ((0x10U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  >> 0xbU)) 
                                                              | ((8U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     >> 0xcU)) 
                                                                 | ((4U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        >> 0xdU)) 
                                                                    | ((2U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           >> 0xeU)) 
                                                                       | (1U 
                                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                             >> 0xfU))))))))))));
    __Vtemp_438[0xfU] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                       << 6U)) | ((0x100000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 5U)) 
                                                  | ((0x80000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 4U)) 
                                                     | ((0x40000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 3U)) 
                                                        | ((0x20000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 2U)) 
                                                           | ((0x10000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 1U)) 
                                                              | ((0x8000U 
                                                                  & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                                 | ((0x4000U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                        >> 1U)) 
                                                                    | ((0x2000U 
                                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                           >> 2U)) 
                                                                       | ((0x1000U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              >> 3U)) 
                                                                          | ((0x800U 
                                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 4U)) 
                                                                             | __Vtemp_427[0xfU])))))))))));
    __Vtemp_459[0x10U] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                     >> 6U)) | ((0x200U 
                                                 & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                    >> 7U)) 
                                                | ((0x100U 
                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                       >> 8U)) 
                                                   | ((0x80U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                          >> 9U)) 
                                                      | ((0x40U 
                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                             >> 0xaU)) 
                                                         | ((0x20U 
                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                >> 0xbU)) 
                                                            | ((0x10U 
                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                   >> 0xcU)) 
                                                               | ((8U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      >> 0xdU)) 
                                                                  | ((4U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         >> 0xeU)) 
                                                                     | ((2U 
                                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                            >> 0xfU)) 
                                                                        | (1U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              >> 0x10U))))))))))));
    __Vtemp_470[0x10U] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                        << 5U)) | (
                                                   (0x100000U 
                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                       << 4U)) 
                                                   | ((0x80000U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                          << 3U)) 
                                                      | ((0x40000U 
                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                             << 2U)) 
                                                         | ((0x20000U 
                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                << 1U)) 
                                                            | ((0x10000U 
                                                                & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                               | ((0x8000U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      >> 1U)) 
                                                                  | ((0x4000U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         >> 2U)) 
                                                                     | ((0x2000U 
                                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                            >> 3U)) 
                                                                        | ((0x1000U 
                                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                               >> 4U)) 
                                                                           | ((0x800U 
                                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 5U)) 
                                                                              | __Vtemp_459[0x10U])))))))))));
    __Vtemp_491[0x11U] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                     >> 7U)) | ((0x200U 
                                                 & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                    >> 8U)) 
                                                | ((0x100U 
                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                       >> 9U)) 
                                                   | ((0x80U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                          >> 0xaU)) 
                                                      | ((0x40U 
                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                             >> 0xbU)) 
                                                         | ((0x20U 
                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                >> 0xcU)) 
                                                            | ((0x10U 
                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                   >> 0xdU)) 
                                                               | ((8U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      >> 0xeU)) 
                                                                  | ((4U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         >> 0xfU)) 
                                                                     | ((2U 
                                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                            >> 0x10U)) 
                                                                        | (1U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              >> 0x11U))))))))))));
    __Vtemp_502[0x11U] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                        << 4U)) | (
                                                   (0x100000U 
                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                       << 3U)) 
                                                   | ((0x80000U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                          << 2U)) 
                                                      | ((0x40000U 
                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o 
                                                             << 1U)) 
                                                         | ((0x20000U 
                                                             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                            | ((0x10000U 
                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                   >> 1U)) 
                                                               | ((0x8000U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      >> 2U)) 
                                                                  | ((0x4000U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         >> 3U)) 
                                                                     | ((0x2000U 
                                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                            >> 4U)) 
                                                                        | ((0x1000U 
                                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                               >> 5U)) 
                                                                           | ((0x800U 
                                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 6U)) 
                                                                              | __Vtemp_491[0x11U])))))))))));
    __Vtemp_523[0x12U] = ((0x400U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.gnt_o 
                                     >> 8U)) | ((0x200U 
                                                 & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.gnt_o 
                                                    >> 9U)) 
                                                | ((0x100U 
                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.gnt_o 
                                                       >> 0xaU)) 
                                                   | ((0x80U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.gnt_o 
                                                          >> 0xbU)) 
                                                      | ((0x40U 
                                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.gnt_o 
                                                             >> 0xcU)) 
                                                         | ((0x20U 
                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                >> 0xdU)) 
                                                            | ((0x10U 
                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                   >> 0xeU)) 
                                                               | ((8U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      >> 0xfU)) 
                                                                  | ((4U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         >> 0x10U)) 
                                                                     | ((2U 
                                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                            >> 0x11U)) 
                                                                        | (1U 
                                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                              >> 0x12U))))))))))));
    __Vtemp_534[0x12U] = ((0x200000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.gnt_o 
                                        << 3U)) | (
                                                   (0x100000U 
                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.gnt_o 
                                                       << 2U)) 
                                                   | ((0x80000U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.gnt_o 
                                                          << 1U)) 
                                                      | ((0x40000U 
                                                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.gnt_o) 
                                                         | ((0x20000U 
                                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                >> 1U)) 
                                                            | ((0x10000U 
                                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                   >> 2U)) 
                                                               | ((0x8000U 
                                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                      >> 3U)) 
                                                                  | ((0x4000U 
                                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                         >> 4U)) 
                                                                     | ((0x2000U 
                                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                            >> 5U)) 
                                                                        | ((0x1000U 
                                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                               >> 6U)) 
                                                                           | ((0x800U 
                                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                                >> 7U)) 
                                                                              | __Vtemp_523[0x12U])))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[0U] 
        = __Vtemp_1[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[1U] 
        = __Vtemp_1[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[2U] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x1dU)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x1cU)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x1bU)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x1aU)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x19U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x18U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x17U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x16U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0x15U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0x14U)) 
                                                                 | __Vtemp_22[2U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[3U] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x1cU)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x1bU)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x1aU)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x19U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x18U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x17U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x16U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x15U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0x14U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0x13U)) 
                                                                 | __Vtemp_54[3U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[4U] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x1bU)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x1aU)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x19U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x18U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x17U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x16U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x15U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x14U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0x13U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0x12U)) 
                                                                 | __Vtemp_86[4U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[5U] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x1aU)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x19U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x18U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x17U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x16U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x15U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x14U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x13U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0x12U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0x11U)) 
                                                                 | __Vtemp_118[5U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[6U] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x19U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x18U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x17U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x16U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x15U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x14U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x13U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x12U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0x11U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0x10U)) 
                                                                 | __Vtemp_150[6U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[7U] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x18U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x17U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x16U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x15U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x14U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x13U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x12U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x11U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0x10U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xfU)) 
                                                                 | __Vtemp_182[7U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[8U] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x17U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x16U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x15U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x14U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x13U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x12U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x11U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0x10U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xfU)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xeU)) 
                                                                 | __Vtemp_214[8U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[9U] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x16U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x15U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x14U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x13U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x12U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x11U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0x10U)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xfU)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xeU)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xdU)) 
                                                                 | __Vtemp_246[9U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[0xaU] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x15U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x14U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x13U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x12U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x11U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0x10U)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xfU)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xeU)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xdU)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xcU)) 
                                                                 | __Vtemp_278[0xaU]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[0xbU] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x14U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x13U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x12U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x11U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0x10U)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xfU)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xeU)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xdU)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xcU)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xbU)) 
                                                                 | __Vtemp_310[0xbU]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[0xcU] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x13U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x12U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x11U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0x10U)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0xfU)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xeU)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xdU)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xcU)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xbU)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 0xaU)) 
                                                                 | __Vtemp_342[0xcU]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[0xdU] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x12U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x11U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0x10U)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0xfU)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0xeU)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xdU)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xcU)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xbU)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 0xaU)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 9U)) 
                                                                 | __Vtemp_374[0xdU]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[0xeU] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x11U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0x10U)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0xfU)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0xeU)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0xdU)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xcU)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xbU)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 0xaU)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 9U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 8U)) 
                                                                 | __Vtemp_406[0xeU]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[0xfU] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0x10U)) | ((0x40000000U 
                                          & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                             << 0xfU)) 
                                         | ((0x20000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                                << 0xeU)) 
                                            | ((0x10000000U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                   << 0xdU)) 
                                               | ((0x8000000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                      << 0xcU)) 
                                                  | ((0x4000000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                         << 0xbU)) 
                                                     | ((0x2000000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                            << 0xaU)) 
                                                        | ((0x1000000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                               << 9U)) 
                                                           | ((0x800000U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                  << 8U)) 
                                                              | ((0x400000U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                     << 7U)) 
                                                                 | __Vtemp_438[0xfU]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[0x10U] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0xfU)) | ((0x40000000U 
                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                            << 0xeU)) 
                                        | ((0x20000000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                               << 0xdU)) 
                                           | ((0x10000000U 
                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                  << 0xcU)) 
                                              | ((0x8000000U 
                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                     << 0xbU)) 
                                                 | ((0x4000000U 
                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                        << 0xaU)) 
                                                    | ((0x2000000U 
                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                           << 9U)) 
                                                       | ((0x1000000U 
                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                              << 8U)) 
                                                          | ((0x800000U 
                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                 << 7U)) 
                                                             | ((0x400000U 
                                                                 & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                    << 6U)) 
                                                                | __Vtemp_470[0x10U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[0x11U] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0xeU)) | ((0x40000000U 
                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                            << 0xdU)) 
                                        | ((0x20000000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                               << 0xcU)) 
                                           | ((0x10000000U 
                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                  << 0xbU)) 
                                              | ((0x8000000U 
                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                     << 0xaU)) 
                                                 | ((0x4000000U 
                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                        << 9U)) 
                                                    | ((0x2000000U 
                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                           << 8U)) 
                                                       | ((0x1000000U 
                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                              << 7U)) 
                                                          | ((0x800000U 
                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                 << 6U)) 
                                                             | ((0x400000U 
                                                                 & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                    << 5U)) 
                                                                | __Vtemp_502[0x11U]))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready[0x12U] 
        = ((0x80000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.gnt_o 
                           << 0xdU)) | ((0x40000000U 
                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.gnt_o 
                                            << 0xcU)) 
                                        | ((0x20000000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.gnt_o 
                                               << 0xbU)) 
                                           | ((0x10000000U 
                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.gnt_o 
                                                  << 0xaU)) 
                                              | ((0x8000000U 
                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.gnt_o 
                                                     << 9U)) 
                                                 | ((0x4000000U 
                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.gnt_o 
                                                        << 8U)) 
                                                    | ((0x2000000U 
                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.gnt_o 
                                                           << 7U)) 
                                                       | ((0x1000000U 
                                                           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.gnt_o 
                                                              << 6U)) 
                                                          | ((0x800000U 
                                                              & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                 << 5U)) 
                                                             | ((0x400000U 
                                                                 & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.gnt_o 
                                                                    << 4U)) 
                                                                | __Vtemp_534[0x12U]))))))))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__158(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__158\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__arb[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            << 5U) | (0x1fU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__index_nodes[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__arb[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[0U] 
            >> 0x1bU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__arb[2U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[1U] 
            >> 0x1bU) | (0x1fffffe0U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__data_nodes[2U] 
                                        << 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[0U] 
        = ((0xffffffe0U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o[0U]) 
           | (0x1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__arb[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__arb[1U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__arb[0U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__arb[2U] 
            << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__arb[1U] 
                         >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[2U] 
        = ((0xff000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[2U]) 
           | (0xffffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__arb[2U] 
                           >> 5U)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__159(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__159\n"); );
    // Init
    VlWide<3>/*95:0*/ __Vtemp_203;
    VlWide<3>/*95:0*/ __Vtemp_206;
    VlWide<3>/*95:0*/ __Vtemp_209;
    VlWide<3>/*95:0*/ __Vtemp_212;
    VlWide<3>/*95:0*/ __Vtemp_215;
    VlWide<3>/*95:0*/ __Vtemp_218;
    VlWide<3>/*95:0*/ __Vtemp_221;
    VlWide<3>/*95:0*/ __Vtemp_224;
    VlWide<3>/*95:0*/ __Vtemp_227;
    VlWide<64>/*2047:0*/ __Vtemp_303;
    VlWide<67>/*2143:0*/ __Vtemp_304;
    VlWide<67>/*2143:0*/ __Vtemp_305;
    VlWide<70>/*2239:0*/ __Vtemp_306;
    VlWide<70>/*2239:0*/ __Vtemp_307;
    VlWide<73>/*2335:0*/ __Vtemp_308;
    VlWide<73>/*2335:0*/ __Vtemp_309;
    VlWide<76>/*2431:0*/ __Vtemp_310;
    VlWide<76>/*2431:0*/ __Vtemp_311;
    VlWide<78>/*2495:0*/ __Vtemp_312;
    VlWide<78>/*2495:0*/ __Vtemp_313;
    VlWide<81>/*2591:0*/ __Vtemp_314;
    VlWide<81>/*2591:0*/ __Vtemp_315;
    VlWide<84>/*2687:0*/ __Vtemp_316;
    VlWide<84>/*2687:0*/ __Vtemp_317;
    VlWide<87>/*2783:0*/ __Vtemp_318;
    VlWide<87>/*2783:0*/ __Vtemp_319;
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x16U] 
            << 1U) | (1U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x16U] 
            >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x17U] 
                         << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[2U] 
        = ((0xfc000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x18U] 
                           << 2U)) | ((0x2000000U & 
                                       (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                        << 0x19U)) 
                                      | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x17U] 
                                          >> 0x1fU) 
                                         | (0x1fffffeU 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x18U] 
                                               << 1U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[3U] 
        = (((0x3fffffcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x19U] 
                           << 2U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x18U] 
                                      >> 0x1eU)) | 
           (0xfc000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x19U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[4U] 
        = (((0x3fffffcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1aU] 
                           << 2U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x19U] 
                                      >> 0x1eU)) | 
           (0xfc000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1aU] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[5U] 
        = ((0xfff80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1bU] 
                           << 3U)) | ((0x40000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                   << 0x12U)) 
                                      | (0x3ffffU & 
                                         ((0x3fffffcU 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1bU] 
                                              << 2U)) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1aU] 
                                             >> 0x1eU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[6U] 
        = (((0x7fff8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1cU] 
                         << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1bU] 
                                    >> 0x1dU)) | (0xfff80000U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1cU] 
                                                     << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[7U] 
        = (((0x7fff8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1dU] 
                         << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1cU] 
                                    >> 0x1dU)) | (0xfff80000U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1dU] 
                                                     << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[8U] 
        = ((0xfffff000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1eU] 
                           << 4U)) | ((0x800U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                 << 0xbU)) 
                                      | (0x7ffU & (
                                                   (0x7fff8U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1eU] 
                                                       << 3U)) 
                                                   | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1dU] 
                                                      >> 0x1dU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[9U] 
        = (((0xff0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1fU] 
                       << 4U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1eU] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1fU] 
                                                   << 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xaU] 
        = (((0xff0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x20U] 
                       << 4U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1fU] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x20U] 
                                                   << 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x21U] 
            << 5U) | ((0x10U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                << 4U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x20U] 
                                           >> 0x1cU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xcU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x21U] 
            >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x22U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
        = ((0xc0000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x23U] 
                           << 6U)) | ((0x20000000U 
                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                          << 0x1dU)) 
                                      | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x22U] 
                                          >> 0x1bU) 
                                         | (0x1fffffe0U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x23U] 
                                               << 5U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xeU] 
        = (((0x3fffffc0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x24U] 
                            << 6U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x23U] 
                                       >> 0x1aU)) | 
           (0xc0000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x24U] 
                           << 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xfU] 
        = (((0x3fffffc0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x25U] 
                            << 6U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x24U] 
                                       >> 0x1aU)) | 
           (0xc0000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x25U] 
                           << 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
        = ((0xff800000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x26U] 
                           << 7U)) | ((0x400000U & 
                                       (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                        << 0x16U)) 
                                      | (0x3fffffU 
                                         & ((0x3fffffc0U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x26U] 
                                                << 6U)) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x25U] 
                                               >> 0x1aU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x11U] 
        = (((0x7fff80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x27U] 
                          << 7U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x26U] 
                                     >> 0x19U)) | (0xff800000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x27U] 
                                                      << 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x12U] 
        = (((0x7fff80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x28U] 
                          << 7U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x27U] 
                                     >> 0x19U)) | (0xff800000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x28U] 
                                                      << 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
        = ((0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x29U] 
                           << 8U)) | ((0x8000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                  << 0xfU)) 
                                      | (0x7fffU & 
                                         ((0x7fff80U 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x29U] 
                                              << 7U)) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x28U] 
                                             >> 0x19U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x14U] 
        = (((0xff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2aU] 
                        << 8U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x29U] 
                                   >> 0x18U)) | (0xffff0000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2aU] 
                                                    << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x15U] 
        = (((0xff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2bU] 
                        << 8U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2aU] 
                                   >> 0x18U)) | (0xffff0000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2bU] 
                                                    << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x16U] 
        = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2bU] 
           >> 0x18U);
    if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0U] 
            = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0U]) 
               | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0U] 
            = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[1U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[2U] 
            = ((0xfe000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[2U]) 
               | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                   >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                                << 1U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[2U] 
            = ((0xfdffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[2U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x19U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                             >> 8U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                              >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[2U] 
            = ((0x3ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[2U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x1aU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[3U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 6U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                          << 0x1aU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[4U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 6U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                          << 0x1aU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[5U] 
            = ((0xfffc0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[5U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 6U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[5U] 
            = ((0xfffbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[5U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x12U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                             >> 0x10U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                                 >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[5U] 
            = ((0x7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[5U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x13U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[6U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0xdU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                            << 0x13U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[7U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 0xdU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                            << 0x13U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[8U] 
            = ((0xfffff800U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[8U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 0xdU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[8U] 
            = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[8U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0xbU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                              << 8U) | (0xfcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                                 >> 0x18U)))) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[8U] 
            = ((0xfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[8U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0xcU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[9U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 0xcU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xaU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                             << 0xcU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
            = ((0xfffffff0U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xbU]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 0x14U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
            = ((0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xbU]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 4U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[1U]) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
            = ((0x1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xbU]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 5U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xcU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 5U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
            = ((0xe0000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xdU]) 
               | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                   >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                                << 5U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
            = ((0xdfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xdU]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x1dU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                             >> 8U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                              >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
            = ((0x3fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xdU]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x1eU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xeU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                          << 0x1eU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0xfU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                          << 0x1eU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
            = ((0xffc00000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x10U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 2U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
            = ((0xffbfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x10U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                             >> 0x10U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                                 >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
            = ((0x7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x10U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x17U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x11U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 9U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                          << 0x17U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x12U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 9U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                          << 0x17U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
            = ((0xffff8000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x13U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 9U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
            = ((0xffff7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x13U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0xfU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[2U] 
                              << 8U) | (0xfcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                                                 >> 0x18U)))) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x13U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x10U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x14U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 0x10U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x15U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                             << 0x10U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o[0x16U] 
            = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                        >> 0x10U));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2cU] 
            << 1U) | (1U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2cU] 
            >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2dU] 
                         << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[2U] 
        = ((0xfc000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2eU] 
                           << 2U)) | ((0x2000000U & 
                                       (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                        << 0x19U)) 
                                      | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2dU] 
                                          >> 0x1fU) 
                                         | (0x1fffffeU 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2eU] 
                                               << 1U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[3U] 
        = (((0x3fffffcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2fU] 
                           << 2U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2eU] 
                                      >> 0x1eU)) | 
           (0xfc000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2fU] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[4U] 
        = (((0x3fffffcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x30U] 
                           << 2U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2fU] 
                                      >> 0x1eU)) | 
           (0xfc000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x30U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[5U] 
        = ((0xfff80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x31U] 
                           << 3U)) | ((0x40000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                   << 0x12U)) 
                                      | (0x3ffffU & 
                                         ((0x3fffffcU 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x31U] 
                                              << 2U)) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x30U] 
                                             >> 0x1eU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[6U] 
        = (((0x7fff8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x32U] 
                         << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x31U] 
                                    >> 0x1dU)) | (0xfff80000U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x32U] 
                                                     << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[7U] 
        = (((0x7fff8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x33U] 
                         << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x32U] 
                                    >> 0x1dU)) | (0xfff80000U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x33U] 
                                                     << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[8U] 
        = ((0xfffff000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x34U] 
                           << 4U)) | ((0x800U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                 << 0xbU)) 
                                      | (0x7ffU & (
                                                   (0x7fff8U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x34U] 
                                                       << 3U)) 
                                                   | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x33U] 
                                                      >> 0x1dU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[9U] 
        = (((0xff0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x35U] 
                       << 4U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x34U] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x35U] 
                                                   << 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xaU] 
        = (((0xff0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x36U] 
                       << 4U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x35U] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x36U] 
                                                   << 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x37U] 
            << 5U) | ((0x10U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                << 4U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x36U] 
                                           >> 0x1cU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xcU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x37U] 
            >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x38U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
        = ((0xc0000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x39U] 
                           << 6U)) | ((0x20000000U 
                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                          << 0x1dU)) 
                                      | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x38U] 
                                          >> 0x1bU) 
                                         | (0x1fffffe0U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x39U] 
                                               << 5U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xeU] 
        = (((0x3fffffc0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3aU] 
                            << 6U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x39U] 
                                       >> 0x1aU)) | 
           (0xc0000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3aU] 
                           << 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xfU] 
        = (((0x3fffffc0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3bU] 
                            << 6U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3aU] 
                                       >> 0x1aU)) | 
           (0xc0000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3bU] 
                           << 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
        = ((0xff800000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3cU] 
                           << 7U)) | ((0x400000U & 
                                       (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                        << 0x16U)) 
                                      | (0x3fffffU 
                                         & ((0x3fffffc0U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3cU] 
                                                << 6U)) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3bU] 
                                               >> 0x1aU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x11U] 
        = (((0x7fff80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3dU] 
                          << 7U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3cU] 
                                     >> 0x19U)) | (0xff800000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3dU] 
                                                      << 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x12U] 
        = (((0x7fff80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3eU] 
                          << 7U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3dU] 
                                     >> 0x19U)) | (0xff800000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3eU] 
                                                      << 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
        = ((0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3fU] 
                           << 8U)) | ((0x8000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                  << 0xfU)) 
                                      | (0x7fffU & 
                                         ((0x7fff80U 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3fU] 
                                              << 7U)) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3eU] 
                                             >> 0x19U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x14U] 
        = (((0xff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x40U] 
                        << 8U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3fU] 
                                   >> 0x18U)) | (0xffff0000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x40U] 
                                                    << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x15U] 
        = (((0xff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x41U] 
                        << 8U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x40U] 
                                   >> 0x18U)) | (0xffff0000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x41U] 
                                                    << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x16U] 
        = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x41U] 
           >> 0x18U);
    if ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0U] 
            = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0U]) 
               | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0U] 
            = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[1U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[2U] 
            = ((0xfe000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[2U]) 
               | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                   >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                                << 1U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[2U] 
            = ((0xfdffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[2U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x19U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                             >> 8U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                              >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[2U] 
            = ((0x3ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[2U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x1aU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[3U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 6U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                          << 0x1aU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[4U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 6U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                          << 0x1aU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[5U] 
            = ((0xfffc0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[5U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 6U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[5U] 
            = ((0xfffbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[5U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x12U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                             >> 0x10U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                                 >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[5U] 
            = ((0x7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[5U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x13U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[6U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0xdU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                            << 0x13U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[7U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 0xdU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                            << 0x13U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[8U] 
            = ((0xfffff800U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[8U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 0xdU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[8U] 
            = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[8U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0xbU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                              << 8U) | (0xfcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                                 >> 0x18U)))) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[8U] 
            = ((0xfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[8U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0xcU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[9U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 0xcU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xaU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                             << 0xcU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
            = ((0xfffffff0U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xbU]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 0x14U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
            = ((0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xbU]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 4U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[1U]) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
            = ((0x1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xbU]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 5U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xcU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 5U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
            = ((0xe0000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xdU]) 
               | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                   >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                                << 5U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
            = ((0xdfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xdU]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x1dU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                             >> 8U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                              >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
            = ((0x3fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xdU]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x1eU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xeU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                          << 0x1eU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0xfU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                          << 0x1eU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
            = ((0xffc00000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x10U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 2U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
            = ((0xffbfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x10U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                             >> 0x10U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                                 >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
            = ((0x7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x10U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x17U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x11U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 9U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                          << 0x17U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x12U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 9U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                          << 0x17U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
            = ((0xffff8000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x13U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 9U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
            = ((0xffff7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x13U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0xfU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[2U] 
                              << 8U) | (0xfcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                                                 >> 0x18U)))) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x13U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x10U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x14U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 0x10U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x15U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                             << 0x10U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o[0x16U] 
            = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                        >> 0x10U));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x42U] 
            << 1U) | (1U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x42U] 
            >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x43U] 
                         << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[2U] 
        = ((0xfc000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x44U] 
                           << 2U)) | ((0x2000000U & 
                                       (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                        << 0x19U)) 
                                      | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x43U] 
                                          >> 0x1fU) 
                                         | (0x1fffffeU 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x44U] 
                                               << 1U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[3U] 
        = (((0x3fffffcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x45U] 
                           << 2U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x44U] 
                                      >> 0x1eU)) | 
           (0xfc000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x45U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[4U] 
        = (((0x3fffffcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x46U] 
                           << 2U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x45U] 
                                      >> 0x1eU)) | 
           (0xfc000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x46U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[5U] 
        = ((0xfff80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x47U] 
                           << 3U)) | ((0x40000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                   << 0x12U)) 
                                      | (0x3ffffU & 
                                         ((0x3fffffcU 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x47U] 
                                              << 2U)) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x46U] 
                                             >> 0x1eU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[6U] 
        = (((0x7fff8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x48U] 
                         << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x47U] 
                                    >> 0x1dU)) | (0xfff80000U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x48U] 
                                                     << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[7U] 
        = (((0x7fff8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x49U] 
                         << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x48U] 
                                    >> 0x1dU)) | (0xfff80000U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x49U] 
                                                     << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[8U] 
        = ((0xfffff000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4aU] 
                           << 4U)) | ((0x800U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                 << 0xbU)) 
                                      | (0x7ffU & (
                                                   (0x7fff8U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4aU] 
                                                       << 3U)) 
                                                   | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x49U] 
                                                      >> 0x1dU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[9U] 
        = (((0xff0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4bU] 
                       << 4U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4aU] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4bU] 
                                                   << 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xaU] 
        = (((0xff0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4cU] 
                       << 4U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4bU] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4cU] 
                                                   << 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4dU] 
            << 5U) | ((0x10U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                << 4U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4cU] 
                                           >> 0x1cU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xcU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4dU] 
            >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4eU] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
        = ((0xc0000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4fU] 
                           << 6U)) | ((0x20000000U 
                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                          << 0x1dU)) 
                                      | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4eU] 
                                          >> 0x1bU) 
                                         | (0x1fffffe0U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4fU] 
                                               << 5U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xeU] 
        = (((0x3fffffc0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x50U] 
                            << 6U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4fU] 
                                       >> 0x1aU)) | 
           (0xc0000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x50U] 
                           << 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xfU] 
        = (((0x3fffffc0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x51U] 
                            << 6U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x50U] 
                                       >> 0x1aU)) | 
           (0xc0000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x51U] 
                           << 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
        = ((0xff800000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x52U] 
                           << 7U)) | ((0x400000U & 
                                       (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                        << 0x16U)) 
                                      | (0x3fffffU 
                                         & ((0x3fffffc0U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x52U] 
                                                << 6U)) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x51U] 
                                               >> 0x1aU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x11U] 
        = (((0x7fff80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x53U] 
                          << 7U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x52U] 
                                     >> 0x19U)) | (0xff800000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x53U] 
                                                      << 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x12U] 
        = (((0x7fff80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x54U] 
                          << 7U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x53U] 
                                     >> 0x19U)) | (0xff800000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x54U] 
                                                      << 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
        = ((0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x55U] 
                           << 8U)) | ((0x8000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                  << 0xfU)) 
                                      | (0x7fffU & 
                                         ((0x7fff80U 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x55U] 
                                              << 7U)) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x54U] 
                                             >> 0x19U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x14U] 
        = (((0xff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x56U] 
                        << 8U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x55U] 
                                   >> 0x18U)) | (0xffff0000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x56U] 
                                                    << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x15U] 
        = (((0xff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x57U] 
                        << 8U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x56U] 
                                   >> 0x18U)) | (0xffff0000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x57U] 
                                                    << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x16U] 
        = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x57U] 
           >> 0x18U);
    if ((8U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0U] 
            = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0U]) 
               | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0U] 
            = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[1U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[2U] 
            = ((0xfe000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[2U]) 
               | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                   >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                                << 1U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[2U] 
            = ((0xfdffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[2U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x19U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                             >> 8U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                              >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[2U] 
            = ((0x3ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[2U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x1aU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[3U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 6U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                          << 0x1aU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[4U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 6U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                          << 0x1aU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[5U] 
            = ((0xfffc0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[5U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 6U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[5U] 
            = ((0xfffbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[5U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x12U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                             >> 0x10U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                                 >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[5U] 
            = ((0x7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[5U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x13U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[6U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0xdU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                            << 0x13U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[7U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 0xdU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                            << 0x13U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[8U] 
            = ((0xfffff800U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[8U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 0xdU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[8U] 
            = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[8U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0xbU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                              << 8U) | (0xfcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                                 >> 0x18U)))) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[8U] 
            = ((0xfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[8U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0xcU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[9U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 0xcU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xaU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                             << 0xcU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
            = ((0xfffffff0U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xbU]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 0x14U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
            = ((0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xbU]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 4U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[1U]) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
            = ((0x1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xbU]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 5U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xcU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 5U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
            = ((0xe0000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xdU]) 
               | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                   >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                                << 5U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
            = ((0xdfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xdU]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x1dU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                             >> 8U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                              >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
            = ((0x3fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xdU]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x1eU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xeU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                          << 0x1eU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0xfU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                          << 0x1eU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
            = ((0xffc00000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x10U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 2U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
            = ((0xffbfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x10U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                             >> 0x10U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                                 >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
            = ((0x7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x10U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x17U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x11U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 9U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                          << 0x17U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x12U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 9U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                          << 0x17U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
            = ((0xffff8000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x13U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 9U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
            = ((0xffff7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x13U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0xfU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[2U] 
                              << 8U) | (0xfcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                                                 >> 0x18U)))) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x13U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x10U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x14U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 0x10U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x15U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                             << 0x10U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o[0x16U] 
            = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                        >> 0x10U));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0U] 
            << 1U) | (1U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0U] 
            >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[1U] 
                         << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[2U] 
        = ((0xfc000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[2U] 
                           << 2U)) | ((0x2000000U & 
                                       (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                        << 0x19U)) 
                                      | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[1U] 
                                          >> 0x1fU) 
                                         | (0x1fffffeU 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[2U] 
                                               << 1U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[3U] 
        = (((0x3fffffcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[3U] 
                           << 2U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[2U] 
                                      >> 0x1eU)) | 
           (0xfc000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[3U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[4U] 
        = (((0x3fffffcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[4U] 
                           << 2U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[3U] 
                                      >> 0x1eU)) | 
           (0xfc000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[4U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[5U] 
        = ((0xfff80000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[5U] 
                           << 3U)) | ((0x40000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                   << 0x12U)) 
                                      | (0x3ffffU & 
                                         ((0x3fffffcU 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[5U] 
                                              << 2U)) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[4U] 
                                             >> 0x1eU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[6U] 
        = (((0x7fff8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[6U] 
                         << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[5U] 
                                    >> 0x1dU)) | (0xfff80000U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[6U] 
                                                     << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[7U] 
        = (((0x7fff8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[7U] 
                         << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[6U] 
                                    >> 0x1dU)) | (0xfff80000U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[7U] 
                                                     << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[8U] 
        = ((0xfffff000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[8U] 
                           << 4U)) | ((0x800U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                 << 0xbU)) 
                                      | (0x7ffU & (
                                                   (0x7fff8U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[8U] 
                                                       << 3U)) 
                                                   | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[7U] 
                                                      >> 0x1dU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[9U] 
        = (((0xff0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[9U] 
                       << 4U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[8U] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[9U] 
                                                   << 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xaU] 
        = (((0xff0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xaU] 
                       << 4U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[9U] 
                                  >> 0x1cU)) | (0xfffff000U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xaU] 
                                                   << 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xbU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xbU] 
            << 5U) | ((0x10U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                << 4U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xaU] 
                                           >> 0x1cU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xcU] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xbU] 
            >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xcU] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xdU] 
        = ((0xc0000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xdU] 
                           << 6U)) | ((0x20000000U 
                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                          << 0x1dU)) 
                                      | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xcU] 
                                          >> 0x1bU) 
                                         | (0x1fffffe0U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xdU] 
                                               << 5U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xeU] 
        = (((0x3fffffc0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xeU] 
                            << 6U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xdU] 
                                       >> 0x1aU)) | 
           (0xc0000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xeU] 
                           << 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xfU] 
        = (((0x3fffffc0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xfU] 
                            << 6U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xeU] 
                                       >> 0x1aU)) | 
           (0xc0000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xfU] 
                           << 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x10U] 
        = ((0xff800000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x10U] 
                           << 7U)) | ((0x400000U & 
                                       (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                        << 0x16U)) 
                                      | (0x3fffffU 
                                         & ((0x3fffffc0U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x10U] 
                                                << 6U)) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0xfU] 
                                               >> 0x1aU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x11U] 
        = (((0x7fff80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x11U] 
                          << 7U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x10U] 
                                     >> 0x19U)) | (0xff800000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x11U] 
                                                      << 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x12U] 
        = (((0x7fff80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x12U] 
                          << 7U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x11U] 
                                     >> 0x19U)) | (0xff800000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x12U] 
                                                      << 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x13U] 
        = ((0xffff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x13U] 
                           << 8U)) | ((0x8000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                  << 0xfU)) 
                                      | (0x7fffU & 
                                         ((0x7fff80U 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x13U] 
                                              << 7U)) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x12U] 
                                             >> 0x19U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x14U] 
        = (((0xff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x14U] 
                        << 8U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x13U] 
                                   >> 0x18U)) | (0xffff0000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x14U] 
                                                    << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x15U] 
        = (((0xff00U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x15U] 
                        << 8U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x14U] 
                                   >> 0x18U)) | (0xffff0000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x15U] 
                                                    << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x16U] 
        = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x15U] 
           >> 0x18U);
    __Vtemp_203[0U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x56U] 
                        << 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x55U] 
                                     >> 8U));
    __Vtemp_203[1U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x57U] 
                        << 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x56U] 
                                     >> 8U));
    __Vtemp_203[2U] = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x57U] 
                       >> 8U);
    __Vtemp_206[0U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x53U] 
                        << 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x52U] 
                                     >> 0x10U));
    __Vtemp_206[1U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x54U] 
                        << 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x53U] 
                                     >> 0x10U));
    __Vtemp_206[2U] = (0xffffffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x55U] 
                                     << 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x54U] 
                                                  >> 0x10U)));
    __Vtemp_209[0U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x50U] 
                        << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4fU] 
                                  >> 0x18U));
    __Vtemp_209[1U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x51U] 
                        << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x50U] 
                                  >> 0x18U));
    __Vtemp_209[2U] = (0xffffffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x52U] 
                                     << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x51U] 
                                               >> 0x18U)));
    __Vtemp_212[0U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4dU];
    __Vtemp_212[1U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4eU];
    __Vtemp_212[2U] = (0xffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4fU]);
    __Vtemp_215[0U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4bU] 
                        << 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4aU] 
                                     >> 8U));
    __Vtemp_215[1U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4cU] 
                        << 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4bU] 
                                     >> 8U));
    __Vtemp_215[2U] = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4cU] 
                       >> 8U);
    __Vtemp_218[0U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x48U] 
                        << 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x47U] 
                                     >> 0x10U));
    __Vtemp_218[1U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x49U] 
                        << 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x48U] 
                                     >> 0x10U));
    __Vtemp_218[2U] = (0xffffffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x4aU] 
                                     << 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x49U] 
                                                  >> 0x10U)));
    __Vtemp_221[0U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x45U] 
                        << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x44U] 
                                  >> 0x18U));
    __Vtemp_221[1U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x46U] 
                        << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x45U] 
                                  >> 0x18U));
    __Vtemp_221[2U] = (0xffffffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x47U] 
                                     << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x46U] 
                                               >> 0x18U)));
    __Vtemp_224[0U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x42U];
    __Vtemp_224[1U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x43U];
    __Vtemp_224[2U] = (0xffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x44U]);
    __Vtemp_227[0U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x40U] 
                        << 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3fU] 
                                     >> 8U));
    __Vtemp_227[1U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x41U] 
                        << 0x18U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x40U] 
                                     >> 8U));
    __Vtemp_227[2U] = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x41U] 
                       >> 8U);
    __Vtemp_303[0U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0U];
    __Vtemp_303[1U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[1U];
    __Vtemp_303[2U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[2U];
    __Vtemp_303[3U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[3U];
    __Vtemp_303[4U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[4U];
    __Vtemp_303[5U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[5U];
    __Vtemp_303[6U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[6U];
    __Vtemp_303[7U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[7U];
    __Vtemp_303[8U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[8U];
    __Vtemp_303[9U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[9U];
    __Vtemp_303[0xaU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xaU];
    __Vtemp_303[0xbU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xbU];
    __Vtemp_303[0xcU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xcU];
    __Vtemp_303[0xdU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xdU];
    __Vtemp_303[0xeU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xeU];
    __Vtemp_303[0xfU] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xfU];
    __Vtemp_303[0x10U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x10U];
    __Vtemp_303[0x11U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x11U];
    __Vtemp_303[0x12U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x12U];
    __Vtemp_303[0x13U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x13U];
    __Vtemp_303[0x14U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x14U];
    __Vtemp_303[0x15U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x15U];
    __Vtemp_303[0x16U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x16U] 
                           << 9U) | ((0x100U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                << 8U)) 
                                     | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x16U]));
    __Vtemp_303[0x17U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x16U] 
                           >> 0x17U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x17U] 
                                        << 9U));
    __Vtemp_303[0x18U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x17U] 
                           >> 0x17U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x18U] 
                                        << 9U));
    __Vtemp_303[0x19U] = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x19U] 
                            << 0xaU) | (0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x18U] 
                                                  >> 0x16U))) 
                          | ((2U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                    << 1U)) | (1U & 
                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x18U] 
                                                >> 0x17U))));
    __Vtemp_303[0x1aU] = ((3U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x19U] 
                                 >> 0x16U)) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1aU] 
                                                << 0xaU) 
                                               | (0x3fcU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x19U] 
                                                     >> 0x16U))));
    __Vtemp_303[0x1bU] = ((0xf8000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1bU] 
                                          << 0xbU)) 
                          | ((0x4000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                            << 0x1aU)) 
                             | ((3U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1aU] 
                                       >> 0x16U)) | 
                                (0x3fffffcU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1bU] 
                                                << 0xaU) 
                                               | (0x3fcU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1aU] 
                                                     >> 0x16U)))))));
    __Vtemp_303[0x1cU] = (((0x7fff800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1cU] 
                                          << 0xbU)) 
                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1bU] 
                              >> 0x15U)) | (0xf8000000U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1cU] 
                                               << 0xbU)));
    __Vtemp_303[0x1dU] = (((0x7fff800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1dU] 
                                          << 0xbU)) 
                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1cU] 
                              >> 0x15U)) | (0xf8000000U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1dU] 
                                               << 0xbU)));
    __Vtemp_303[0x1eU] = ((0xfff00000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1eU] 
                                          << 0xcU)) 
                          | ((0x80000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                          << 0x13U)) 
                             | (0x7ffffU & ((0x7fff800U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1eU] 
                                                << 0xbU)) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1dU] 
                                               >> 0x15U)))));
    __Vtemp_303[0x1fU] = (((0xff000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1fU] 
                                        << 0xcU)) | 
                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1eU] 
                            >> 0x14U)) | (0xfff00000U 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1fU] 
                                             << 0xcU)));
    __Vtemp_303[0x20U] = (((0xff000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x20U] 
                                        << 0xcU)) | 
                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x1fU] 
                            >> 0x14U)) | (0xfff00000U 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x20U] 
                                             << 0xcU)));
    __Vtemp_303[0x21U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x21U] 
                           << 0xdU) | ((0x1000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                                   << 0xcU)) 
                                       | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x20U] 
                                          >> 0x14U)));
    __Vtemp_303[0x22U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x21U] 
                           >> 0x13U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x22U] 
                                        << 0xdU));
    __Vtemp_303[0x23U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x22U] 
                           >> 0x13U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x23U] 
                                        << 0xdU));
    __Vtemp_303[0x24U] = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x24U] 
                            << 0xeU) | (0x3fc0U & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x23U] 
                                                   >> 0x12U))) 
                          | ((0x20U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                       << 5U)) | (0x1fU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x23U] 
                                                     >> 0x13U))));
    __Vtemp_303[0x25U] = ((0x3fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x24U] 
                                    >> 0x12U)) | ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x25U] 
                                                   << 0xeU) 
                                                  | (0x3fc0U 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x24U] 
                                                        >> 0x12U))));
    __Vtemp_303[0x26U] = ((0x80000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x26U] 
                                          << 0xfU)) 
                          | ((0x40000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                             << 0x1eU)) 
                             | ((0x3fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x25U] 
                                          >> 0x12U)) 
                                | (0x3fffffc0U & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x26U] 
                                                   << 0xeU) 
                                                  | (0x3fc0U 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x25U] 
                                                        >> 0x12U)))))));
    __Vtemp_303[0x27U] = (((0x7fff8000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x27U] 
                                           << 0xfU)) 
                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x26U] 
                              >> 0x11U)) | (0x80000000U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x27U] 
                                               << 0xfU)));
    __Vtemp_303[0x28U] = (((0x7fff8000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x28U] 
                                           << 0xfU)) 
                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x27U] 
                              >> 0x11U)) | (0x80000000U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x28U] 
                                               << 0xfU)));
    __Vtemp_303[0x29U] = ((0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x29U] 
                                          << 0x10U)) 
                          | ((0x800000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                           << 0x17U)) 
                             | (0x7fffffU & ((0x7fff8000U 
                                              & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x29U] 
                                                 << 0xfU)) 
                                             | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x28U] 
                                                >> 0x11U)))));
    __Vtemp_303[0x2aU] = (((0xff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2aU] 
                                         << 0x10U)) 
                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x29U] 
                              >> 0x10U)) | (0xff000000U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2aU] 
                                               << 0x10U)));
    __Vtemp_303[0x2bU] = (((0xff0000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2bU] 
                                         << 0x10U)) 
                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2aU] 
                              >> 0x10U)) | (0xff000000U 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2bU] 
                                               << 0x10U)));
    __Vtemp_303[0x2cU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2cU] 
                           << 0x11U) | ((0x10000U & 
                                         (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                          << 0x10U)) 
                                        | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2bU] 
                                           >> 0x10U)));
    __Vtemp_303[0x2dU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2cU] 
                           >> 0xfU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2dU] 
                                       << 0x11U));
    __Vtemp_303[0x2eU] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2dU] 
                           >> 0xfU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2eU] 
                                       << 0x11U));
    __Vtemp_303[0x2fU] = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2fU] 
                            << 0x12U) | (0x3fc00U & 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2eU] 
                                          >> 0xeU))) 
                          | ((0x200U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                        << 9U)) | (0x1ffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2eU] 
                                                      >> 0xfU))));
    __Vtemp_303[0x30U] = ((0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2fU] 
                                     >> 0xeU)) | ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x30U] 
                                                   << 0x12U) 
                                                  | (0x3fc00U 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x2fU] 
                                                        >> 0xeU))));
    __Vtemp_303[0x31U] = ((0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x30U] 
                                     >> 0xeU)) | (0xfffffc00U 
                                                  & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x31U] 
                                                      << 0x12U) 
                                                     | (0x3fc00U 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x30U] 
                                                           >> 0xeU)))));
    __Vtemp_303[0x32U] = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x32U] 
                            << 0x13U) | (0x7fff8U & 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x31U] 
                                          >> 0xdU))) 
                          | ((4U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                    << 2U)) | (3U & 
                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x31U] 
                                                >> 0xeU))));
    __Vtemp_303[0x33U] = ((7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x32U] 
                                 >> 0xdU)) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x33U] 
                                               << 0x13U) 
                                              | (0x7fff8U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x32U] 
                                                    >> 0xdU))));
    __Vtemp_303[0x34U] = ((0xf0000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x34U] 
                                          << 0x14U)) 
                          | ((0x8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                            << 0x1bU)) 
                             | ((7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x33U] 
                                       >> 0xdU)) | 
                                (0x7fffff8U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x34U] 
                                                << 0x13U) 
                                               | (0x7fff8U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x33U] 
                                                     >> 0xdU)))))));
    __Vtemp_303[0x35U] = (((0xff00000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x35U] 
                                          << 0x14U)) 
                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x34U] 
                              >> 0xcU)) | (0xf0000000U 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x35U] 
                                              << 0x14U)));
    __Vtemp_303[0x36U] = (((0xff00000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x36U] 
                                          << 0x14U)) 
                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x35U] 
                              >> 0xcU)) | (0xf0000000U 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x36U] 
                                              << 0x14U)));
    __Vtemp_303[0x37U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x37U] 
                           << 0x15U) | ((0x100000U 
                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                            << 0x14U)) 
                                        | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x36U] 
                                           >> 0xcU)));
    __Vtemp_303[0x38U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x37U] 
                           >> 0xbU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x38U] 
                                       << 0x15U));
    __Vtemp_303[0x39U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x38U] 
                           >> 0xbU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x39U] 
                                       << 0x15U));
    __Vtemp_303[0x3aU] = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3aU] 
                            << 0x16U) | (0x3fc000U 
                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x39U] 
                                            >> 0xaU))) 
                          | ((0x2000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                         << 0xdU)) 
                             | (0x1fffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x39U] 
                                           >> 0xbU))));
    __Vtemp_303[0x3bU] = ((0x3fffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3aU] 
                                      >> 0xaU)) | (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3bU] 
                                                    << 0x16U) 
                                                   | (0x3fc000U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3aU] 
                                                         >> 0xaU))));
    __Vtemp_303[0x3cU] = ((0x3fffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3bU] 
                                      >> 0xaU)) | (0xffffc000U 
                                                   & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3cU] 
                                                       << 0x16U) 
                                                      | (0x3fc000U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3bU] 
                                                            >> 0xaU)))));
    __Vtemp_303[0x3dU] = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3dU] 
                            << 0x17U) | (0x7fff80U 
                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3cU] 
                                            >> 9U))) 
                          | ((0x40U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                                       << 6U)) | (0x3fU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3cU] 
                                                     >> 0xaU))));
    __Vtemp_303[0x3eU] = ((0x7fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3dU] 
                                    >> 9U)) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3eU] 
                                                << 0x17U) 
                                               | (0x7fff80U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3dU] 
                                                     >> 9U))));
    __Vtemp_303[0x3fU] = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes 
                           << 0x1fU) | ((0x7fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3eU] 
                                                  >> 9U)) 
                                        | (0x7fffff80U 
                                           & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3fU] 
                                               << 0x17U) 
                                              | (0x7fff80U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o[0x3eU] 
                                                    >> 9U))))));
    VL_CONCAT_WWW(2136,88,2048, __Vtemp_304, __Vtemp_227, __Vtemp_303);
    VL_CONCAT_WIW(2137,1,2136, __Vtemp_305, (1U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes), __Vtemp_304);
    VL_CONCAT_WWW(2225,88,2137, __Vtemp_306, __Vtemp_224, __Vtemp_305);
    VL_CONCAT_WIW(2226,1,2225, __Vtemp_307, (1U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes), __Vtemp_306);
    VL_CONCAT_WWW(2314,88,2226, __Vtemp_308, __Vtemp_221, __Vtemp_307);
    VL_CONCAT_WIW(2315,1,2314, __Vtemp_309, (1U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes), __Vtemp_308);
    VL_CONCAT_WWW(2403,88,2315, __Vtemp_310, __Vtemp_218, __Vtemp_309);
    VL_CONCAT_WIW(2404,1,2403, __Vtemp_311, (1U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes), __Vtemp_310);
    VL_CONCAT_WWW(2492,88,2404, __Vtemp_312, __Vtemp_215, __Vtemp_311);
    VL_CONCAT_WIW(2493,1,2492, __Vtemp_313, (1U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes), __Vtemp_312);
    VL_CONCAT_WWW(2581,88,2493, __Vtemp_314, __Vtemp_212, __Vtemp_313);
    VL_CONCAT_WIW(2582,1,2581, __Vtemp_315, (1U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes), __Vtemp_314);
    VL_CONCAT_WWW(2670,88,2582, __Vtemp_316, __Vtemp_209, __Vtemp_315);
    VL_CONCAT_WIW(2671,1,2670, __Vtemp_317, (1U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes), __Vtemp_316);
    VL_CONCAT_WWW(2759,88,2671, __Vtemp_318, __Vtemp_206, __Vtemp_317);
    VL_CONCAT_WIW(2760,1,2759, __Vtemp_319, (1U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree.__PVT__gen_arbiter__DOT__req_nodes), __Vtemp_318);
    VL_CONCAT_WWW(2848,88,2760, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ic_req, __Vtemp_203, __Vtemp_319);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[9U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xaU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xcU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xeU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xfU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x10U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x11U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x11U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x12U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x12U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x13U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x14U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x14U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x15U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x15U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x16U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i[0x16U];
    if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0U] 
            = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0U]) 
               | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[3U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[2U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0U] 
            = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[1U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[2U] 
            = ((0xfe000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[2U]) 
               | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                   >> 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                                << 1U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[2U] 
            = ((0xfdffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[2U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x19U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                             >> 8U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                              >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[5U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[4U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[2U] 
            = ((0x3ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[2U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x1aU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[3U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 6U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                          << 0x1aU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[4U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 6U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                          << 0x1aU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[5U] 
            = ((0xfffc0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[5U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 6U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[5U] 
            = ((0xfffbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[5U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x12U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                             >> 0x10U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                                 >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[7U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[6U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[5U] 
            = ((0x7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[5U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x13U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[6U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0xdU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                            << 0x13U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[7U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 0xdU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                            << 0x13U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[8U] 
            = ((0xfffff800U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[8U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 0xdU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[8U] 
            = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[8U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0xbU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                              << 8U) | (0xfcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                                 >> 0x18U)))) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[9U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[8U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[8U] 
            = ((0xfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[8U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0xcU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[9U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 0xcU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xaU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                             << 0xcU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
            = ((0xfffffff0U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xbU]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 0x14U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
            = ((0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xbU]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 4U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[1U]) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xbU])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xaU])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xbU] 
            = ((0x1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xbU]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 5U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xcU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 5U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
            = ((0xe0000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xdU]) 
               | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                   >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                                << 5U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
            = ((0xdfffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xdU]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x1dU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                             >> 8U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                              >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xdU])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xcU])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xdU] 
            = ((0x3fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xdU]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x1eU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xeU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                          << 0x1eU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0xfU] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                          << 0x1eU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
            = ((0xffc00000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x10U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 2U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
            = ((0xffbfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x10U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                             >> 0x10U)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                                                 >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xfU])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0xeU])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x10U] 
            = ((0x7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x10U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x17U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x11U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 9U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                          << 0x17U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x12U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 9U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                          << 0x17U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
            = ((0xffff8000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x13U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                  >> 9U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0 
            = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U]);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
            = ((0xffff7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x13U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0) 
                  << 0xfU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                        >> 2U)))) << 0xaU) 
               | ((0x3fcU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[2U] 
                              << 8U) | (0xfcU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[1U] 
                                                 >> 0x18U)))) 
                  | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0U] 
                           >> 1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                        >> 2U)))) >> 0x16U) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 0xaU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
            = ((0xffc000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U] 
                             << 8U)) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x12U])) 
                                                   << 0x3eU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x11U])) 
                                                      << 0x1eU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i[0x10U])) 
                                                        >> 2U))) 
                                                 >> 0x20U)) 
                                        >> 0x16U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x13U] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x13U]) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                  << 0x10U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x14U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[0U] 
                >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                             << 0x10U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x15U] 
            = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[1U] 
                >> 0x10U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                             << 0x10U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o[0x16U] 
            = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0[2U] 
                        >> 0x10U));
    }
}
