DECL|AES_CTL|member|__IOM uint32_t AES_CTL; /*!< 0x00001100 AES control */
DECL|CRC_CTL|member|__IOM uint32_t CRC_CTL; /*!< 0x00001400 CRC control */
DECL|CRC_DATA_CTL|member|__IOM uint32_t CRC_DATA_CTL; /*!< 0x00001410 CRC data control */
DECL|CRC_POL_CTL|member|__IOM uint32_t CRC_POL_CTL; /*!< 0x00001420 CRC polynomial control */
DECL|CRC_REM_CTL|member|__IOM uint32_t CRC_REM_CTL; /*!< 0x00001440 CRC remainder control */
DECL|CRC_REM_RESULT|member|__IM uint32_t CRC_REM_RESULT; /*!< 0x00001448 CRC remainder result */
DECL|CRYPTO_V2_AES_CTL_KEY_SIZE_Msk|macro|CRYPTO_V2_AES_CTL_KEY_SIZE_Msk
DECL|CRYPTO_V2_AES_CTL_KEY_SIZE_Pos|macro|CRYPTO_V2_AES_CTL_KEY_SIZE_Pos
DECL|CRYPTO_V2_CRC_CTL_DATA_REVERSE_Msk|macro|CRYPTO_V2_CRC_CTL_DATA_REVERSE_Msk
DECL|CRYPTO_V2_CRC_CTL_DATA_REVERSE_Pos|macro|CRYPTO_V2_CRC_CTL_DATA_REVERSE_Pos
DECL|CRYPTO_V2_CRC_CTL_REM_REVERSE_Msk|macro|CRYPTO_V2_CRC_CTL_REM_REVERSE_Msk
DECL|CRYPTO_V2_CRC_CTL_REM_REVERSE_Pos|macro|CRYPTO_V2_CRC_CTL_REM_REVERSE_Pos
DECL|CRYPTO_V2_CRC_DATA_CTL_DATA_XOR_Msk|macro|CRYPTO_V2_CRC_DATA_CTL_DATA_XOR_Msk
DECL|CRYPTO_V2_CRC_DATA_CTL_DATA_XOR_Pos|macro|CRYPTO_V2_CRC_DATA_CTL_DATA_XOR_Pos
DECL|CRYPTO_V2_CRC_POL_CTL_POLYNOMIAL_Msk|macro|CRYPTO_V2_CRC_POL_CTL_POLYNOMIAL_Msk
DECL|CRYPTO_V2_CRC_POL_CTL_POLYNOMIAL_Pos|macro|CRYPTO_V2_CRC_POL_CTL_POLYNOMIAL_Pos
DECL|CRYPTO_V2_CRC_REM_CTL_REM_XOR_Msk|macro|CRYPTO_V2_CRC_REM_CTL_REM_XOR_Msk
DECL|CRYPTO_V2_CRC_REM_CTL_REM_XOR_Pos|macro|CRYPTO_V2_CRC_REM_CTL_REM_XOR_Pos
DECL|CRYPTO_V2_CRC_REM_RESULT_REM_Msk|macro|CRYPTO_V2_CRC_REM_RESULT_REM_Msk
DECL|CRYPTO_V2_CRC_REM_RESULT_REM_Pos|macro|CRYPTO_V2_CRC_REM_RESULT_REM_Pos
DECL|CRYPTO_V2_CTL_ECC_EN_Msk|macro|CRYPTO_V2_CTL_ECC_EN_Msk
DECL|CRYPTO_V2_CTL_ECC_EN_Pos|macro|CRYPTO_V2_CTL_ECC_EN_Pos
DECL|CRYPTO_V2_CTL_ECC_INJ_EN_Msk|macro|CRYPTO_V2_CTL_ECC_INJ_EN_Msk
DECL|CRYPTO_V2_CTL_ECC_INJ_EN_Pos|macro|CRYPTO_V2_CTL_ECC_INJ_EN_Pos
DECL|CRYPTO_V2_CTL_ENABLED_Msk|macro|CRYPTO_V2_CTL_ENABLED_Msk
DECL|CRYPTO_V2_CTL_ENABLED_Pos|macro|CRYPTO_V2_CTL_ENABLED_Pos
DECL|CRYPTO_V2_CTL_NS_Msk|macro|CRYPTO_V2_CTL_NS_Msk
DECL|CRYPTO_V2_CTL_NS_Pos|macro|CRYPTO_V2_CTL_NS_Pos
DECL|CRYPTO_V2_CTL_PC_Msk|macro|CRYPTO_V2_CTL_PC_Msk
DECL|CRYPTO_V2_CTL_PC_Pos|macro|CRYPTO_V2_CTL_PC_Pos
DECL|CRYPTO_V2_CTL_P_Msk|macro|CRYPTO_V2_CTL_P_Msk
DECL|CRYPTO_V2_CTL_P_Pos|macro|CRYPTO_V2_CTL_P_Pos
DECL|CRYPTO_V2_DEV_KEY_ADDR0_ADDR32_Msk|macro|CRYPTO_V2_DEV_KEY_ADDR0_ADDR32_Msk
DECL|CRYPTO_V2_DEV_KEY_ADDR0_ADDR32_Pos|macro|CRYPTO_V2_DEV_KEY_ADDR0_ADDR32_Pos
DECL|CRYPTO_V2_DEV_KEY_ADDR0_CTL_VALID_Msk|macro|CRYPTO_V2_DEV_KEY_ADDR0_CTL_VALID_Msk
DECL|CRYPTO_V2_DEV_KEY_ADDR0_CTL_VALID_Pos|macro|CRYPTO_V2_DEV_KEY_ADDR0_CTL_VALID_Pos
DECL|CRYPTO_V2_DEV_KEY_ADDR1_ADDR32_Msk|macro|CRYPTO_V2_DEV_KEY_ADDR1_ADDR32_Msk
DECL|CRYPTO_V2_DEV_KEY_ADDR1_ADDR32_Pos|macro|CRYPTO_V2_DEV_KEY_ADDR1_ADDR32_Pos
DECL|CRYPTO_V2_DEV_KEY_ADDR1_CTL_VALID_Msk|macro|CRYPTO_V2_DEV_KEY_ADDR1_CTL_VALID_Msk
DECL|CRYPTO_V2_DEV_KEY_ADDR1_CTL_VALID_Pos|macro|CRYPTO_V2_DEV_KEY_ADDR1_CTL_VALID_Pos
DECL|CRYPTO_V2_DEV_KEY_CTL0_ALLOWED_Msk|macro|CRYPTO_V2_DEV_KEY_CTL0_ALLOWED_Msk
DECL|CRYPTO_V2_DEV_KEY_CTL0_ALLOWED_Pos|macro|CRYPTO_V2_DEV_KEY_CTL0_ALLOWED_Pos
DECL|CRYPTO_V2_DEV_KEY_CTL1_ALLOWED_Msk|macro|CRYPTO_V2_DEV_KEY_CTL1_ALLOWED_Msk
DECL|CRYPTO_V2_DEV_KEY_CTL1_ALLOWED_Pos|macro|CRYPTO_V2_DEV_KEY_CTL1_ALLOWED_Pos
DECL|CRYPTO_V2_DEV_KEY_STATUS_LOADED_Msk|macro|CRYPTO_V2_DEV_KEY_STATUS_LOADED_Msk
DECL|CRYPTO_V2_DEV_KEY_STATUS_LOADED_Pos|macro|CRYPTO_V2_DEV_KEY_STATUS_LOADED_Pos
DECL|CRYPTO_V2_ECC_CTL_PARITY_Msk|macro|CRYPTO_V2_ECC_CTL_PARITY_Msk
DECL|CRYPTO_V2_ECC_CTL_PARITY_Pos|macro|CRYPTO_V2_ECC_CTL_PARITY_Pos
DECL|CRYPTO_V2_ECC_CTL_WORD_ADDR_Msk|macro|CRYPTO_V2_ECC_CTL_WORD_ADDR_Msk
DECL|CRYPTO_V2_ECC_CTL_WORD_ADDR_Pos|macro|CRYPTO_V2_ECC_CTL_WORD_ADDR_Pos
DECL|CRYPTO_V2_ERROR_STATUS0_DATA32_Msk|macro|CRYPTO_V2_ERROR_STATUS0_DATA32_Msk
DECL|CRYPTO_V2_ERROR_STATUS0_DATA32_Pos|macro|CRYPTO_V2_ERROR_STATUS0_DATA32_Pos
DECL|CRYPTO_V2_ERROR_STATUS1_DATA24_Msk|macro|CRYPTO_V2_ERROR_STATUS1_DATA24_Msk
DECL|CRYPTO_V2_ERROR_STATUS1_DATA24_Pos|macro|CRYPTO_V2_ERROR_STATUS1_DATA24_Pos
DECL|CRYPTO_V2_ERROR_STATUS1_IDX_Msk|macro|CRYPTO_V2_ERROR_STATUS1_IDX_Msk
DECL|CRYPTO_V2_ERROR_STATUS1_IDX_Pos|macro|CRYPTO_V2_ERROR_STATUS1_IDX_Pos
DECL|CRYPTO_V2_ERROR_STATUS1_VALID_Msk|macro|CRYPTO_V2_ERROR_STATUS1_VALID_Msk
DECL|CRYPTO_V2_ERROR_STATUS1_VALID_Pos|macro|CRYPTO_V2_ERROR_STATUS1_VALID_Pos
DECL|CRYPTO_V2_INSTR_FF_CTL_BLOCK_Msk|macro|CRYPTO_V2_INSTR_FF_CTL_BLOCK_Msk
DECL|CRYPTO_V2_INSTR_FF_CTL_BLOCK_Pos|macro|CRYPTO_V2_INSTR_FF_CTL_BLOCK_Pos
DECL|CRYPTO_V2_INSTR_FF_CTL_CLEAR_Msk|macro|CRYPTO_V2_INSTR_FF_CTL_CLEAR_Msk
DECL|CRYPTO_V2_INSTR_FF_CTL_CLEAR_Pos|macro|CRYPTO_V2_INSTR_FF_CTL_CLEAR_Pos
DECL|CRYPTO_V2_INSTR_FF_CTL_EVENT_LEVEL_Msk|macro|CRYPTO_V2_INSTR_FF_CTL_EVENT_LEVEL_Msk
DECL|CRYPTO_V2_INSTR_FF_CTL_EVENT_LEVEL_Pos|macro|CRYPTO_V2_INSTR_FF_CTL_EVENT_LEVEL_Pos
DECL|CRYPTO_V2_INSTR_FF_STATUS_EVENT_Msk|macro|CRYPTO_V2_INSTR_FF_STATUS_EVENT_Msk
DECL|CRYPTO_V2_INSTR_FF_STATUS_EVENT_Pos|macro|CRYPTO_V2_INSTR_FF_STATUS_EVENT_Pos
DECL|CRYPTO_V2_INSTR_FF_STATUS_USED_Msk|macro|CRYPTO_V2_INSTR_FF_STATUS_USED_Msk
DECL|CRYPTO_V2_INSTR_FF_STATUS_USED_Pos|macro|CRYPTO_V2_INSTR_FF_STATUS_USED_Pos
DECL|CRYPTO_V2_INSTR_FF_WR_DATA32_Msk|macro|CRYPTO_V2_INSTR_FF_WR_DATA32_Msk
DECL|CRYPTO_V2_INSTR_FF_WR_DATA32_Pos|macro|CRYPTO_V2_INSTR_FF_WR_DATA32_Pos
DECL|CRYPTO_V2_INTR_BUS_ERROR_Msk|macro|CRYPTO_V2_INTR_BUS_ERROR_Msk
DECL|CRYPTO_V2_INTR_BUS_ERROR_Pos|macro|CRYPTO_V2_INTR_BUS_ERROR_Pos
DECL|CRYPTO_V2_INTR_INSTR_CC_ERROR_Msk|macro|CRYPTO_V2_INTR_INSTR_CC_ERROR_Msk
DECL|CRYPTO_V2_INTR_INSTR_CC_ERROR_Pos|macro|CRYPTO_V2_INTR_INSTR_CC_ERROR_Pos
DECL|CRYPTO_V2_INTR_INSTR_DEV_KEY_ERROR_Msk|macro|CRYPTO_V2_INTR_INSTR_DEV_KEY_ERROR_Msk
DECL|CRYPTO_V2_INTR_INSTR_DEV_KEY_ERROR_Pos|macro|CRYPTO_V2_INTR_INSTR_DEV_KEY_ERROR_Pos
DECL|CRYPTO_V2_INTR_INSTR_FF_LEVEL_Msk|macro|CRYPTO_V2_INTR_INSTR_FF_LEVEL_Msk
DECL|CRYPTO_V2_INTR_INSTR_FF_LEVEL_Pos|macro|CRYPTO_V2_INTR_INSTR_FF_LEVEL_Pos
DECL|CRYPTO_V2_INTR_INSTR_FF_OVERFLOW_Msk|macro|CRYPTO_V2_INTR_INSTR_FF_OVERFLOW_Msk
DECL|CRYPTO_V2_INTR_INSTR_FF_OVERFLOW_Pos|macro|CRYPTO_V2_INTR_INSTR_FF_OVERFLOW_Pos
DECL|CRYPTO_V2_INTR_INSTR_OPC_ERROR_Msk|macro|CRYPTO_V2_INTR_INSTR_OPC_ERROR_Msk
DECL|CRYPTO_V2_INTR_INSTR_OPC_ERROR_Pos|macro|CRYPTO_V2_INTR_INSTR_OPC_ERROR_Pos
DECL|CRYPTO_V2_INTR_MASKED_BUS_ERROR_Msk|macro|CRYPTO_V2_INTR_MASKED_BUS_ERROR_Msk
DECL|CRYPTO_V2_INTR_MASKED_BUS_ERROR_Pos|macro|CRYPTO_V2_INTR_MASKED_BUS_ERROR_Pos
DECL|CRYPTO_V2_INTR_MASKED_INSTR_CC_ERROR_Msk|macro|CRYPTO_V2_INTR_MASKED_INSTR_CC_ERROR_Msk
DECL|CRYPTO_V2_INTR_MASKED_INSTR_CC_ERROR_Pos|macro|CRYPTO_V2_INTR_MASKED_INSTR_CC_ERROR_Pos
DECL|CRYPTO_V2_INTR_MASKED_INSTR_DEV_KEY_ERROR_Msk|macro|CRYPTO_V2_INTR_MASKED_INSTR_DEV_KEY_ERROR_Msk
DECL|CRYPTO_V2_INTR_MASKED_INSTR_DEV_KEY_ERROR_Pos|macro|CRYPTO_V2_INTR_MASKED_INSTR_DEV_KEY_ERROR_Pos
DECL|CRYPTO_V2_INTR_MASKED_INSTR_FF_LEVEL_Msk|macro|CRYPTO_V2_INTR_MASKED_INSTR_FF_LEVEL_Msk
DECL|CRYPTO_V2_INTR_MASKED_INSTR_FF_LEVEL_Pos|macro|CRYPTO_V2_INTR_MASKED_INSTR_FF_LEVEL_Pos
DECL|CRYPTO_V2_INTR_MASKED_INSTR_FF_OVERFLOW_Msk|macro|CRYPTO_V2_INTR_MASKED_INSTR_FF_OVERFLOW_Msk
DECL|CRYPTO_V2_INTR_MASKED_INSTR_FF_OVERFLOW_Pos|macro|CRYPTO_V2_INTR_MASKED_INSTR_FF_OVERFLOW_Pos
DECL|CRYPTO_V2_INTR_MASKED_INSTR_OPC_ERROR_Msk|macro|CRYPTO_V2_INTR_MASKED_INSTR_OPC_ERROR_Msk
DECL|CRYPTO_V2_INTR_MASKED_INSTR_OPC_ERROR_Pos|macro|CRYPTO_V2_INTR_MASKED_INSTR_OPC_ERROR_Pos
DECL|CRYPTO_V2_INTR_MASKED_PR_DATA_AVAILABLE_Msk|macro|CRYPTO_V2_INTR_MASKED_PR_DATA_AVAILABLE_Msk
DECL|CRYPTO_V2_INTR_MASKED_PR_DATA_AVAILABLE_Pos|macro|CRYPTO_V2_INTR_MASKED_PR_DATA_AVAILABLE_Pos
DECL|CRYPTO_V2_INTR_MASKED_TR_AP_DETECT_ERROR_Msk|macro|CRYPTO_V2_INTR_MASKED_TR_AP_DETECT_ERROR_Msk
DECL|CRYPTO_V2_INTR_MASKED_TR_AP_DETECT_ERROR_Pos|macro|CRYPTO_V2_INTR_MASKED_TR_AP_DETECT_ERROR_Pos
DECL|CRYPTO_V2_INTR_MASKED_TR_DATA_AVAILABLE_Msk|macro|CRYPTO_V2_INTR_MASKED_TR_DATA_AVAILABLE_Msk
DECL|CRYPTO_V2_INTR_MASKED_TR_DATA_AVAILABLE_Pos|macro|CRYPTO_V2_INTR_MASKED_TR_DATA_AVAILABLE_Pos
DECL|CRYPTO_V2_INTR_MASKED_TR_INITIALIZED_Msk|macro|CRYPTO_V2_INTR_MASKED_TR_INITIALIZED_Msk
DECL|CRYPTO_V2_INTR_MASKED_TR_INITIALIZED_Pos|macro|CRYPTO_V2_INTR_MASKED_TR_INITIALIZED_Pos
DECL|CRYPTO_V2_INTR_MASKED_TR_RC_DETECT_ERROR_Msk|macro|CRYPTO_V2_INTR_MASKED_TR_RC_DETECT_ERROR_Msk
DECL|CRYPTO_V2_INTR_MASKED_TR_RC_DETECT_ERROR_Pos|macro|CRYPTO_V2_INTR_MASKED_TR_RC_DETECT_ERROR_Pos
DECL|CRYPTO_V2_INTR_MASK_BUS_ERROR_Msk|macro|CRYPTO_V2_INTR_MASK_BUS_ERROR_Msk
DECL|CRYPTO_V2_INTR_MASK_BUS_ERROR_Pos|macro|CRYPTO_V2_INTR_MASK_BUS_ERROR_Pos
DECL|CRYPTO_V2_INTR_MASK_INSTR_CC_ERROR_Msk|macro|CRYPTO_V2_INTR_MASK_INSTR_CC_ERROR_Msk
DECL|CRYPTO_V2_INTR_MASK_INSTR_CC_ERROR_Pos|macro|CRYPTO_V2_INTR_MASK_INSTR_CC_ERROR_Pos
DECL|CRYPTO_V2_INTR_MASK_INSTR_DEV_KEY_ERROR_Msk|macro|CRYPTO_V2_INTR_MASK_INSTR_DEV_KEY_ERROR_Msk
DECL|CRYPTO_V2_INTR_MASK_INSTR_DEV_KEY_ERROR_Pos|macro|CRYPTO_V2_INTR_MASK_INSTR_DEV_KEY_ERROR_Pos
DECL|CRYPTO_V2_INTR_MASK_INSTR_FF_LEVEL_Msk|macro|CRYPTO_V2_INTR_MASK_INSTR_FF_LEVEL_Msk
DECL|CRYPTO_V2_INTR_MASK_INSTR_FF_LEVEL_Pos|macro|CRYPTO_V2_INTR_MASK_INSTR_FF_LEVEL_Pos
DECL|CRYPTO_V2_INTR_MASK_INSTR_FF_OVERFLOW_Msk|macro|CRYPTO_V2_INTR_MASK_INSTR_FF_OVERFLOW_Msk
DECL|CRYPTO_V2_INTR_MASK_INSTR_FF_OVERFLOW_Pos|macro|CRYPTO_V2_INTR_MASK_INSTR_FF_OVERFLOW_Pos
DECL|CRYPTO_V2_INTR_MASK_INSTR_OPC_ERROR_Msk|macro|CRYPTO_V2_INTR_MASK_INSTR_OPC_ERROR_Msk
DECL|CRYPTO_V2_INTR_MASK_INSTR_OPC_ERROR_Pos|macro|CRYPTO_V2_INTR_MASK_INSTR_OPC_ERROR_Pos
DECL|CRYPTO_V2_INTR_MASK_PR_DATA_AVAILABLE_Msk|macro|CRYPTO_V2_INTR_MASK_PR_DATA_AVAILABLE_Msk
DECL|CRYPTO_V2_INTR_MASK_PR_DATA_AVAILABLE_Pos|macro|CRYPTO_V2_INTR_MASK_PR_DATA_AVAILABLE_Pos
DECL|CRYPTO_V2_INTR_MASK_TR_AP_DETECT_ERROR_Msk|macro|CRYPTO_V2_INTR_MASK_TR_AP_DETECT_ERROR_Msk
DECL|CRYPTO_V2_INTR_MASK_TR_AP_DETECT_ERROR_Pos|macro|CRYPTO_V2_INTR_MASK_TR_AP_DETECT_ERROR_Pos
DECL|CRYPTO_V2_INTR_MASK_TR_DATA_AVAILABLE_Msk|macro|CRYPTO_V2_INTR_MASK_TR_DATA_AVAILABLE_Msk
DECL|CRYPTO_V2_INTR_MASK_TR_DATA_AVAILABLE_Pos|macro|CRYPTO_V2_INTR_MASK_TR_DATA_AVAILABLE_Pos
DECL|CRYPTO_V2_INTR_MASK_TR_INITIALIZED_Msk|macro|CRYPTO_V2_INTR_MASK_TR_INITIALIZED_Msk
DECL|CRYPTO_V2_INTR_MASK_TR_INITIALIZED_Pos|macro|CRYPTO_V2_INTR_MASK_TR_INITIALIZED_Pos
DECL|CRYPTO_V2_INTR_MASK_TR_RC_DETECT_ERROR_Msk|macro|CRYPTO_V2_INTR_MASK_TR_RC_DETECT_ERROR_Msk
DECL|CRYPTO_V2_INTR_MASK_TR_RC_DETECT_ERROR_Pos|macro|CRYPTO_V2_INTR_MASK_TR_RC_DETECT_ERROR_Pos
DECL|CRYPTO_V2_INTR_PR_DATA_AVAILABLE_Msk|macro|CRYPTO_V2_INTR_PR_DATA_AVAILABLE_Msk
DECL|CRYPTO_V2_INTR_PR_DATA_AVAILABLE_Pos|macro|CRYPTO_V2_INTR_PR_DATA_AVAILABLE_Pos
DECL|CRYPTO_V2_INTR_SET_BUS_ERROR_Msk|macro|CRYPTO_V2_INTR_SET_BUS_ERROR_Msk
DECL|CRYPTO_V2_INTR_SET_BUS_ERROR_Pos|macro|CRYPTO_V2_INTR_SET_BUS_ERROR_Pos
DECL|CRYPTO_V2_INTR_SET_INSTR_CC_ERROR_Msk|macro|CRYPTO_V2_INTR_SET_INSTR_CC_ERROR_Msk
DECL|CRYPTO_V2_INTR_SET_INSTR_CC_ERROR_Pos|macro|CRYPTO_V2_INTR_SET_INSTR_CC_ERROR_Pos
DECL|CRYPTO_V2_INTR_SET_INSTR_DEV_KEY_ERROR_Msk|macro|CRYPTO_V2_INTR_SET_INSTR_DEV_KEY_ERROR_Msk
DECL|CRYPTO_V2_INTR_SET_INSTR_DEV_KEY_ERROR_Pos|macro|CRYPTO_V2_INTR_SET_INSTR_DEV_KEY_ERROR_Pos
DECL|CRYPTO_V2_INTR_SET_INSTR_FF_LEVEL_Msk|macro|CRYPTO_V2_INTR_SET_INSTR_FF_LEVEL_Msk
DECL|CRYPTO_V2_INTR_SET_INSTR_FF_LEVEL_Pos|macro|CRYPTO_V2_INTR_SET_INSTR_FF_LEVEL_Pos
DECL|CRYPTO_V2_INTR_SET_INSTR_FF_OVERFLOW_Msk|macro|CRYPTO_V2_INTR_SET_INSTR_FF_OVERFLOW_Msk
DECL|CRYPTO_V2_INTR_SET_INSTR_FF_OVERFLOW_Pos|macro|CRYPTO_V2_INTR_SET_INSTR_FF_OVERFLOW_Pos
DECL|CRYPTO_V2_INTR_SET_INSTR_OPC_ERROR_Msk|macro|CRYPTO_V2_INTR_SET_INSTR_OPC_ERROR_Msk
DECL|CRYPTO_V2_INTR_SET_INSTR_OPC_ERROR_Pos|macro|CRYPTO_V2_INTR_SET_INSTR_OPC_ERROR_Pos
DECL|CRYPTO_V2_INTR_SET_PR_DATA_AVAILABLE_Msk|macro|CRYPTO_V2_INTR_SET_PR_DATA_AVAILABLE_Msk
DECL|CRYPTO_V2_INTR_SET_PR_DATA_AVAILABLE_Pos|macro|CRYPTO_V2_INTR_SET_PR_DATA_AVAILABLE_Pos
DECL|CRYPTO_V2_INTR_SET_TR_AP_DETECT_ERROR_Msk|macro|CRYPTO_V2_INTR_SET_TR_AP_DETECT_ERROR_Msk
DECL|CRYPTO_V2_INTR_SET_TR_AP_DETECT_ERROR_Pos|macro|CRYPTO_V2_INTR_SET_TR_AP_DETECT_ERROR_Pos
DECL|CRYPTO_V2_INTR_SET_TR_DATA_AVAILABLE_Msk|macro|CRYPTO_V2_INTR_SET_TR_DATA_AVAILABLE_Msk
DECL|CRYPTO_V2_INTR_SET_TR_DATA_AVAILABLE_Pos|macro|CRYPTO_V2_INTR_SET_TR_DATA_AVAILABLE_Pos
DECL|CRYPTO_V2_INTR_SET_TR_INITIALIZED_Msk|macro|CRYPTO_V2_INTR_SET_TR_INITIALIZED_Msk
DECL|CRYPTO_V2_INTR_SET_TR_INITIALIZED_Pos|macro|CRYPTO_V2_INTR_SET_TR_INITIALIZED_Pos
DECL|CRYPTO_V2_INTR_SET_TR_RC_DETECT_ERROR_Msk|macro|CRYPTO_V2_INTR_SET_TR_RC_DETECT_ERROR_Msk
DECL|CRYPTO_V2_INTR_SET_TR_RC_DETECT_ERROR_Pos|macro|CRYPTO_V2_INTR_SET_TR_RC_DETECT_ERROR_Pos
DECL|CRYPTO_V2_INTR_TR_AP_DETECT_ERROR_Msk|macro|CRYPTO_V2_INTR_TR_AP_DETECT_ERROR_Msk
DECL|CRYPTO_V2_INTR_TR_AP_DETECT_ERROR_Pos|macro|CRYPTO_V2_INTR_TR_AP_DETECT_ERROR_Pos
DECL|CRYPTO_V2_INTR_TR_DATA_AVAILABLE_Msk|macro|CRYPTO_V2_INTR_TR_DATA_AVAILABLE_Msk
DECL|CRYPTO_V2_INTR_TR_DATA_AVAILABLE_Pos|macro|CRYPTO_V2_INTR_TR_DATA_AVAILABLE_Pos
DECL|CRYPTO_V2_INTR_TR_INITIALIZED_Msk|macro|CRYPTO_V2_INTR_TR_INITIALIZED_Msk
DECL|CRYPTO_V2_INTR_TR_INITIALIZED_Pos|macro|CRYPTO_V2_INTR_TR_INITIALIZED_Pos
DECL|CRYPTO_V2_INTR_TR_RC_DETECT_ERROR_Msk|macro|CRYPTO_V2_INTR_TR_RC_DETECT_ERROR_Msk
DECL|CRYPTO_V2_INTR_TR_RC_DETECT_ERROR_Pos|macro|CRYPTO_V2_INTR_TR_RC_DETECT_ERROR_Pos
DECL|CRYPTO_V2_LOAD0_FF_STATUS_BUSY_Msk|macro|CRYPTO_V2_LOAD0_FF_STATUS_BUSY_Msk
DECL|CRYPTO_V2_LOAD0_FF_STATUS_BUSY_Pos|macro|CRYPTO_V2_LOAD0_FF_STATUS_BUSY_Pos
DECL|CRYPTO_V2_LOAD0_FF_STATUS_USED5_Msk|macro|CRYPTO_V2_LOAD0_FF_STATUS_USED5_Msk
DECL|CRYPTO_V2_LOAD0_FF_STATUS_USED5_Pos|macro|CRYPTO_V2_LOAD0_FF_STATUS_USED5_Pos
DECL|CRYPTO_V2_LOAD1_FF_STATUS_BUSY_Msk|macro|CRYPTO_V2_LOAD1_FF_STATUS_BUSY_Msk
DECL|CRYPTO_V2_LOAD1_FF_STATUS_BUSY_Pos|macro|CRYPTO_V2_LOAD1_FF_STATUS_BUSY_Pos
DECL|CRYPTO_V2_LOAD1_FF_STATUS_USED5_Msk|macro|CRYPTO_V2_LOAD1_FF_STATUS_USED5_Msk
DECL|CRYPTO_V2_LOAD1_FF_STATUS_USED5_Pos|macro|CRYPTO_V2_LOAD1_FF_STATUS_USED5_Pos
DECL|CRYPTO_V2_MEM_BUFF_DATA32_Msk|macro|CRYPTO_V2_MEM_BUFF_DATA32_Msk
DECL|CRYPTO_V2_MEM_BUFF_DATA32_Pos|macro|CRYPTO_V2_MEM_BUFF_DATA32_Pos
DECL|CRYPTO_V2_PR_CMD_START_Msk|macro|CRYPTO_V2_PR_CMD_START_Msk
DECL|CRYPTO_V2_PR_CMD_START_Pos|macro|CRYPTO_V2_PR_CMD_START_Pos
DECL|CRYPTO_V2_PR_LFSR_CTL0_LFSR32_Msk|macro|CRYPTO_V2_PR_LFSR_CTL0_LFSR32_Msk
DECL|CRYPTO_V2_PR_LFSR_CTL0_LFSR32_Pos|macro|CRYPTO_V2_PR_LFSR_CTL0_LFSR32_Pos
DECL|CRYPTO_V2_PR_LFSR_CTL1_LFSR31_Msk|macro|CRYPTO_V2_PR_LFSR_CTL1_LFSR31_Msk
DECL|CRYPTO_V2_PR_LFSR_CTL1_LFSR31_Pos|macro|CRYPTO_V2_PR_LFSR_CTL1_LFSR31_Pos
DECL|CRYPTO_V2_PR_LFSR_CTL2_LFSR29_Msk|macro|CRYPTO_V2_PR_LFSR_CTL2_LFSR29_Msk
DECL|CRYPTO_V2_PR_LFSR_CTL2_LFSR29_Pos|macro|CRYPTO_V2_PR_LFSR_CTL2_LFSR29_Pos
DECL|CRYPTO_V2_PR_MAX_CTL_DATA32_Msk|macro|CRYPTO_V2_PR_MAX_CTL_DATA32_Msk
DECL|CRYPTO_V2_PR_MAX_CTL_DATA32_Pos|macro|CRYPTO_V2_PR_MAX_CTL_DATA32_Pos
DECL|CRYPTO_V2_PR_RESULT_DATA32_Msk|macro|CRYPTO_V2_PR_RESULT_DATA32_Msk
DECL|CRYPTO_V2_PR_RESULT_DATA32_Pos|macro|CRYPTO_V2_PR_RESULT_DATA32_Pos
DECL|CRYPTO_V2_RAM_PWR_CTL_PWR_MODE_Msk|macro|CRYPTO_V2_RAM_PWR_CTL_PWR_MODE_Msk
DECL|CRYPTO_V2_RAM_PWR_CTL_PWR_MODE_Pos|macro|CRYPTO_V2_RAM_PWR_CTL_PWR_MODE_Pos
DECL|CRYPTO_V2_RAM_PWR_DELAY_CTL_UP_Msk|macro|CRYPTO_V2_RAM_PWR_DELAY_CTL_UP_Msk
DECL|CRYPTO_V2_RAM_PWR_DELAY_CTL_UP_Pos|macro|CRYPTO_V2_RAM_PWR_DELAY_CTL_UP_Pos
DECL|CRYPTO_V2_RESULT_DATA_Msk|macro|CRYPTO_V2_RESULT_DATA_Msk
DECL|CRYPTO_V2_RESULT_DATA_Pos|macro|CRYPTO_V2_RESULT_DATA_Pos
DECL|CRYPTO_V2_SECTION_SIZE|macro|CRYPTO_V2_SECTION_SIZE
DECL|CRYPTO_V2_STATUS_BUSY_Msk|macro|CRYPTO_V2_STATUS_BUSY_Msk
DECL|CRYPTO_V2_STATUS_BUSY_Pos|macro|CRYPTO_V2_STATUS_BUSY_Pos
DECL|CRYPTO_V2_STORE_FF_STATUS_BUSY_Msk|macro|CRYPTO_V2_STORE_FF_STATUS_BUSY_Msk
DECL|CRYPTO_V2_STORE_FF_STATUS_BUSY_Pos|macro|CRYPTO_V2_STORE_FF_STATUS_BUSY_Pos
DECL|CRYPTO_V2_STORE_FF_STATUS_USED5_Msk|macro|CRYPTO_V2_STORE_FF_STATUS_USED5_Msk
DECL|CRYPTO_V2_STORE_FF_STATUS_USED5_Pos|macro|CRYPTO_V2_STORE_FF_STATUS_USED5_Pos
DECL|CRYPTO_V2_TR_CMD_START_Msk|macro|CRYPTO_V2_TR_CMD_START_Msk
DECL|CRYPTO_V2_TR_CMD_START_Pos|macro|CRYPTO_V2_TR_CMD_START_Pos
DECL|CRYPTO_V2_TR_CTL0_INIT_DELAY_Msk|macro|CRYPTO_V2_TR_CTL0_INIT_DELAY_Msk
DECL|CRYPTO_V2_TR_CTL0_INIT_DELAY_Pos|macro|CRYPTO_V2_TR_CTL0_INIT_DELAY_Pos
DECL|CRYPTO_V2_TR_CTL0_RED_CLOCK_DIV_Msk|macro|CRYPTO_V2_TR_CTL0_RED_CLOCK_DIV_Msk
DECL|CRYPTO_V2_TR_CTL0_RED_CLOCK_DIV_Pos|macro|CRYPTO_V2_TR_CTL0_RED_CLOCK_DIV_Pos
DECL|CRYPTO_V2_TR_CTL0_SAMPLE_CLOCK_DIV_Msk|macro|CRYPTO_V2_TR_CTL0_SAMPLE_CLOCK_DIV_Msk
DECL|CRYPTO_V2_TR_CTL0_SAMPLE_CLOCK_DIV_Pos|macro|CRYPTO_V2_TR_CTL0_SAMPLE_CLOCK_DIV_Pos
DECL|CRYPTO_V2_TR_CTL0_STOP_ON_AP_DETECT_Msk|macro|CRYPTO_V2_TR_CTL0_STOP_ON_AP_DETECT_Msk
DECL|CRYPTO_V2_TR_CTL0_STOP_ON_AP_DETECT_Pos|macro|CRYPTO_V2_TR_CTL0_STOP_ON_AP_DETECT_Pos
DECL|CRYPTO_V2_TR_CTL0_STOP_ON_RC_DETECT_Msk|macro|CRYPTO_V2_TR_CTL0_STOP_ON_RC_DETECT_Msk
DECL|CRYPTO_V2_TR_CTL0_STOP_ON_RC_DETECT_Pos|macro|CRYPTO_V2_TR_CTL0_STOP_ON_RC_DETECT_Pos
DECL|CRYPTO_V2_TR_CTL0_VON_NEUMANN_CORR_Msk|macro|CRYPTO_V2_TR_CTL0_VON_NEUMANN_CORR_Msk
DECL|CRYPTO_V2_TR_CTL0_VON_NEUMANN_CORR_Pos|macro|CRYPTO_V2_TR_CTL0_VON_NEUMANN_CORR_Pos
DECL|CRYPTO_V2_TR_CTL1_FIRO15_EN_Msk|macro|CRYPTO_V2_TR_CTL1_FIRO15_EN_Msk
DECL|CRYPTO_V2_TR_CTL1_FIRO15_EN_Pos|macro|CRYPTO_V2_TR_CTL1_FIRO15_EN_Pos
DECL|CRYPTO_V2_TR_CTL1_FIRO31_EN_Msk|macro|CRYPTO_V2_TR_CTL1_FIRO31_EN_Msk
DECL|CRYPTO_V2_TR_CTL1_FIRO31_EN_Pos|macro|CRYPTO_V2_TR_CTL1_FIRO31_EN_Pos
DECL|CRYPTO_V2_TR_CTL1_GARO15_EN_Msk|macro|CRYPTO_V2_TR_CTL1_GARO15_EN_Msk
DECL|CRYPTO_V2_TR_CTL1_GARO15_EN_Pos|macro|CRYPTO_V2_TR_CTL1_GARO15_EN_Pos
DECL|CRYPTO_V2_TR_CTL1_GARO31_EN_Msk|macro|CRYPTO_V2_TR_CTL1_GARO31_EN_Msk
DECL|CRYPTO_V2_TR_CTL1_GARO31_EN_Pos|macro|CRYPTO_V2_TR_CTL1_GARO31_EN_Pos
DECL|CRYPTO_V2_TR_CTL1_RO11_EN_Msk|macro|CRYPTO_V2_TR_CTL1_RO11_EN_Msk
DECL|CRYPTO_V2_TR_CTL1_RO11_EN_Pos|macro|CRYPTO_V2_TR_CTL1_RO11_EN_Pos
DECL|CRYPTO_V2_TR_CTL1_RO15_EN_Msk|macro|CRYPTO_V2_TR_CTL1_RO15_EN_Msk
DECL|CRYPTO_V2_TR_CTL1_RO15_EN_Pos|macro|CRYPTO_V2_TR_CTL1_RO15_EN_Pos
DECL|CRYPTO_V2_TR_CTL2_SIZE_Msk|macro|CRYPTO_V2_TR_CTL2_SIZE_Msk
DECL|CRYPTO_V2_TR_CTL2_SIZE_Pos|macro|CRYPTO_V2_TR_CTL2_SIZE_Pos
DECL|CRYPTO_V2_TR_FIRO_CTL_POLYNOMIAL31_Msk|macro|CRYPTO_V2_TR_FIRO_CTL_POLYNOMIAL31_Msk
DECL|CRYPTO_V2_TR_FIRO_CTL_POLYNOMIAL31_Pos|macro|CRYPTO_V2_TR_FIRO_CTL_POLYNOMIAL31_Pos
DECL|CRYPTO_V2_TR_GARO_CTL_POLYNOMIAL31_Msk|macro|CRYPTO_V2_TR_GARO_CTL_POLYNOMIAL31_Msk
DECL|CRYPTO_V2_TR_GARO_CTL_POLYNOMIAL31_Pos|macro|CRYPTO_V2_TR_GARO_CTL_POLYNOMIAL31_Pos
DECL|CRYPTO_V2_TR_MON_AP_CTL_CUTOFF_COUNT16_Msk|macro|CRYPTO_V2_TR_MON_AP_CTL_CUTOFF_COUNT16_Msk
DECL|CRYPTO_V2_TR_MON_AP_CTL_CUTOFF_COUNT16_Pos|macro|CRYPTO_V2_TR_MON_AP_CTL_CUTOFF_COUNT16_Pos
DECL|CRYPTO_V2_TR_MON_AP_CTL_WINDOW_SIZE_Msk|macro|CRYPTO_V2_TR_MON_AP_CTL_WINDOW_SIZE_Msk
DECL|CRYPTO_V2_TR_MON_AP_CTL_WINDOW_SIZE_Pos|macro|CRYPTO_V2_TR_MON_AP_CTL_WINDOW_SIZE_Pos
DECL|CRYPTO_V2_TR_MON_AP_STATUS0_BIT_Msk|macro|CRYPTO_V2_TR_MON_AP_STATUS0_BIT_Msk
DECL|CRYPTO_V2_TR_MON_AP_STATUS0_BIT_Pos|macro|CRYPTO_V2_TR_MON_AP_STATUS0_BIT_Pos
DECL|CRYPTO_V2_TR_MON_AP_STATUS1_OCC_COUNT_Msk|macro|CRYPTO_V2_TR_MON_AP_STATUS1_OCC_COUNT_Msk
DECL|CRYPTO_V2_TR_MON_AP_STATUS1_OCC_COUNT_Pos|macro|CRYPTO_V2_TR_MON_AP_STATUS1_OCC_COUNT_Pos
DECL|CRYPTO_V2_TR_MON_AP_STATUS1_WINDOW_INDEX_Msk|macro|CRYPTO_V2_TR_MON_AP_STATUS1_WINDOW_INDEX_Msk
DECL|CRYPTO_V2_TR_MON_AP_STATUS1_WINDOW_INDEX_Pos|macro|CRYPTO_V2_TR_MON_AP_STATUS1_WINDOW_INDEX_Pos
DECL|CRYPTO_V2_TR_MON_CMD_START_AP_Msk|macro|CRYPTO_V2_TR_MON_CMD_START_AP_Msk
DECL|CRYPTO_V2_TR_MON_CMD_START_AP_Pos|macro|CRYPTO_V2_TR_MON_CMD_START_AP_Pos
DECL|CRYPTO_V2_TR_MON_CMD_START_RC_Msk|macro|CRYPTO_V2_TR_MON_CMD_START_RC_Msk
DECL|CRYPTO_V2_TR_MON_CMD_START_RC_Pos|macro|CRYPTO_V2_TR_MON_CMD_START_RC_Pos
DECL|CRYPTO_V2_TR_MON_CTL_BITSTREAM_SEL_Msk|macro|CRYPTO_V2_TR_MON_CTL_BITSTREAM_SEL_Msk
DECL|CRYPTO_V2_TR_MON_CTL_BITSTREAM_SEL_Pos|macro|CRYPTO_V2_TR_MON_CTL_BITSTREAM_SEL_Pos
DECL|CRYPTO_V2_TR_MON_RC_CTL_CUTOFF_COUNT8_Msk|macro|CRYPTO_V2_TR_MON_RC_CTL_CUTOFF_COUNT8_Msk
DECL|CRYPTO_V2_TR_MON_RC_CTL_CUTOFF_COUNT8_Pos|macro|CRYPTO_V2_TR_MON_RC_CTL_CUTOFF_COUNT8_Pos
DECL|CRYPTO_V2_TR_MON_RC_STATUS0_BIT_Msk|macro|CRYPTO_V2_TR_MON_RC_STATUS0_BIT_Msk
DECL|CRYPTO_V2_TR_MON_RC_STATUS0_BIT_Pos|macro|CRYPTO_V2_TR_MON_RC_STATUS0_BIT_Pos
DECL|CRYPTO_V2_TR_MON_RC_STATUS1_REP_COUNT_Msk|macro|CRYPTO_V2_TR_MON_RC_STATUS1_REP_COUNT_Msk
DECL|CRYPTO_V2_TR_MON_RC_STATUS1_REP_COUNT_Pos|macro|CRYPTO_V2_TR_MON_RC_STATUS1_REP_COUNT_Pos
DECL|CRYPTO_V2_TR_RESULT_DATA32_Msk|macro|CRYPTO_V2_TR_RESULT_DATA32_Msk
DECL|CRYPTO_V2_TR_RESULT_DATA32_Pos|macro|CRYPTO_V2_TR_RESULT_DATA32_Pos
DECL|CRYPTO_V2_TR_STATUS_INITIALIZED_Msk|macro|CRYPTO_V2_TR_STATUS_INITIALIZED_Msk
DECL|CRYPTO_V2_TR_STATUS_INITIALIZED_Pos|macro|CRYPTO_V2_TR_STATUS_INITIALIZED_Pos
DECL|CRYPTO_V2_Type|typedef|} CRYPTO_V2_Type; /*!< Size = 65536 (0x10000) */
DECL|CRYPTO_V2_VU_CTL0_ALWAYS_EXECUTE_Msk|macro|CRYPTO_V2_VU_CTL0_ALWAYS_EXECUTE_Msk
DECL|CRYPTO_V2_VU_CTL0_ALWAYS_EXECUTE_Pos|macro|CRYPTO_V2_VU_CTL0_ALWAYS_EXECUTE_Pos
DECL|CRYPTO_V2_VU_CTL1_ADDR24_Msk|macro|CRYPTO_V2_VU_CTL1_ADDR24_Msk
DECL|CRYPTO_V2_VU_CTL1_ADDR24_Pos|macro|CRYPTO_V2_VU_CTL1_ADDR24_Pos
DECL|CRYPTO_V2_VU_CTL2_MASK_Msk|macro|CRYPTO_V2_VU_CTL2_MASK_Msk
DECL|CRYPTO_V2_VU_CTL2_MASK_Pos|macro|CRYPTO_V2_VU_CTL2_MASK_Pos
DECL|CRYPTO_V2_VU_RF_DATA_DATA32_Msk|macro|CRYPTO_V2_VU_RF_DATA_DATA32_Msk
DECL|CRYPTO_V2_VU_RF_DATA_DATA32_Pos|macro|CRYPTO_V2_VU_RF_DATA_DATA32_Pos
DECL|CRYPTO_V2_VU_STATUS_CARRY_Msk|macro|CRYPTO_V2_VU_STATUS_CARRY_Msk
DECL|CRYPTO_V2_VU_STATUS_CARRY_Pos|macro|CRYPTO_V2_VU_STATUS_CARRY_Pos
DECL|CRYPTO_V2_VU_STATUS_EVEN_Msk|macro|CRYPTO_V2_VU_STATUS_EVEN_Msk
DECL|CRYPTO_V2_VU_STATUS_EVEN_Pos|macro|CRYPTO_V2_VU_STATUS_EVEN_Pos
DECL|CRYPTO_V2_VU_STATUS_ONE_Msk|macro|CRYPTO_V2_VU_STATUS_ONE_Msk
DECL|CRYPTO_V2_VU_STATUS_ONE_Pos|macro|CRYPTO_V2_VU_STATUS_ONE_Pos
DECL|CRYPTO_V2_VU_STATUS_ZERO_Msk|macro|CRYPTO_V2_VU_STATUS_ZERO_Msk
DECL|CRYPTO_V2_VU_STATUS_ZERO_Pos|macro|CRYPTO_V2_VU_STATUS_ZERO_Pos
DECL|CTL|member|__IOM uint32_t CTL; /*!< 0x00000000 Control */
DECL|DEV_KEY_ADDR0_CTL|member|__IOM uint32_t DEV_KEY_ADDR0_CTL; /*!< 0x00002000 Device key address 0 control */
DECL|DEV_KEY_ADDR0|member|__IOM uint32_t DEV_KEY_ADDR0; /*!< 0x00002004 Device key address 0 */
DECL|DEV_KEY_ADDR1_CTL|member|__IOM uint32_t DEV_KEY_ADDR1_CTL; /*!< 0x00002020 Device key address 1 control */
DECL|DEV_KEY_ADDR1|member|__IOM uint32_t DEV_KEY_ADDR1; /*!< 0x00002024 Device key address 1 control */
DECL|DEV_KEY_CTL0|member|__IOM uint32_t DEV_KEY_CTL0; /*!< 0x00002100 Device key control 0 */
DECL|DEV_KEY_CTL1|member|__IOM uint32_t DEV_KEY_CTL1; /*!< 0x00002120 Device key control 1 */
DECL|DEV_KEY_STATUS|member|__IM uint32_t DEV_KEY_STATUS; /*!< 0x00002080 Device key status */
DECL|ECC_CTL|member|__IOM uint32_t ECC_CTL; /*!< 0x00000010 ECC control */
DECL|ERROR_STATUS0|member|__IM uint32_t ERROR_STATUS0; /*!< 0x00000020 Error status 0 */
DECL|ERROR_STATUS1|member|__IOM uint32_t ERROR_STATUS1; /*!< 0x00000024 Error status 1 */
DECL|INSTR_FF_CTL|member|__IOM uint32_t INSTR_FF_CTL; /*!< 0x00001040 Instruction FIFO control */
DECL|INSTR_FF_STATUS|member|__IM uint32_t INSTR_FF_STATUS; /*!< 0x00001044 Instruction FIFO status */
DECL|INSTR_FF_WR|member|__OM uint32_t INSTR_FF_WR; /*!< 0x00001048 Instruction FIFO write */
DECL|INTR_MASKED|member|__IM uint32_t INTR_MASKED; /*!< 0x0000010C Interrupt masked register */
DECL|INTR_MASK|member|__IOM uint32_t INTR_MASK; /*!< 0x00000108 Interrupt mask register */
DECL|INTR_SET|member|__IOM uint32_t INTR_SET; /*!< 0x00000104 Interrupt set register */
DECL|INTR|member|__IOM uint32_t INTR; /*!< 0x00000100 Interrupt register */
DECL|LOAD0_FF_STATUS|member|__IM uint32_t LOAD0_FF_STATUS; /*!< 0x000010C0 Load 0 FIFO status */
DECL|LOAD1_FF_STATUS|member|__IM uint32_t LOAD1_FF_STATUS; /*!< 0x000010D0 Load 1 FIFO status */
DECL|MEM_BUFF|member|__IOM uint32_t MEM_BUFF[8192]; /*!< 0x00008000 Memory buffer */
DECL|PR_CMD|member|__IOM uint32_t PR_CMD; /*!< 0x00000210 Pseudo random command */
DECL|PR_LFSR_CTL0|member|__IOM uint32_t PR_LFSR_CTL0; /*!< 0x00000200 Pseudo random LFSR control 0 */
DECL|PR_LFSR_CTL1|member|__IOM uint32_t PR_LFSR_CTL1; /*!< 0x00000204 Pseudo random LFSR control 1 */
DECL|PR_LFSR_CTL2|member|__IOM uint32_t PR_LFSR_CTL2; /*!< 0x00000208 Pseudo random LFSR control 2 */
DECL|PR_MAX_CTL|member|__IOM uint32_t PR_MAX_CTL; /*!< 0x0000020C Pseudo random maximum control */
DECL|PR_RESULT|member|__IOM uint32_t PR_RESULT; /*!< 0x00000218 Pseudo random result */
DECL|RAM_PWR_CTL|member|__IOM uint32_t RAM_PWR_CTL; /*!< 0x00000008 SRAM power control */
DECL|RAM_PWR_DELAY_CTL|member|__IOM uint32_t RAM_PWR_DELAY_CTL; /*!< 0x0000000C SRAM power delay control */
DECL|RESERVED10|member|__IM uint32_t RESERVED10;
DECL|RESERVED11|member|__IM uint32_t RESERVED11;
DECL|RESERVED12|member|__IM uint32_t RESERVED12;
DECL|RESERVED13|member|__IM uint32_t RESERVED13[837];
DECL|RESERVED14|member|__IM uint32_t RESERVED14[14];
DECL|RESERVED15|member|__IM uint32_t RESERVED15[29];
DECL|RESERVED16|member|__IM uint32_t RESERVED16[3];
DECL|RESERVED17|member|__IM uint32_t RESERVED17[7];
DECL|RESERVED18|member|__IM uint32_t RESERVED18[3];
DECL|RESERVED19|member|__IM uint32_t RESERVED19[31];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[3];
DECL|RESERVED20|member|__IM uint32_t RESERVED20[159];
DECL|RESERVED21|member|__IM uint32_t RESERVED21[3];
DECL|RESERVED22|member|__IM uint32_t RESERVED22[3];
DECL|RESERVED23|member|__IM uint32_t RESERVED23[7];
DECL|RESERVED24|member|__IM uint32_t RESERVED24;
DECL|RESERVED25|member|__IM uint32_t RESERVED25[13];
DECL|RESERVED26|member|__IM uint32_t RESERVED26;
DECL|RESERVED27|member|__IM uint32_t RESERVED27[11];
DECL|RESERVED28|member|__IM uint32_t RESERVED28[704];
DECL|RESERVED29|member|__IM uint32_t RESERVED29[6];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[54];
DECL|RESERVED30|member|__IM uint32_t RESERVED30[22];
DECL|RESERVED31|member|__IM uint32_t RESERVED31[31];
DECL|RESERVED32|member|__IM uint32_t RESERVED32[7];
DECL|RESERVED33|member|__IM uint32_t RESERVED33[6071];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[60];
DECL|RESERVED4|member|__IM uint32_t RESERVED4;
DECL|RESERVED5|member|__IM uint32_t RESERVED5[25];
DECL|RESERVED6|member|__IM uint32_t RESERVED6;
DECL|RESERVED7|member|__IM uint32_t RESERVED7;
DECL|RESERVED8|member|__IM uint32_t RESERVED8[6];
DECL|RESERVED9|member|__IM uint32_t RESERVED9;
DECL|RESERVED|member|__IM uint32_t RESERVED;
DECL|RESULT|member|__IOM uint32_t RESULT; /*!< 0x00001180 Result */
DECL|STATUS|member|__IM uint32_t STATUS; /*!< 0x00001004 Status */
DECL|STORE_FF_STATUS|member|__IM uint32_t STORE_FF_STATUS; /*!< 0x000010F0 Store FIFO status */
DECL|TR_CMD|member|__IOM uint32_t TR_CMD; /*!< 0x00000290 True random command */
DECL|TR_CTL0|member|__IOM uint32_t TR_CTL0; /*!< 0x00000280 True random control 0 */
DECL|TR_CTL1|member|__IOM uint32_t TR_CTL1; /*!< 0x00000284 True random control 1 */
DECL|TR_CTL2|member|__IOM uint32_t TR_CTL2; /*!< 0x00000288 True random control 2 */
DECL|TR_FIRO_CTL|member|__IOM uint32_t TR_FIRO_CTL; /*!< 0x000002A4 True random FIRO control */
DECL|TR_GARO_CTL|member|__IOM uint32_t TR_GARO_CTL; /*!< 0x000002A0 True random GARO control */
DECL|TR_MON_AP_CTL|member|__IOM uint32_t TR_MON_AP_CTL; /*!< 0x000002E0 True random monitor AP control */
DECL|TR_MON_AP_STATUS0|member|__IM uint32_t TR_MON_AP_STATUS0; /*!< 0x000002E8 True random monitor AP status 0 */
DECL|TR_MON_AP_STATUS1|member|__IM uint32_t TR_MON_AP_STATUS1; /*!< 0x000002EC True random monitor AP status 1 */
DECL|TR_MON_CMD|member|__IOM uint32_t TR_MON_CMD; /*!< 0x000002C8 True random monitor command */
DECL|TR_MON_CTL|member|__IOM uint32_t TR_MON_CTL; /*!< 0x000002C0 True random monitor control */
DECL|TR_MON_RC_CTL|member|__IOM uint32_t TR_MON_RC_CTL; /*!< 0x000002D0 True random monitor RC control */
DECL|TR_MON_RC_STATUS0|member|__IM uint32_t TR_MON_RC_STATUS0; /*!< 0x000002D8 True random monitor RC status 0 */
DECL|TR_MON_RC_STATUS1|member|__IM uint32_t TR_MON_RC_STATUS1; /*!< 0x000002DC True random monitor RC status 1 */
DECL|TR_RESULT|member|__IOM uint32_t TR_RESULT; /*!< 0x00000298 True random result */
DECL|TR_STATUS|member|__IM uint32_t TR_STATUS; /*!< 0x0000028C True random status */
DECL|VU_CTL0|member|__IOM uint32_t VU_CTL0; /*!< 0x00001480 Vector unit control 0 */
DECL|VU_CTL1|member|__IOM uint32_t VU_CTL1; /*!< 0x00001484 Vector unit control 1 */
DECL|VU_CTL2|member|__IOM uint32_t VU_CTL2; /*!< 0x00001488 Vector unit control 2 */
DECL|VU_RF_DATA|member|__IM uint32_t VU_RF_DATA[16]; /*!< 0x000014C0 Vector unit register-file */
DECL|VU_STATUS|member|__IM uint32_t VU_STATUS; /*!< 0x00001490 Vector unit status */
DECL|_CYIP_CRYPTO_V2_H_|macro|_CYIP_CRYPTO_V2_H_
