--------------------------------------------------------------------------------
Release 11.4 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/11.1/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e
200 -xml system.twx system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vsx95t,ff1136,-1 (PRODUCTION 1.66 2009-11-16, STEPPING level 0)
Report level:             error report, limited to 200 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY 
   FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO        TIMEGRP "RAMS" 10 ns; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "epb_cs_n_IBUF" MAXDELAY = 4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.801ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "chan_550_adc_mkid/chan_550_adc_mkid/drdy_clk" PERIOD = 
3.6364 ns HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "chan_550_adc_mkid/chan_550_adc_mkid/drdy_clk" PERIOD = 
3.6364 ns HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"chan_550_adc_mkid/chan_550_adc_mkid/dcm_clk" derived from  NET 
"chan_550_adc_mkid/chan_550_adc_mkid/drdy_clk" PERIOD = 3.6364 ns HIGH        
50%;  duty cycle corrected to 3.636 nS  HIGH 1.818 nS  

 130758 paths analyzed, 85796 endpoints analyzed, 16 failing endpoints
 16 timing errors detected. (16 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.783ns.
--------------------------------------------------------------------------------
Slack:                  -0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.421ns (1.633 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEBU3      net (fanout=104)      3.074   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKBWRCLKU Trcck_WEB             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.169ns (1.095ns logic, 3.074ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.421ns (1.633 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEBU1      net (fanout=104)      3.074   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKBWRCLKU Trcck_WEB             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.169ns (1.095ns logic, 3.074ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.426ns (1.638 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEBL1      net (fanout=104)      3.074   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKBWRCLKL Trcck_WEB             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.169ns (1.095ns logic, 3.074ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.426ns (1.638 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEBL0      net (fanout=104)      3.074   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKBWRCLKL Trcck_WEB             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.169ns (1.095ns logic, 3.074ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.426ns (1.638 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEBL3      net (fanout=104)      3.074   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKBWRCLKL Trcck_WEB             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.169ns (1.095ns logic, 3.074ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.426ns (1.638 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEBL2      net (fanout=104)      3.074   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKBWRCLKL Trcck_WEB             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.169ns (1.095ns logic, 3.074ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.150ns (Levels of Logic = 0)
  Clock Path Skew:      0.421ns (1.633 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEBU2      net (fanout=104)      3.055   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKBWRCLKU Trcck_WEB             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.150ns (1.095ns logic, 3.055ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.150ns (Levels of Logic = 0)
  Clock Path Skew:      0.421ns (1.633 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEBU0      net (fanout=104)      3.055   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKBWRCLKU Trcck_WEB             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.150ns (1.095ns logic, 3.055ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.421ns (1.633 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEAU3      net (fanout=104)      2.988   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKARDCLKU Trcck_WEA             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.083ns (1.095ns logic, 2.988ns route)
                                                         (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.421ns (1.633 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEAU2      net (fanout=104)      2.988   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKARDCLKU Trcck_WEA             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.083ns (1.095ns logic, 2.988ns route)
                                                         (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.426ns (1.638 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEAL3      net (fanout=104)      2.988   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKARDCLKL Trcck_WEA             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.083ns (1.095ns logic, 2.988ns route)
                                                         (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.426ns (1.638 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEAL2      net (fanout=104)      2.988   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKARDCLKL Trcck_WEA             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.083ns (1.095ns logic, 2.988ns route)
                                                         (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.421ns (1.633 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEAU1      net (fanout=104)      2.964   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKARDCLKU Trcck_WEA             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.059ns (1.095ns logic, 2.964ns route)
                                                         (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.426ns (1.638 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEAL0      net (fanout=104)      2.964   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKARDCLKL Trcck_WEA             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.059ns (1.095ns logic, 2.964ns route)
                                                         (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.421ns (1.633 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEAU0      net (fanout=104)      2.951   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKARDCLKU Trcck_WEA             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram7/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.046ns (1.095ns logic, 2.951ns route)
                                                         (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      4.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.426ns (1.638 - 1.212)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y92.AQ        Tcko                  0.471   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X2Y8.WEAL1      net (fanout=104)      2.951   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/delay30_q_net
    RAMB36_X2Y8.CLKARDCLKL Trcck_WEA             0.624   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/single_port_ram2/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        4.046ns (1.095ns logic, 2.951ns route)
                                                         (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dly_clk_n = PERIOD TIMEGRP "dly_clk_n" 200 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.600ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_epb_clk = PERIOD TIMEGRP "epb_clk" 88 MHz HIGH 50%;

 382709 paths analyzed, 10701 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.317ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         10 ns;

 432 paths analyzed, 432 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.981ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         10 ns;

 144 paths analyzed, 144 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.006ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" 10 ns;

 311 paths analyzed, 311 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.715ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" 10 ns;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS" 10 ns;

 45 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.257ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS" 10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.773ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.346ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP "adcmkid1_DRDY_I_p" 
3.636 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP "adcmkid1_DRDY_I_n" 
3.636 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk 
= PERIOD TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_mem_clk"         
TS_dly_clk_n * 1.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.221ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk = PERIOD 
TIMEGRP         "chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk" 
TS_adcmkid1_DRDY_I_p         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk_0 = PERIOD 
TIMEGRP         "chan_550_adc_mkid_chan_550_adc_mkid_dcm_clk_0" 
TS_adcmkid1_DRDY_I_n         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD    
     TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int"         
TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;

 10851 paths analyzed, 5528 endpoints analyzed, 5 failing endpoints
 5 timing errors detected. (5 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.304ns.
--------------------------------------------------------------------------------
Slack:                  -0.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.731ns (Levels of Logic = 4)
  Clock Path Skew:      -0.384ns (3.215 - 3.599)
  Source Clock:         dram_sys_dram_clk_div rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y100.AQ     Tcko                  0.471   chan_550_DRAM_LUT_dram_phy_ready
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done
    SLICE_X52Y100.D5     net (fanout=2)        0.406   chan_550_DRAM_LUT_dram_phy_ready
    SLICE_X52Y100.D      Tilo                  0.094   chan_550_DRAM_LUT_dram_phy_ready
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.ctrl_opb_attach_inst/Sl_DBus_reg<31>2
    SLICE_X53Y100.C6     net (fanout=1)        0.289   opb0_Sl_DBus<95>
    SLICE_X53Y100.C      Tilo                  0.094   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/fir_590bfccfba/mult18/comp0.core_instance0/blk00000003/sig00000066
                                                       opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000029
    SLICE_X51Y99.B5      net (fanout=1)        0.600   opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000029
    SLICE_X51Y99.B       Tilo                  0.094   chan_550_XSG_core_config/chan_550_XSG_core_config/chan_550_x0/conv_phase_51c38c315b/lpf_fir_i_6ce900f028/mult3_p_net(15)
                                                       opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000104
    SLICE_X50Y95.B5      net (fanout=1)        0.552   opb0/OPB_rdDBus<31>
    SLICE_X50Y95.B       Tilo                  0.094   epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg<1>
                                                       opb0/opb0/OPB_DBus_I/Y_31_or00001
    SLICE_X49Y81.AX      net (fanout=33)       1.045   chan_550_avgIQ_bram_ramblk_portb_BRAM_Dout<31>
    SLICE_X49Y81.CLK     Tdick                -0.008   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg<3>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (0.839ns logic, 2.892ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.237ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (1.417 - 1.474)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i to async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y51.AQ        Tcko                  0.450   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                         async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X56Y45.B6        net (fanout=3)        1.039   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X56Y45.B         Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/act_addr_r<3>
                                                         async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB36_X4Y7.WEAL1      net (fanout=32)       1.030   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/ram_wr_en
    RAMB36_X4Y7.CLKARDCLKL Trcck_WEA             0.624   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        3.237ns (1.168ns logic, 2.069ns route)
                                                         (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.237ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (1.417 - 1.474)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i to async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y51.AQ        Tcko                  0.450   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                         async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X56Y45.B6        net (fanout=3)        1.039   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X56Y45.B         Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/act_addr_r<3>
                                                         async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB36_X4Y7.WEAL0      net (fanout=32)       1.030   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/ram_wr_en
    RAMB36_X4Y7.CLKARDCLKL Trcck_WEA             0.624   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        3.237ns (1.168ns logic, 2.069ns route)
                                                         (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.237ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (1.421 - 1.474)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i to async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y51.AQ        Tcko                  0.450   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                         async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X56Y45.B6        net (fanout=3)        1.039   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X56Y45.B         Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/act_addr_r<3>
                                                         async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB36_X4Y7.WEAU0      net (fanout=32)       1.030   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/ram_wr_en
    RAMB36_X4Y7.CLKARDCLKU Trcck_WEA             0.624   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        3.237ns (1.168ns logic, 2.069ns route)
                                                         (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (1.421 - 1.474)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i to async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y51.AQ        Tcko                  0.450   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                         async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X56Y45.B6        net (fanout=3)        1.039   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X56Y45.B         Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/act_addr_r<3>
                                                         async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB36_X4Y7.WEAU1      net (fanout=32)       1.025   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/ram_wr_en
    RAMB36_X4Y7.CLKARDCLKU Trcck_WEA             0.624   async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         async_dram_1/async_dram_1/deep_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        3.232ns (1.168ns logic, 2.064ns route)
                                                         (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD   
      TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int"         
TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE         
0.833 ns HIGH 50%;

 729 paths analyzed, 708 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.227ns.
--------------------------------------------------------------------------------
Slack:                  -0.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_1 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.291ns (1.847 - 1.556)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_1 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y35.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r<3>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_1
    OLOGIC_X0Y26.D1      net (fanout=1)        3.571   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r<1>
    OLOGIC_X0Y26.CLK     Todck                 0.434   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/dm_out
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (0.884ns logic, 3.571ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_0 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.298ns (1.854 - 1.556)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_0 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y35.AQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r<3>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_0
    OLOGIC_X0Y34.D1      net (fanout=1)        3.430   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r<0>
    OLOGIC_X0Y34.CLK     Todck                 0.434   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/dm_out
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (0.884ns logic, 3.430ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD  
       TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int"         
TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5         HIGH 
50%;

 13513 paths analyzed, 4248 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.650ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for chan_550_adc_mkid/chan_550_adc_mkid/drdy_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|chan_550_adc_mkid/chan_550_adc_|      3.636ns|      3.000ns|      3.783ns|            0|           16|            0|       130758|
|mkid/drdy_clk                  |             |             |             |             |             |             |             |
| chan_550_adc_mkid/chan_550_adc|      3.636ns|      3.783ns|          N/A|           16|            0|       130758|            0|
| _mkid/dcm_clk                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_dly_clk_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_dly_clk_n                   |      5.000ns|      3.600ns|      6.456ns|            0|            7|            0|        25093|
| TS_dram_infrastructure_inst_dr|      3.333ns|      2.221ns|      4.304ns|            0|            7|            0|        25093|
| am_infrastructure_inst_mem_clk|             |             |             |             |             |             |             |
|  TS_dram_infrastructure_inst_d|      3.333ns|      4.304ns|          N/A|            5|            0|        10851|            0|
|  ram_infrastructure_inst_dram_|             |             |             |             |             |             |             |
|  clk_0_int                    |             |             |             |             |             |             |             |
|  TS_dram_infrastructure_inst_d|      3.333ns|      4.227ns|          N/A|            2|            0|          729|            0|
|  ram_infrastructure_inst_dram_|             |             |             |             |             |             |             |
|  clk_90_int                   |             |             |             |             |             |             |             |
|  TS_dram_infrastructure_inst_d|      6.667ns|      6.650ns|          N/A|            0|            0|        13513|            0|
|  ram_infrastructure_inst_dram_|             |             |             |             |             |             |             |
|  clk_div_int                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_adcmkid1_DRDY_I_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_adcmkid1_DRDY_I_p           |      3.636ns|      3.000ns|      2.222ns|            0|            0|            0|            0|
| TS_chan_550_adc_mkid_chan_550_|      3.636ns|      2.222ns|          N/A|            0|            0|            0|            0|
| adc_mkid_dcm_clk              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_adcmkid1_DRDY_I_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_adcmkid1_DRDY_I_n           |      3.636ns|      3.000ns|      2.222ns|            0|            0|            0|            0|
| TS_chan_550_adc_mkid_chan_550_|      3.636ns|      2.222ns|          N/A|            0|            0|            0|            0|
| adc_mkid_dcm_clk_0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.
WARNING:Timing - DCM chan_550_adc_mkid/chan_550_adc_mkid/CLK_DCM does not have 
   a CLKIN_PERIOD attribute (the period of the DCM input clock).DCM jitter will 
   not be included in timing analysis when this attribute is not defined. For 
   more information, please refer to the appropriate architectural handbook


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adcmkid1_DRDY_I_n
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
adcmkid1_DRDY_I_n|    3.783|         |         |         |
adcmkid1_DRDY_I_p|    3.783|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock adcmkid1_DRDY_I_p
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
adcmkid1_DRDY_I_n|    3.783|         |         |         |
adcmkid1_DRDY_I_p|    3.783|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock dly_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dly_clk_n      |    7.715|    1.525|    2.407|    3.271|
dly_clk_p      |    7.715|    1.525|    2.407|    3.271|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dly_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dly_clk_n      |    7.715|    1.525|    2.407|    3.271|
dly_clk_p      |    7.715|    1.525|    2.407|    3.271|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock epb_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
epb_clk_in     |   11.317|         |    4.030|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 23  Score: 4158  (Setup/Max: 4158, Hold: 0)

Constraints cover 539502 paths, 1 nets, and 123917 connections

Design statistics:
   Minimum period:  11.317ns   (Maximum frequency:  88.363MHz)
   Maximum path delay from/to any node:   7.715ns
   Maximum net delay:   1.801ns


Analysis completed Tue Jul 24 11:52:09 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1710 MB

Total REAL time to Trace completion: 1 mins 54 secs 
Total CPU time to Trace completion: 1 mins 54 secs 



