static void ivtv_pcm_work_handler(struct ivtv *itv)\r\n{\r\nstruct ivtv_stream *s = &itv->streams[IVTV_ENC_STREAM_TYPE_PCM];\r\nstruct ivtv_buffer *buf;\r\nwhile (1) {\r\nbuf = ivtv_dequeue(s, &s->q_io);\r\nif (buf == NULL)\r\nbuf = ivtv_dequeue(s, &s->q_full);\r\nif (buf == NULL)\r\nbreak;\r\nif (buf->readpos < buf->bytesused)\r\nitv->pcm_announce_callback(itv->alsa,\r\n(u8 *)(buf->buf + buf->readpos),\r\n(size_t)(buf->bytesused - buf->readpos));\r\nivtv_enqueue(s, buf, &s->q_free);\r\n}\r\n}\r\nstatic void ivtv_pio_work_handler(struct ivtv *itv)\r\n{\r\nstruct ivtv_stream *s = &itv->streams[itv->cur_pio_stream];\r\nstruct ivtv_buffer *buf;\r\nint i = 0;\r\nIVTV_DEBUG_HI_DMA("ivtv_pio_work_handler\n");\r\nif (itv->cur_pio_stream < 0 || itv->cur_pio_stream >= IVTV_MAX_STREAMS ||\r\ns->vdev == NULL || !ivtv_use_pio(s)) {\r\nitv->cur_pio_stream = -1;\r\nwrite_reg(IVTV_IRQ_ENC_PIO_COMPLETE, 0x44);\r\nreturn;\r\n}\r\nIVTV_DEBUG_HI_DMA("Process PIO %s\n", s->name);\r\nlist_for_each_entry(buf, &s->q_dma.list, list) {\r\nu32 size = s->sg_processing[i].size & 0x3ffff;\r\nif (s->type == IVTV_DEC_STREAM_TYPE_VBI) {\r\nmemcpy_fromio(buf->buf, itv->dec_mem + s->sg_processing[i].src - IVTV_DECODER_OFFSET, size);\r\n}\r\nelse {\r\nmemcpy_fromio(buf->buf, itv->enc_mem + s->sg_processing[i].src, size);\r\n}\r\ni++;\r\nif (i == s->sg_processing_size)\r\nbreak;\r\n}\r\nwrite_reg(IVTV_IRQ_ENC_PIO_COMPLETE, 0x44);\r\n}\r\nvoid ivtv_irq_work_handler(struct kthread_work *work)\r\n{\r\nstruct ivtv *itv = container_of(work, struct ivtv, irq_work);\r\nif (test_and_clear_bit(IVTV_F_I_WORK_HANDLER_PIO, &itv->i_flags))\r\nivtv_pio_work_handler(itv);\r\nif (test_and_clear_bit(IVTV_F_I_WORK_HANDLER_VBI, &itv->i_flags))\r\nivtv_vbi_work_handler(itv);\r\nif (test_and_clear_bit(IVTV_F_I_WORK_HANDLER_YUV, &itv->i_flags))\r\nivtv_yuv_work_handler(itv);\r\nif (test_and_clear_bit(IVTV_F_I_WORK_HANDLER_PCM, &itv->i_flags))\r\nivtv_pcm_work_handler(itv);\r\n}\r\nstatic int stream_enc_dma_append(struct ivtv_stream *s, u32 data[CX2341X_MBOX_MAX_DATA])\r\n{\r\nstruct ivtv *itv = s->itv;\r\nstruct ivtv_buffer *buf;\r\nu32 bytes_needed = 0;\r\nu32 offset, size;\r\nu32 UVoffset = 0, UVsize = 0;\r\nint skip_bufs = s->q_predma.buffers;\r\nint idx = s->sg_pending_size;\r\nint rc;\r\nif (s->vdev == NULL) {\r\nIVTV_DEBUG_WARN("Stream %s not started\n", s->name);\r\nreturn -1;\r\n}\r\nif (!test_bit(IVTV_F_S_CLAIMED, &s->s_flags)) {\r\nIVTV_DEBUG_WARN("Stream %s not open\n", s->name);\r\nreturn -1;\r\n}\r\nswitch (s->type) {\r\ncase IVTV_ENC_STREAM_TYPE_MPG:\r\noffset = data[1];\r\nsize = data[2];\r\ns->pending_pts = 0;\r\nbreak;\r\ncase IVTV_ENC_STREAM_TYPE_YUV:\r\noffset = data[1];\r\nsize = data[2];\r\nUVoffset = data[3];\r\nUVsize = data[4];\r\ns->pending_pts = ((u64) data[5] << 32) | data[6];\r\nbreak;\r\ncase IVTV_ENC_STREAM_TYPE_PCM:\r\noffset = data[1] + 12;\r\nsize = data[2] - 12;\r\ns->pending_pts = read_dec(offset - 8) |\r\n((u64)(read_dec(offset - 12)) << 32);\r\nif (itv->has_cx23415)\r\noffset += IVTV_DECODER_OFFSET;\r\nbreak;\r\ncase IVTV_ENC_STREAM_TYPE_VBI:\r\nsize = itv->vbi.enc_size * itv->vbi.fpi;\r\noffset = read_enc(itv->vbi.enc_start - 4) + 12;\r\nif (offset == 12) {\r\nIVTV_DEBUG_INFO("VBI offset == 0\n");\r\nreturn -1;\r\n}\r\ns->pending_pts = read_enc(offset - 4) | ((u64)read_enc(offset - 8) << 32);\r\nbreak;\r\ncase IVTV_DEC_STREAM_TYPE_VBI:\r\nsize = read_dec(itv->vbi.dec_start + 4) + 8;\r\noffset = read_dec(itv->vbi.dec_start) + itv->vbi.dec_start;\r\ns->pending_pts = 0;\r\noffset += IVTV_DECODER_OFFSET;\r\nbreak;\r\ndefault:\r\nreturn -1;\r\n}\r\nif (s->sg_pending_size == 0 && ivtv_use_dma(s)) {\r\nif (itv->has_cx23415 && (s->type == IVTV_ENC_STREAM_TYPE_PCM ||\r\ns->type == IVTV_DEC_STREAM_TYPE_VBI)) {\r\ns->pending_backup = read_dec(offset - IVTV_DECODER_OFFSET);\r\nwrite_dec_sync(DMA_MAGIC_COOKIE, offset - IVTV_DECODER_OFFSET);\r\n}\r\nelse {\r\ns->pending_backup = read_enc(offset);\r\nwrite_enc_sync(DMA_MAGIC_COOKIE, offset);\r\n}\r\ns->pending_offset = offset;\r\n}\r\nbytes_needed = size;\r\nif (s->type == IVTV_ENC_STREAM_TYPE_YUV) {\r\nbytes_needed = s->buf_size * ((bytes_needed + s->buf_size - 1) / s->buf_size);\r\nbytes_needed += UVsize;\r\n}\r\nIVTV_DEBUG_HI_DMA("%s %s: 0x%08x bytes at 0x%08x\n",\r\nivtv_use_pio(s) ? "PIO" : "DMA", s->name, bytes_needed, offset);\r\nrc = ivtv_queue_move(s, &s->q_free, &s->q_full, &s->q_predma, bytes_needed);\r\nif (rc < 0) {\r\nIVTV_DEBUG_WARN("Cannot obtain %d bytes for %s data transfer\n",\r\nbytes_needed, s->name);\r\nreturn -1;\r\n}\r\nif (rc && !s->buffers_stolen && test_bit(IVTV_F_S_APPL_IO, &s->s_flags)) {\r\nIVTV_WARN("All %s stream buffers are full. Dropping data.\n", s->name);\r\nIVTV_WARN("Cause: the application is not reading fast enough.\n");\r\n}\r\ns->buffers_stolen = rc;\r\nbuf = list_entry(s->q_predma.list.next, struct ivtv_buffer, list);\r\nmemset(buf->buf, 0, 128);\r\nlist_for_each_entry(buf, &s->q_predma.list, list) {\r\nif (skip_bufs-- > 0)\r\ncontinue;\r\ns->sg_pending[idx].dst = buf->dma_handle;\r\ns->sg_pending[idx].src = offset;\r\ns->sg_pending[idx].size = s->buf_size;\r\nbuf->bytesused = min(size, s->buf_size);\r\nbuf->dma_xfer_cnt = s->dma_xfer_cnt;\r\ns->q_predma.bytesused += buf->bytesused;\r\nsize -= buf->bytesused;\r\noffset += s->buf_size;\r\nivtv_buf_sync_for_device(s, buf);\r\nif (size == 0) {\r\noffset = UVoffset;\r\nsize = UVsize;\r\n}\r\nidx++;\r\n}\r\ns->sg_pending_size = idx;\r\nreturn 0;\r\n}\r\nstatic void dma_post(struct ivtv_stream *s)\r\n{\r\nstruct ivtv *itv = s->itv;\r\nstruct ivtv_buffer *buf = NULL;\r\nstruct list_head *p;\r\nu32 offset;\r\n__le32 *u32buf;\r\nint x = 0;\r\nIVTV_DEBUG_HI_DMA("%s %s completed (%x)\n", ivtv_use_pio(s) ? "PIO" : "DMA",\r\ns->name, s->dma_offset);\r\nlist_for_each(p, &s->q_dma.list) {\r\nbuf = list_entry(p, struct ivtv_buffer, list);\r\nu32buf = (__le32 *)buf->buf;\r\nivtv_buf_sync_for_cpu(s, buf);\r\nif (x == 0 && ivtv_use_dma(s)) {\r\noffset = s->dma_last_offset;\r\nif (le32_to_cpu(u32buf[offset / 4]) != DMA_MAGIC_COOKIE)\r\n{\r\nfor (offset = 0; offset < 64; offset++)\r\nif (le32_to_cpu(u32buf[offset]) == DMA_MAGIC_COOKIE)\r\nbreak;\r\noffset *= 4;\r\nif (offset == 256) {\r\nIVTV_DEBUG_WARN("%s: Couldn't find start of buffer within the first 256 bytes\n", s->name);\r\noffset = s->dma_last_offset;\r\n}\r\nif (s->dma_last_offset != offset)\r\nIVTV_DEBUG_WARN("%s: offset %d -> %d\n", s->name, s->dma_last_offset, offset);\r\ns->dma_last_offset = offset;\r\n}\r\nif (itv->has_cx23415 && (s->type == IVTV_ENC_STREAM_TYPE_PCM ||\r\ns->type == IVTV_DEC_STREAM_TYPE_VBI)) {\r\nwrite_dec_sync(0, s->dma_offset - IVTV_DECODER_OFFSET);\r\n}\r\nelse {\r\nwrite_enc_sync(0, s->dma_offset);\r\n}\r\nif (offset) {\r\nbuf->bytesused -= offset;\r\nmemcpy(buf->buf, buf->buf + offset, buf->bytesused + offset);\r\n}\r\n*u32buf = cpu_to_le32(s->dma_backup);\r\n}\r\nx++;\r\nif (s->type == IVTV_ENC_STREAM_TYPE_MPG ||\r\ns->type == IVTV_ENC_STREAM_TYPE_VBI)\r\nbuf->b_flags |= IVTV_F_B_NEED_BUF_SWAP;\r\n}\r\nif (buf)\r\nbuf->bytesused += s->dma_last_offset;\r\nif (buf && s->type == IVTV_DEC_STREAM_TYPE_VBI) {\r\nlist_for_each_entry(buf, &s->q_dma.list, list) {\r\ns->q_dma.bytesused -= buf->bytesused;\r\nivtv_process_vbi_data(itv, buf, 0, s->type);\r\ns->q_dma.bytesused += buf->bytesused;\r\n}\r\nif (s->fh == NULL) {\r\nivtv_queue_move(s, &s->q_dma, NULL, &s->q_free, 0);\r\nreturn;\r\n}\r\n}\r\nivtv_queue_move(s, &s->q_dma, NULL, &s->q_full, s->q_dma.bytesused);\r\nif (s->type == IVTV_ENC_STREAM_TYPE_PCM &&\r\nitv->pcm_announce_callback != NULL) {\r\nset_bit(IVTV_F_I_WORK_HANDLER_PCM, &itv->i_flags);\r\nset_bit(IVTV_F_I_HAVE_WORK, &itv->i_flags);\r\n}\r\nif (s->fh)\r\nwake_up(&s->waitq);\r\n}\r\nvoid ivtv_dma_stream_dec_prepare(struct ivtv_stream *s, u32 offset, int lock)\r\n{\r\nstruct ivtv *itv = s->itv;\r\nstruct yuv_playback_info *yi = &itv->yuv_info;\r\nu8 frame = yi->draw_frame;\r\nstruct yuv_frame_info *f = &yi->new_frame_info[frame];\r\nstruct ivtv_buffer *buf;\r\nu32 y_size = 720 * ((f->src_h + 31) & ~31);\r\nu32 uv_offset = offset + IVTV_YUV_BUFFER_UV_OFFSET;\r\nint y_done = 0;\r\nint bytes_written = 0;\r\nunsigned long flags = 0;\r\nint idx = 0;\r\nIVTV_DEBUG_HI_DMA("DEC PREPARE DMA %s: %08x %08x\n", s->name, s->q_predma.bytesused, offset);\r\nif (s->type == IVTV_DEC_STREAM_TYPE_YUV && f->offset_y) {\r\nif (yi->blanking_dmaptr) {\r\ns->sg_pending[idx].src = yi->blanking_dmaptr;\r\ns->sg_pending[idx].dst = offset;\r\ns->sg_pending[idx].size = 720 * 16;\r\n}\r\noffset += 720 * 16;\r\nidx++;\r\n}\r\nlist_for_each_entry(buf, &s->q_predma.list, list) {\r\nif (s->type == IVTV_DEC_STREAM_TYPE_YUV && !y_done &&\r\n(bytes_written + buf->bytesused) >= y_size) {\r\ns->sg_pending[idx].src = buf->dma_handle;\r\ns->sg_pending[idx].dst = offset;\r\ns->sg_pending[idx].size = y_size - bytes_written;\r\noffset = uv_offset;\r\nif (s->sg_pending[idx].size != buf->bytesused) {\r\nidx++;\r\ns->sg_pending[idx].src =\r\nbuf->dma_handle + s->sg_pending[idx - 1].size;\r\ns->sg_pending[idx].dst = offset;\r\ns->sg_pending[idx].size =\r\nbuf->bytesused - s->sg_pending[idx - 1].size;\r\noffset += s->sg_pending[idx].size;\r\n}\r\ny_done = 1;\r\n} else {\r\ns->sg_pending[idx].src = buf->dma_handle;\r\ns->sg_pending[idx].dst = offset;\r\ns->sg_pending[idx].size = buf->bytesused;\r\noffset += buf->bytesused;\r\n}\r\nbytes_written += buf->bytesused;\r\nivtv_buf_sync_for_device(s, buf);\r\nidx++;\r\n}\r\ns->sg_pending_size = idx;\r\nivtv_stream_sync_for_device(s);\r\nif (lock)\r\nspin_lock_irqsave(&itv->dma_reg_lock, flags);\r\nif (!test_bit(IVTV_F_I_DMA, &itv->i_flags)) {\r\nivtv_dma_dec_start(s);\r\n}\r\nelse {\r\nset_bit(IVTV_F_S_DMA_PENDING, &s->s_flags);\r\n}\r\nif (lock)\r\nspin_unlock_irqrestore(&itv->dma_reg_lock, flags);\r\n}\r\nstatic void ivtv_dma_enc_start_xfer(struct ivtv_stream *s)\r\n{\r\nstruct ivtv *itv = s->itv;\r\ns->sg_dma->src = cpu_to_le32(s->sg_processing[s->sg_processed].src);\r\ns->sg_dma->dst = cpu_to_le32(s->sg_processing[s->sg_processed].dst);\r\ns->sg_dma->size = cpu_to_le32(s->sg_processing[s->sg_processed].size | 0x80000000);\r\ns->sg_processed++;\r\nivtv_stream_sync_for_device(s);\r\nwrite_reg(s->sg_handle, IVTV_REG_ENCDMAADDR);\r\nwrite_reg_sync(read_reg(IVTV_REG_DMAXFER) | 0x02, IVTV_REG_DMAXFER);\r\nitv->dma_timer.expires = jiffies + msecs_to_jiffies(300);\r\nadd_timer(&itv->dma_timer);\r\n}\r\nstatic void ivtv_dma_dec_start_xfer(struct ivtv_stream *s)\r\n{\r\nstruct ivtv *itv = s->itv;\r\ns->sg_dma->src = cpu_to_le32(s->sg_processing[s->sg_processed].src);\r\ns->sg_dma->dst = cpu_to_le32(s->sg_processing[s->sg_processed].dst);\r\ns->sg_dma->size = cpu_to_le32(s->sg_processing[s->sg_processed].size | 0x80000000);\r\ns->sg_processed++;\r\nivtv_stream_sync_for_device(s);\r\nwrite_reg(s->sg_handle, IVTV_REG_DECDMAADDR);\r\nwrite_reg_sync(read_reg(IVTV_REG_DMAXFER) | 0x01, IVTV_REG_DMAXFER);\r\nitv->dma_timer.expires = jiffies + msecs_to_jiffies(300);\r\nadd_timer(&itv->dma_timer);\r\n}\r\nstatic void ivtv_dma_enc_start(struct ivtv_stream *s)\r\n{\r\nstruct ivtv *itv = s->itv;\r\nstruct ivtv_stream *s_vbi = &itv->streams[IVTV_ENC_STREAM_TYPE_VBI];\r\nint i;\r\nIVTV_DEBUG_HI_DMA("start %s for %s\n", ivtv_use_dma(s) ? "DMA" : "PIO", s->name);\r\nif (s->q_predma.bytesused)\r\nivtv_queue_move(s, &s->q_predma, NULL, &s->q_dma, s->q_predma.bytesused);\r\nif (ivtv_use_dma(s))\r\ns->sg_pending[s->sg_pending_size - 1].size += 256;\r\nclear_bit(IVTV_F_S_DMA_HAS_VBI, &s->s_flags);\r\nif (s->type == IVTV_ENC_STREAM_TYPE_MPG && s_vbi->sg_pending_size &&\r\ns->sg_pending_size + s_vbi->sg_pending_size <= s->buffers) {\r\nivtv_queue_move(s_vbi, &s_vbi->q_predma, NULL, &s_vbi->q_dma, s_vbi->q_predma.bytesused);\r\nif (ivtv_use_dma(s_vbi))\r\ns_vbi->sg_pending[s_vbi->sg_pending_size - 1].size += 256;\r\nfor (i = 0; i < s_vbi->sg_pending_size; i++) {\r\ns->sg_pending[s->sg_pending_size++] = s_vbi->sg_pending[i];\r\n}\r\ns_vbi->dma_offset = s_vbi->pending_offset;\r\ns_vbi->sg_pending_size = 0;\r\ns_vbi->dma_xfer_cnt++;\r\nset_bit(IVTV_F_S_DMA_HAS_VBI, &s->s_flags);\r\nIVTV_DEBUG_HI_DMA("include DMA for %s\n", s_vbi->name);\r\n}\r\ns->dma_xfer_cnt++;\r\nmemcpy(s->sg_processing, s->sg_pending, sizeof(struct ivtv_sg_host_element) * s->sg_pending_size);\r\ns->sg_processing_size = s->sg_pending_size;\r\ns->sg_pending_size = 0;\r\ns->sg_processed = 0;\r\ns->dma_offset = s->pending_offset;\r\ns->dma_backup = s->pending_backup;\r\ns->dma_pts = s->pending_pts;\r\nif (ivtv_use_pio(s)) {\r\nset_bit(IVTV_F_I_WORK_HANDLER_PIO, &itv->i_flags);\r\nset_bit(IVTV_F_I_HAVE_WORK, &itv->i_flags);\r\nset_bit(IVTV_F_I_PIO, &itv->i_flags);\r\nitv->cur_pio_stream = s->type;\r\n}\r\nelse {\r\nitv->dma_retries = 0;\r\nivtv_dma_enc_start_xfer(s);\r\nset_bit(IVTV_F_I_DMA, &itv->i_flags);\r\nitv->cur_dma_stream = s->type;\r\n}\r\n}\r\nstatic void ivtv_dma_dec_start(struct ivtv_stream *s)\r\n{\r\nstruct ivtv *itv = s->itv;\r\nif (s->q_predma.bytesused)\r\nivtv_queue_move(s, &s->q_predma, NULL, &s->q_dma, s->q_predma.bytesused);\r\ns->dma_xfer_cnt++;\r\nmemcpy(s->sg_processing, s->sg_pending, sizeof(struct ivtv_sg_host_element) * s->sg_pending_size);\r\ns->sg_processing_size = s->sg_pending_size;\r\ns->sg_pending_size = 0;\r\ns->sg_processed = 0;\r\nIVTV_DEBUG_HI_DMA("start DMA for %s\n", s->name);\r\nitv->dma_retries = 0;\r\nivtv_dma_dec_start_xfer(s);\r\nset_bit(IVTV_F_I_DMA, &itv->i_flags);\r\nitv->cur_dma_stream = s->type;\r\n}\r\nstatic void ivtv_irq_dma_read(struct ivtv *itv)\r\n{\r\nstruct ivtv_stream *s = NULL;\r\nstruct ivtv_buffer *buf;\r\nint hw_stream_type = 0;\r\nIVTV_DEBUG_HI_IRQ("DEC DMA READ\n");\r\ndel_timer(&itv->dma_timer);\r\nif (!test_bit(IVTV_F_I_UDMA, &itv->i_flags) && itv->cur_dma_stream < 0)\r\nreturn;\r\nif (!test_bit(IVTV_F_I_UDMA, &itv->i_flags)) {\r\ns = &itv->streams[itv->cur_dma_stream];\r\nivtv_stream_sync_for_cpu(s);\r\nif (read_reg(IVTV_REG_DMASTATUS) & 0x14) {\r\nIVTV_DEBUG_WARN("DEC DMA ERROR %x (xfer %d of %d, retry %d)\n",\r\nread_reg(IVTV_REG_DMASTATUS),\r\ns->sg_processed, s->sg_processing_size, itv->dma_retries);\r\nwrite_reg(read_reg(IVTV_REG_DMASTATUS) & 3, IVTV_REG_DMASTATUS);\r\nif (itv->dma_retries == 3) {\r\nitv->dma_retries = 0;\r\ns->sg_processed = s->sg_processing_size;\r\n}\r\nelse {\r\ns->sg_processed = 0;\r\nitv->dma_retries++;\r\n}\r\n}\r\nif (s->sg_processed < s->sg_processing_size) {\r\nivtv_dma_dec_start_xfer(s);\r\nreturn;\r\n}\r\nif (s->type == IVTV_DEC_STREAM_TYPE_YUV)\r\nhw_stream_type = 2;\r\nIVTV_DEBUG_HI_DMA("DEC DATA READ %s: %d\n", s->name, s->q_dma.bytesused);\r\nivtv_vapi(itv, CX2341X_DEC_SCHED_DMA_FROM_HOST, 3, 0, s->q_dma.bytesused,\r\nhw_stream_type);\r\nwhile ((buf = ivtv_dequeue(s, &s->q_dma)) != NULL) {\r\nivtv_buf_sync_for_cpu(s, buf);\r\nivtv_enqueue(s, buf, &s->q_free);\r\n}\r\nwake_up(&s->waitq);\r\n}\r\nclear_bit(IVTV_F_I_UDMA, &itv->i_flags);\r\nclear_bit(IVTV_F_I_DMA, &itv->i_flags);\r\nitv->cur_dma_stream = -1;\r\nwake_up(&itv->dma_waitq);\r\n}\r\nstatic void ivtv_irq_enc_dma_complete(struct ivtv *itv)\r\n{\r\nu32 data[CX2341X_MBOX_MAX_DATA];\r\nstruct ivtv_stream *s;\r\nivtv_api_get_data(&itv->enc_mbox, IVTV_MBOX_DMA_END, 2, data);\r\nIVTV_DEBUG_HI_IRQ("ENC DMA COMPLETE %x %d (%d)\n", data[0], data[1], itv->cur_dma_stream);\r\ndel_timer(&itv->dma_timer);\r\nif (itv->cur_dma_stream < 0)\r\nreturn;\r\ns = &itv->streams[itv->cur_dma_stream];\r\nivtv_stream_sync_for_cpu(s);\r\nif (data[0] & 0x18) {\r\nIVTV_DEBUG_WARN("ENC DMA ERROR %x (offset %08x, xfer %d of %d, retry %d)\n", data[0],\r\ns->dma_offset, s->sg_processed, s->sg_processing_size, itv->dma_retries);\r\nwrite_reg(read_reg(IVTV_REG_DMASTATUS) & 3, IVTV_REG_DMASTATUS);\r\nif (itv->dma_retries == 3) {\r\nitv->dma_retries = 0;\r\ns->sg_processed = s->sg_processing_size;\r\n}\r\nelse {\r\ns->sg_processed = 0;\r\nitv->dma_retries++;\r\n}\r\n}\r\nif (s->sg_processed < s->sg_processing_size) {\r\nivtv_dma_enc_start_xfer(s);\r\nreturn;\r\n}\r\nclear_bit(IVTV_F_I_DMA, &itv->i_flags);\r\nitv->cur_dma_stream = -1;\r\ndma_post(s);\r\nif (test_and_clear_bit(IVTV_F_S_DMA_HAS_VBI, &s->s_flags)) {\r\ns = &itv->streams[IVTV_ENC_STREAM_TYPE_VBI];\r\ndma_post(s);\r\n}\r\ns->sg_processing_size = 0;\r\ns->sg_processed = 0;\r\nwake_up(&itv->dma_waitq);\r\n}\r\nstatic void ivtv_irq_enc_pio_complete(struct ivtv *itv)\r\n{\r\nstruct ivtv_stream *s;\r\nif (itv->cur_pio_stream < 0 || itv->cur_pio_stream >= IVTV_MAX_STREAMS) {\r\nitv->cur_pio_stream = -1;\r\nreturn;\r\n}\r\ns = &itv->streams[itv->cur_pio_stream];\r\nIVTV_DEBUG_HI_IRQ("ENC PIO COMPLETE %s\n", s->name);\r\nclear_bit(IVTV_F_I_PIO, &itv->i_flags);\r\nitv->cur_pio_stream = -1;\r\ndma_post(s);\r\nif (s->type == IVTV_ENC_STREAM_TYPE_MPG)\r\nivtv_vapi(itv, CX2341X_ENC_SCHED_DMA_TO_HOST, 3, 0, 0, 0);\r\nelse if (s->type == IVTV_ENC_STREAM_TYPE_YUV)\r\nivtv_vapi(itv, CX2341X_ENC_SCHED_DMA_TO_HOST, 3, 0, 0, 1);\r\nelse if (s->type == IVTV_ENC_STREAM_TYPE_PCM)\r\nivtv_vapi(itv, CX2341X_ENC_SCHED_DMA_TO_HOST, 3, 0, 0, 2);\r\nclear_bit(IVTV_F_I_PIO, &itv->i_flags);\r\nif (test_and_clear_bit(IVTV_F_S_DMA_HAS_VBI, &s->s_flags)) {\r\ns = &itv->streams[IVTV_ENC_STREAM_TYPE_VBI];\r\ndma_post(s);\r\n}\r\nwake_up(&itv->dma_waitq);\r\n}\r\nstatic void ivtv_irq_dma_err(struct ivtv *itv)\r\n{\r\nu32 data[CX2341X_MBOX_MAX_DATA];\r\nu32 status;\r\ndel_timer(&itv->dma_timer);\r\nivtv_api_get_data(&itv->enc_mbox, IVTV_MBOX_DMA_END, 2, data);\r\nstatus = read_reg(IVTV_REG_DMASTATUS);\r\nIVTV_DEBUG_WARN("DMA ERROR %08x %08x %08x %d\n", data[0], data[1],\r\nstatus, itv->cur_dma_stream);\r\nstatus &= 0x3;\r\nif (status == 0x3)\r\nwrite_reg(status, IVTV_REG_DMASTATUS);\r\nif (!test_bit(IVTV_F_I_UDMA, &itv->i_flags) &&\r\nitv->cur_dma_stream >= 0 && itv->cur_dma_stream < IVTV_MAX_STREAMS) {\r\nstruct ivtv_stream *s = &itv->streams[itv->cur_dma_stream];\r\nif (s->type >= IVTV_DEC_STREAM_TYPE_MPG) {\r\nivtv_dma_dec_start(s);\r\nreturn;\r\n} else {\r\nif ((status & 0x2) == 0) {\r\nitv->dma_timer.expires =\r\njiffies + msecs_to_jiffies(600);\r\nadd_timer(&itv->dma_timer);\r\nreturn;\r\n}\r\nif (itv->dma_retries < 3) {\r\ns->sg_processed = 0;\r\nitv->dma_retries++;\r\nivtv_dma_enc_start_xfer(s);\r\nreturn;\r\n}\r\n}\r\n}\r\nif (test_bit(IVTV_F_I_UDMA, &itv->i_flags)) {\r\nivtv_udma_start(itv);\r\nreturn;\r\n}\r\nclear_bit(IVTV_F_I_UDMA, &itv->i_flags);\r\nclear_bit(IVTV_F_I_DMA, &itv->i_flags);\r\nitv->cur_dma_stream = -1;\r\nwake_up(&itv->dma_waitq);\r\n}\r\nstatic void ivtv_irq_enc_start_cap(struct ivtv *itv)\r\n{\r\nu32 data[CX2341X_MBOX_MAX_DATA];\r\nstruct ivtv_stream *s;\r\nivtv_api_get_data(&itv->enc_mbox, IVTV_MBOX_DMA, 7, data);\r\nIVTV_DEBUG_HI_IRQ("ENC START CAP %d: %08x %08x\n", data[0], data[1], data[2]);\r\nif (data[0] > 2 || data[1] == 0 || data[2] == 0) {\r\nIVTV_DEBUG_WARN("Unknown input: %08x %08x %08x\n",\r\ndata[0], data[1], data[2]);\r\nreturn;\r\n}\r\ns = &itv->streams[ivtv_stream_map[data[0]]];\r\nif (!stream_enc_dma_append(s, data)) {\r\nset_bit(ivtv_use_pio(s) ? IVTV_F_S_PIO_PENDING : IVTV_F_S_DMA_PENDING, &s->s_flags);\r\n}\r\n}\r\nstatic void ivtv_irq_enc_vbi_cap(struct ivtv *itv)\r\n{\r\nu32 data[CX2341X_MBOX_MAX_DATA];\r\nstruct ivtv_stream *s;\r\nIVTV_DEBUG_HI_IRQ("ENC START VBI CAP\n");\r\ns = &itv->streams[IVTV_ENC_STREAM_TYPE_VBI];\r\nif (!stream_enc_dma_append(s, data))\r\nset_bit(ivtv_use_pio(s) ? IVTV_F_S_PIO_PENDING : IVTV_F_S_DMA_PENDING, &s->s_flags);\r\n}\r\nstatic void ivtv_irq_dec_vbi_reinsert(struct ivtv *itv)\r\n{\r\nu32 data[CX2341X_MBOX_MAX_DATA];\r\nstruct ivtv_stream *s = &itv->streams[IVTV_DEC_STREAM_TYPE_VBI];\r\nIVTV_DEBUG_HI_IRQ("DEC VBI REINSERT\n");\r\nif (test_bit(IVTV_F_S_CLAIMED, &s->s_flags) &&\r\n!stream_enc_dma_append(s, data)) {\r\nset_bit(IVTV_F_S_PIO_PENDING, &s->s_flags);\r\n}\r\n}\r\nstatic void ivtv_irq_dec_data_req(struct ivtv *itv)\r\n{\r\nu32 data[CX2341X_MBOX_MAX_DATA];\r\nstruct ivtv_stream *s;\r\nif (test_bit(IVTV_F_I_DEC_YUV, &itv->i_flags)) {\r\nivtv_api_get_data(&itv->dec_mbox, IVTV_MBOX_DMA, 2, data);\r\nitv->dma_data_req_size =\r\n1080 * ((itv->yuv_info.v4l2_src_h + 31) & ~31);\r\nitv->dma_data_req_offset = data[1];\r\nif (atomic_read(&itv->yuv_info.next_dma_frame) >= 0)\r\nivtv_yuv_frame_complete(itv);\r\ns = &itv->streams[IVTV_DEC_STREAM_TYPE_YUV];\r\n}\r\nelse {\r\nivtv_api_get_data(&itv->dec_mbox, IVTV_MBOX_DMA, 3, data);\r\nitv->dma_data_req_size = min_t(u32, data[2], 0x10000);\r\nitv->dma_data_req_offset = data[1];\r\ns = &itv->streams[IVTV_DEC_STREAM_TYPE_MPG];\r\n}\r\nIVTV_DEBUG_HI_IRQ("DEC DATA REQ %s: %d %08x %u\n", s->name, s->q_full.bytesused,\r\nitv->dma_data_req_offset, itv->dma_data_req_size);\r\nif (itv->dma_data_req_size == 0 || s->q_full.bytesused < itv->dma_data_req_size) {\r\nset_bit(IVTV_F_S_NEEDS_DATA, &s->s_flags);\r\n}\r\nelse {\r\nif (test_bit(IVTV_F_I_DEC_YUV, &itv->i_flags))\r\nivtv_yuv_setup_stream_frame(itv);\r\nclear_bit(IVTV_F_S_NEEDS_DATA, &s->s_flags);\r\nivtv_queue_move(s, &s->q_full, NULL, &s->q_predma, itv->dma_data_req_size);\r\nivtv_dma_stream_dec_prepare(s, itv->dma_data_req_offset + IVTV_DECODER_OFFSET, 0);\r\n}\r\n}\r\nstatic void ivtv_irq_vsync(struct ivtv *itv)\r\n{\r\nunsigned int frame = read_reg(IVTV_REG_DEC_LINE_FIELD) & 1;\r\nstruct yuv_playback_info *yi = &itv->yuv_info;\r\nint last_dma_frame = atomic_read(&yi->next_dma_frame);\r\nstruct yuv_frame_info *f = &yi->new_frame_info[last_dma_frame];\r\nif (0) IVTV_DEBUG_IRQ("DEC VSYNC\n");\r\nif (((frame ^ f->sync_field) == 0 &&\r\n((itv->last_vsync_field & 1) ^ f->sync_field)) ||\r\n(frame != (itv->last_vsync_field & 1) && !f->interlaced)) {\r\nint next_dma_frame = last_dma_frame;\r\nif (!(f->interlaced && f->delay && yi->fields_lapsed < 1)) {\r\nif (next_dma_frame >= 0 && next_dma_frame != atomic_read(&yi->next_fill_frame)) {\r\nwrite_reg(yuv_offset[next_dma_frame] >> 4, 0x82c);\r\nwrite_reg((yuv_offset[next_dma_frame] + IVTV_YUV_BUFFER_UV_OFFSET) >> 4, 0x830);\r\nwrite_reg(yuv_offset[next_dma_frame] >> 4, 0x834);\r\nwrite_reg((yuv_offset[next_dma_frame] + IVTV_YUV_BUFFER_UV_OFFSET) >> 4, 0x838);\r\nnext_dma_frame = (next_dma_frame + 1) % IVTV_YUV_BUFFERS;\r\natomic_set(&yi->next_dma_frame, next_dma_frame);\r\nyi->fields_lapsed = -1;\r\nyi->running = 1;\r\n}\r\n}\r\n}\r\nif (frame != (itv->last_vsync_field & 1)) {\r\nstatic const struct v4l2_event evtop = {\r\n.type = V4L2_EVENT_VSYNC,\r\n.u.vsync.field = V4L2_FIELD_TOP,\r\n};\r\nstatic const struct v4l2_event evbottom = {\r\n.type = V4L2_EVENT_VSYNC,\r\n.u.vsync.field = V4L2_FIELD_BOTTOM,\r\n};\r\nstruct ivtv_stream *s = ivtv_get_output_stream(itv);\r\nitv->last_vsync_field += 1;\r\nif (frame == 0) {\r\nclear_bit(IVTV_F_I_VALID_DEC_TIMINGS, &itv->i_flags);\r\nclear_bit(IVTV_F_I_EV_VSYNC_FIELD, &itv->i_flags);\r\n}\r\nelse {\r\nset_bit(IVTV_F_I_EV_VSYNC_FIELD, &itv->i_flags);\r\n}\r\nif (test_bit(IVTV_F_I_EV_VSYNC_ENABLED, &itv->i_flags)) {\r\nset_bit(IVTV_F_I_EV_VSYNC, &itv->i_flags);\r\nwake_up(&itv->event_waitq);\r\nif (s)\r\nwake_up(&s->waitq);\r\n}\r\nif (s && s->vdev)\r\nv4l2_event_queue(s->vdev, frame ? &evtop : &evbottom);\r\nwake_up(&itv->vsync_waitq);\r\nif (frame && (itv->output_mode == OUT_PASSTHROUGH ||\r\ntest_bit(IVTV_F_I_UPDATE_WSS, &itv->i_flags) ||\r\ntest_bit(IVTV_F_I_UPDATE_VPS, &itv->i_flags) ||\r\ntest_bit(IVTV_F_I_UPDATE_CC, &itv->i_flags))) {\r\nset_bit(IVTV_F_I_WORK_HANDLER_VBI, &itv->i_flags);\r\nset_bit(IVTV_F_I_HAVE_WORK, &itv->i_flags);\r\n}\r\nif (yi->running && (yi->yuv_forced_update || f->update)) {\r\nif (!f->update) {\r\nlast_dma_frame =\r\n(u8)(atomic_read(&yi->next_dma_frame) -\r\n1) % IVTV_YUV_BUFFERS;\r\nf = &yi->new_frame_info[last_dma_frame];\r\n}\r\nif (f->src_w) {\r\nyi->update_frame = last_dma_frame;\r\nf->update = 0;\r\nyi->yuv_forced_update = 0;\r\nset_bit(IVTV_F_I_WORK_HANDLER_YUV, &itv->i_flags);\r\nset_bit(IVTV_F_I_HAVE_WORK, &itv->i_flags);\r\n}\r\n}\r\nyi->fields_lapsed++;\r\n}\r\n}\r\nirqreturn_t ivtv_irq_handler(int irq, void *dev_id)\r\n{\r\nstruct ivtv *itv = (struct ivtv *)dev_id;\r\nu32 combo;\r\nu32 stat;\r\nint i;\r\nu8 vsync_force = 0;\r\nspin_lock(&itv->dma_reg_lock);\r\nstat = read_reg(IVTV_REG_IRQSTATUS);\r\ncombo = ~itv->irqmask & stat;\r\nif (combo) write_reg(combo, IVTV_REG_IRQSTATUS);\r\nif (0 == combo) {\r\nif (~itv->irqmask & IVTV_IRQ_DEC_VSYNC) {\r\nif ((itv->last_vsync_field & 1) !=\r\n(read_reg(IVTV_REG_DEC_LINE_FIELD) & 1)) {\r\nIVTV_DEBUG_YUV("VSync interrupt missed %d\n",\r\nread_reg(IVTV_REG_DEC_LINE_FIELD) >> 16);\r\nvsync_force = 1;\r\n}\r\n}\r\nif (!vsync_force) {\r\nspin_unlock(&itv->dma_reg_lock);\r\nreturn IRQ_NONE;\r\n}\r\n}\r\nif (combo & ~0xff6d0400)\r\nIVTV_DEBUG_HI_IRQ("======= valid IRQ bits: 0x%08x ======\n", combo);\r\nif (combo & IVTV_IRQ_DEC_DMA_COMPLETE) {\r\nIVTV_DEBUG_HI_IRQ("DEC DMA COMPLETE\n");\r\n}\r\nif (combo & IVTV_IRQ_DMA_READ) {\r\nivtv_irq_dma_read(itv);\r\n}\r\nif (combo & IVTV_IRQ_ENC_DMA_COMPLETE) {\r\nivtv_irq_enc_dma_complete(itv);\r\n}\r\nif (combo & IVTV_IRQ_ENC_PIO_COMPLETE) {\r\nivtv_irq_enc_pio_complete(itv);\r\n}\r\nif (combo & IVTV_IRQ_DMA_ERR) {\r\nivtv_irq_dma_err(itv);\r\n}\r\nif (combo & IVTV_IRQ_ENC_START_CAP) {\r\nivtv_irq_enc_start_cap(itv);\r\n}\r\nif (combo & IVTV_IRQ_ENC_VBI_CAP) {\r\nivtv_irq_enc_vbi_cap(itv);\r\n}\r\nif (combo & IVTV_IRQ_DEC_VBI_RE_INSERT) {\r\nivtv_irq_dec_vbi_reinsert(itv);\r\n}\r\nif (combo & IVTV_IRQ_ENC_EOS) {\r\nIVTV_DEBUG_IRQ("ENC EOS\n");\r\nset_bit(IVTV_F_I_EOS, &itv->i_flags);\r\nwake_up(&itv->eos_waitq);\r\n}\r\nif (combo & IVTV_IRQ_DEC_DATA_REQ) {\r\nivtv_irq_dec_data_req(itv);\r\n}\r\nif (~itv->irqmask & IVTV_IRQ_DEC_VSYNC) {\r\nivtv_irq_vsync(itv);\r\n}\r\nif (combo & IVTV_IRQ_ENC_VIM_RST) {\r\nIVTV_DEBUG_IRQ("VIM RST\n");\r\n}\r\nif (combo & IVTV_IRQ_DEC_AUD_MODE_CHG) {\r\nIVTV_DEBUG_INFO("Stereo mode changed\n");\r\n}\r\nif ((combo & IVTV_IRQ_DMA) && !test_bit(IVTV_F_I_DMA, &itv->i_flags)) {\r\nitv->irq_rr_idx++;\r\nfor (i = 0; i < IVTV_MAX_STREAMS; i++) {\r\nint idx = (i + itv->irq_rr_idx) % IVTV_MAX_STREAMS;\r\nstruct ivtv_stream *s = &itv->streams[idx];\r\nif (!test_and_clear_bit(IVTV_F_S_DMA_PENDING, &s->s_flags))\r\ncontinue;\r\nif (s->type >= IVTV_DEC_STREAM_TYPE_MPG)\r\nivtv_dma_dec_start(s);\r\nelse\r\nivtv_dma_enc_start(s);\r\nbreak;\r\n}\r\nif (i == IVTV_MAX_STREAMS &&\r\ntest_bit(IVTV_F_I_UDMA_PENDING, &itv->i_flags))\r\nivtv_udma_start(itv);\r\n}\r\nif ((combo & IVTV_IRQ_DMA) && !test_bit(IVTV_F_I_PIO, &itv->i_flags)) {\r\nitv->irq_rr_idx++;\r\nfor (i = 0; i < IVTV_MAX_STREAMS; i++) {\r\nint idx = (i + itv->irq_rr_idx) % IVTV_MAX_STREAMS;\r\nstruct ivtv_stream *s = &itv->streams[idx];\r\nif (!test_and_clear_bit(IVTV_F_S_PIO_PENDING, &s->s_flags))\r\ncontinue;\r\nif (s->type == IVTV_DEC_STREAM_TYPE_VBI || s->type < IVTV_DEC_STREAM_TYPE_MPG)\r\nivtv_dma_enc_start(s);\r\nbreak;\r\n}\r\n}\r\nif (test_and_clear_bit(IVTV_F_I_HAVE_WORK, &itv->i_flags)) {\r\nqueue_kthread_work(&itv->irq_worker, &itv->irq_work);\r\n}\r\nspin_unlock(&itv->dma_reg_lock);\r\nreturn vsync_force ? IRQ_NONE : IRQ_HANDLED;\r\n}\r\nvoid ivtv_unfinished_dma(unsigned long arg)\r\n{\r\nstruct ivtv *itv = (struct ivtv *)arg;\r\nif (!test_bit(IVTV_F_I_DMA, &itv->i_flags))\r\nreturn;\r\nIVTV_ERR("DMA TIMEOUT %08x %d\n", read_reg(IVTV_REG_DMASTATUS), itv->cur_dma_stream);\r\nwrite_reg(read_reg(IVTV_REG_DMASTATUS) & 3, IVTV_REG_DMASTATUS);\r\nclear_bit(IVTV_F_I_UDMA, &itv->i_flags);\r\nclear_bit(IVTV_F_I_DMA, &itv->i_flags);\r\nitv->cur_dma_stream = -1;\r\nwake_up(&itv->dma_waitq);\r\n}
