{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1663840838016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1663840838016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 18:00:37 2022 " "Processing started: Thu Sep 22 18:00:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1663840838016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1663840838016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off H3_Counter1 -c H3_Counter1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off H3_Counter1 -c H3_Counter1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1663840838017 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1663840838365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a H3_Counter1.v(30) " "Verilog HDL Declaration information at H3_Counter1.v(30): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "H3_Counter1.v" "" { Text "C:/Users/dht98/iCloudDrive/NKUST/DigitalDesign/111-1/0922/HW3_Counter1/H3_Counter1.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663840838413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b H3_Counter1.v(30) " "Verilog HDL Declaration information at H3_Counter1.v(30): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "H3_Counter1.v" "" { Text "C:/Users/dht98/iCloudDrive/NKUST/DigitalDesign/111-1/0922/HW3_Counter1/H3_Counter1.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663840838413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c H3_Counter1.v(30) " "Verilog HDL Declaration information at H3_Counter1.v(30): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "H3_Counter1.v" "" { Text "C:/Users/dht98/iCloudDrive/NKUST/DigitalDesign/111-1/0922/HW3_Counter1/H3_Counter1.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663840838414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h3_counter1.v 3 3 " "Found 3 design units, including 3 entities, in source file h3_counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW3_Counter1 " "Found entity 1: HW3_Counter1" {  } { { "H3_Counter1.v" "" { Text "C:/Users/dht98/iCloudDrive/NKUST/DigitalDesign/111-1/0922/HW3_Counter1/H3_Counter1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663840838417 ""} { "Info" "ISGN_ENTITY_NAME" "2 comb " "Found entity 2: comb" {  } { { "H3_Counter1.v" "" { Text "C:/Users/dht98/iCloudDrive/NKUST/DigitalDesign/111-1/0922/HW3_Counter1/H3_Counter1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663840838417 ""} { "Info" "ISGN_ENTITY_NAME" "3 FA " "Found entity 3: FA" {  } { { "H3_Counter1.v" "" { Text "C:/Users/dht98/iCloudDrive/NKUST/DigitalDesign/111-1/0922/HW3_Counter1/H3_Counter1.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663840838417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663840838417 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 H3_Counter1.v(48) " "Verilog HDL Implicit Net warning at H3_Counter1.v(48): created implicit net for \"c1\"" {  } { { "H3_Counter1.v" "" { Text "C:/Users/dht98/iCloudDrive/NKUST/DigitalDesign/111-1/0922/HW3_Counter1/H3_Counter1.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663840838418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 H3_Counter1.v(49) " "Verilog HDL Implicit Net warning at H3_Counter1.v(49): created implicit net for \"c2\"" {  } { { "H3_Counter1.v" "" { Text "C:/Users/dht98/iCloudDrive/NKUST/DigitalDesign/111-1/0922/HW3_Counter1/H3_Counter1.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663840838418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 H3_Counter1.v(50) " "Verilog HDL Implicit Net warning at H3_Counter1.v(50): created implicit net for \"c3\"" {  } { { "H3_Counter1.v" "" { Text "C:/Users/dht98/iCloudDrive/NKUST/DigitalDesign/111-1/0922/HW3_Counter1/H3_Counter1.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663840838418 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "c packed H3_Counter1.v(46) " "Verilog HDL Port Declaration warning at H3_Counter1.v(46): data type declaration for \"c\" declares packed dimensions but the port declaration declaration does not" {  } { { "H3_Counter1.v" "" { Text "C:/Users/dht98/iCloudDrive/NKUST/DigitalDesign/111-1/0922/HW3_Counter1/H3_Counter1.v" 46 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1663840838419 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "c H3_Counter1.v(44) " "HDL info at H3_Counter1.v(44): see declaration for object \"c\"" {  } { { "H3_Counter1.v" "" { Text "C:/Users/dht98/iCloudDrive/NKUST/DigitalDesign/111-1/0922/HW3_Counter1/H3_Counter1.v" 44 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663840838419 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "H3_Counter1 " "Top-level design entity \"H3_Counter1\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1663840838453 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dht98/iCloudDrive/NKUST/DigitalDesign/111-1/0922/HW3_Counter1/output_files/H3_Counter1.map.smsg " "Generated suppressed messages file C:/Users/dht98/iCloudDrive/NKUST/DigitalDesign/111-1/0922/HW3_Counter1/output_files/H3_Counter1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1663840838501 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1663840838576 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 22 18:00:38 2022 " "Processing ended: Thu Sep 22 18:00:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1663840838576 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1663840838576 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1663840838576 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1663840838576 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1663840839228 ""}
