// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="IDCT8_IDCT8,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvc1902-vsva2197-2MP-e-S,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.841000,HLS_SYN_LAT=14484,HLS_SYN_TPT=none,HLS_SYN_MEM=97,HLS_SYN_DSP=0,HLS_SYN_FF=23619,HLS_SYN_LUT=18064,HLS_VERSION=2024_2}" *)

module IDCT8 (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 157'd1;
parameter    ap_ST_fsm_state2 = 157'd2;
parameter    ap_ST_fsm_state3 = 157'd4;
parameter    ap_ST_fsm_state4 = 157'd8;
parameter    ap_ST_fsm_state5 = 157'd16;
parameter    ap_ST_fsm_state6 = 157'd32;
parameter    ap_ST_fsm_state7 = 157'd64;
parameter    ap_ST_fsm_state8 = 157'd128;
parameter    ap_ST_fsm_state9 = 157'd256;
parameter    ap_ST_fsm_state10 = 157'd512;
parameter    ap_ST_fsm_state11 = 157'd1024;
parameter    ap_ST_fsm_state12 = 157'd2048;
parameter    ap_ST_fsm_state13 = 157'd4096;
parameter    ap_ST_fsm_state14 = 157'd8192;
parameter    ap_ST_fsm_state15 = 157'd16384;
parameter    ap_ST_fsm_state16 = 157'd32768;
parameter    ap_ST_fsm_state17 = 157'd65536;
parameter    ap_ST_fsm_state18 = 157'd131072;
parameter    ap_ST_fsm_state19 = 157'd262144;
parameter    ap_ST_fsm_state20 = 157'd524288;
parameter    ap_ST_fsm_state21 = 157'd1048576;
parameter    ap_ST_fsm_state22 = 157'd2097152;
parameter    ap_ST_fsm_state23 = 157'd4194304;
parameter    ap_ST_fsm_state24 = 157'd8388608;
parameter    ap_ST_fsm_state25 = 157'd16777216;
parameter    ap_ST_fsm_state26 = 157'd33554432;
parameter    ap_ST_fsm_state27 = 157'd67108864;
parameter    ap_ST_fsm_state28 = 157'd134217728;
parameter    ap_ST_fsm_state29 = 157'd268435456;
parameter    ap_ST_fsm_state30 = 157'd536870912;
parameter    ap_ST_fsm_state31 = 157'd1073741824;
parameter    ap_ST_fsm_state32 = 157'd2147483648;
parameter    ap_ST_fsm_state33 = 157'd4294967296;
parameter    ap_ST_fsm_state34 = 157'd8589934592;
parameter    ap_ST_fsm_state35 = 157'd17179869184;
parameter    ap_ST_fsm_state36 = 157'd34359738368;
parameter    ap_ST_fsm_state37 = 157'd68719476736;
parameter    ap_ST_fsm_state38 = 157'd137438953472;
parameter    ap_ST_fsm_state39 = 157'd274877906944;
parameter    ap_ST_fsm_state40 = 157'd549755813888;
parameter    ap_ST_fsm_state41 = 157'd1099511627776;
parameter    ap_ST_fsm_state42 = 157'd2199023255552;
parameter    ap_ST_fsm_state43 = 157'd4398046511104;
parameter    ap_ST_fsm_state44 = 157'd8796093022208;
parameter    ap_ST_fsm_state45 = 157'd17592186044416;
parameter    ap_ST_fsm_state46 = 157'd35184372088832;
parameter    ap_ST_fsm_state47 = 157'd70368744177664;
parameter    ap_ST_fsm_state48 = 157'd140737488355328;
parameter    ap_ST_fsm_state49 = 157'd281474976710656;
parameter    ap_ST_fsm_state50 = 157'd562949953421312;
parameter    ap_ST_fsm_state51 = 157'd1125899906842624;
parameter    ap_ST_fsm_state52 = 157'd2251799813685248;
parameter    ap_ST_fsm_state53 = 157'd4503599627370496;
parameter    ap_ST_fsm_state54 = 157'd9007199254740992;
parameter    ap_ST_fsm_state55 = 157'd18014398509481984;
parameter    ap_ST_fsm_state56 = 157'd36028797018963968;
parameter    ap_ST_fsm_state57 = 157'd72057594037927936;
parameter    ap_ST_fsm_state58 = 157'd144115188075855872;
parameter    ap_ST_fsm_state59 = 157'd288230376151711744;
parameter    ap_ST_fsm_state60 = 157'd576460752303423488;
parameter    ap_ST_fsm_state61 = 157'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 157'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 157'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 157'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 157'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 157'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 157'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 157'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 157'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 157'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 157'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 157'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 157'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 157'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 157'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 157'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 157'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 157'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 157'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 157'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 157'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 157'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 157'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 157'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 157'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 157'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 157'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 157'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 157'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 157'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 157'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 157'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 157'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 157'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 157'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 157'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 157'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 157'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 157'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 157'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 157'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 157'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 157'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 157'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 157'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 157'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 157'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 157'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 157'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 157'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 157'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 157'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 157'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 157'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 157'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 157'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 157'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 157'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 157'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 157'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 157'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 157'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 157'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 157'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 157'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 157'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 157'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 157'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 157'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 157'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 157'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 157'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 157'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 157'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 157'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 157'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 157'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 157'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 157'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 157'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 157'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 157'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 157'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 157'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 157'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 157'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 157'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 157'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 157'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 157'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 157'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 157'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state153 = 157'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state154 = 157'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state155 = 157'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state156 = 157'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state157 = 157'd91343852333181432387730302044767688728495783936;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 1024;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 1024;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (1024 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (1024 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [156:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] in_r;
wire   [63:0] out_r;
wire   [31:0] block_size;
wire   [31:0] sIn;
wire   [31:0] size;
wire   [31:0] shift;
wire   [31:0] oMin;
wire   [31:0] oMax;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem0_blk_n_R;
wire    ap_CS_fsm_state76;
wire   [0:0] icmp_ln260_1_fu_1318_p2;
reg    gmem1_blk_n_AW;
wire    ap_CS_fsm_state75;
reg    gmem1_blk_n_W;
wire    ap_CS_fsm_state84;
reg    gmem1_blk_n_B;
wire    ap_CS_fsm_state157;
reg   [31:0] reg_1077;
wire    ap_CS_fsm_state81;
reg   [31:0] block_size_read_reg_2819;
wire    gmem0_0_AWREADY;
wire    gmem0_0_WREADY;
reg    gmem0_0_ARVALID;
wire    gmem0_0_ARREADY;
wire   [31:0] gmem0_0_ARLEN;
wire    gmem0_0_RVALID;
reg    gmem0_0_RREADY;
wire   [1023:0] gmem0_0_RDATA;
wire   [8:0] gmem0_0_RFIFONUM;
wire    gmem0_0_BVALID;
reg    ap_block_state76;
reg    ap_predicate_pred336_state81;
reg    ap_predicate_pred403_state81;
reg    ap_predicate_pred409_state81;
reg   [31:0] reg_1084;
reg   [31:0] reg_1091;
reg   [31:0] reg_1098;
reg   [31:0] reg_1105;
reg   [31:0] reg_1112;
reg   [31:0] reg_1119;
reg   [31:0] reg_1126;
reg   [31:0] reg_1132;
reg   [31:0] reg_1138;
reg   [31:0] reg_1144;
reg   [31:0] reg_1150;
reg   [31:0] reg_1156;
reg   [31:0] reg_1162;
reg   [31:0] reg_1168;
reg   [31:0] size_read_reg_2395;
reg    ap_block_state1;
wire   [30:0] empty_fu_1174_p1;
reg   [30:0] empty_reg_2737;
wire   [63:0] zext_ln260_fu_1216_p1;
reg   [63:0] zext_ln260_reg_2748;
reg   [56:0] trunc_ln260_1_reg_2755;
reg   [31:0] shift_read_reg_2760;
wire    ap_CS_fsm_state74;
wire   [32:0] sub_i_i_i_fu_1243_p2;
reg   [32:0] sub_i_i_i_reg_2771;
wire   [31:0] empty_304_fu_1249_p1;
reg   [31:0] empty_304_reg_2776;
reg   [31:0] oMax_read_reg_2782;
reg    gmem1_0_AWVALID;
wire    gmem1_0_AWREADY;
wire   [31:0] gmem1_0_AWLEN;
reg    gmem1_0_WVALID;
wire    gmem1_0_WREADY;
wire    gmem1_0_ARREADY;
wire    gmem1_0_RVALID;
wire   [1023:0] gmem1_0_RDATA;
wire   [8:0] gmem1_0_RFIFONUM;
wire    gmem1_0_BVALID;
reg    gmem1_0_BREADY;
reg   [31:0] oMin_read_reg_2797;
reg   [31:0] sIn_read_reg_2812;
wire   [31:0] rnd_factor_fu_1258_p2;
reg   [31:0] rnd_factor_reg_2823;
wire   [31:0] rnd_factor_1_fu_1264_p2;
reg   [31:0] rnd_factor_1_reg_2828;
wire   [66:0] sh_prom_i9_i549_i_fu_1274_p1;
reg   [66:0] sh_prom_i9_i549_i_reg_2833;
wire   [66:0] sh_prom_i_i557_i_fu_1278_p1;
reg   [66:0] sh_prom_i_i557_i_reg_2840;
wire   [65:0] sh_prom_i9_i359_i_fu_1281_p1;
reg   [65:0] sh_prom_i9_i359_i_reg_2847;
wire   [65:0] sh_prom_i_i367_i_fu_1285_p1;
reg   [65:0] sh_prom_i_i367_i_reg_2852;
wire   [30:0] add_ln260_fu_1308_p2;
reg   [30:0] add_ln260_reg_2863;
reg   [1023:0] in_block_reg_2871;
wire  signed [31:0] tmp_1_fu_1323_p3;
reg  signed [31:0] tmp_1_reg_2913;
wire  signed [31:0] tmp_2_fu_1331_p3;
reg  signed [31:0] tmp_2_reg_2919;
wire   [31:0] rnd_factor_2_fu_1346_p3;
reg   [31:0] rnd_factor_2_reg_2925;
wire   [31:0] c_2_fu_1352_p2;
reg  signed [31:0] c_2_reg_2930;
wire  signed [31:0] c_3_fu_1428_p2;
reg  signed [31:0] c_3_reg_2935;
wire    ap_CS_fsm_state77;
wire   [37:0] add_ln106_3_fu_1468_p2;
reg   [37:0] add_ln106_3_reg_2940;
wire   [38:0] sub_ln106_2_fu_1508_p2;
reg   [38:0] sub_ln106_2_reg_2945;
reg   [0:0] tmp_35_reg_2951;
wire   [38:0] add_ln107_3_fu_1567_p2;
reg   [38:0] add_ln107_3_reg_2959;
wire   [33:0] sub_ln107_1_fu_1593_p2;
reg   [33:0] sub_ln107_1_reg_2964;
wire   [37:0] add_ln109_2_fu_1629_p2;
reg   [37:0] add_ln109_2_reg_2969;
wire   [38:0] add_ln106_2_fu_1667_p2;
reg   [38:0] add_ln106_2_reg_2979;
wire    ap_CS_fsm_state78;
wire   [31:0] trunc_ln107_fu_1701_p1;
reg   [31:0] trunc_ln107_reg_2984;
wire   [31:0] trunc_ln107_1_fu_1705_p1;
reg   [31:0] trunc_ln107_1_reg_2989;
wire   [38:0] add_ln108_fu_1720_p2;
reg   [38:0] add_ln108_reg_2994;
wire   [38:0] add_ln109_fu_1741_p2;
reg   [38:0] add_ln109_reg_2999;
wire   [31:0] x_fu_1768_p3;
reg   [31:0] x_reg_3004;
wire    ap_CS_fsm_state79;
wire   [31:0] x_1_fu_1775_p3;
reg   [31:0] x_1_reg_3011;
wire   [31:0] x_2_fu_1801_p3;
reg   [31:0] x_2_reg_3018;
wire   [31:0] x_3_fu_1829_p3;
reg   [31:0] x_3_reg_3025;
wire   [1023:0] zext_ln341_fu_1932_p1;
wire    ap_CS_fsm_state80;
wire   [1023:0] zext_ln321_fu_1980_p1;
wire   [1023:0] zext_ln302_fu_2068_p1;
wire   [1023:0] out_block_fu_2168_p33;
wire   [31:0] in_data_54_fu_2240_p1;
reg   [31:0] in_data_54_reg_3052;
wire   [31:0] in_data_46_fu_2244_p1;
reg   [31:0] in_data_46_reg_3057;
wire   [31:0] in_data_fu_2248_p1;
reg   [31:0] in_data_reg_3062;
reg   [31:0] in_data_15_reg_3067;
reg   [31:0] in_data_16_reg_3072;
reg   [31:0] in_data_17_reg_3077;
reg   [31:0] in_data_18_reg_3082;
reg   [31:0] in_data_19_reg_3087;
reg   [31:0] in_data_20_reg_3092;
reg   [31:0] in_data_21_reg_3097;
reg   [31:0] in_data_22_reg_3102;
reg   [31:0] in_data_23_reg_3107;
reg   [31:0] in_data_24_reg_3112;
reg   [31:0] in_data_25_reg_3117;
reg   [31:0] in_data_26_reg_3122;
reg   [31:0] in_data_27_reg_3127;
reg   [31:0] in_data_28_reg_3132;
reg   [31:0] in_data_29_reg_3137;
reg   [31:0] in_data_30_reg_3142;
wire    grp_IDCT8B8_fu_680_ap_start;
wire    grp_IDCT8B8_fu_680_ap_done;
wire    grp_IDCT8B8_fu_680_ap_idle;
wire    grp_IDCT8B8_fu_680_ap_ready;
wire   [31:0] grp_IDCT8B8_fu_680_dst_0;
wire    grp_IDCT8B8_fu_680_dst_0_ap_vld;
wire   [31:0] grp_IDCT8B8_fu_680_dst_1;
wire    grp_IDCT8B8_fu_680_dst_1_ap_vld;
wire   [31:0] grp_IDCT8B8_fu_680_dst_2;
wire    grp_IDCT8B8_fu_680_dst_2_ap_vld;
wire   [31:0] grp_IDCT8B8_fu_680_dst_3;
wire    grp_IDCT8B8_fu_680_dst_3_ap_vld;
wire   [31:0] grp_IDCT8B8_fu_680_dst_4;
wire    grp_IDCT8B8_fu_680_dst_4_ap_vld;
wire   [31:0] grp_IDCT8B8_fu_680_dst_5;
wire    grp_IDCT8B8_fu_680_dst_5_ap_vld;
wire   [31:0] grp_IDCT8B8_fu_680_dst_6;
wire    grp_IDCT8B8_fu_680_dst_6_ap_vld;
wire   [31:0] grp_IDCT8B8_fu_680_dst_7;
wire    grp_IDCT8B8_fu_680_dst_7_ap_vld;
wire    grp_IDCT8B16_fu_720_ap_start;
wire    grp_IDCT8B16_fu_720_ap_done;
wire    grp_IDCT8B16_fu_720_ap_idle;
wire    grp_IDCT8B16_fu_720_ap_ready;
wire   [31:0] grp_IDCT8B16_fu_720_dst_0;
wire    grp_IDCT8B16_fu_720_dst_0_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_1;
wire    grp_IDCT8B16_fu_720_dst_1_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_2;
wire    grp_IDCT8B16_fu_720_dst_2_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_3;
wire    grp_IDCT8B16_fu_720_dst_3_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_4;
wire    grp_IDCT8B16_fu_720_dst_4_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_5;
wire    grp_IDCT8B16_fu_720_dst_5_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_6;
wire    grp_IDCT8B16_fu_720_dst_6_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_7;
wire    grp_IDCT8B16_fu_720_dst_7_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_8;
wire    grp_IDCT8B16_fu_720_dst_8_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_9;
wire    grp_IDCT8B16_fu_720_dst_9_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_10;
wire    grp_IDCT8B16_fu_720_dst_10_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_11;
wire    grp_IDCT8B16_fu_720_dst_11_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_12;
wire    grp_IDCT8B16_fu_720_dst_12_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_13;
wire    grp_IDCT8B16_fu_720_dst_13_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_14;
wire    grp_IDCT8B16_fu_720_dst_14_ap_vld;
wire   [31:0] grp_IDCT8B16_fu_720_dst_15;
wire    grp_IDCT8B16_fu_720_dst_15_ap_vld;
wire    grp_IDCT8B32_fu_792_ap_start;
wire    grp_IDCT8B32_fu_792_ap_done;
wire    grp_IDCT8B32_fu_792_ap_idle;
wire    grp_IDCT8B32_fu_792_ap_ready;
wire   [31:0] grp_IDCT8B32_fu_792_dst_0;
wire    grp_IDCT8B32_fu_792_dst_0_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_1;
wire    grp_IDCT8B32_fu_792_dst_1_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_2;
wire    grp_IDCT8B32_fu_792_dst_2_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_3;
wire    grp_IDCT8B32_fu_792_dst_3_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_4;
wire    grp_IDCT8B32_fu_792_dst_4_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_5;
wire    grp_IDCT8B32_fu_792_dst_5_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_6;
wire    grp_IDCT8B32_fu_792_dst_6_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_7;
wire    grp_IDCT8B32_fu_792_dst_7_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_8;
wire    grp_IDCT8B32_fu_792_dst_8_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_9;
wire    grp_IDCT8B32_fu_792_dst_9_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_10;
wire    grp_IDCT8B32_fu_792_dst_10_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_11;
wire    grp_IDCT8B32_fu_792_dst_11_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_12;
wire    grp_IDCT8B32_fu_792_dst_12_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_13;
wire    grp_IDCT8B32_fu_792_dst_13_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_14;
wire    grp_IDCT8B32_fu_792_dst_14_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_15;
wire    grp_IDCT8B32_fu_792_dst_15_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_16;
wire    grp_IDCT8B32_fu_792_dst_16_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_17;
wire    grp_IDCT8B32_fu_792_dst_17_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_18;
wire    grp_IDCT8B32_fu_792_dst_18_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_19;
wire    grp_IDCT8B32_fu_792_dst_19_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_20;
wire    grp_IDCT8B32_fu_792_dst_20_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_21;
wire    grp_IDCT8B32_fu_792_dst_21_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_22;
wire    grp_IDCT8B32_fu_792_dst_22_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_23;
wire    grp_IDCT8B32_fu_792_dst_23_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_24;
wire    grp_IDCT8B32_fu_792_dst_24_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_25;
wire    grp_IDCT8B32_fu_792_dst_25_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_26;
wire    grp_IDCT8B32_fu_792_dst_26_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_27;
wire    grp_IDCT8B32_fu_792_dst_27_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_28;
wire    grp_IDCT8B32_fu_792_dst_28_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_29;
wire    grp_IDCT8B32_fu_792_dst_29_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_30;
wire    grp_IDCT8B32_fu_792_dst_30_ap_vld;
wire   [31:0] grp_IDCT8B32_fu_792_dst_31;
wire    grp_IDCT8B32_fu_792_dst_31_ap_vld;
reg   [1023:0] out_block_4_reg_662;
reg    grp_IDCT8B8_fu_680_ap_start_reg;
wire    ap_CS_fsm_state82;
reg    ap_predicate_pred336_state82;
reg   [31:0] out_data_48_fu_556;
reg   [31:0] out_data_49_fu_560;
reg   [31:0] out_data_50_fu_564;
reg   [31:0] out_data_51_fu_568;
reg   [31:0] out_data_52_fu_572;
reg   [31:0] out_data_53_fu_576;
reg   [31:0] out_data_54_fu_580;
reg   [31:0] out_data_55_fu_584;
reg    grp_IDCT8B16_fu_720_ap_start_reg;
reg    ap_predicate_pred403_state82;
reg   [31:0] out_data_32_fu_492;
reg   [31:0] out_data_33_fu_496;
reg   [31:0] out_data_34_fu_500;
reg   [31:0] out_data_35_fu_504;
reg   [31:0] out_data_36_fu_508;
reg   [31:0] out_data_37_fu_512;
reg   [31:0] out_data_38_fu_516;
reg   [31:0] out_data_39_fu_520;
reg   [31:0] out_data_40_fu_524;
reg   [31:0] out_data_41_fu_528;
reg   [31:0] out_data_42_fu_532;
reg   [31:0] out_data_43_fu_536;
reg   [31:0] out_data_44_fu_540;
reg   [31:0] out_data_45_fu_544;
reg   [31:0] out_data_46_fu_548;
reg   [31:0] out_data_47_fu_552;
reg    grp_IDCT8B32_fu_792_ap_start_reg;
reg    ap_predicate_pred409_state82;
reg   [31:0] out_data_fu_364;
reg   [31:0] out_data_1_fu_368;
reg   [31:0] out_data_2_fu_372;
reg   [31:0] out_data_3_fu_376;
reg   [31:0] out_data_4_fu_380;
reg   [31:0] out_data_5_fu_384;
reg   [31:0] out_data_6_fu_388;
reg   [31:0] out_data_7_fu_392;
reg   [31:0] out_data_8_fu_396;
reg   [31:0] out_data_9_fu_400;
reg   [31:0] out_data_10_fu_404;
reg   [31:0] out_data_11_fu_408;
reg   [31:0] out_data_12_fu_412;
reg   [31:0] out_data_13_fu_416;
reg   [31:0] out_data_14_fu_420;
reg   [31:0] out_data_15_fu_424;
reg   [31:0] out_data_16_fu_428;
reg   [31:0] out_data_17_fu_432;
reg   [31:0] out_data_18_fu_436;
reg   [31:0] out_data_19_fu_440;
reg   [31:0] out_data_20_fu_444;
reg   [31:0] out_data_21_fu_448;
reg   [31:0] out_data_22_fu_452;
reg   [31:0] out_data_23_fu_456;
reg   [31:0] out_data_24_fu_460;
reg   [31:0] out_data_25_fu_464;
reg   [31:0] out_data_26_fu_468;
reg   [31:0] out_data_27_fu_472;
reg   [31:0] out_data_28_fu_476;
reg   [31:0] out_data_29_fu_480;
reg   [31:0] out_data_30_fu_484;
reg   [31:0] out_data_31_fu_488;
wire   [63:0] sext_ln260_fu_1198_p1;
wire   [63:0] sext_ln260_1_fu_1288_p1;
reg   [30:0] i_fu_360;
wire  signed [6:0] grp_fu_928_p1;
wire   [56:0] trunc_ln_fu_1188_p4;
wire   [0:0] icmp_ln260_fu_1183_p2;
wire   [30:0] empty_305_fu_1209_p3;
wire  signed [31:0] conv3_i_i_i860_i_fu_1239_p0;
wire  signed [32:0] conv3_i_i_i860_i_fu_1239_p1;
wire   [31:0] sub_i_i_i831_i_fu_1253_p2;
wire   [31:0] sub_i_i_i540_i_fu_1269_p2;
wire   [31:0] zext_ln260_1_fu_1314_p1;
wire   [0:0] tmp_fu_1339_p3;
wire  signed [31:0] trunc_ln334_fu_1358_p1;
wire   [25:0] tmp_28_fu_1371_p4;
wire   [28:0] tmp_29_fu_1388_p4;
wire   [31:0] p_shl1_fu_1380_p3;
wire   [31:0] p_shl2_fu_1397_p3;
wire   [30:0] tmp_30_fu_1411_p4;
wire   [31:0] add_ln104_fu_1405_p2;
wire   [31:0] p_shl3_fu_1420_p3;
wire  signed [31:0] c_fu_1361_p2;
wire   [36:0] tmp_31_fu_1438_p3;
wire   [33:0] tmp_32_fu_1450_p3;
wire  signed [37:0] sext_ln106_6_fu_1446_p1;
wire  signed [37:0] sext_ln106_7_fu_1458_p1;
wire   [37:0] sub_ln106_fu_1462_p2;
wire  signed [37:0] sext_ln106_fu_1434_p1;
wire  signed [31:0] c_1_fu_1366_p2;
wire   [37:0] tmp_33_fu_1478_p3;
wire   [34:0] tmp_34_fu_1490_p3;
wire  signed [38:0] sext_ln106_8_fu_1486_p1;
wire  signed [38:0] sext_ln106_9_fu_1498_p1;
wire   [38:0] sub_ln106_1_fu_1502_p2;
wire  signed [38:0] sext_ln106_1_fu_1474_p1;
wire   [37:0] tmp_36_fu_1525_p3;
wire   [34:0] tmp_37_fu_1537_p3;
wire  signed [38:0] sext_ln107_7_fu_1533_p1;
wire  signed [38:0] sext_ln107_8_fu_1545_p1;
wire   [32:0] tmp_38_fu_1555_p3;
wire   [38:0] add_ln107_2_fu_1549_p2;
wire  signed [38:0] sext_ln107_9_fu_1563_p1;
wire  signed [32:0] sext_ln107_1_fu_1573_p1;
wire  signed [32:0] sext_ln107_2_fu_1577_p1;
wire   [32:0] sub_ln107_fu_1580_p2;
wire  signed [33:0] sext_ln107_3_fu_1586_p1;
wire  signed [33:0] sext_ln107_4_fu_1590_p1;
wire   [36:0] tmp_39_fu_1599_p3;
wire   [33:0] tmp_40_fu_1611_p3;
wire  signed [37:0] sext_ln109_3_fu_1607_p1;
wire  signed [37:0] sext_ln109_4_fu_1619_p1;
wire   [37:0] sub_ln109_1_fu_1623_p2;
wire  signed [37:0] sext_ln107_fu_1521_p1;
wire  signed [38:0] sext_ln106_2_fu_1647_p1;
wire   [38:0] add_ln106_fu_1650_p2;
wire  signed [38:0] sext_ln106_3_fu_1655_p1;
wire   [38:0] add_ln106_1_fu_1658_p2;
wire  signed [38:0] sext_ln106_4_fu_1664_p1;
wire  signed [38:0] sext_ln107_5_fu_1673_p1;
wire   [38:0] add_ln107_fu_1676_p2;
wire   [38:0] add_ln107_1_fu_1681_p2;
wire  signed [65:0] sext_ln107_6_fu_1687_p1;
wire   [65:0] shl_ln107_fu_1691_p2;
wire   [65:0] ashr_ln107_fu_1696_p2;
wire   [38:0] sub_ln108_fu_1709_p2;
wire   [38:0] sub_ln108_1_fu_1714_p2;
wire  signed [38:0] sext_ln109_1_fu_1726_p1;
wire   [38:0] grp_fu_928_p2;
wire   [38:0] add_ln109_1_fu_1729_p2;
wire   [38:0] sub_ln109_fu_1735_p2;
wire  signed [66:0] sext_ln106_5_fu_1747_p1;
wire   [66:0] shl_ln106_fu_1750_p2;
wire   [66:0] ashr_ln106_fu_1755_p2;
wire   [31:0] trunc_ln106_fu_1760_p1;
wire   [31:0] trunc_ln106_1_fu_1764_p1;
wire  signed [66:0] sext_ln108_fu_1780_p1;
wire   [66:0] shl_ln108_fu_1783_p2;
wire   [66:0] ashr_ln108_fu_1788_p2;
wire   [31:0] trunc_ln108_fu_1793_p1;
wire   [31:0] trunc_ln108_1_fu_1797_p1;
wire  signed [66:0] sext_ln109_2_fu_1808_p1;
wire   [66:0] shl_ln109_fu_1811_p2;
wire   [66:0] ashr_ln109_fu_1816_p2;
wire   [31:0] trunc_ln109_fu_1821_p1;
wire   [31:0] trunc_ln109_1_fu_1825_p1;
wire   [0:0] icmp_ln9_fu_1840_p2;
wire   [0:0] icmp_ln8_fu_1836_p2;
wire   [31:0] select_ln9_fu_1844_p3;
wire   [0:0] icmp_ln9_1_fu_1861_p2;
wire   [0:0] icmp_ln8_1_fu_1857_p2;
wire   [31:0] select_ln9_1_fu_1865_p3;
wire   [0:0] icmp_ln9_2_fu_1882_p2;
wire   [0:0] icmp_ln8_2_fu_1878_p2;
wire   [31:0] select_ln9_2_fu_1886_p3;
wire   [0:0] icmp_ln9_3_fu_1903_p2;
wire   [0:0] icmp_ln8_3_fu_1899_p2;
wire   [31:0] select_ln9_3_fu_1907_p3;
wire   [31:0] select_ln8_3_fu_1913_p3;
wire   [31:0] select_ln8_2_fu_1892_p3;
wire   [31:0] select_ln8_1_fu_1871_p3;
wire   [31:0] select_ln8_fu_1850_p3;
wire   [127:0] out_block_3_fu_1920_p5;
wire   [255:0] out_block_2_fu_1960_p9;
wire   [511:0] out_block_1_fu_2032_p17;
reg   [156:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
reg    ap_ST_fsm_state75_blk;
reg    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
reg    ap_block_state82_on_subcall_done;
reg    ap_predicate_pred2523_state82;
reg    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
reg    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
wire    ap_ST_fsm_state141_blk;
wire    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
wire    ap_ST_fsm_state144_blk;
wire    ap_ST_fsm_state145_blk;
wire    ap_ST_fsm_state146_blk;
wire    ap_ST_fsm_state147_blk;
wire    ap_ST_fsm_state148_blk;
wire    ap_ST_fsm_state149_blk;
wire    ap_ST_fsm_state150_blk;
wire    ap_ST_fsm_state151_blk;
wire    ap_ST_fsm_state152_blk;
wire    ap_ST_fsm_state153_blk;
wire    ap_ST_fsm_state154_blk;
wire    ap_ST_fsm_state155_blk;
wire    ap_ST_fsm_state156_blk;
reg    ap_ST_fsm_state157_blk;
wire   [63:0] gmem0_0_ARLEN0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 157'd1;
#0 grp_IDCT8B8_fu_680_ap_start_reg = 1'b0;
#0 grp_IDCT8B16_fu_720_ap_start_reg = 1'b0;
#0 grp_IDCT8B32_fu_792_ap_start_reg = 1'b0;
#0 i_fu_360 = 31'd0;
end

IDCT8_IDCT8B8 grp_IDCT8B8_fu_680(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_IDCT8B8_fu_680_ap_start),
    .ap_done(grp_IDCT8B8_fu_680_ap_done),
    .ap_idle(grp_IDCT8B8_fu_680_ap_idle),
    .ap_ready(grp_IDCT8B8_fu_680_ap_ready),
    .src_0_val(in_data_54_reg_3052),
    .src_1_val(reg_1077),
    .src_2_val(reg_1084),
    .src_3_val(reg_1091),
    .src_4_val(reg_1098),
    .src_5_val(reg_1105),
    .src_6_val(reg_1112),
    .src_7_val(reg_1119),
    .dst_0(grp_IDCT8B8_fu_680_dst_0),
    .dst_0_ap_vld(grp_IDCT8B8_fu_680_dst_0_ap_vld),
    .dst_1(grp_IDCT8B8_fu_680_dst_1),
    .dst_1_ap_vld(grp_IDCT8B8_fu_680_dst_1_ap_vld),
    .dst_2(grp_IDCT8B8_fu_680_dst_2),
    .dst_2_ap_vld(grp_IDCT8B8_fu_680_dst_2_ap_vld),
    .dst_3(grp_IDCT8B8_fu_680_dst_3),
    .dst_3_ap_vld(grp_IDCT8B8_fu_680_dst_3_ap_vld),
    .dst_4(grp_IDCT8B8_fu_680_dst_4),
    .dst_4_ap_vld(grp_IDCT8B8_fu_680_dst_4_ap_vld),
    .dst_5(grp_IDCT8B8_fu_680_dst_5),
    .dst_5_ap_vld(grp_IDCT8B8_fu_680_dst_5_ap_vld),
    .dst_6(grp_IDCT8B8_fu_680_dst_6),
    .dst_6_ap_vld(grp_IDCT8B8_fu_680_dst_6_ap_vld),
    .dst_7(grp_IDCT8B8_fu_680_dst_7),
    .dst_7_ap_vld(grp_IDCT8B8_fu_680_dst_7_ap_vld),
    .shift(shift_read_reg_2760),
    .skipLine2(sIn_read_reg_2812),
    .oMin(oMin_read_reg_2797),
    .oMax(oMax_read_reg_2782)
);

IDCT8_IDCT8B16 grp_IDCT8B16_fu_720(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_IDCT8B16_fu_720_ap_start),
    .ap_done(grp_IDCT8B16_fu_720_ap_done),
    .ap_idle(grp_IDCT8B16_fu_720_ap_idle),
    .ap_ready(grp_IDCT8B16_fu_720_ap_ready),
    .src_0_val(in_data_46_reg_3057),
    .src_1_val(reg_1077),
    .src_2_val(reg_1084),
    .src_3_val(reg_1091),
    .src_4_val(reg_1098),
    .src_5_val(reg_1105),
    .src_6_val(reg_1112),
    .src_7_val(reg_1119),
    .src_8_val(reg_1126),
    .src_9_val(reg_1132),
    .src_10_val(reg_1138),
    .src_11_val(reg_1144),
    .src_12_val(reg_1150),
    .src_13_val(reg_1156),
    .src_14_val(reg_1162),
    .src_15_val(reg_1168),
    .dst_0(grp_IDCT8B16_fu_720_dst_0),
    .dst_0_ap_vld(grp_IDCT8B16_fu_720_dst_0_ap_vld),
    .dst_1(grp_IDCT8B16_fu_720_dst_1),
    .dst_1_ap_vld(grp_IDCT8B16_fu_720_dst_1_ap_vld),
    .dst_2(grp_IDCT8B16_fu_720_dst_2),
    .dst_2_ap_vld(grp_IDCT8B16_fu_720_dst_2_ap_vld),
    .dst_3(grp_IDCT8B16_fu_720_dst_3),
    .dst_3_ap_vld(grp_IDCT8B16_fu_720_dst_3_ap_vld),
    .dst_4(grp_IDCT8B16_fu_720_dst_4),
    .dst_4_ap_vld(grp_IDCT8B16_fu_720_dst_4_ap_vld),
    .dst_5(grp_IDCT8B16_fu_720_dst_5),
    .dst_5_ap_vld(grp_IDCT8B16_fu_720_dst_5_ap_vld),
    .dst_6(grp_IDCT8B16_fu_720_dst_6),
    .dst_6_ap_vld(grp_IDCT8B16_fu_720_dst_6_ap_vld),
    .dst_7(grp_IDCT8B16_fu_720_dst_7),
    .dst_7_ap_vld(grp_IDCT8B16_fu_720_dst_7_ap_vld),
    .dst_8(grp_IDCT8B16_fu_720_dst_8),
    .dst_8_ap_vld(grp_IDCT8B16_fu_720_dst_8_ap_vld),
    .dst_9(grp_IDCT8B16_fu_720_dst_9),
    .dst_9_ap_vld(grp_IDCT8B16_fu_720_dst_9_ap_vld),
    .dst_10(grp_IDCT8B16_fu_720_dst_10),
    .dst_10_ap_vld(grp_IDCT8B16_fu_720_dst_10_ap_vld),
    .dst_11(grp_IDCT8B16_fu_720_dst_11),
    .dst_11_ap_vld(grp_IDCT8B16_fu_720_dst_11_ap_vld),
    .dst_12(grp_IDCT8B16_fu_720_dst_12),
    .dst_12_ap_vld(grp_IDCT8B16_fu_720_dst_12_ap_vld),
    .dst_13(grp_IDCT8B16_fu_720_dst_13),
    .dst_13_ap_vld(grp_IDCT8B16_fu_720_dst_13_ap_vld),
    .dst_14(grp_IDCT8B16_fu_720_dst_14),
    .dst_14_ap_vld(grp_IDCT8B16_fu_720_dst_14_ap_vld),
    .dst_15(grp_IDCT8B16_fu_720_dst_15),
    .dst_15_ap_vld(grp_IDCT8B16_fu_720_dst_15_ap_vld),
    .shift(shift_read_reg_2760),
    .skipLine2(sIn_read_reg_2812),
    .oMin(oMin_read_reg_2797),
    .oMax(oMax_read_reg_2782)
);

IDCT8_IDCT8B32 grp_IDCT8B32_fu_792(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_IDCT8B32_fu_792_ap_start),
    .ap_done(grp_IDCT8B32_fu_792_ap_done),
    .ap_idle(grp_IDCT8B32_fu_792_ap_idle),
    .ap_ready(grp_IDCT8B32_fu_792_ap_ready),
    .src_0_val(in_data_reg_3062),
    .src_1_val(reg_1077),
    .src_2_val(reg_1084),
    .src_3_val(reg_1091),
    .src_4_val(reg_1098),
    .src_5_val(reg_1105),
    .src_6_val(reg_1112),
    .src_7_val(reg_1119),
    .src_8_val(reg_1126),
    .src_9_val(reg_1132),
    .src_10_val(reg_1138),
    .src_11_val(reg_1144),
    .src_12_val(reg_1150),
    .src_13_val(reg_1156),
    .src_14_val(reg_1162),
    .src_15_val(reg_1168),
    .src_16_val(in_data_15_reg_3067),
    .src_17_val(in_data_16_reg_3072),
    .src_18_val(in_data_17_reg_3077),
    .src_19_val(in_data_18_reg_3082),
    .src_20_val(in_data_19_reg_3087),
    .src_21_val(in_data_20_reg_3092),
    .src_22_val(in_data_21_reg_3097),
    .src_23_val(in_data_22_reg_3102),
    .src_24_val(in_data_23_reg_3107),
    .src_25_val(in_data_24_reg_3112),
    .src_26_val(in_data_25_reg_3117),
    .src_27_val(in_data_26_reg_3122),
    .src_28_val(in_data_27_reg_3127),
    .src_29_val(in_data_28_reg_3132),
    .src_30_val(in_data_29_reg_3137),
    .src_31_val(in_data_30_reg_3142),
    .dst_0(grp_IDCT8B32_fu_792_dst_0),
    .dst_0_ap_vld(grp_IDCT8B32_fu_792_dst_0_ap_vld),
    .dst_1(grp_IDCT8B32_fu_792_dst_1),
    .dst_1_ap_vld(grp_IDCT8B32_fu_792_dst_1_ap_vld),
    .dst_2(grp_IDCT8B32_fu_792_dst_2),
    .dst_2_ap_vld(grp_IDCT8B32_fu_792_dst_2_ap_vld),
    .dst_3(grp_IDCT8B32_fu_792_dst_3),
    .dst_3_ap_vld(grp_IDCT8B32_fu_792_dst_3_ap_vld),
    .dst_4(grp_IDCT8B32_fu_792_dst_4),
    .dst_4_ap_vld(grp_IDCT8B32_fu_792_dst_4_ap_vld),
    .dst_5(grp_IDCT8B32_fu_792_dst_5),
    .dst_5_ap_vld(grp_IDCT8B32_fu_792_dst_5_ap_vld),
    .dst_6(grp_IDCT8B32_fu_792_dst_6),
    .dst_6_ap_vld(grp_IDCT8B32_fu_792_dst_6_ap_vld),
    .dst_7(grp_IDCT8B32_fu_792_dst_7),
    .dst_7_ap_vld(grp_IDCT8B32_fu_792_dst_7_ap_vld),
    .dst_8(grp_IDCT8B32_fu_792_dst_8),
    .dst_8_ap_vld(grp_IDCT8B32_fu_792_dst_8_ap_vld),
    .dst_9(grp_IDCT8B32_fu_792_dst_9),
    .dst_9_ap_vld(grp_IDCT8B32_fu_792_dst_9_ap_vld),
    .dst_10(grp_IDCT8B32_fu_792_dst_10),
    .dst_10_ap_vld(grp_IDCT8B32_fu_792_dst_10_ap_vld),
    .dst_11(grp_IDCT8B32_fu_792_dst_11),
    .dst_11_ap_vld(grp_IDCT8B32_fu_792_dst_11_ap_vld),
    .dst_12(grp_IDCT8B32_fu_792_dst_12),
    .dst_12_ap_vld(grp_IDCT8B32_fu_792_dst_12_ap_vld),
    .dst_13(grp_IDCT8B32_fu_792_dst_13),
    .dst_13_ap_vld(grp_IDCT8B32_fu_792_dst_13_ap_vld),
    .dst_14(grp_IDCT8B32_fu_792_dst_14),
    .dst_14_ap_vld(grp_IDCT8B32_fu_792_dst_14_ap_vld),
    .dst_15(grp_IDCT8B32_fu_792_dst_15),
    .dst_15_ap_vld(grp_IDCT8B32_fu_792_dst_15_ap_vld),
    .dst_16(grp_IDCT8B32_fu_792_dst_16),
    .dst_16_ap_vld(grp_IDCT8B32_fu_792_dst_16_ap_vld),
    .dst_17(grp_IDCT8B32_fu_792_dst_17),
    .dst_17_ap_vld(grp_IDCT8B32_fu_792_dst_17_ap_vld),
    .dst_18(grp_IDCT8B32_fu_792_dst_18),
    .dst_18_ap_vld(grp_IDCT8B32_fu_792_dst_18_ap_vld),
    .dst_19(grp_IDCT8B32_fu_792_dst_19),
    .dst_19_ap_vld(grp_IDCT8B32_fu_792_dst_19_ap_vld),
    .dst_20(grp_IDCT8B32_fu_792_dst_20),
    .dst_20_ap_vld(grp_IDCT8B32_fu_792_dst_20_ap_vld),
    .dst_21(grp_IDCT8B32_fu_792_dst_21),
    .dst_21_ap_vld(grp_IDCT8B32_fu_792_dst_21_ap_vld),
    .dst_22(grp_IDCT8B32_fu_792_dst_22),
    .dst_22_ap_vld(grp_IDCT8B32_fu_792_dst_22_ap_vld),
    .dst_23(grp_IDCT8B32_fu_792_dst_23),
    .dst_23_ap_vld(grp_IDCT8B32_fu_792_dst_23_ap_vld),
    .dst_24(grp_IDCT8B32_fu_792_dst_24),
    .dst_24_ap_vld(grp_IDCT8B32_fu_792_dst_24_ap_vld),
    .dst_25(grp_IDCT8B32_fu_792_dst_25),
    .dst_25_ap_vld(grp_IDCT8B32_fu_792_dst_25_ap_vld),
    .dst_26(grp_IDCT8B32_fu_792_dst_26),
    .dst_26_ap_vld(grp_IDCT8B32_fu_792_dst_26_ap_vld),
    .dst_27(grp_IDCT8B32_fu_792_dst_27),
    .dst_27_ap_vld(grp_IDCT8B32_fu_792_dst_27_ap_vld),
    .dst_28(grp_IDCT8B32_fu_792_dst_28),
    .dst_28_ap_vld(grp_IDCT8B32_fu_792_dst_28_ap_vld),
    .dst_29(grp_IDCT8B32_fu_792_dst_29),
    .dst_29_ap_vld(grp_IDCT8B32_fu_792_dst_29_ap_vld),
    .dst_30(grp_IDCT8B32_fu_792_dst_30),
    .dst_30_ap_vld(grp_IDCT8B32_fu_792_dst_30_ap_vld),
    .dst_31(grp_IDCT8B32_fu_792_dst_31),
    .dst_31_ap_vld(grp_IDCT8B32_fu_792_dst_31_ap_vld),
    .shift(shift_read_reg_2760),
    .skipLine2(sIn_read_reg_2812),
    .oMin(oMin_read_reg_2797),
    .oMax(oMax_read_reg_2782)
);

IDCT8_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in_r(in_r),
    .out_r(out_r),
    .block_size(block_size),
    .sIn(sIn),
    .size(size),
    .shift(shift),
    .oMin(oMin),
    .oMax(oMax),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

IDCT8_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 73 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 1024 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem0_0_ARVALID),
    .I_CH0_ARREADY(gmem0_0_ARREADY),
    .I_CH0_ARADDR(sext_ln260_fu_1198_p1),
    .I_CH0_ARLEN(gmem0_0_ARLEN),
    .I_CH0_RVALID(gmem0_0_RVALID),
    .I_CH0_RREADY(gmem0_0_RREADY),
    .I_CH0_RDATA(gmem0_0_RDATA),
    .I_CH0_RFIFONUM(gmem0_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem0_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem0_0_WREADY),
    .I_CH0_WDATA(1024'd0),
    .I_CH0_WSTRB(128'd0),
    .I_CH0_BVALID(gmem0_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

IDCT8_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 73 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 1024 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 0 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(1'b0),
    .I_CH0_ARREADY(gmem1_0_ARREADY),
    .I_CH0_ARADDR(64'd0),
    .I_CH0_ARLEN(32'd0),
    .I_CH0_RVALID(gmem1_0_RVALID),
    .I_CH0_RREADY(1'b0),
    .I_CH0_RDATA(gmem1_0_RDATA),
    .I_CH0_RFIFONUM(gmem1_0_RFIFONUM),
    .I_CH0_AWVALID(gmem1_0_AWVALID),
    .I_CH0_AWREADY(gmem1_0_AWREADY),
    .I_CH0_AWADDR(sext_ln260_1_fu_1288_p1),
    .I_CH0_AWLEN(gmem1_0_AWLEN),
    .I_CH0_WVALID(gmem1_0_WVALID),
    .I_CH0_WREADY(gmem1_0_WREADY),
    .I_CH0_WDATA(out_block_4_reg_662),
    .I_CH0_WSTRB(128'd340282366920938463463374607431768211455),
    .I_CH0_BVALID(gmem1_0_BVALID),
    .I_CH0_BREADY(gmem1_0_BREADY)
);

IDCT8_mul_32s_7s_39_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 39 ))
mul_32s_7s_39_2_1_U384(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(c_2_reg_2930),
    .din1(grp_fu_928_p1),
    .ce(1'b1),
    .dout(grp_fu_928_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((gmem1_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state157))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_IDCT8B16_fu_720_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_pred403_state81 == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
            grp_IDCT8B16_fu_720_ap_start_reg <= 1'b1;
        end else if ((grp_IDCT8B16_fu_720_ap_ready == 1'b1)) begin
            grp_IDCT8B16_fu_720_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_IDCT8B32_fu_792_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_pred409_state81 == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
            grp_IDCT8B32_fu_792_ap_start_reg <= 1'b1;
        end else if ((grp_IDCT8B32_fu_792_ap_ready == 1'b1)) begin
            grp_IDCT8B32_fu_792_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_IDCT8B8_fu_680_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_pred336_state81 == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
            grp_IDCT8B8_fu_680_ap_start_reg <= 1'b1;
        end else if ((grp_IDCT8B8_fu_680_ap_ready == 1'b1)) begin
            grp_IDCT8B8_fu_680_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_360 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        i_fu_360 <= add_ln260_reg_2863;
    end
end

always @ (posedge ap_clk) begin
    if ((~(block_size_read_reg_2819 == 32'd4) & ~(block_size_read_reg_2819 == 32'd32) & ~(block_size_read_reg_2819 == 32'd16) & ~(block_size_read_reg_2819 == 32'd8) & (1'b0 == ap_block_state76) & (icmp_ln260_1_fu_1318_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state76))) begin
        out_block_4_reg_662 <= 1024'd0;
    end else if (((block_size_read_reg_2819 == 32'd4) & (1'b1 == ap_CS_fsm_state80))) begin
        out_block_4_reg_662 <= zext_ln341_fu_1932_p1;
    end else if (((block_size_read_reg_2819 == 32'd8) & (1'b1 == ap_CS_fsm_state80))) begin
        out_block_4_reg_662 <= zext_ln321_fu_1980_p1;
    end else if (((block_size_read_reg_2819 == 32'd16) & (1'b1 == ap_CS_fsm_state80))) begin
        out_block_4_reg_662 <= zext_ln302_fu_2068_p1;
    end else if (((block_size_read_reg_2819 == 32'd32) & (1'b1 == ap_CS_fsm_state80))) begin
        out_block_4_reg_662 <= out_block_fu_2168_p33;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        add_ln106_2_reg_2979 <= add_ln106_2_fu_1667_p2;
        add_ln108_reg_2994 <= add_ln108_fu_1720_p2;
        add_ln109_reg_2999 <= add_ln109_fu_1741_p2;
        trunc_ln107_1_reg_2989 <= trunc_ln107_1_fu_1705_p1;
        trunc_ln107_reg_2984 <= trunc_ln107_fu_1701_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        add_ln106_3_reg_2940 <= add_ln106_3_fu_1468_p2;
        add_ln107_3_reg_2959[38 : 2] <= add_ln107_3_fu_1567_p2[38 : 2];
        add_ln109_2_reg_2969[37 : 1] <= add_ln109_2_fu_1629_p2[37 : 1];
        c_3_reg_2935[31 : 1] <= c_3_fu_1428_p2[31 : 1];
        sub_ln106_2_reg_2945 <= sub_ln106_2_fu_1508_p2;
        sub_ln107_1_reg_2964 <= sub_ln107_1_fu_1593_p2;
        tmp_35_reg_2951 <= shift_read_reg_2760[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state76) & (1'b1 == ap_CS_fsm_state76))) begin
        add_ln260_reg_2863 <= add_ln260_fu_1308_p2;
        ap_predicate_pred336_state81 <= (block_size_read_reg_2819 == 32'd8);
        ap_predicate_pred403_state81 <= (block_size_read_reg_2819 == 32'd16);
        ap_predicate_pred409_state81 <= (block_size_read_reg_2819 == 32'd32);
        c_2_reg_2930 <= c_2_fu_1352_p2;
        in_block_reg_2871 <= gmem0_0_RDATA;
        rnd_factor_2_reg_2925 <= rnd_factor_2_fu_1346_p3;
        tmp_1_reg_2913 <= {{gmem0_0_RDATA[95:64]}};
        tmp_2_reg_2919 <= {{gmem0_0_RDATA[127:96]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        ap_predicate_pred2523_state82 <= ((block_size_read_reg_2819 == 32'd32) | ((block_size_read_reg_2819 == 32'd16) | (block_size_read_reg_2819 == 32'd8)));
        ap_predicate_pred336_state82 <= (block_size_read_reg_2819 == 32'd8);
        ap_predicate_pred403_state82 <= (block_size_read_reg_2819 == 32'd16);
        ap_predicate_pred409_state82 <= (block_size_read_reg_2819 == 32'd32);
        in_data_15_reg_3067 <= {{in_block_reg_2871[543:512]}};
        in_data_16_reg_3072 <= {{in_block_reg_2871[575:544]}};
        in_data_17_reg_3077 <= {{in_block_reg_2871[607:576]}};
        in_data_18_reg_3082 <= {{in_block_reg_2871[639:608]}};
        in_data_19_reg_3087 <= {{in_block_reg_2871[671:640]}};
        in_data_20_reg_3092 <= {{in_block_reg_2871[703:672]}};
        in_data_21_reg_3097 <= {{in_block_reg_2871[735:704]}};
        in_data_22_reg_3102 <= {{in_block_reg_2871[767:736]}};
        in_data_23_reg_3107 <= {{in_block_reg_2871[799:768]}};
        in_data_24_reg_3112 <= {{in_block_reg_2871[831:800]}};
        in_data_25_reg_3117 <= {{in_block_reg_2871[863:832]}};
        in_data_26_reg_3122 <= {{in_block_reg_2871[895:864]}};
        in_data_27_reg_3127 <= {{in_block_reg_2871[927:896]}};
        in_data_28_reg_3132 <= {{in_block_reg_2871[959:928]}};
        in_data_29_reg_3137 <= {{in_block_reg_2871[991:960]}};
        in_data_30_reg_3142 <= {{in_block_reg_2871[1023:992]}};
        in_data_46_reg_3057 <= in_data_46_fu_2244_p1;
        in_data_54_reg_3052 <= in_data_54_fu_2240_p1;
        in_data_reg_3062 <= in_data_fu_2248_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem1_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
        block_size_read_reg_2819 <= block_size;
        oMax_read_reg_2782 <= oMax;
        oMin_read_reg_2797 <= oMin;
        rnd_factor_1_reg_2828 <= rnd_factor_1_fu_1264_p2;
        rnd_factor_reg_2823 <= rnd_factor_fu_1258_p2;
        sIn_read_reg_2812 <= sIn;
        sh_prom_i9_i359_i_reg_2847[31 : 0] <= sh_prom_i9_i359_i_fu_1281_p1[31 : 0];
        sh_prom_i9_i549_i_reg_2833[31 : 0] <= sh_prom_i9_i549_i_fu_1274_p1[31 : 0];
        sh_prom_i_i367_i_reg_2852[31 : 0] <= sh_prom_i_i367_i_fu_1285_p1[31 : 0];
        sh_prom_i_i557_i_reg_2840[31 : 0] <= sh_prom_i_i557_i_fu_1278_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        empty_304_reg_2776 <= empty_304_fu_1249_p1;
        shift_read_reg_2760 <= shift;
        sub_i_i_i_reg_2771 <= sub_i_i_i_fu_1243_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        empty_reg_2737 <= empty_fu_1174_p1;
        size_read_reg_2395 <= size;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_10_fu_404 <= grp_IDCT8B32_fu_792_dst_10;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_11_fu_408 <= grp_IDCT8B32_fu_792_dst_11;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_12_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_12_fu_412 <= grp_IDCT8B32_fu_792_dst_12;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_13_fu_416 <= grp_IDCT8B32_fu_792_dst_13;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_14_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_14_fu_420 <= grp_IDCT8B32_fu_792_dst_14;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_15_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_15_fu_424 <= grp_IDCT8B32_fu_792_dst_15;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_16_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_16_fu_428 <= grp_IDCT8B32_fu_792_dst_16;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_17_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_17_fu_432 <= grp_IDCT8B32_fu_792_dst_17;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_18_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_18_fu_436 <= grp_IDCT8B32_fu_792_dst_18;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_19_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_19_fu_440 <= grp_IDCT8B32_fu_792_dst_19;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_1_fu_368 <= grp_IDCT8B32_fu_792_dst_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_20_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_20_fu_444 <= grp_IDCT8B32_fu_792_dst_20;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_21_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_21_fu_448 <= grp_IDCT8B32_fu_792_dst_21;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_22_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_22_fu_452 <= grp_IDCT8B32_fu_792_dst_22;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_23_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_23_fu_456 <= grp_IDCT8B32_fu_792_dst_23;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_24_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_24_fu_460 <= grp_IDCT8B32_fu_792_dst_24;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_25_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_25_fu_464 <= grp_IDCT8B32_fu_792_dst_25;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_26_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_26_fu_468 <= grp_IDCT8B32_fu_792_dst_26;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_27_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_27_fu_472 <= grp_IDCT8B32_fu_792_dst_27;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_28_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_28_fu_476 <= grp_IDCT8B32_fu_792_dst_28;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_29_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_29_fu_480 <= grp_IDCT8B32_fu_792_dst_29;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_2_fu_372 <= grp_IDCT8B32_fu_792_dst_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_30_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_30_fu_484 <= grp_IDCT8B32_fu_792_dst_30;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_31_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_31_fu_488 <= grp_IDCT8B32_fu_792_dst_31;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_32_fu_492 <= grp_IDCT8B16_fu_720_dst_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_33_fu_496 <= grp_IDCT8B16_fu_720_dst_1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_34_fu_500 <= grp_IDCT8B16_fu_720_dst_2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_35_fu_504 <= grp_IDCT8B16_fu_720_dst_3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_36_fu_508 <= grp_IDCT8B16_fu_720_dst_4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_37_fu_512 <= grp_IDCT8B16_fu_720_dst_5;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_38_fu_516 <= grp_IDCT8B16_fu_720_dst_6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_39_fu_520 <= grp_IDCT8B16_fu_720_dst_7;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_3_fu_376 <= grp_IDCT8B32_fu_792_dst_3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_40_fu_524 <= grp_IDCT8B16_fu_720_dst_8;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_41_fu_528 <= grp_IDCT8B16_fu_720_dst_9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_42_fu_532 <= grp_IDCT8B16_fu_720_dst_10;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_43_fu_536 <= grp_IDCT8B16_fu_720_dst_11;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_12_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_44_fu_540 <= grp_IDCT8B16_fu_720_dst_12;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_45_fu_544 <= grp_IDCT8B16_fu_720_dst_13;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_14_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_46_fu_548 <= grp_IDCT8B16_fu_720_dst_14;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred403_state82 == 1'b1) & (grp_IDCT8B16_fu_720_dst_15_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_47_fu_552 <= grp_IDCT8B16_fu_720_dst_15;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred336_state82 == 1'b1) & (grp_IDCT8B8_fu_680_dst_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_48_fu_556 <= grp_IDCT8B8_fu_680_dst_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred336_state82 == 1'b1) & (grp_IDCT8B8_fu_680_dst_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_49_fu_560 <= grp_IDCT8B8_fu_680_dst_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_4_fu_380 <= grp_IDCT8B32_fu_792_dst_4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred336_state82 == 1'b1) & (grp_IDCT8B8_fu_680_dst_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_50_fu_564 <= grp_IDCT8B8_fu_680_dst_2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred336_state82 == 1'b1) & (grp_IDCT8B8_fu_680_dst_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_51_fu_568 <= grp_IDCT8B8_fu_680_dst_3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred336_state82 == 1'b1) & (grp_IDCT8B8_fu_680_dst_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_52_fu_572 <= grp_IDCT8B8_fu_680_dst_4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred336_state82 == 1'b1) & (grp_IDCT8B8_fu_680_dst_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_53_fu_576 <= grp_IDCT8B8_fu_680_dst_5;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred336_state82 == 1'b1) & (grp_IDCT8B8_fu_680_dst_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_54_fu_580 <= grp_IDCT8B8_fu_680_dst_6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred336_state82 == 1'b1) & (grp_IDCT8B8_fu_680_dst_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        out_data_55_fu_584 <= grp_IDCT8B8_fu_680_dst_7;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_5_fu_384 <= grp_IDCT8B32_fu_792_dst_5;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_6_fu_388 <= grp_IDCT8B32_fu_792_dst_6;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_7_fu_392 <= grp_IDCT8B32_fu_792_dst_7;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_8_fu_396 <= grp_IDCT8B32_fu_792_dst_8;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_9_fu_400 <= grp_IDCT8B32_fu_792_dst_9;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_fu_792_dst_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state82) & (ap_predicate_pred409_state82 == 1'b1))) begin
        out_data_fu_364 <= grp_IDCT8B32_fu_792_dst_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_pred409_state81 == 1'b1) & (1'b1 == ap_CS_fsm_state81)) | ((ap_predicate_pred403_state81 == 1'b1) & (1'b1 == ap_CS_fsm_state81)) | ((ap_predicate_pred336_state81 == 1'b1) & (1'b1 == ap_CS_fsm_state81)))) begin
        reg_1077 <= {{in_block_reg_2871[63:32]}};
        reg_1084 <= {{in_block_reg_2871[95:64]}};
        reg_1091 <= {{in_block_reg_2871[127:96]}};
        reg_1098 <= {{in_block_reg_2871[159:128]}};
        reg_1105 <= {{in_block_reg_2871[191:160]}};
        reg_1112 <= {{in_block_reg_2871[223:192]}};
        reg_1119 <= {{in_block_reg_2871[255:224]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_pred409_state81 == 1'b1) & (1'b1 == ap_CS_fsm_state81)) | ((ap_predicate_pred403_state81 == 1'b1) & (1'b1 == ap_CS_fsm_state81)))) begin
        reg_1126 <= {{in_block_reg_2871[287:256]}};
        reg_1132 <= {{in_block_reg_2871[319:288]}};
        reg_1138 <= {{in_block_reg_2871[351:320]}};
        reg_1144 <= {{in_block_reg_2871[383:352]}};
        reg_1150 <= {{in_block_reg_2871[415:384]}};
        reg_1156 <= {{in_block_reg_2871[447:416]}};
        reg_1162 <= {{in_block_reg_2871[479:448]}};
        reg_1168 <= {{in_block_reg_2871[511:480]}};
    end
end

always @ (posedge ap_clk) begin
    if (((gmem0_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln260_1_reg_2755 <= {{out_r[63:7]}};
        zext_ln260_reg_2748[30 : 0] <= zext_ln260_fu_1216_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        x_1_reg_3011 <= x_1_fu_1775_p3;
        x_2_reg_3018 <= x_2_fu_1801_p3;
        x_3_reg_3025 <= x_3_fu_1829_p3;
        x_reg_3004 <= x_fu_1768_p3;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

assign ap_ST_fsm_state137_blk = 1'b0;

assign ap_ST_fsm_state138_blk = 1'b0;

assign ap_ST_fsm_state139_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state140_blk = 1'b0;

assign ap_ST_fsm_state141_blk = 1'b0;

assign ap_ST_fsm_state142_blk = 1'b0;

assign ap_ST_fsm_state143_blk = 1'b0;

assign ap_ST_fsm_state144_blk = 1'b0;

assign ap_ST_fsm_state145_blk = 1'b0;

assign ap_ST_fsm_state146_blk = 1'b0;

assign ap_ST_fsm_state147_blk = 1'b0;

assign ap_ST_fsm_state148_blk = 1'b0;

assign ap_ST_fsm_state149_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state150_blk = 1'b0;

assign ap_ST_fsm_state151_blk = 1'b0;

assign ap_ST_fsm_state152_blk = 1'b0;

assign ap_ST_fsm_state153_blk = 1'b0;

assign ap_ST_fsm_state154_blk = 1'b0;

assign ap_ST_fsm_state155_blk = 1'b0;

assign ap_ST_fsm_state156_blk = 1'b0;

always @ (*) begin
    if ((gmem1_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state157_blk = 1'b1;
    end else begin
        ap_ST_fsm_state157_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem0_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

always @ (*) begin
    if ((gmem1_0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state76)) begin
        ap_ST_fsm_state76_blk = 1'b1;
    end else begin
        ap_ST_fsm_state76_blk = 1'b0;
    end
end

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state82_on_subcall_done)) begin
        ap_ST_fsm_state82_blk = 1'b1;
    end else begin
        ap_ST_fsm_state82_blk = 1'b0;
    end
end

assign ap_ST_fsm_state83_blk = 1'b0;

always @ (*) begin
    if ((gmem1_0_WREADY == 1'b0)) begin
        ap_ST_fsm_state84_blk = 1'b1;
    end else begin
        ap_ST_fsm_state84_blk = 1'b0;
    end
end

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((gmem1_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state157))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((gmem1_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state157))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((gmem0_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_0_ARVALID = 1'b1;
    end else begin
        gmem0_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state76) & (icmp_ln260_1_fu_1318_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state76))) begin
        gmem0_0_RREADY = 1'b1;
    end else begin
        gmem0_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln260_1_fu_1318_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state76))) begin
        gmem0_blk_n_R = m_axi_gmem0_RVALID;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((gmem1_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
        gmem1_0_AWVALID = 1'b1;
    end else begin
        gmem1_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem1_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state157))) begin
        gmem1_0_BREADY = 1'b1;
    end else begin
        gmem1_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((gmem1_0_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state84))) begin
        gmem1_0_WVALID = 1'b1;
    end else begin
        gmem1_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        gmem1_blk_n_AW = m_axi_gmem1_AWREADY;
    end else begin
        gmem1_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state157)) begin
        gmem1_blk_n_B = m_axi_gmem1_BVALID;
    end else begin
        gmem1_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        gmem1_blk_n_W = m_axi_gmem1_WREADY;
    end else begin
        gmem1_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((gmem0_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            if (((gmem1_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            if (((1'b0 == ap_block_state76) & (1'b1 == ap_CS_fsm_state76) & ((((block_size_read_reg_2819 == 32'd16) & (icmp_ln260_1_fu_1318_p2 == 1'd1)) | ((block_size_read_reg_2819 == 32'd8) & (icmp_ln260_1_fu_1318_p2 == 1'd1))) | ((block_size_read_reg_2819 == 32'd32) & (icmp_ln260_1_fu_1318_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else if ((~(block_size_read_reg_2819 == 32'd4) & ~(block_size_read_reg_2819 == 32'd32) & ~(block_size_read_reg_2819 == 32'd16) & ~(block_size_read_reg_2819 == 32'd8) & (1'b0 == ap_block_state76) & (icmp_ln260_1_fu_1318_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else if (((1'b0 == ap_block_state76) & (block_size_read_reg_2819 == 32'd4) & (icmp_ln260_1_fu_1318_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else if (((1'b0 == ap_block_state76) & (icmp_ln260_1_fu_1318_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            if (((1'b0 == ap_block_state82_on_subcall_done) & (ap_predicate_pred2523_state82 == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state84 : begin
            if (((gmem1_0_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state84))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state153;
        end
        ap_ST_fsm_state153 : begin
            ap_NS_fsm = ap_ST_fsm_state154;
        end
        ap_ST_fsm_state154 : begin
            ap_NS_fsm = ap_ST_fsm_state155;
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            ap_NS_fsm = ap_ST_fsm_state157;
        end
        ap_ST_fsm_state157 : begin
            if (((gmem1_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state157))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state157;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_1405_p2 = (p_shl1_fu_1380_p3 + p_shl2_fu_1397_p3);

assign add_ln106_1_fu_1658_p2 = ($signed(add_ln106_fu_1650_p2) + $signed(sext_ln106_3_fu_1655_p1));

assign add_ln106_2_fu_1667_p2 = ($signed(add_ln106_1_fu_1658_p2) + $signed(sext_ln106_4_fu_1664_p1));

assign add_ln106_3_fu_1468_p2 = ($signed(sub_ln106_fu_1462_p2) + $signed(sext_ln106_fu_1434_p1));

assign add_ln106_fu_1650_p2 = ($signed(sext_ln106_2_fu_1647_p1) + $signed(sub_ln106_2_reg_2945));

assign add_ln107_1_fu_1681_p2 = ($signed(add_ln107_fu_1676_p2) + $signed(sext_ln106_4_fu_1664_p1));

assign add_ln107_2_fu_1549_p2 = ($signed(sext_ln107_7_fu_1533_p1) + $signed(sext_ln107_8_fu_1545_p1));

assign add_ln107_3_fu_1567_p2 = ($signed(add_ln107_2_fu_1549_p2) + $signed(sext_ln107_9_fu_1563_p1));

assign add_ln107_fu_1676_p2 = ($signed(add_ln107_3_reg_2959) + $signed(sext_ln107_5_fu_1673_p1));

assign add_ln108_fu_1720_p2 = ($signed(sub_ln108_1_fu_1714_p2) + $signed(sext_ln106_4_fu_1664_p1));

assign add_ln109_1_fu_1729_p2 = ($signed(sext_ln109_1_fu_1726_p1) + $signed(grp_fu_928_p2));

assign add_ln109_2_fu_1629_p2 = ($signed(sub_ln109_1_fu_1623_p2) + $signed(sext_ln107_fu_1521_p1));

assign add_ln109_fu_1741_p2 = ($signed(sub_ln109_fu_1735_p2) + $signed(sext_ln106_4_fu_1664_p1));

assign add_ln260_fu_1308_p2 = (i_fu_360 + 31'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state157 = ap_CS_fsm[32'd156];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state76 = ((gmem0_0_RVALID == 1'b0) & (icmp_ln260_1_fu_1318_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state82_on_subcall_done = (((grp_IDCT8B32_fu_792_ap_done == 1'b0) & (block_size_read_reg_2819 == 32'd32)) | ((grp_IDCT8B16_fu_720_ap_done == 1'b0) & (block_size_read_reg_2819 == 32'd16)) | ((grp_IDCT8B8_fu_680_ap_done == 1'b0) & (block_size_read_reg_2819 == 32'd8)));
end

assign ashr_ln106_fu_1755_p2 = $signed(sext_ln106_5_fu_1747_p1) >>> sh_prom_i_i557_i_reg_2840;

assign ashr_ln107_fu_1696_p2 = $signed(sext_ln107_6_fu_1687_p1) >>> sh_prom_i_i367_i_reg_2852;

assign ashr_ln108_fu_1788_p2 = $signed(sext_ln108_fu_1780_p1) >>> sh_prom_i_i557_i_reg_2840;

assign ashr_ln109_fu_1816_p2 = $signed(sext_ln109_2_fu_1808_p1) >>> sh_prom_i_i557_i_reg_2840;

assign c_1_fu_1366_p2 = ($signed(tmp_1_reg_2913) + $signed(trunc_ln334_fu_1358_p1));

assign c_2_fu_1352_p2 = ($signed(tmp_2_fu_1331_p3) - $signed(tmp_1_fu_1323_p3));

assign c_3_fu_1428_p2 = (add_ln104_fu_1405_p2 + p_shl3_fu_1420_p3);

assign c_fu_1361_p2 = ($signed(tmp_2_reg_2919) + $signed(trunc_ln334_fu_1358_p1));

assign conv3_i_i_i860_i_fu_1239_p0 = shift;

assign conv3_i_i_i860_i_fu_1239_p1 = conv3_i_i_i860_i_fu_1239_p0;

assign empty_304_fu_1249_p1 = sub_i_i_i_fu_1243_p2[31:0];

assign empty_305_fu_1209_p3 = ((icmp_ln260_fu_1183_p2[0:0] == 1'b1) ? empty_reg_2737 : 31'd0);

assign empty_fu_1174_p1 = size[30:0];

assign gmem0_0_ARLEN = gmem0_0_ARLEN0;

assign gmem0_0_ARLEN0 = empty_305_fu_1209_p3;

assign gmem1_0_AWLEN = zext_ln260_reg_2748;

assign grp_IDCT8B16_fu_720_ap_start = grp_IDCT8B16_fu_720_ap_start_reg;

assign grp_IDCT8B32_fu_792_ap_start = grp_IDCT8B32_fu_792_ap_start_reg;

assign grp_IDCT8B8_fu_680_ap_start = grp_IDCT8B8_fu_680_ap_start_reg;

assign grp_fu_928_p1 = 39'd549755813833;

assign icmp_ln260_1_fu_1318_p2 = (($signed(zext_ln260_1_fu_1314_p1) < $signed(size_read_reg_2395)) ? 1'b1 : 1'b0);

assign icmp_ln260_fu_1183_p2 = (($signed(size_read_reg_2395) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln8_1_fu_1857_p2 = (($signed(x_1_reg_3011) < $signed(oMin_read_reg_2797)) ? 1'b1 : 1'b0);

assign icmp_ln8_2_fu_1878_p2 = (($signed(x_2_reg_3018) < $signed(oMin_read_reg_2797)) ? 1'b1 : 1'b0);

assign icmp_ln8_3_fu_1899_p2 = (($signed(x_3_reg_3025) < $signed(oMin_read_reg_2797)) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_1836_p2 = (($signed(x_reg_3004) < $signed(oMin_read_reg_2797)) ? 1'b1 : 1'b0);

assign icmp_ln9_1_fu_1861_p2 = (($signed(x_1_reg_3011) > $signed(oMax_read_reg_2782)) ? 1'b1 : 1'b0);

assign icmp_ln9_2_fu_1882_p2 = (($signed(x_2_reg_3018) > $signed(oMax_read_reg_2782)) ? 1'b1 : 1'b0);

assign icmp_ln9_3_fu_1903_p2 = (($signed(x_3_reg_3025) > $signed(oMax_read_reg_2782)) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_1840_p2 = (($signed(x_reg_3004) > $signed(oMax_read_reg_2782)) ? 1'b1 : 1'b0);

assign in_data_46_fu_2244_p1 = in_block_reg_2871[31:0];

assign in_data_54_fu_2240_p1 = in_block_reg_2871[31:0];

assign in_data_fu_2248_p1 = in_block_reg_2871[31:0];

assign out_block_1_fu_2032_p17 = {{{{{{{{{{{{{{{{out_data_47_fu_552}, {out_data_46_fu_548}}, {out_data_45_fu_544}}, {out_data_44_fu_540}}, {out_data_43_fu_536}}, {out_data_42_fu_532}}, {out_data_41_fu_528}}, {out_data_40_fu_524}}, {out_data_39_fu_520}}, {out_data_38_fu_516}}, {out_data_37_fu_512}}, {out_data_36_fu_508}}, {out_data_35_fu_504}}, {out_data_34_fu_500}}, {out_data_33_fu_496}}, {out_data_32_fu_492}};

assign out_block_2_fu_1960_p9 = {{{{{{{{out_data_55_fu_584}, {out_data_54_fu_580}}, {out_data_53_fu_576}}, {out_data_52_fu_572}}, {out_data_51_fu_568}}, {out_data_50_fu_564}}, {out_data_49_fu_560}}, {out_data_48_fu_556}};

assign out_block_3_fu_1920_p5 = {{{{select_ln8_3_fu_1913_p3}, {select_ln8_2_fu_1892_p3}}, {select_ln8_1_fu_1871_p3}}, {select_ln8_fu_1850_p3}};

assign out_block_fu_2168_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{out_data_31_fu_488}, {out_data_30_fu_484}}, {out_data_29_fu_480}}, {out_data_28_fu_476}}, {out_data_27_fu_472}}, {out_data_26_fu_468}}, {out_data_25_fu_464}}, {out_data_24_fu_460}}, {out_data_23_fu_456}}, {out_data_22_fu_452}}, {out_data_21_fu_448}}, {out_data_20_fu_444}}, {out_data_19_fu_440}}, {out_data_18_fu_436}}, {out_data_17_fu_432}}, {out_data_16_fu_428}}, {out_data_15_fu_424}}, {out_data_14_fu_420}}, {out_data_13_fu_416}}, {out_data_12_fu_412}}, {out_data_11_fu_408}}, {out_data_10_fu_404}}, {out_data_9_fu_400}}, {out_data_8_fu_396}}, {out_data_7_fu_392}}, {out_data_6_fu_388}}, {out_data_5_fu_384}}, {out_data_4_fu_380}}, {out_data_3_fu_376}}, {out_data_2_fu_372}}, {out_data_1_fu_368}}, {out_data_fu_364}};

assign p_shl1_fu_1380_p3 = {{tmp_28_fu_1371_p4}, {6'd0}};

assign p_shl2_fu_1397_p3 = {{tmp_29_fu_1388_p4}, {3'd0}};

assign p_shl3_fu_1420_p3 = {{tmp_30_fu_1411_p4}, {1'd0}};

assign rnd_factor_1_fu_1264_p2 = 32'd1 << empty_304_reg_2776;

assign rnd_factor_2_fu_1346_p3 = ((tmp_fu_1339_p3[0:0] == 1'b1) ? rnd_factor_reg_2823 : rnd_factor_1_reg_2828);

assign rnd_factor_fu_1258_p2 = 32'd1 >> sub_i_i_i831_i_fu_1253_p2;

assign select_ln8_1_fu_1871_p3 = ((icmp_ln8_1_fu_1857_p2[0:0] == 1'b1) ? oMin_read_reg_2797 : select_ln9_1_fu_1865_p3);

assign select_ln8_2_fu_1892_p3 = ((icmp_ln8_2_fu_1878_p2[0:0] == 1'b1) ? oMin_read_reg_2797 : select_ln9_2_fu_1886_p3);

assign select_ln8_3_fu_1913_p3 = ((icmp_ln8_3_fu_1899_p2[0:0] == 1'b1) ? oMin_read_reg_2797 : select_ln9_3_fu_1907_p3);

assign select_ln8_fu_1850_p3 = ((icmp_ln8_fu_1836_p2[0:0] == 1'b1) ? oMin_read_reg_2797 : select_ln9_fu_1844_p3);

assign select_ln9_1_fu_1865_p3 = ((icmp_ln9_1_fu_1861_p2[0:0] == 1'b1) ? oMax_read_reg_2782 : x_1_reg_3011);

assign select_ln9_2_fu_1886_p3 = ((icmp_ln9_2_fu_1882_p2[0:0] == 1'b1) ? oMax_read_reg_2782 : x_2_reg_3018);

assign select_ln9_3_fu_1907_p3 = ((icmp_ln9_3_fu_1903_p2[0:0] == 1'b1) ? oMax_read_reg_2782 : x_3_reg_3025);

assign select_ln9_fu_1844_p3 = ((icmp_ln9_fu_1840_p2[0:0] == 1'b1) ? oMax_read_reg_2782 : x_reg_3004);

assign sext_ln106_1_fu_1474_p1 = c_1_fu_1366_p2;

assign sext_ln106_2_fu_1647_p1 = $signed(add_ln106_3_reg_2940);

assign sext_ln106_3_fu_1655_p1 = c_3_reg_2935;

assign sext_ln106_4_fu_1664_p1 = $signed(rnd_factor_2_reg_2925);

assign sext_ln106_5_fu_1747_p1 = $signed(add_ln106_2_reg_2979);

assign sext_ln106_6_fu_1446_p1 = $signed(tmp_31_fu_1438_p3);

assign sext_ln106_7_fu_1458_p1 = $signed(tmp_32_fu_1450_p3);

assign sext_ln106_8_fu_1486_p1 = $signed(tmp_33_fu_1478_p3);

assign sext_ln106_9_fu_1498_p1 = $signed(tmp_34_fu_1490_p3);

assign sext_ln106_fu_1434_p1 = c_fu_1361_p2;

assign sext_ln107_1_fu_1573_p1 = trunc_ln334_fu_1358_p1;

assign sext_ln107_2_fu_1577_p1 = tmp_1_reg_2913;

assign sext_ln107_3_fu_1586_p1 = $signed(sub_ln107_fu_1580_p2);

assign sext_ln107_4_fu_1590_p1 = tmp_2_reg_2919;

assign sext_ln107_5_fu_1673_p1 = $signed(sub_ln107_1_reg_2964);

assign sext_ln107_6_fu_1687_p1 = $signed(add_ln107_1_fu_1681_p2);

assign sext_ln107_7_fu_1533_p1 = $signed(tmp_36_fu_1525_p3);

assign sext_ln107_8_fu_1545_p1 = $signed(tmp_37_fu_1537_p3);

assign sext_ln107_9_fu_1563_p1 = $signed(tmp_38_fu_1555_p3);

assign sext_ln107_fu_1521_p1 = c_3_fu_1428_p2;

assign sext_ln108_fu_1780_p1 = $signed(add_ln108_reg_2994);

assign sext_ln109_1_fu_1726_p1 = $signed(add_ln109_2_reg_2969);

assign sext_ln109_2_fu_1808_p1 = $signed(add_ln109_reg_2999);

assign sext_ln109_3_fu_1607_p1 = $signed(tmp_39_fu_1599_p3);

assign sext_ln109_4_fu_1619_p1 = $signed(tmp_40_fu_1611_p3);

assign sext_ln260_1_fu_1288_p1 = $signed(trunc_ln260_1_reg_2755);

assign sext_ln260_fu_1198_p1 = $signed(trunc_ln_fu_1188_p4);

assign sh_prom_i9_i359_i_fu_1281_p1 = sub_i_i_i540_i_fu_1269_p2;

assign sh_prom_i9_i549_i_fu_1274_p1 = sub_i_i_i540_i_fu_1269_p2;

assign sh_prom_i_i367_i_fu_1285_p1 = shift_read_reg_2760;

assign sh_prom_i_i557_i_fu_1278_p1 = shift_read_reg_2760;

assign shl_ln106_fu_1750_p2 = sext_ln106_5_fu_1747_p1 << sh_prom_i9_i549_i_reg_2833;

assign shl_ln107_fu_1691_p2 = sext_ln107_6_fu_1687_p1 << sh_prom_i9_i359_i_reg_2847;

assign shl_ln108_fu_1783_p2 = sext_ln108_fu_1780_p1 << sh_prom_i9_i549_i_reg_2833;

assign shl_ln109_fu_1811_p2 = sext_ln109_2_fu_1808_p1 << sh_prom_i9_i549_i_reg_2833;

assign sub_i_i_i540_i_fu_1269_p2 = (32'd0 - shift_read_reg_2760);

assign sub_i_i_i831_i_fu_1253_p2 = (32'd0 - empty_304_reg_2776);

assign sub_i_i_i_fu_1243_p2 = ($signed(conv3_i_i_i860_i_fu_1239_p1) + $signed(33'd8589934591));

assign sub_ln106_1_fu_1502_p2 = ($signed(sext_ln106_8_fu_1486_p1) - $signed(sext_ln106_9_fu_1498_p1));

assign sub_ln106_2_fu_1508_p2 = ($signed(sub_ln106_1_fu_1502_p2) - $signed(sext_ln106_1_fu_1474_p1));

assign sub_ln106_fu_1462_p2 = ($signed(sext_ln106_6_fu_1446_p1) - $signed(sext_ln106_7_fu_1458_p1));

assign sub_ln107_1_fu_1593_p2 = ($signed(sext_ln107_3_fu_1586_p1) - $signed(sext_ln107_4_fu_1590_p1));

assign sub_ln107_fu_1580_p2 = ($signed(sext_ln107_1_fu_1573_p1) - $signed(sext_ln107_2_fu_1577_p1));

assign sub_ln108_1_fu_1714_p2 = ($signed(sub_ln108_fu_1709_p2) - $signed(sext_ln106_3_fu_1655_p1));

assign sub_ln108_fu_1709_p2 = ($signed(sext_ln106_2_fu_1647_p1) - $signed(sub_ln106_2_reg_2945));

assign sub_ln109_1_fu_1623_p2 = ($signed(sext_ln109_3_fu_1607_p1) - $signed(sext_ln109_4_fu_1619_p1));

assign sub_ln109_fu_1735_p2 = ($signed(add_ln109_1_fu_1729_p2) - $signed(sext_ln106_3_fu_1655_p1));

assign tmp_1_fu_1323_p3 = {{gmem0_0_RDATA[95:64]}};

assign tmp_28_fu_1371_p4 = {{in_block_reg_2871[57:32]}};

assign tmp_29_fu_1388_p4 = {{in_block_reg_2871[60:32]}};

assign tmp_2_fu_1331_p3 = {{gmem0_0_RDATA[127:96]}};

assign tmp_30_fu_1411_p4 = {{in_block_reg_2871[62:32]}};

assign tmp_31_fu_1438_p3 = {{c_fu_1361_p2}, {5'd0}};

assign tmp_32_fu_1450_p3 = {{c_fu_1361_p2}, {2'd0}};

assign tmp_33_fu_1478_p3 = {{c_1_fu_1366_p2}, {6'd0}};

assign tmp_34_fu_1490_p3 = {{c_1_fu_1366_p2}, {3'd0}};

assign tmp_36_fu_1525_p3 = {{c_3_fu_1428_p2}, {6'd0}};

assign tmp_37_fu_1537_p3 = {{c_3_fu_1428_p2}, {3'd0}};

assign tmp_38_fu_1555_p3 = {{c_3_fu_1428_p2}, {1'd0}};

assign tmp_39_fu_1599_p3 = {{c_3_fu_1428_p2}, {5'd0}};

assign tmp_40_fu_1611_p3 = {{c_3_fu_1428_p2}, {2'd0}};

assign tmp_fu_1339_p3 = sub_i_i_i_reg_2771[32'd32];

assign trunc_ln106_1_fu_1764_p1 = ashr_ln106_fu_1755_p2[31:0];

assign trunc_ln106_fu_1760_p1 = shl_ln106_fu_1750_p2[31:0];

assign trunc_ln107_1_fu_1705_p1 = ashr_ln107_fu_1696_p2[31:0];

assign trunc_ln107_fu_1701_p1 = shl_ln107_fu_1691_p2[31:0];

assign trunc_ln108_1_fu_1797_p1 = ashr_ln108_fu_1788_p2[31:0];

assign trunc_ln108_fu_1793_p1 = shl_ln108_fu_1783_p2[31:0];

assign trunc_ln109_1_fu_1825_p1 = ashr_ln109_fu_1816_p2[31:0];

assign trunc_ln109_fu_1821_p1 = shl_ln109_fu_1811_p2[31:0];

assign trunc_ln334_fu_1358_p1 = in_block_reg_2871[31:0];

assign trunc_ln_fu_1188_p4 = {{in_r[63:7]}};

assign x_1_fu_1775_p3 = ((tmp_35_reg_2951[0:0] == 1'b1) ? trunc_ln107_reg_2984 : trunc_ln107_1_reg_2989);

assign x_2_fu_1801_p3 = ((tmp_35_reg_2951[0:0] == 1'b1) ? trunc_ln108_fu_1793_p1 : trunc_ln108_1_fu_1797_p1);

assign x_3_fu_1829_p3 = ((tmp_35_reg_2951[0:0] == 1'b1) ? trunc_ln109_fu_1821_p1 : trunc_ln109_1_fu_1825_p1);

assign x_fu_1768_p3 = ((tmp_35_reg_2951[0:0] == 1'b1) ? trunc_ln106_fu_1760_p1 : trunc_ln106_1_fu_1764_p1);

assign zext_ln260_1_fu_1314_p1 = i_fu_360;

assign zext_ln260_fu_1216_p1 = empty_305_fu_1209_p3;

assign zext_ln302_fu_2068_p1 = out_block_1_fu_2032_p17;

assign zext_ln321_fu_1980_p1 = out_block_2_fu_1960_p9;

assign zext_ln341_fu_1932_p1 = out_block_3_fu_1920_p5;

always @ (posedge ap_clk) begin
    zext_ln260_reg_2748[63:31] <= 33'b000000000000000000000000000000000;
    sh_prom_i9_i549_i_reg_2833[66:32] <= 35'b00000000000000000000000000000000000;
    sh_prom_i_i557_i_reg_2840[66:32] <= 35'b00000000000000000000000000000000000;
    sh_prom_i9_i359_i_reg_2847[65:32] <= 34'b0000000000000000000000000000000000;
    sh_prom_i_i367_i_reg_2852[65:32] <= 34'b0000000000000000000000000000000000;
    c_3_reg_2935[0] <= 1'b0;
    add_ln107_3_reg_2959[1:0] <= 2'b00;
    add_ln109_2_reg_2969[0] <= 1'b0;
end

endmodule //IDCT8
