{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585271002136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585271002155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 27 02:03:21 2020 " "Processing started: Fri Mar 27 02:03:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585271002155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271002155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Seven_segment_display -c Seven_segment_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off Seven_segment_display -c Seven_segment_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271002156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585271003395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585271003395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topdesign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topdesign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopDesign-rtl " "Found design unit 1: TopDesign-rtl" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585271021389 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopDesign " "Found entity 1: TopDesign" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585271021389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDesign " "Elaborating entity \"TopDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585271021472 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "buttonsReset TopDesign.vhd(39) " "VHDL Signal Declaration warning at TopDesign.vhd(39): used explicit default value for signal \"buttonsReset\" because signal was never assigned a value" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1585271021474 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counterBit TopDesign.vhd(51) " "VHDL Process Statement warning at TopDesign.vhd(51): signal \"counterBit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585271021474 "|TopDesign"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk TopDesign.vhd(48) " "VHDL Process Statement warning at TopDesign.vhd(48): inferring latch(es) for signal or variable \"clk\", which holds its previous value in one or more paths through the process" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1585271021475 "|TopDesign"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "runCounter TopDesign.vhd(48) " "VHDL Process Statement warning at TopDesign.vhd(48): inferring latch(es) for signal or variable \"runCounter\", which holds its previous value in one or more paths through the process" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1585271021475 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk TopDesign.vhd(116) " "VHDL Process Statement warning at TopDesign.vhd(116): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585271021476 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk TopDesign.vhd(122) " "VHDL Process Statement warning at TopDesign.vhd(122): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585271021476 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buttons TopDesign.vhd(128) " "VHDL Process Statement warning at TopDesign.vhd(128): signal \"buttons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585271021476 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buttonsReset TopDesign.vhd(152) " "VHDL Process Statement warning at TopDesign.vhd(152): signal \"buttonsReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585271021476 "|TopDesign"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DRAM TopDesign.vhd(104) " "VHDL Process Statement warning at TopDesign.vhd(104): inferring latch(es) for signal or variable \"DRAM\", which holds its previous value in one or more paths through the process" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1585271021477 "|TopDesign"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "buttons TopDesign.vhd(104) " "VHDL Process Statement warning at TopDesign.vhd(104): inferring latch(es) for signal or variable \"buttons\", which holds its previous value in one or more paths through the process" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1585271021477 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buttons\[0\] TopDesign.vhd(104) " "Inferred latch for \"buttons\[0\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021478 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buttons\[1\] TopDesign.vhd(104) " "Inferred latch for \"buttons\[1\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021478 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buttons\[2\] TopDesign.vhd(104) " "Inferred latch for \"buttons\[2\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021478 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buttons\[3\] TopDesign.vhd(104) " "Inferred latch for \"buttons\[3\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021479 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buttons\[4\] TopDesign.vhd(104) " "Inferred latch for \"buttons\[4\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021479 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[7\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[7\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021479 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[8\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[8\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021479 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[9\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[9\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021479 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[10\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[10\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021479 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[11\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[11\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021479 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[12\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[12\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021480 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[13\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[13\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021480 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[14\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[14\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021480 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[15\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[15\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021480 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[16\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[16\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021480 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[17\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[17\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021480 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[18\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[18\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021480 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[19\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[19\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021481 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[20\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[20\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021481 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[21\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[21\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021481 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[22\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[22\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021481 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[23\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[23\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021481 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[24\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[24\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021481 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[25\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[25\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021481 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[26\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[26\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021482 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[27\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[27\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021482 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[28\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[28\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021482 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[29\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[29\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021482 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[30\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[30\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021482 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[31\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[31\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021482 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[32\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[32\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021482 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[33\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[33\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021483 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[34\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[34\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021483 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[35\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[35\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021483 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[36\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[36\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021483 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[37\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[37\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021483 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[38\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[38\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021483 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[39\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[39\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021483 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[40\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[40\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021484 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[41\] TopDesign.vhd(104) " "Inferred latch for \"DRAM\[41\]\" at TopDesign.vhd(104)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021484 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "runCounter\[0\] TopDesign.vhd(48) " "Inferred latch for \"runCounter\[0\]\" at TopDesign.vhd(48)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021484 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "runCounter\[1\] TopDesign.vhd(48) " "Inferred latch for \"runCounter\[1\]\" at TopDesign.vhd(48)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021484 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "runCounter\[2\] TopDesign.vhd(48) " "Inferred latch for \"runCounter\[2\]\" at TopDesign.vhd(48)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021484 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "runCounter\[3\] TopDesign.vhd(48) " "Inferred latch for \"runCounter\[3\]\" at TopDesign.vhd(48)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021484 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "runCounter\[4\] TopDesign.vhd(48) " "Inferred latch for \"runCounter\[4\]\" at TopDesign.vhd(48)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021484 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "runCounter\[5\] TopDesign.vhd(48) " "Inferred latch for \"runCounter\[5\]\" at TopDesign.vhd(48)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021484 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "runCounter\[6\] TopDesign.vhd(48) " "Inferred latch for \"runCounter\[6\]\" at TopDesign.vhd(48)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021485 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "runCounter\[7\] TopDesign.vhd(48) " "Inferred latch for \"runCounter\[7\]\" at TopDesign.vhd(48)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021485 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "runCounter\[8\] TopDesign.vhd(48) " "Inferred latch for \"runCounter\[8\]\" at TopDesign.vhd(48)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021485 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "runCounter\[9\] TopDesign.vhd(48) " "Inferred latch for \"runCounter\[9\]\" at TopDesign.vhd(48)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021485 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk TopDesign.vhd(48) " "Inferred latch for \"clk\" at TopDesign.vhd(48)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021485 "|TopDesign"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "TopDesign.vhd(116) " "HDL error at TopDesign.vhd(116): couldn't implement registers for assignments on this clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 116 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585271021486 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "TopDesign.vhd(122) " "HDL error at TopDesign.vhd(122): couldn't implement registers for assignments on this clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.3/TopDesign.vhd" 122 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585271021486 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585271021490 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585271021634 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 27 02:03:41 2020 " "Processing ended: Fri Mar 27 02:03:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585271021634 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585271021634 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585271021634 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585271021634 ""}
