<!DOCTYPE html PUBLIC "-//w3c//dtd html 4.0 transitional//en">
<html><head>
  
  <meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">

  
  <meta name="Author" content="saraju p. mohanty">

  
  <meta name="GENERATOR" content="Mozilla/4.75 [en] (X11; U; SunOS 5.6 sun4u) [Netscape]">
  <title>CSCE 6730 : Advanced VLSI Systems</title>

  
</head><body>
<center style="font-family: Helvetica,Arial,sans-serif;">
<p><font size="+2">Lecture Slides</font>
<br>
<br>
<a href="index.html"> Back to Main Page </a>
</p>
<hr width="100%"></center>

<div style="text-align: justify;"><font style="font-family: Helvetica,Arial,sans-serif;" color="red">NOTE: </font><span style="font-family: Helvetica,Arial,sans-serif;"> The lecture
materials used in this
course are borrowed from various
text books, papers and webpages. The instructor do not claim any
ownership for them and he uses it only for inclass teaching purposes.
The figures and tables are various author's property provided in their
respective books, papers, or web sites. </span></div>

<hr style="font-family: Helvetica,Arial,sans-serif;" width="100%">
<center style="font-family: Helvetica,Arial,sans-serif;">
<table nosave="" border="1">
  <tbody>
    <tr>
      <td><b>File Number</b></td>
      <td><b>Date Posted</b></td>
      <td><b>Lectures Slides</b></td>
      <td><span style="font-weight: bold;">Description</span></td>
    </tr>
    <tr>
      <td>9</td>
      <td>08 Nov 2010 (Mon)</td>
      <td><a href="AVS9_PLL-Design.pdf">AVS9_PLL-Design.pdf</a></td>
      <td>Components of &nbsp;Phase Locked Loop (PLL)</td>
    </tr>
    <tr>
      <td>8</td>
      <td>01 Nov 2010 (Mon)</td>
      <td><a href="AVS8_Gate-Leakage.pdf">AVS8_Gate-Leakage.pdf</a></td>
      <td>Gate Leakage in Nanoscale CMOS</td>
    </tr>
    <tr>
      <td>7</td>
      <td>25 Sep 2010 (Fri)</td>
      <td><a href="AVS7_SPICE.pdf">AVS7_SPICE.pdf</a></td>
      <td>Design and Capabilities of&nbsp;the circuit simulator SPICE</td>
    </tr>
    <tr>
      <td>6</td>
      <td>25 Sep 2010 (Fri)</td>
      <td><a href="AVS6_Margin-Reliability-Scaling.pdf">AVS6_Margin-Reliability-Scaling.pdf</a></td>
      <td>Design Margin, Reliability, and Scaling issues in CMOS
Circuit Design</td>
    </tr>
    <tr>
      <td>5</td>
      <td>25 &nbsp;Sep 2010 (Fri) </td>
      <td><a href="AVS5_Nano-CMOS_HLS.pdf">AVS5_Nano-CMOS_HLS.pdf</a></td>
      <td>High-Level Synthesis for Nanoscale CMOS Circuits</td>
    </tr>
    <tr>
      <td>4</td>
      <td>17 Sep 2010 (Fri)</td>
      <td><a href="AVS4_Power.pdf">AVS4_Power.pdf</a></td>
      <td>Power Dissipation in CMOS Circuits</td>
    </tr>
    <tr>
      <td>3</td>
      <td>13 Sep 2010 (Mon)</td>
      <td><a href="AVS3_GPP_design.pdf">AVS3_GPP_design.pdf</a></td>
      <td>Design of General Purpose Processors</td>
    </tr>
    <tr>
      <td>2</td>
      <td>06 Sep 2010 (Mon)</td>
      <td><a href="AVS2_HLS.pdf">AVS2_HLS.pdf</a></td>
      <td>High-Level Synthesis: What, Why, and How</td>
    </tr>
    <tr>
      <td><big>1</big></td>
      <td><big>26 Aug 2010 (Thu) </big></td>
      <td><big> <a href="AVS1_Overview.pdf">AVS1_Overview.pdf</a><br>
      <a href="LectureSlides/MohantyVLSI1Introduction.pdf"> </a> </big></td>
      <td>Overview of Nanoscale CMOS VLSI Design</td>
    </tr>
  </tbody>
</table>
</center>

<hr style="font-family: Helvetica,Arial,sans-serif;" width="100%">
</body></html>