
stm32l4_probe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001334c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b6c  080134e0  080134e0  000234e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801504c  0801504c  00030418  2**0
                  CONTENTS
  4 .ARM          00000008  0801504c  0801504c  0002504c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015054  08015054  00030418  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015054  08015054  00025054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015058  08015058  00025058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000418  20000000  0801505c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000032d0  20000418  08015474  00030418  2**3
                  ALLOC
 10 ._user_heap_stack 00001000  200036e8  08015474  000336e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030418  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f9cd  00000000  00000000  00030448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bf2  00000000  00000000  0004fe15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b68  00000000  00000000  00053a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a68  00000000  00000000  00055570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b556  00000000  00000000  00056fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020706  00000000  00000000  0008252e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102839  00000000  00000000  000a2c34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001a546d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008b30  00000000  00000000  001a54c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000418 	.word	0x20000418
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080134c4 	.word	0x080134c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000041c 	.word	0x2000041c
 80001cc:	080134c4 	.word	0x080134c4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ca6:	f000 b9f5 	b.w	8001094 <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f883 	bl	8000dc4 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f876 	bl	8000dc4 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f865 	bl	8000dc4 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f857 	bl	8000dc4 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d3c:	f000 b9aa 	b.w	8001094 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f83c 	bl	8000dc4 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_d2lz>:
 8000d58:	b538      	push	{r3, r4, r5, lr}
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	4604      	mov	r4, r0
 8000d60:	460d      	mov	r5, r1
 8000d62:	f7ff febb 	bl	8000adc <__aeabi_dcmplt>
 8000d66:	b928      	cbnz	r0, 8000d74 <__aeabi_d2lz+0x1c>
 8000d68:	4620      	mov	r0, r4
 8000d6a:	4629      	mov	r1, r5
 8000d6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d70:	f000 b80a 	b.w	8000d88 <__aeabi_d2ulz>
 8000d74:	4620      	mov	r0, r4
 8000d76:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d7a:	f000 f805 	bl	8000d88 <__aeabi_d2ulz>
 8000d7e:	4240      	negs	r0, r0
 8000d80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d84:	bd38      	pop	{r3, r4, r5, pc}
 8000d86:	bf00      	nop

08000d88 <__aeabi_d2ulz>:
 8000d88:	b5d0      	push	{r4, r6, r7, lr}
 8000d8a:	4b0c      	ldr	r3, [pc, #48]	; (8000dbc <__aeabi_d2ulz+0x34>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	4606      	mov	r6, r0
 8000d90:	460f      	mov	r7, r1
 8000d92:	f7ff fc31 	bl	80005f8 <__aeabi_dmul>
 8000d96:	f7ff ff07 	bl	8000ba8 <__aeabi_d2uiz>
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	f7ff fbb2 	bl	8000504 <__aeabi_ui2d>
 8000da0:	4b07      	ldr	r3, [pc, #28]	; (8000dc0 <__aeabi_d2ulz+0x38>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	f7ff fc28 	bl	80005f8 <__aeabi_dmul>
 8000da8:	4602      	mov	r2, r0
 8000daa:	460b      	mov	r3, r1
 8000dac:	4630      	mov	r0, r6
 8000dae:	4639      	mov	r1, r7
 8000db0:	f7ff fa6a 	bl	8000288 <__aeabi_dsub>
 8000db4:	f7ff fef8 	bl	8000ba8 <__aeabi_d2uiz>
 8000db8:	4621      	mov	r1, r4
 8000dba:	bdd0      	pop	{r4, r6, r7, pc}
 8000dbc:	3df00000 	.word	0x3df00000
 8000dc0:	41f00000 	.word	0x41f00000

08000dc4 <__udivmoddi4>:
 8000dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dc8:	9d08      	ldr	r5, [sp, #32]
 8000dca:	4604      	mov	r4, r0
 8000dcc:	468e      	mov	lr, r1
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d14d      	bne.n	8000e6e <__udivmoddi4+0xaa>
 8000dd2:	428a      	cmp	r2, r1
 8000dd4:	4694      	mov	ip, r2
 8000dd6:	d969      	bls.n	8000eac <__udivmoddi4+0xe8>
 8000dd8:	fab2 f282 	clz	r2, r2
 8000ddc:	b152      	cbz	r2, 8000df4 <__udivmoddi4+0x30>
 8000dde:	fa01 f302 	lsl.w	r3, r1, r2
 8000de2:	f1c2 0120 	rsb	r1, r2, #32
 8000de6:	fa20 f101 	lsr.w	r1, r0, r1
 8000dea:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dee:	ea41 0e03 	orr.w	lr, r1, r3
 8000df2:	4094      	lsls	r4, r2
 8000df4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df8:	0c21      	lsrs	r1, r4, #16
 8000dfa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dfe:	fa1f f78c 	uxth.w	r7, ip
 8000e02:	fb08 e316 	mls	r3, r8, r6, lr
 8000e06:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e0a:	fb06 f107 	mul.w	r1, r6, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x64>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000e1a:	f080 811f 	bcs.w	800105c <__udivmoddi4+0x298>
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	f240 811c 	bls.w	800105c <__udivmoddi4+0x298>
 8000e24:	3e02      	subs	r6, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1a5b      	subs	r3, r3, r1
 8000e2a:	b2a4      	uxth	r4, r4
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e38:	fb00 f707 	mul.w	r7, r0, r7
 8000e3c:	42a7      	cmp	r7, r4
 8000e3e:	d90a      	bls.n	8000e56 <__udivmoddi4+0x92>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e48:	f080 810a 	bcs.w	8001060 <__udivmoddi4+0x29c>
 8000e4c:	42a7      	cmp	r7, r4
 8000e4e:	f240 8107 	bls.w	8001060 <__udivmoddi4+0x29c>
 8000e52:	4464      	add	r4, ip
 8000e54:	3802      	subs	r0, #2
 8000e56:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e5a:	1be4      	subs	r4, r4, r7
 8000e5c:	2600      	movs	r6, #0
 8000e5e:	b11d      	cbz	r5, 8000e68 <__udivmoddi4+0xa4>
 8000e60:	40d4      	lsrs	r4, r2
 8000e62:	2300      	movs	r3, #0
 8000e64:	e9c5 4300 	strd	r4, r3, [r5]
 8000e68:	4631      	mov	r1, r6
 8000e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d909      	bls.n	8000e86 <__udivmoddi4+0xc2>
 8000e72:	2d00      	cmp	r5, #0
 8000e74:	f000 80ef 	beq.w	8001056 <__udivmoddi4+0x292>
 8000e78:	2600      	movs	r6, #0
 8000e7a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7e:	4630      	mov	r0, r6
 8000e80:	4631      	mov	r1, r6
 8000e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e86:	fab3 f683 	clz	r6, r3
 8000e8a:	2e00      	cmp	r6, #0
 8000e8c:	d14a      	bne.n	8000f24 <__udivmoddi4+0x160>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d302      	bcc.n	8000e98 <__udivmoddi4+0xd4>
 8000e92:	4282      	cmp	r2, r0
 8000e94:	f200 80f9 	bhi.w	800108a <__udivmoddi4+0x2c6>
 8000e98:	1a84      	subs	r4, r0, r2
 8000e9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	469e      	mov	lr, r3
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	d0e0      	beq.n	8000e68 <__udivmoddi4+0xa4>
 8000ea6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000eaa:	e7dd      	b.n	8000e68 <__udivmoddi4+0xa4>
 8000eac:	b902      	cbnz	r2, 8000eb0 <__udivmoddi4+0xec>
 8000eae:	deff      	udf	#255	; 0xff
 8000eb0:	fab2 f282 	clz	r2, r2
 8000eb4:	2a00      	cmp	r2, #0
 8000eb6:	f040 8092 	bne.w	8000fde <__udivmoddi4+0x21a>
 8000eba:	eba1 010c 	sub.w	r1, r1, ip
 8000ebe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec2:	fa1f fe8c 	uxth.w	lr, ip
 8000ec6:	2601      	movs	r6, #1
 8000ec8:	0c20      	lsrs	r0, r4, #16
 8000eca:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ece:	fb07 1113 	mls	r1, r7, r3, r1
 8000ed2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed6:	fb0e f003 	mul.w	r0, lr, r3
 8000eda:	4288      	cmp	r0, r1
 8000edc:	d908      	bls.n	8000ef0 <__udivmoddi4+0x12c>
 8000ede:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee2:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000ee6:	d202      	bcs.n	8000eee <__udivmoddi4+0x12a>
 8000ee8:	4288      	cmp	r0, r1
 8000eea:	f200 80cb 	bhi.w	8001084 <__udivmoddi4+0x2c0>
 8000eee:	4643      	mov	r3, r8
 8000ef0:	1a09      	subs	r1, r1, r0
 8000ef2:	b2a4      	uxth	r4, r4
 8000ef4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ef8:	fb07 1110 	mls	r1, r7, r0, r1
 8000efc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f00:	fb0e fe00 	mul.w	lr, lr, r0
 8000f04:	45a6      	cmp	lr, r4
 8000f06:	d908      	bls.n	8000f1a <__udivmoddi4+0x156>
 8000f08:	eb1c 0404 	adds.w	r4, ip, r4
 8000f0c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f10:	d202      	bcs.n	8000f18 <__udivmoddi4+0x154>
 8000f12:	45a6      	cmp	lr, r4
 8000f14:	f200 80bb 	bhi.w	800108e <__udivmoddi4+0x2ca>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	eba4 040e 	sub.w	r4, r4, lr
 8000f1e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f22:	e79c      	b.n	8000e5e <__udivmoddi4+0x9a>
 8000f24:	f1c6 0720 	rsb	r7, r6, #32
 8000f28:	40b3      	lsls	r3, r6
 8000f2a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f2e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f32:	fa20 f407 	lsr.w	r4, r0, r7
 8000f36:	fa01 f306 	lsl.w	r3, r1, r6
 8000f3a:	431c      	orrs	r4, r3
 8000f3c:	40f9      	lsrs	r1, r7
 8000f3e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f42:	fa00 f306 	lsl.w	r3, r0, r6
 8000f46:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f4a:	0c20      	lsrs	r0, r4, #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fb09 1118 	mls	r1, r9, r8, r1
 8000f54:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f58:	fb08 f00e 	mul.w	r0, r8, lr
 8000f5c:	4288      	cmp	r0, r1
 8000f5e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f62:	d90b      	bls.n	8000f7c <__udivmoddi4+0x1b8>
 8000f64:	eb1c 0101 	adds.w	r1, ip, r1
 8000f68:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000f6c:	f080 8088 	bcs.w	8001080 <__udivmoddi4+0x2bc>
 8000f70:	4288      	cmp	r0, r1
 8000f72:	f240 8085 	bls.w	8001080 <__udivmoddi4+0x2bc>
 8000f76:	f1a8 0802 	sub.w	r8, r8, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1a09      	subs	r1, r1, r0
 8000f7e:	b2a4      	uxth	r4, r4
 8000f80:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f84:	fb09 1110 	mls	r1, r9, r0, r1
 8000f88:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f8c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f90:	458e      	cmp	lr, r1
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x1e2>
 8000f94:	eb1c 0101 	adds.w	r1, ip, r1
 8000f98:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f9c:	d26c      	bcs.n	8001078 <__udivmoddi4+0x2b4>
 8000f9e:	458e      	cmp	lr, r1
 8000fa0:	d96a      	bls.n	8001078 <__udivmoddi4+0x2b4>
 8000fa2:	3802      	subs	r0, #2
 8000fa4:	4461      	add	r1, ip
 8000fa6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000faa:	fba0 9402 	umull	r9, r4, r0, r2
 8000fae:	eba1 010e 	sub.w	r1, r1, lr
 8000fb2:	42a1      	cmp	r1, r4
 8000fb4:	46c8      	mov	r8, r9
 8000fb6:	46a6      	mov	lr, r4
 8000fb8:	d356      	bcc.n	8001068 <__udivmoddi4+0x2a4>
 8000fba:	d053      	beq.n	8001064 <__udivmoddi4+0x2a0>
 8000fbc:	b15d      	cbz	r5, 8000fd6 <__udivmoddi4+0x212>
 8000fbe:	ebb3 0208 	subs.w	r2, r3, r8
 8000fc2:	eb61 010e 	sbc.w	r1, r1, lr
 8000fc6:	fa01 f707 	lsl.w	r7, r1, r7
 8000fca:	fa22 f306 	lsr.w	r3, r2, r6
 8000fce:	40f1      	lsrs	r1, r6
 8000fd0:	431f      	orrs	r7, r3
 8000fd2:	e9c5 7100 	strd	r7, r1, [r5]
 8000fd6:	2600      	movs	r6, #0
 8000fd8:	4631      	mov	r1, r6
 8000fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fde:	f1c2 0320 	rsb	r3, r2, #32
 8000fe2:	40d8      	lsrs	r0, r3
 8000fe4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fe8:	fa21 f303 	lsr.w	r3, r1, r3
 8000fec:	4091      	lsls	r1, r2
 8000fee:	4301      	orrs	r1, r0
 8000ff0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ff4:	fa1f fe8c 	uxth.w	lr, ip
 8000ff8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ffc:	fb07 3610 	mls	r6, r7, r0, r3
 8001000:	0c0b      	lsrs	r3, r1, #16
 8001002:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001006:	fb00 f60e 	mul.w	r6, r0, lr
 800100a:	429e      	cmp	r6, r3
 800100c:	fa04 f402 	lsl.w	r4, r4, r2
 8001010:	d908      	bls.n	8001024 <__udivmoddi4+0x260>
 8001012:	eb1c 0303 	adds.w	r3, ip, r3
 8001016:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800101a:	d22f      	bcs.n	800107c <__udivmoddi4+0x2b8>
 800101c:	429e      	cmp	r6, r3
 800101e:	d92d      	bls.n	800107c <__udivmoddi4+0x2b8>
 8001020:	3802      	subs	r0, #2
 8001022:	4463      	add	r3, ip
 8001024:	1b9b      	subs	r3, r3, r6
 8001026:	b289      	uxth	r1, r1
 8001028:	fbb3 f6f7 	udiv	r6, r3, r7
 800102c:	fb07 3316 	mls	r3, r7, r6, r3
 8001030:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001034:	fb06 f30e 	mul.w	r3, r6, lr
 8001038:	428b      	cmp	r3, r1
 800103a:	d908      	bls.n	800104e <__udivmoddi4+0x28a>
 800103c:	eb1c 0101 	adds.w	r1, ip, r1
 8001040:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8001044:	d216      	bcs.n	8001074 <__udivmoddi4+0x2b0>
 8001046:	428b      	cmp	r3, r1
 8001048:	d914      	bls.n	8001074 <__udivmoddi4+0x2b0>
 800104a:	3e02      	subs	r6, #2
 800104c:	4461      	add	r1, ip
 800104e:	1ac9      	subs	r1, r1, r3
 8001050:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001054:	e738      	b.n	8000ec8 <__udivmoddi4+0x104>
 8001056:	462e      	mov	r6, r5
 8001058:	4628      	mov	r0, r5
 800105a:	e705      	b.n	8000e68 <__udivmoddi4+0xa4>
 800105c:	4606      	mov	r6, r0
 800105e:	e6e3      	b.n	8000e28 <__udivmoddi4+0x64>
 8001060:	4618      	mov	r0, r3
 8001062:	e6f8      	b.n	8000e56 <__udivmoddi4+0x92>
 8001064:	454b      	cmp	r3, r9
 8001066:	d2a9      	bcs.n	8000fbc <__udivmoddi4+0x1f8>
 8001068:	ebb9 0802 	subs.w	r8, r9, r2
 800106c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001070:	3801      	subs	r0, #1
 8001072:	e7a3      	b.n	8000fbc <__udivmoddi4+0x1f8>
 8001074:	4646      	mov	r6, r8
 8001076:	e7ea      	b.n	800104e <__udivmoddi4+0x28a>
 8001078:	4620      	mov	r0, r4
 800107a:	e794      	b.n	8000fa6 <__udivmoddi4+0x1e2>
 800107c:	4640      	mov	r0, r8
 800107e:	e7d1      	b.n	8001024 <__udivmoddi4+0x260>
 8001080:	46d0      	mov	r8, sl
 8001082:	e77b      	b.n	8000f7c <__udivmoddi4+0x1b8>
 8001084:	3b02      	subs	r3, #2
 8001086:	4461      	add	r1, ip
 8001088:	e732      	b.n	8000ef0 <__udivmoddi4+0x12c>
 800108a:	4630      	mov	r0, r6
 800108c:	e709      	b.n	8000ea2 <__udivmoddi4+0xde>
 800108e:	4464      	add	r4, ip
 8001090:	3802      	subs	r0, #2
 8001092:	e742      	b.n	8000f1a <__udivmoddi4+0x156>

08001094 <__aeabi_idiv0>:
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <ST7565_Select>:
uint8_t lcdRdy = 1;

//------------------------------------------------------------------------------

inline static void ST7565_Select()
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
#ifdef CS_PORT
	//--     HAL ------------------
	#ifdef ST7565_SPI_HAL
		//HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
		CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
 800109c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80010a0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80010a4:	619a      	str	r2, [r3, #24]
	#ifdef ST7565_SPI_CMSIS
		CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
	#endif
	//-----------------------------------------------------
#endif
}
 80010a6:	bf00      	nop
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <ST7565_Unselect>:

//------------------------------------------------------------------------------

inline static void ST7565_Unselect()
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
#ifdef CS_PORT
	//--     HAL ------------------
	#ifdef ST7565_SPI_HAL
		//HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
		CS_GPIO_Port->BSRR = CS_Pin;
 80010b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80010b8:	2210      	movs	r2, #16
 80010ba:	619a      	str	r2, [r3, #24]
	#ifdef ST7565_SPI_CMSIS
		CS_GPIO_Port->BSRR = CS_Pin;
	#endif
	//-----------------------------------------------------
#endif
}
 80010bc:	bf00      	nop
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
	...

080010c8 <ST7565_Reset>:
	* @brief	 (  ):    
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Reset()
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	RES_GPIO_Port->BSRR = (RES_Pin << 16);//HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET );
 80010cc:	4b07      	ldr	r3, [pc, #28]	; (80010ec <ST7565_Reset+0x24>)
 80010ce:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80010d2:	619a      	str	r2, [r3, #24]
	HAL_Delay(1);
 80010d4:	2001      	movs	r0, #1
 80010d6:	f005 ff27 	bl	8006f28 <HAL_Delay>
	
	RES_GPIO_Port->BSRR = RES_Pin;//HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET );
 80010da:	4b04      	ldr	r3, [pc, #16]	; (80010ec <ST7565_Reset+0x24>)
 80010dc:	2204      	movs	r2, #4
 80010de:	619a      	str	r2, [r3, #24]
	HAL_Delay(1);
 80010e0:	2001      	movs	r0, #1
 80010e2:	f005 ff21 	bl	8006f28 <HAL_Delay>
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	48000c00 	.word	0x48000c00

080010f0 <ST7565_w_dats>:
//--------------------------------------------------------------------------------
#ifdef SET_NEW_PROC
inline static void ST7565_w_dats(uint8_t *Data, uint16_t len)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	460b      	mov	r3, r1
 80010fa:	807b      	strh	r3, [r7, #2]
	DC_GPIO_Port->BSRR = DC_Pin;//HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 80010fc:	4b1d      	ldr	r3, [pc, #116]	; (8001174 <ST7565_w_dats+0x84>)
 80010fe:	2220      	movs	r2, #32
 8001100:	619a      	str	r2, [r3, #24]

	if (with_dma) {
 8001102:	4b1d      	ldr	r3, [pc, #116]	; (8001178 <ST7565_w_dats+0x88>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d018      	beq.n	800113c <ST7565_w_dats+0x4c>
		lcdRdy = 0;
 800110a:	4b1c      	ldr	r3, [pc, #112]	; (800117c <ST7565_w_dats+0x8c>)
 800110c:	2200      	movs	r2, #0
 800110e:	701a      	strb	r2, [r3, #0]
		if (HAL_SPI_Transmit_DMA(&ST7565_SPI_HAL, Data, len) != HAL_OK) devError |= devLCD;
 8001110:	887b      	ldrh	r3, [r7, #2]
 8001112:	461a      	mov	r2, r3
 8001114:	6879      	ldr	r1, [r7, #4]
 8001116:	481a      	ldr	r0, [pc, #104]	; (8001180 <ST7565_w_dats+0x90>)
 8001118:	f00a fdc2 	bl	800bca0 <HAL_SPI_Transmit_DMA>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d006      	beq.n	8001130 <ST7565_w_dats+0x40>
 8001122:	4b18      	ldr	r3, [pc, #96]	; (8001184 <ST7565_w_dats+0x94>)
 8001124:	881b      	ldrh	r3, [r3, #0]
 8001126:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800112a:	b29a      	uxth	r2, r3
 800112c:	4b15      	ldr	r3, [pc, #84]	; (8001184 <ST7565_w_dats+0x94>)
 800112e:	801a      	strh	r2, [r3, #0]
		while (!lcdRdy) {};
 8001130:	bf00      	nop
 8001132:	4b12      	ldr	r3, [pc, #72]	; (800117c <ST7565_w_dats+0x8c>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d0fb      	beq.n	8001132 <ST7565_w_dats+0x42>
	} else {
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Data, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
	}
}
 800113a:	e017      	b.n	800116c <ST7565_w_dats+0x7c>
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Data, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
 800113c:	887a      	ldrh	r2, [r7, #2]
 800113e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001142:	6879      	ldr	r1, [r7, #4]
 8001144:	480e      	ldr	r0, [pc, #56]	; (8001180 <ST7565_w_dats+0x90>)
 8001146:	f00a f8fa 	bl	800b33e <HAL_SPI_Transmit>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d006      	beq.n	800115e <ST7565_w_dats+0x6e>
 8001150:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <ST7565_w_dats+0x94>)
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001158:	b29a      	uxth	r2, r3
 800115a:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <ST7565_w_dats+0x94>)
 800115c:	801a      	strh	r2, [r3, #0]
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
 800115e:	bf00      	nop
 8001160:	4807      	ldr	r0, [pc, #28]	; (8001180 <ST7565_w_dats+0x90>)
 8001162:	f00b f93b 	bl	800c3dc <HAL_SPI_GetState>
 8001166:	4603      	mov	r3, r0
 8001168:	2b01      	cmp	r3, #1
 800116a:	d1f9      	bne.n	8001160 <ST7565_w_dats+0x70>
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	48000400 	.word	0x48000400
 8001178:	20000834 	.word	0x20000834
 800117c:	20000000 	.word	0x20000000
 8001180:	20000940 	.word	0x20000940
 8001184:	20001944 	.word	0x20001944

08001188 <ST7565_w_cmds>:
//
inline static void ST7565_w_cmds(uint8_t *Command, uint16_t len)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	460b      	mov	r3, r1
 8001192:	807b      	strh	r3, [r7, #2]
	DC_GPIO_Port->BSRR = (DC_Pin << 16);//HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 8001194:	4b1e      	ldr	r3, [pc, #120]	; (8001210 <ST7565_w_cmds+0x88>)
 8001196:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800119a:	619a      	str	r2, [r3, #24]

	if (with_dma) {
 800119c:	4b1d      	ldr	r3, [pc, #116]	; (8001214 <ST7565_w_cmds+0x8c>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d018      	beq.n	80011d6 <ST7565_w_cmds+0x4e>
		lcdRdy = 0;
 80011a4:	4b1c      	ldr	r3, [pc, #112]	; (8001218 <ST7565_w_cmds+0x90>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	701a      	strb	r2, [r3, #0]
		if (HAL_SPI_Transmit_DMA(&ST7565_SPI_HAL, Command, len) != HAL_OK) devError |= devLCD;
 80011aa:	887b      	ldrh	r3, [r7, #2]
 80011ac:	461a      	mov	r2, r3
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	481a      	ldr	r0, [pc, #104]	; (800121c <ST7565_w_cmds+0x94>)
 80011b2:	f00a fd75 	bl	800bca0 <HAL_SPI_Transmit_DMA>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d006      	beq.n	80011ca <ST7565_w_cmds+0x42>
 80011bc:	4b18      	ldr	r3, [pc, #96]	; (8001220 <ST7565_w_cmds+0x98>)
 80011be:	881b      	ldrh	r3, [r3, #0]
 80011c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	4b16      	ldr	r3, [pc, #88]	; (8001220 <ST7565_w_cmds+0x98>)
 80011c8:	801a      	strh	r2, [r3, #0]
		while (!lcdRdy) {};
 80011ca:	bf00      	nop
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <ST7565_w_cmds+0x90>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d0fb      	beq.n	80011cc <ST7565_w_cmds+0x44>
	} else {
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Command, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
	}
}
 80011d4:	e017      	b.n	8001206 <ST7565_w_cmds+0x7e>
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Command, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
 80011d6:	887a      	ldrh	r2, [r7, #2]
 80011d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011dc:	6879      	ldr	r1, [r7, #4]
 80011de:	480f      	ldr	r0, [pc, #60]	; (800121c <ST7565_w_cmds+0x94>)
 80011e0:	f00a f8ad 	bl	800b33e <HAL_SPI_Transmit>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d006      	beq.n	80011f8 <ST7565_w_cmds+0x70>
 80011ea:	4b0d      	ldr	r3, [pc, #52]	; (8001220 <ST7565_w_cmds+0x98>)
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011f2:	b29a      	uxth	r2, r3
 80011f4:	4b0a      	ldr	r3, [pc, #40]	; (8001220 <ST7565_w_cmds+0x98>)
 80011f6:	801a      	strh	r2, [r3, #0]
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
 80011f8:	bf00      	nop
 80011fa:	4808      	ldr	r0, [pc, #32]	; (800121c <ST7565_w_cmds+0x94>)
 80011fc:	f00b f8ee 	bl	800c3dc <HAL_SPI_GetState>
 8001200:	4603      	mov	r3, r0
 8001202:	2b01      	cmp	r3, #1
 8001204:	d1f9      	bne.n	80011fa <ST7565_w_cmds+0x72>
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	48000400 	.word	0x48000400
 8001214:	20000834 	.word	0x20000834
 8001218:	20000000 	.word	0x20000000
 800121c:	20000940 	.word	0x20000940
 8001220:	20001944 	.word	0x20001944

08001224 <ST7565_SetX>:
inline static void ST7565_SetX(uint8_t x)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]
	uint8_t bytes[] = { ((x & 0xf0) >> 4) | 0x10, x & 0x0f };
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	091b      	lsrs	r3, r3, #4
 8001232:	b2db      	uxtb	r3, r3
 8001234:	f043 0310 	orr.w	r3, r3, #16
 8001238:	b2db      	uxtb	r3, r3
 800123a:	733b      	strb	r3, [r7, #12]
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	b2db      	uxtb	r3, r3
 8001244:	737b      	strb	r3, [r7, #13]
	ST7565_w_cmds(bytes, 2);
 8001246:	f107 030c 	add.w	r3, r7, #12
 800124a:	2102      	movs	r1, #2
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ff9b 	bl	8001188 <ST7565_w_cmds>
}
 8001252:	bf00      	nop
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <ST7565_SetY>:
//
inline static void ST7565_SetY(uint8_t y)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b084      	sub	sp, #16
 800125e:	af00      	add	r7, sp, #0
 8001260:	4603      	mov	r3, r0
 8001262:	71fb      	strb	r3, [r7, #7]
	uint8_t byte = (y & 0x07) | 0xB0;
 8001264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001268:	f003 0307 	and.w	r3, r3, #7
 800126c:	b25b      	sxtb	r3, r3
 800126e:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8001272:	b25b      	sxtb	r3, r3
 8001274:	b2db      	uxtb	r3, r3
 8001276:	73fb      	strb	r3, [r7, #15]
	ST7565_w_cmds(&byte, 1);
 8001278:	f107 030f 	add.w	r3, r7, #15
 800127c:	2101      	movs	r1, #1
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ff82 	bl	8001188 <ST7565_w_cmds>
}
 8001284:	bf00      	nop
 8001286:	3710      	adds	r7, #16
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <ST7565_Display_fill>:
								(           )
								 ST7565_Update()   
	* @return  (  ):	
*******************************************************************************/
void ST7565_Display_fill(uint8_t fill)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
uint8_t page;//, column;
	
	memset(ST7565_buffer, fill, (SCREEN_WIDTH * SCREEN_HEIGHT / 8));	//      0x00
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800129c:	4619      	mov	r1, r3
 800129e:	4814      	ldr	r0, [pc, #80]	; (80012f0 <ST7565_Display_fill+0x64>)
 80012a0:	f00d fe5c 	bl	800ef5c <memset>
	
	ST7565_Select();
 80012a4:	f7ff fef8 	bl	8001098 <ST7565_Select>
#ifdef SET_NEW_PROC
	uint8_t dta[] = {0, 0x10, 0};
 80012a8:	4a12      	ldr	r2, [pc, #72]	; (80012f4 <ST7565_Display_fill+0x68>)
 80012aa:	f107 030c 	add.w	r3, r7, #12
 80012ae:	6812      	ldr	r2, [r2, #0]
 80012b0:	4611      	mov	r1, r2
 80012b2:	8019      	strh	r1, [r3, #0]
 80012b4:	3302      	adds	r3, #2
 80012b6:	0c12      	lsrs	r2, r2, #16
 80012b8:	701a      	strb	r2, [r3, #0]
#endif
	for (page = 0xB7; page >= 0xB0; page-- ) {
 80012ba:	23b7      	movs	r3, #183	; 0xb7
 80012bc:	73fb      	strb	r3, [r7, #15]
 80012be:	e00e      	b.n	80012de <ST7565_Display_fill+0x52>
		ST7565_w_cmd(page);  //set page address
		ST7565_w_cmd(0x10);  //set Column address MSB   
		ST7565_w_cmd(0x00);  //set column address LSB
		for (column = 0; column < 131; column++) ST7565_w_dat(fill);
#else
		dta[0] = page;
 80012c0:	7bfb      	ldrb	r3, [r7, #15]
 80012c2:	733b      	strb	r3, [r7, #12]
		ST7565_w_cmds(dta, sizeof(dta));
 80012c4:	f107 030c 	add.w	r3, r7, #12
 80012c8:	2103      	movs	r1, #3
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff ff5c 	bl	8001188 <ST7565_w_cmds>
		ST7565_w_dats(ST7565_buffer, 131);
 80012d0:	2183      	movs	r1, #131	; 0x83
 80012d2:	4807      	ldr	r0, [pc, #28]	; (80012f0 <ST7565_Display_fill+0x64>)
 80012d4:	f7ff ff0c 	bl	80010f0 <ST7565_w_dats>
	for (page = 0xB7; page >= 0xB0; page-- ) {
 80012d8:	7bfb      	ldrb	r3, [r7, #15]
 80012da:	3b01      	subs	r3, #1
 80012dc:	73fb      	strb	r3, [r7, #15]
 80012de:	7bfb      	ldrb	r3, [r7, #15]
 80012e0:	2baf      	cmp	r3, #175	; 0xaf
 80012e2:	d8ed      	bhi.n	80012c0 <ST7565_Display_fill+0x34>
#endif
    }
		
	ST7565_Unselect();
 80012e4:	f7ff fee4 	bl	80010b0 <ST7565_Unselect>
}
 80012e8:	bf00      	nop
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000434 	.word	0x20000434
 80012f4:	080134e0 	.word	0x080134e0

080012f8 <ST7565_Init>:
	* @brief	 (  ):    (         )
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Init()
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
	ST7565_Select();
 80012fe:	f7ff fecb 	bl	8001098 <ST7565_Select>
	ST7565_w_cmd(CMD_DISPLAY_ON);    		//Display on
	//   CMD_SET_DISP_NORMAL - OFF    CMD_SET_DISP_REVERSE - ON
	ST7565_w_cmd(CMD_SET_DISP_NORMAL);
	//HAL_Delay(1);//1
#else
	uint8_t dta[] = {
 8001302:	4a09      	ldr	r2, [pc, #36]	; (8001328 <ST7565_Init+0x30>)
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	ca07      	ldmia	r2, {r0, r1, r2}
 8001308:	c303      	stmia	r3!, {r0, r1}
 800130a:	801a      	strh	r2, [r3, #0]
	};
	#if defined (SCREEN_ORIENTATION_180)
		dta[1] = CMD_SET_ADC_REVERSE;    	//ADC selection(SEG0->SEG128)  CMD_SET_ADC_NORMAL   ( )
		dta[2] = CMD_SET_COM_NORMAL;    		//SHL selection(COM0->COM64)   CMD_SET_COM_REVERSE   (  )
	#endif
	ST7565_w_cmds(dta, sizeof(dta));
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	210a      	movs	r1, #10
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff ff39 	bl	8001188 <ST7565_w_cmds>
#endif
	
	ST7565_Display_fill(0);
 8001316:	2000      	movs	r0, #0
 8001318:	f7ff ffb8 	bl	800128c <ST7565_Display_fill>
	
	ST7565_Unselect();
 800131c:	f7ff fec8 	bl	80010b0 <ST7565_Unselect>
   
}
 8001320:	bf00      	nop
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	080134e4 	.word	0x080134e4

0800132c <ST7565_CMD_DISPLAY>:
//--------------------------------------------------------------------------------
void ST7565_CMD_DISPLAY(uint8_t byte)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	71fb      	strb	r3, [r7, #7]
#ifdef SET_NEW_PROC
	ST7565_w_cmds(&byte, 1);
 8001336:	1dfb      	adds	r3, r7, #7
 8001338:	2101      	movs	r1, #1
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff ff24 	bl	8001188 <ST7565_w_cmds>
#else
	ST7565_w_cmd(byte);
#endif
}
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <ST7565_Draw_pixel>:
	* @param	(  ):	 X(0 - 127)   Y(0 - 63)  color 1 or 0
	* @return  (  ):	
*******************************************************************************/
// X(0 - 127)  Y(0 - 63)
void ST7565_Draw_pixel(int16_t x, int16_t y, uint8_t color)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	80fb      	strh	r3, [r7, #6]
 8001352:	460b      	mov	r3, r1
 8001354:	80bb      	strh	r3, [r7, #4]
 8001356:	4613      	mov	r3, r2
 8001358:	70fb      	strb	r3, [r7, #3]
    if (x >= SCREEN_WIDTH || x < 0 || y >= SCREEN_HEIGHT || y < 0) return;
 800135a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800135e:	2b7f      	cmp	r3, #127	; 0x7f
 8001360:	dc4c      	bgt.n	80013fc <ST7565_Draw_pixel+0xb4>
 8001362:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001366:	2b00      	cmp	r3, #0
 8001368:	db48      	blt.n	80013fc <ST7565_Draw_pixel+0xb4>
 800136a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800136e:	2b3f      	cmp	r3, #63	; 0x3f
 8001370:	dc44      	bgt.n	80013fc <ST7565_Draw_pixel+0xb4>
 8001372:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001376:	2b00      	cmp	r3, #0
 8001378:	db40      	blt.n	80013fc <ST7565_Draw_pixel+0xb4>

    uint16_t array_pos = x + ((y >> 3) * SCREEN_WIDTH );
 800137a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800137e:	10db      	asrs	r3, r3, #3
 8001380:	b21b      	sxth	r3, r3
 8001382:	b29b      	uxth	r3, r3
 8001384:	01db      	lsls	r3, r3, #7
 8001386:	b29a      	uxth	r2, r3
 8001388:	88fb      	ldrh	r3, [r7, #6]
 800138a:	4413      	add	r3, r2
 800138c:	81fb      	strh	r3, [r7, #14]

    if (color) {
 800138e:	78fb      	ldrb	r3, [r7, #3]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d018      	beq.n	80013c6 <ST7565_Draw_pixel+0x7e>
        ST7565_buffer[array_pos] |= 1 << (y % 8);
 8001394:	89fb      	ldrh	r3, [r7, #14]
 8001396:	4a1c      	ldr	r2, [pc, #112]	; (8001408 <ST7565_Draw_pixel+0xc0>)
 8001398:	5cd3      	ldrb	r3, [r2, r3]
 800139a:	b25a      	sxtb	r2, r3
 800139c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013a0:	4259      	negs	r1, r3
 80013a2:	f003 0307 	and.w	r3, r3, #7
 80013a6:	f001 0107 	and.w	r1, r1, #7
 80013aa:	bf58      	it	pl
 80013ac:	424b      	negpl	r3, r1
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	4619      	mov	r1, r3
 80013b2:	2301      	movs	r3, #1
 80013b4:	408b      	lsls	r3, r1
 80013b6:	b25b      	sxtb	r3, r3
 80013b8:	4313      	orrs	r3, r2
 80013ba:	b25a      	sxtb	r2, r3
 80013bc:	89fb      	ldrh	r3, [r7, #14]
 80013be:	b2d1      	uxtb	r1, r2
 80013c0:	4a11      	ldr	r2, [pc, #68]	; (8001408 <ST7565_Draw_pixel+0xc0>)
 80013c2:	54d1      	strb	r1, [r2, r3]
 80013c4:	e01b      	b.n	80013fe <ST7565_Draw_pixel+0xb6>
    } else {
        ST7565_buffer[array_pos] &= 0xFF ^ 1 << (y % 8);
 80013c6:	89fb      	ldrh	r3, [r7, #14]
 80013c8:	4a0f      	ldr	r2, [pc, #60]	; (8001408 <ST7565_Draw_pixel+0xc0>)
 80013ca:	5cd3      	ldrb	r3, [r2, r3]
 80013cc:	b25a      	sxtb	r2, r3
 80013ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013d2:	4259      	negs	r1, r3
 80013d4:	f003 0307 	and.w	r3, r3, #7
 80013d8:	f001 0107 	and.w	r1, r1, #7
 80013dc:	bf58      	it	pl
 80013de:	424b      	negpl	r3, r1
 80013e0:	b21b      	sxth	r3, r3
 80013e2:	4619      	mov	r1, r3
 80013e4:	2301      	movs	r3, #1
 80013e6:	408b      	lsls	r3, r1
 80013e8:	b25b      	sxtb	r3, r3
 80013ea:	43db      	mvns	r3, r3
 80013ec:	b25b      	sxtb	r3, r3
 80013ee:	4013      	ands	r3, r2
 80013f0:	b25a      	sxtb	r2, r3
 80013f2:	89fb      	ldrh	r3, [r7, #14]
 80013f4:	b2d1      	uxtb	r1, r2
 80013f6:	4a04      	ldr	r2, [pc, #16]	; (8001408 <ST7565_Draw_pixel+0xc0>)
 80013f8:	54d1      	strb	r1, [r2, r3]
 80013fa:	e000      	b.n	80013fe <ST7565_Draw_pixel+0xb6>
    if (x >= SCREEN_WIDTH || x < 0 || y >= SCREEN_HEIGHT || y < 0) return;
 80013fc:	bf00      	nop
    }
}
 80013fe:	3714      	adds	r7, #20
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr
 8001408:	20000434 	.word	0x20000434

0800140c <ST7565_Update>:
	* @brief	 (  ):      
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Update()
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
uint8_t x, y;
		
	ST7565_Select();
 8001412:	f7ff fe41 	bl	8001098 <ST7565_Select>

  	for (y = 0; y < 8; y++) {
 8001416:	2300      	movs	r3, #0
 8001418:	71bb      	strb	r3, [r7, #6]
 800141a:	e01d      	b.n	8001458 <ST7565_Update+0x4c>
		ST7565_SetX(0);	
 800141c:	2000      	movs	r0, #0
 800141e:	f7ff ff01 	bl	8001224 <ST7565_SetX>
		ST7565_SetY(y);
 8001422:	79bb      	ldrb	r3, [r7, #6]
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff ff18 	bl	800125a <ST7565_SetY>
		for (x = 0; x < 128; x++) {
 800142a:	2300      	movs	r3, #0
 800142c:	71fb      	strb	r3, [r7, #7]
 800142e:	e00c      	b.n	800144a <ST7565_Update+0x3e>
			ST7565_w_dats(&ST7565_buffer[x + 128 * y], 1);
 8001430:	79fa      	ldrb	r2, [r7, #7]
 8001432:	79bb      	ldrb	r3, [r7, #6]
 8001434:	01db      	lsls	r3, r3, #7
 8001436:	4413      	add	r3, r2
 8001438:	4a0d      	ldr	r2, [pc, #52]	; (8001470 <ST7565_Update+0x64>)
 800143a:	4413      	add	r3, r2
 800143c:	2101      	movs	r1, #1
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff fe56 	bl	80010f0 <ST7565_w_dats>
		for (x = 0; x < 128; x++) {
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	3301      	adds	r3, #1
 8001448:	71fb      	strb	r3, [r7, #7]
 800144a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144e:	2b00      	cmp	r3, #0
 8001450:	daee      	bge.n	8001430 <ST7565_Update+0x24>
  	for (y = 0; y < 8; y++) {
 8001452:	79bb      	ldrb	r3, [r7, #6]
 8001454:	3301      	adds	r3, #1
 8001456:	71bb      	strb	r3, [r7, #6]
 8001458:	79bb      	ldrb	r3, [r7, #6]
 800145a:	2b07      	cmp	r3, #7
 800145c:	d9de      	bls.n	800141c <ST7565_Update+0x10>
		}
	}
	
	ST7565_Unselect();
 800145e:	f7ff fe27 	bl	80010b0 <ST7565_Unselect>
	HAL_Delay(50);//(100);
 8001462:	2032      	movs	r0, #50	; 0x32
 8001464:	f005 fd60 	bl	8006f28 <HAL_Delay>
}
 8001468:	bf00      	nop
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	20000434 	.word	0x20000434

08001474 <ST7565_DrawChar>:
	* @brief	 (  ):    1    
	* @param	(  ):	 X(0 - 127)  Y(0 - 63), , , ,  1  0
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawChar(int16_t x, int16_t y, unsigned char ch, FontDef_t* Font, uint8_t multiplier, uint8_t color)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b088      	sub	sp, #32
 8001478:	af00      	add	r7, sp, #0
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	4603      	mov	r3, r0
 800147e:	81fb      	strh	r3, [r7, #14]
 8001480:	460b      	mov	r3, r1
 8001482:	81bb      	strh	r3, [r7, #12]
 8001484:	4613      	mov	r3, r2
 8001486:	72fb      	strb	r3, [r7, #11]
uint16_t i, j;
uint16_t b;
int16_t X = x, Y = y;
 8001488:	89fb      	ldrh	r3, [r7, #14]
 800148a:	833b      	strh	r3, [r7, #24]
 800148c:	89bb      	ldrh	r3, [r7, #12]
 800148e:	82fb      	strh	r3, [r7, #22]
int16_t xx, yy;
	
	if (multiplier < 1) multiplier = 1;
 8001490:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001494:	2b00      	cmp	r3, #0
 8001496:	d102      	bne.n	800149e <ST7565_DrawChar+0x2a>
 8001498:	2301      	movs	r3, #1
 800149a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	
	// Check available space in LCD
	if (SCREEN_WIDTH >= ( x + Font->FontWidth) || SCREEN_HEIGHT >= ( y + Font->FontHeight)) {
 800149e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	7812      	ldrb	r2, [r2, #0]
 80014a6:	4413      	add	r3, r2
 80014a8:	2b80      	cmp	r3, #128	; 0x80
 80014aa:	dd07      	ble.n	80014bc <ST7565_DrawChar+0x48>
 80014ac:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	7852      	ldrb	r2, [r2, #1]
 80014b4:	4413      	add	r3, r2
 80014b6:	2b40      	cmp	r3, #64	; 0x40
 80014b8:	f300 8154 	bgt.w	8001764 <ST7565_DrawChar+0x2f0>
		// Go through font
		for (i = 0; i < Font->FontHeight; i++) {
 80014bc:	2300      	movs	r3, #0
 80014be:	83fb      	strh	r3, [r7, #30]
 80014c0:	e149      	b.n	8001756 <ST7565_DrawChar+0x2e2>
			if (ch < 127) {
 80014c2:	7afb      	ldrb	r3, [r7, #11]
 80014c4:	2b7e      	cmp	r3, #126	; 0x7e
 80014c6:	d80f      	bhi.n	80014e8 <ST7565_DrawChar+0x74>
				b = Font->data[(ch - 32) * Font->FontHeight + i];
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80014ce:	7afb      	ldrb	r3, [r7, #11]
 80014d0:	3b20      	subs	r3, #32
 80014d2:	6879      	ldr	r1, [r7, #4]
 80014d4:	7849      	ldrb	r1, [r1, #1]
 80014d6:	fb03 f101 	mul.w	r1, r3, r1
 80014da:	8bfb      	ldrh	r3, [r7, #30]
 80014dc:	440b      	add	r3, r1
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	4413      	add	r3, r2
 80014e2:	881b      	ldrh	r3, [r3, #0]
 80014e4:	837b      	strh	r3, [r7, #26]
 80014e6:	e0af      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch > 191) {
 80014e8:	7afb      	ldrb	r3, [r7, #11]
 80014ea:	2bbf      	cmp	r3, #191	; 0xbf
 80014ec:	d90f      	bls.n	800150e <ST7565_DrawChar+0x9a>
				// +96           96 
				//              
				//      95   
				//     +96  
				b = Font->data[((ch - 192) + 96) * Font->FontHeight + i];
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80014f4:	7afb      	ldrb	r3, [r7, #11]
 80014f6:	3b60      	subs	r3, #96	; 0x60
 80014f8:	6879      	ldr	r1, [r7, #4]
 80014fa:	7849      	ldrb	r1, [r1, #1]
 80014fc:	fb03 f101 	mul.w	r1, r3, r1
 8001500:	8bfb      	ldrh	r3, [r7, #30]
 8001502:	440b      	add	r3, r1
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	4413      	add	r3, r2
 8001508:	881b      	ldrh	r3, [r3, #0]
 800150a:	837b      	strh	r3, [r7, #26]
 800150c:	e09c      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 168) {	// 168   ASCII - 
 800150e:	7afb      	ldrb	r3, [r7, #11]
 8001510:	2ba8      	cmp	r3, #168	; 0xa8
 8001512:	d111      	bne.n	8001538 <ST7565_DrawChar+0xc4>
				// 160  (   ) 
				b = Font->data[160 * Font->FontHeight + i];
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f8d3 2002 	ldr.w	r2, [r3, #2]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	785b      	ldrb	r3, [r3, #1]
 800151e:	4619      	mov	r1, r3
 8001520:	460b      	mov	r3, r1
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	440b      	add	r3, r1
 8001526:	015b      	lsls	r3, r3, #5
 8001528:	4619      	mov	r1, r3
 800152a:	8bfb      	ldrh	r3, [r7, #30]
 800152c:	440b      	add	r3, r1
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	4413      	add	r3, r2
 8001532:	881b      	ldrh	r3, [r3, #0]
 8001534:	837b      	strh	r3, [r7, #26]
 8001536:	e087      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 184) {	// 184   ASCII - 
 8001538:	7afb      	ldrb	r3, [r7, #11]
 800153a:	2bb8      	cmp	r3, #184	; 0xb8
 800153c:	d111      	bne.n	8001562 <ST7565_DrawChar+0xee>
				// 161   (   ) 
				b = Font->data[161 * Font->FontHeight + i];
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f8d3 1002 	ldr.w	r1, [r3, #2]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	785b      	ldrb	r3, [r3, #1]
 8001548:	461a      	mov	r2, r3
 800154a:	4613      	mov	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4413      	add	r3, r2
 8001550:	015b      	lsls	r3, r3, #5
 8001552:	441a      	add	r2, r3
 8001554:	8bfb      	ldrh	r3, [r7, #30]
 8001556:	4413      	add	r3, r2
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	440b      	add	r3, r1
 800155c:	881b      	ldrh	r3, [r3, #0]
 800155e:	837b      	strh	r3, [r7, #26]
 8001560:	e072      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 170) {	// 168   ASCII - 
 8001562:	7afb      	ldrb	r3, [r7, #11]
 8001564:	2baa      	cmp	r3, #170	; 0xaa
 8001566:	d10f      	bne.n	8001588 <ST7565_DrawChar+0x114>
				// 162  (   )
				b = Font->data[162 * Font->FontHeight + i];
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f8d3 2002 	ldr.w	r2, [r3, #2]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	785b      	ldrb	r3, [r3, #1]
 8001572:	4619      	mov	r1, r3
 8001574:	23a2      	movs	r3, #162	; 0xa2
 8001576:	fb03 f101 	mul.w	r1, r3, r1
 800157a:	8bfb      	ldrh	r3, [r7, #30]
 800157c:	440b      	add	r3, r1
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	4413      	add	r3, r2
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	837b      	strh	r3, [r7, #26]
 8001586:	e05f      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 175) {	// 184   ASCII - 
 8001588:	7afb      	ldrb	r3, [r7, #11]
 800158a:	2baf      	cmp	r3, #175	; 0xaf
 800158c:	d10f      	bne.n	80015ae <ST7565_DrawChar+0x13a>
				// 163   (   )
				b = Font->data[163 * Font->FontHeight + i];
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	785b      	ldrb	r3, [r3, #1]
 8001598:	4619      	mov	r1, r3
 800159a:	23a3      	movs	r3, #163	; 0xa3
 800159c:	fb03 f101 	mul.w	r1, r3, r1
 80015a0:	8bfb      	ldrh	r3, [r7, #30]
 80015a2:	440b      	add	r3, r1
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	4413      	add	r3, r2
 80015a8:	881b      	ldrh	r3, [r3, #0]
 80015aa:	837b      	strh	r3, [r7, #26]
 80015ac:	e04c      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 178) {	// 168   ASCII - 
 80015ae:	7afb      	ldrb	r3, [r7, #11]
 80015b0:	2bb2      	cmp	r3, #178	; 0xb2
 80015b2:	d10f      	bne.n	80015d4 <ST7565_DrawChar+0x160>
				// 164  (   )
				b = Font->data[164 * Font->FontHeight + i];
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	785b      	ldrb	r3, [r3, #1]
 80015be:	4619      	mov	r1, r3
 80015c0:	23a4      	movs	r3, #164	; 0xa4
 80015c2:	fb03 f101 	mul.w	r1, r3, r1
 80015c6:	8bfb      	ldrh	r3, [r7, #30]
 80015c8:	440b      	add	r3, r1
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	4413      	add	r3, r2
 80015ce:	881b      	ldrh	r3, [r3, #0]
 80015d0:	837b      	strh	r3, [r7, #26]
 80015d2:	e039      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			}
			else if (ch == 179) {	// 184   ASCII - 
 80015d4:	7afb      	ldrb	r3, [r7, #11]
 80015d6:	2bb3      	cmp	r3, #179	; 0xb3
 80015d8:	d111      	bne.n	80015fe <ST7565_DrawChar+0x18a>
				// 165   (   )
				b = Font->data[165 * Font->FontHeight + i];
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	785b      	ldrb	r3, [r3, #1]
 80015e4:	4619      	mov	r1, r3
 80015e6:	460b      	mov	r3, r1
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	440b      	add	r3, r1
 80015ec:	0159      	lsls	r1, r3, #5
 80015ee:	4419      	add	r1, r3
 80015f0:	8bfb      	ldrh	r3, [r7, #30]
 80015f2:	440b      	add	r3, r1
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	881b      	ldrh	r3, [r3, #0]
 80015fa:	837b      	strh	r3, [r7, #26]
 80015fc:	e024      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 186) {	// 184   ASCII - 
 80015fe:	7afb      	ldrb	r3, [r7, #11]
 8001600:	2bba      	cmp	r3, #186	; 0xba
 8001602:	d10f      	bne.n	8001624 <ST7565_DrawChar+0x1b0>
				// 166   (   )
				b = Font->data[166 * Font->FontHeight + i];
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f8d3 2002 	ldr.w	r2, [r3, #2]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	785b      	ldrb	r3, [r3, #1]
 800160e:	4619      	mov	r1, r3
 8001610:	23a6      	movs	r3, #166	; 0xa6
 8001612:	fb03 f101 	mul.w	r1, r3, r1
 8001616:	8bfb      	ldrh	r3, [r7, #30]
 8001618:	440b      	add	r3, r1
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	4413      	add	r3, r2
 800161e:	881b      	ldrh	r3, [r3, #0]
 8001620:	837b      	strh	r3, [r7, #26]
 8001622:	e011      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 191) {	// 168   ASCII - 
 8001624:	7afb      	ldrb	r3, [r7, #11]
 8001626:	2bbf      	cmp	r3, #191	; 0xbf
 8001628:	d10e      	bne.n	8001648 <ST7565_DrawChar+0x1d4>
				// 167  (   )
				b = Font->data[167 * Font->FontHeight + i];
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	785b      	ldrb	r3, [r3, #1]
 8001634:	4619      	mov	r1, r3
 8001636:	23a7      	movs	r3, #167	; 0xa7
 8001638:	fb03 f101 	mul.w	r1, r3, r1
 800163c:	8bfb      	ldrh	r3, [r7, #30]
 800163e:	440b      	add	r3, r1
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	4413      	add	r3, r2
 8001644:	881b      	ldrh	r3, [r3, #0]
 8001646:	837b      	strh	r3, [r7, #26]
			}
			//-----------------------------------------------------------------------------
			
			for (j = 0; j < Font->FontWidth; j++) {
 8001648:	2300      	movs	r3, #0
 800164a:	83bb      	strh	r3, [r7, #28]
 800164c:	e071      	b.n	8001732 <ST7565_DrawChar+0x2be>
				if ((b << j) & 0x8000) {
 800164e:	8b7a      	ldrh	r2, [r7, #26]
 8001650:	8bbb      	ldrh	r3, [r7, #28]
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d02d      	beq.n	80016ba <ST7565_DrawChar+0x246>
					for (yy = 0; yy < multiplier; yy++){
 800165e:	2300      	movs	r3, #0
 8001660:	827b      	strh	r3, [r7, #18]
 8001662:	e023      	b.n	80016ac <ST7565_DrawChar+0x238>
						for (xx = 0; xx < multiplier; xx++){
 8001664:	2300      	movs	r3, #0
 8001666:	82bb      	strh	r3, [r7, #20]
 8001668:	e014      	b.n	8001694 <ST7565_DrawChar+0x220>
							ST7565_Draw_pixel(X + xx, Y + yy, color);
 800166a:	8b3a      	ldrh	r2, [r7, #24]
 800166c:	8abb      	ldrh	r3, [r7, #20]
 800166e:	4413      	add	r3, r2
 8001670:	b29b      	uxth	r3, r3
 8001672:	b218      	sxth	r0, r3
 8001674:	8afa      	ldrh	r2, [r7, #22]
 8001676:	8a7b      	ldrh	r3, [r7, #18]
 8001678:	4413      	add	r3, r2
 800167a:	b29b      	uxth	r3, r3
 800167c:	b21b      	sxth	r3, r3
 800167e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001682:	4619      	mov	r1, r3
 8001684:	f7ff fe60 	bl	8001348 <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 8001688:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800168c:	b29b      	uxth	r3, r3
 800168e:	3301      	adds	r3, #1
 8001690:	b29b      	uxth	r3, r3
 8001692:	82bb      	strh	r3, [r7, #20]
 8001694:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001698:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800169c:	429a      	cmp	r2, r3
 800169e:	dbe4      	blt.n	800166a <ST7565_DrawChar+0x1f6>
					for (yy = 0; yy < multiplier; yy++){
 80016a0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	3301      	adds	r3, #1
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	827b      	strh	r3, [r7, #18]
 80016ac:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80016b0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80016b4:	429a      	cmp	r2, r3
 80016b6:	dbd5      	blt.n	8001664 <ST7565_DrawChar+0x1f0>
 80016b8:	e031      	b.n	800171e <ST7565_DrawChar+0x2aa>
						}
					}
				} else {//               -------------
					for (yy = 0; yy < multiplier; yy++){
 80016ba:	2300      	movs	r3, #0
 80016bc:	827b      	strh	r3, [r7, #18]
 80016be:	e028      	b.n	8001712 <ST7565_DrawChar+0x29e>
						for (xx = 0; xx < multiplier; xx++){
 80016c0:	2300      	movs	r3, #0
 80016c2:	82bb      	strh	r3, [r7, #20]
 80016c4:	e019      	b.n	80016fa <ST7565_DrawChar+0x286>
							ST7565_Draw_pixel(X + xx, Y + yy, !color);
 80016c6:	8b3a      	ldrh	r2, [r7, #24]
 80016c8:	8abb      	ldrh	r3, [r7, #20]
 80016ca:	4413      	add	r3, r2
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	b218      	sxth	r0, r3
 80016d0:	8afa      	ldrh	r2, [r7, #22]
 80016d2:	8a7b      	ldrh	r3, [r7, #18]
 80016d4:	4413      	add	r3, r2
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	b219      	sxth	r1, r3
 80016da:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80016de:	2b00      	cmp	r3, #0
 80016e0:	bf0c      	ite	eq
 80016e2:	2301      	moveq	r3, #1
 80016e4:	2300      	movne	r3, #0
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	461a      	mov	r2, r3
 80016ea:	f7ff fe2d 	bl	8001348 <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 80016ee:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	3301      	adds	r3, #1
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	82bb      	strh	r3, [r7, #20]
 80016fa:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80016fe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001702:	429a      	cmp	r2, r3
 8001704:	dbdf      	blt.n	80016c6 <ST7565_DrawChar+0x252>
					for (yy = 0; yy < multiplier; yy++){
 8001706:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800170a:	b29b      	uxth	r3, r3
 800170c:	3301      	adds	r3, #1
 800170e:	b29b      	uxth	r3, r3
 8001710:	827b      	strh	r3, [r7, #18]
 8001712:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001716:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800171a:	429a      	cmp	r2, r3
 800171c:	dbd0      	blt.n	80016c0 <ST7565_DrawChar+0x24c>
						}
					}
				}
				//----------------------------------------------------------------------------------------------------
				X += multiplier;
 800171e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001722:	b29a      	uxth	r2, r3
 8001724:	8b3b      	ldrh	r3, [r7, #24]
 8001726:	4413      	add	r3, r2
 8001728:	b29b      	uxth	r3, r3
 800172a:	833b      	strh	r3, [r7, #24]
			for (j = 0; j < Font->FontWidth; j++) {
 800172c:	8bbb      	ldrh	r3, [r7, #28]
 800172e:	3301      	adds	r3, #1
 8001730:	83bb      	strh	r3, [r7, #28]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	b29b      	uxth	r3, r3
 8001738:	8bba      	ldrh	r2, [r7, #28]
 800173a:	429a      	cmp	r2, r3
 800173c:	d387      	bcc.n	800164e <ST7565_DrawChar+0x1da>
			}
			X = x;
 800173e:	89fb      	ldrh	r3, [r7, #14]
 8001740:	833b      	strh	r3, [r7, #24]
			Y += multiplier;
 8001742:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001746:	b29a      	uxth	r2, r3
 8001748:	8afb      	ldrh	r3, [r7, #22]
 800174a:	4413      	add	r3, r2
 800174c:	b29b      	uxth	r3, r3
 800174e:	82fb      	strh	r3, [r7, #22]
		for (i = 0; i < Font->FontHeight; i++) {
 8001750:	8bfb      	ldrh	r3, [r7, #30]
 8001752:	3301      	adds	r3, #1
 8001754:	83fb      	strh	r3, [r7, #30]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	785b      	ldrb	r3, [r3, #1]
 800175a:	b29b      	uxth	r3, r3
 800175c:	8bfa      	ldrh	r2, [r7, #30]
 800175e:	429a      	cmp	r2, r3
 8001760:	f4ff aeaf 	bcc.w	80014c2 <ST7565_DrawChar+0x4e>
		}
		
	}
}
 8001764:	bf00      	nop
 8001766:	3720      	adds	r7, #32
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <ST7565_Print>:
 * @brief	 (  ):        (   (     . )  
 * @param	(  ):	 X(0 - 127)  Y(0 - 63), , , ,  1  0
 * @return  (  ):
*******************************************************************************/
void ST7565_Print(int16_t x, int16_t y, char *str, FontDef_t *Font, uint8_t multiplier, uint8_t color)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b088      	sub	sp, #32
 8001770:	af02      	add	r7, sp, #8
 8001772:	60ba      	str	r2, [r7, #8]
 8001774:	607b      	str	r3, [r7, #4]
 8001776:	4603      	mov	r3, r0
 8001778:	81fb      	strh	r3, [r7, #14]
 800177a:	460b      	mov	r3, r1
 800177c:	81bb      	strh	r3, [r7, #12]
unsigned char buff_char;
uint16_t len = strlen(str);
 800177e:	68b8      	ldr	r0, [r7, #8]
 8001780:	f7fe fd26 	bl	80001d0 <strlen>
 8001784:	4603      	mov	r3, r0
 8001786:	82bb      	strh	r3, [r7, #20]

	if (multiplier < 1) multiplier = 1;
 8001788:	f897 3020 	ldrb.w	r3, [r7, #32]
 800178c:	2b00      	cmp	r3, #0
 800178e:	f040 809c 	bne.w	80018ca <ST7565_Print+0x15e>
 8001792:	2301      	movs	r3, #1
 8001794:	f887 3020 	strb.w	r3, [r7, #32]
	
	while (len--) {
 8001798:	e097      	b.n	80018ca <ST7565_Print+0x15e>
		//---------------------------------------------------------------------
		//    UTF-8,     if
		//   ASCII Win-1251  (  128-255)
		//      (   UTF-8    )
		//      0xC0 (       0xD0  0xD1    )
		if ( (uint8_t)*str >= 0xC0 ) {	//  0xC0    'A'  ASCII Win-1251
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2bbf      	cmp	r3, #191	; 0xbf
 80017a0:	d974      	bls.n	800188c <ST7565_Print+0x120>
			//      0xD0  0xD1
			switch ((uint8_t)*str) {
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2bd0      	cmp	r3, #208	; 0xd0
 80017a8:	d002      	beq.n	80017b0 <ST7565_Print+0x44>
 80017aa:	2bd1      	cmp	r3, #209	; 0xd1
 80017ac:	d02c      	beq.n	8001808 <ST7565_Print+0x9c>
 80017ae:	e05b      	b.n	8001868 <ST7565_Print+0xfc>
				case 0xD0:
				//{
					//        
					str++;
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	3301      	adds	r3, #1
 80017b4:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x81) { buff_char = 0xA8; break; }		//    (          DrawChar() )
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	2b81      	cmp	r3, #129	; 0x81
 80017bc:	d102      	bne.n	80017c4 <ST7565_Print+0x58>
 80017be:	23a8      	movs	r3, #168	; 0xa8
 80017c0:	75fb      	strb	r3, [r7, #23]
 80017c2:	e051      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str >= 0x90 && (uint8_t)*str <= 0xBF) { buff_char = (*str) + 0x30; }	//   ... ...     +48
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b8f      	cmp	r3, #143	; 0x8f
 80017ca:	d908      	bls.n	80017de <ST7565_Print+0x72>
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2bbf      	cmp	r3, #191	; 0xbf
 80017d2:	d804      	bhi.n	80017de <ST7565_Print+0x72>
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	3330      	adds	r3, #48	; 0x30
 80017da:	75fb      	strb	r3, [r7, #23]
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		//    (          DrawChar() )
				break;
 80017dc:	e041      	b.n	8001862 <ST7565_Print+0xf6>
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		//    (          DrawChar() )
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b84      	cmp	r3, #132	; 0x84
 80017e4:	d102      	bne.n	80017ec <ST7565_Print+0x80>
 80017e6:	23aa      	movs	r3, #170	; 0xaa
 80017e8:	75fb      	strb	r3, [r7, #23]
 80017ea:	e03d      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		//    (          DrawChar() )
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b86      	cmp	r3, #134	; 0x86
 80017f2:	d102      	bne.n	80017fa <ST7565_Print+0x8e>
 80017f4:	23b2      	movs	r3, #178	; 0xb2
 80017f6:	75fb      	strb	r3, [r7, #23]
 80017f8:	e036      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		//    (          DrawChar() )
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b87      	cmp	r3, #135	; 0x87
 8001800:	d12f      	bne.n	8001862 <ST7565_Print+0xf6>
 8001802:	23af      	movs	r3, #175	; 0xaf
 8001804:	75fb      	strb	r3, [r7, #23]
 8001806:	e02f      	b.n	8001868 <ST7565_Print+0xfc>
				//}
				case 0xD1:
				//{
					//        
					str++;
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	3301      	adds	r3, #1
 800180c:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x91) { buff_char = 0xB8; break; }		//    (          DrawChar() )
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b91      	cmp	r3, #145	; 0x91
 8001814:	d102      	bne.n	800181c <ST7565_Print+0xb0>
 8001816:	23b8      	movs	r3, #184	; 0xb8
 8001818:	75fb      	strb	r3, [r7, #23]
 800181a:	e025      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str >= 0x80 && (uint8_t)*str <= 0x8F) { buff_char = (*str) + 0x70; }	//   ...	   +112
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	b25b      	sxtb	r3, r3
 8001822:	2b00      	cmp	r3, #0
 8001824:	da08      	bge.n	8001838 <ST7565_Print+0xcc>
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b8f      	cmp	r3, #143	; 0x8f
 800182c:	d804      	bhi.n	8001838 <ST7565_Print+0xcc>
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	3370      	adds	r3, #112	; 0x70
 8001834:	75fb      	strb	r3, [r7, #23]
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		//    (          DrawChar() )
				break;
 8001836:	e016      	b.n	8001866 <ST7565_Print+0xfa>
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		//    (          DrawChar() )
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b94      	cmp	r3, #148	; 0x94
 800183e:	d102      	bne.n	8001846 <ST7565_Print+0xda>
 8001840:	23ba      	movs	r3, #186	; 0xba
 8001842:	75fb      	strb	r3, [r7, #23]
 8001844:	e010      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		//    (          DrawChar() )
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	2b96      	cmp	r3, #150	; 0x96
 800184c:	d102      	bne.n	8001854 <ST7565_Print+0xe8>
 800184e:	23b3      	movs	r3, #179	; 0xb3
 8001850:	75fb      	strb	r3, [r7, #23]
 8001852:	e009      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		//    (          DrawChar() )
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b97      	cmp	r3, #151	; 0x97
 800185a:	d104      	bne.n	8001866 <ST7565_Print+0xfa>
 800185c:	23bf      	movs	r3, #191	; 0xbf
 800185e:	75fb      	strb	r3, [r7, #23]
 8001860:	e002      	b.n	8001868 <ST7565_Print+0xfc>
				break;
 8001862:	bf00      	nop
 8001864:	e000      	b.n	8001868 <ST7565_Print+0xfc>
				break;
 8001866:	bf00      	nop
				//}
			}
			//       2   
			len--;
 8001868:	8abb      	ldrh	r3, [r7, #20]
 800186a:	3b01      	subs	r3, #1
 800186c:	82bb      	strh	r3, [r7, #20]
			ST7565_DrawChar(x, y, buff_char, Font, multiplier, color);
 800186e:	7dfa      	ldrb	r2, [r7, #23]
 8001870:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001874:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001878:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800187c:	9301      	str	r3, [sp, #4]
 800187e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001882:	9300      	str	r3, [sp, #0]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f7ff fdf5 	bl	8001474 <ST7565_DrawChar>
 800188a:	e00e      	b.n	80018aa <ST7565_Print+0x13e>
		} else {
			ST7565_DrawChar(x, y, *str, Font, multiplier, color);
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	781a      	ldrb	r2, [r3, #0]
 8001890:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001894:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001898:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800189c:	9301      	str	r3, [sp, #4]
 800189e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018a2:	9300      	str	r3, [sp, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f7ff fde5 	bl	8001474 <ST7565_DrawChar>
		}
		
		x += (Font->FontWidth * multiplier);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	fb12 f303 	smulbb	r3, r2, r3
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	89fb      	ldrh	r3, [r7, #14]
 80018be:	4413      	add	r3, r2
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	81fb      	strh	r3, [r7, #14]
		str++;
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	3301      	adds	r3, #1
 80018c8:	60bb      	str	r3, [r7, #8]
	while (len--) {
 80018ca:	8abb      	ldrh	r3, [r7, #20]
 80018cc:	1e5a      	subs	r2, r3, #1
 80018ce:	82ba      	strh	r2, [r7, #20]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f47f af62 	bne.w	800179a <ST7565_Print+0x2e>
	}
}
 80018d6:	bf00      	nop
 80018d8:	bf00      	nop
 80018da:	3718      	adds	r7, #24
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <ST7565_DrawLine>:
	* @param	(  ):	       0  1
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint8_t c)
{
 80018e0:	b590      	push	{r4, r7, lr}
 80018e2:	b087      	sub	sp, #28
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4604      	mov	r4, r0
 80018e8:	4608      	mov	r0, r1
 80018ea:	4611      	mov	r1, r2
 80018ec:	461a      	mov	r2, r3
 80018ee:	4623      	mov	r3, r4
 80018f0:	80fb      	strh	r3, [r7, #6]
 80018f2:	4603      	mov	r3, r0
 80018f4:	80bb      	strh	r3, [r7, #4]
 80018f6:	460b      	mov	r3, r1
 80018f8:	807b      	strh	r3, [r7, #2]
 80018fa:	4613      	mov	r3, r2
 80018fc:	803b      	strh	r3, [r7, #0]
int16_t dx, dy, sx, sy, err, e2, i, tmp;
	
	/* Check for overflow */
	if (x0 >= SCREEN_WIDTH)  x0 = SCREEN_WIDTH  - 1;
 80018fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001902:	2b7f      	cmp	r3, #127	; 0x7f
 8001904:	dd01      	ble.n	800190a <ST7565_DrawLine+0x2a>
 8001906:	237f      	movs	r3, #127	; 0x7f
 8001908:	80fb      	strh	r3, [r7, #6]
	if (x1 >= SCREEN_WIDTH)  x1 = SCREEN_WIDTH  - 1;
 800190a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800190e:	2b7f      	cmp	r3, #127	; 0x7f
 8001910:	dd01      	ble.n	8001916 <ST7565_DrawLine+0x36>
 8001912:	237f      	movs	r3, #127	; 0x7f
 8001914:	807b      	strh	r3, [r7, #2]
	if (y0 >= SCREEN_HEIGHT) y0 = SCREEN_HEIGHT - 1;
 8001916:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800191a:	2b3f      	cmp	r3, #63	; 0x3f
 800191c:	dd01      	ble.n	8001922 <ST7565_DrawLine+0x42>
 800191e:	233f      	movs	r3, #63	; 0x3f
 8001920:	80bb      	strh	r3, [r7, #4]
	if (y1 >= SCREEN_HEIGHT) y1 = SCREEN_HEIGHT - 1;
 8001922:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001926:	2b3f      	cmp	r3, #63	; 0x3f
 8001928:	dd01      	ble.n	800192e <ST7565_DrawLine+0x4e>
 800192a:	233f      	movs	r3, #63	; 0x3f
 800192c:	803b      	strh	r3, [r7, #0]
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 800192e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001932:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001936:	429a      	cmp	r2, r3
 8001938:	da05      	bge.n	8001946 <ST7565_DrawLine+0x66>
 800193a:	887a      	ldrh	r2, [r7, #2]
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	b29b      	uxth	r3, r3
 8001942:	b21b      	sxth	r3, r3
 8001944:	e004      	b.n	8001950 <ST7565_DrawLine+0x70>
 8001946:	88fa      	ldrh	r2, [r7, #6]
 8001948:	887b      	ldrh	r3, [r7, #2]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	b29b      	uxth	r3, r3
 800194e:	b21b      	sxth	r3, r3
 8001950:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8001952:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001956:	f9b7 3000 	ldrsh.w	r3, [r7]
 800195a:	429a      	cmp	r2, r3
 800195c:	da05      	bge.n	800196a <ST7565_DrawLine+0x8a>
 800195e:	883a      	ldrh	r2, [r7, #0]
 8001960:	88bb      	ldrh	r3, [r7, #4]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	b29b      	uxth	r3, r3
 8001966:	b21b      	sxth	r3, r3
 8001968:	e004      	b.n	8001974 <ST7565_DrawLine+0x94>
 800196a:	88ba      	ldrh	r2, [r7, #4]
 800196c:	883b      	ldrh	r3, [r7, #0]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	b29b      	uxth	r3, r3
 8001972:	b21b      	sxth	r3, r3
 8001974:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8001976:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800197a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800197e:	429a      	cmp	r2, r3
 8001980:	da01      	bge.n	8001986 <ST7565_DrawLine+0xa6>
 8001982:	2301      	movs	r3, #1
 8001984:	e001      	b.n	800198a <ST7565_DrawLine+0xaa>
 8001986:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800198a:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 800198c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001990:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001994:	429a      	cmp	r2, r3
 8001996:	da01      	bge.n	800199c <ST7565_DrawLine+0xbc>
 8001998:	2301      	movs	r3, #1
 800199a:	e001      	b.n	80019a0 <ST7565_DrawLine+0xc0>
 800199c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019a0:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 80019a2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80019a6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80019aa:	429a      	cmp	r2, r3
 80019ac:	dd06      	ble.n	80019bc <ST7565_DrawLine+0xdc>
 80019ae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80019b2:	0fda      	lsrs	r2, r3, #31
 80019b4:	4413      	add	r3, r2
 80019b6:	105b      	asrs	r3, r3, #1
 80019b8:	b21b      	sxth	r3, r3
 80019ba:	e006      	b.n	80019ca <ST7565_DrawLine+0xea>
 80019bc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80019c0:	0fda      	lsrs	r2, r3, #31
 80019c2:	4413      	add	r3, r2
 80019c4:	105b      	asrs	r3, r3, #1
 80019c6:	425b      	negs	r3, r3
 80019c8:	b21b      	sxth	r3, r3
 80019ca:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 80019cc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d130      	bne.n	8001a36 <ST7565_DrawLine+0x156>
		if (y1 < y0) {
 80019d4:	f9b7 2000 	ldrsh.w	r2, [r7]
 80019d8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80019dc:	429a      	cmp	r2, r3
 80019de:	da05      	bge.n	80019ec <ST7565_DrawLine+0x10c>
			tmp = y1;
 80019e0:	883b      	ldrh	r3, [r7, #0]
 80019e2:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80019e4:	88bb      	ldrh	r3, [r7, #4]
 80019e6:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80019e8:	893b      	ldrh	r3, [r7, #8]
 80019ea:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 80019ec:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80019f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	da05      	bge.n	8001a04 <ST7565_DrawLine+0x124>
			tmp = x1;
 80019f8:	887b      	ldrh	r3, [r7, #2]
 80019fa:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80019fc:	88fb      	ldrh	r3, [r7, #6]
 80019fe:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001a00:	893b      	ldrh	r3, [r7, #8]
 8001a02:	80fb      	strh	r3, [r7, #6]
		}
		
		// Vertical line
		for (i = y0; i <= y1; i++) ST7565_Draw_pixel(x0, i, c);
 8001a04:	88bb      	ldrh	r3, [r7, #4]
 8001a06:	82bb      	strh	r3, [r7, #20]
 8001a08:	e00e      	b.n	8001a28 <ST7565_DrawLine+0x148>
 8001a0a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001a0e:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 8001a12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff fc96 	bl	8001348 <ST7565_Draw_pixel>
 8001a1c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	3301      	adds	r3, #1
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	82bb      	strh	r3, [r7, #20]
 8001a28:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001a2c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	ddea      	ble.n	8001a0a <ST7565_DrawLine+0x12a>
		
		return;
 8001a34:	e06e      	b.n	8001b14 <ST7565_DrawLine+0x234>
	}
	
	if (dy == 0) {
 8001a36:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d130      	bne.n	8001aa0 <ST7565_DrawLine+0x1c0>
		if (y1 < y0) {
 8001a3e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001a42:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	da05      	bge.n	8001a56 <ST7565_DrawLine+0x176>
			tmp = y1;
 8001a4a:	883b      	ldrh	r3, [r7, #0]
 8001a4c:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001a4e:	88bb      	ldrh	r3, [r7, #4]
 8001a50:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001a52:	893b      	ldrh	r3, [r7, #8]
 8001a54:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001a56:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001a5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	da05      	bge.n	8001a6e <ST7565_DrawLine+0x18e>
			tmp = x1;
 8001a62:	887b      	ldrh	r3, [r7, #2]
 8001a64:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001a66:	88fb      	ldrh	r3, [r7, #6]
 8001a68:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001a6a:	893b      	ldrh	r3, [r7, #8]
 8001a6c:	80fb      	strh	r3, [r7, #6]
		}
		
		// Horizontal line
		for (i = x0; i <= x1; i++) ST7565_Draw_pixel(i, y0, c);
 8001a6e:	88fb      	ldrh	r3, [r7, #6]
 8001a70:	82bb      	strh	r3, [r7, #20]
 8001a72:	e00e      	b.n	8001a92 <ST7565_DrawLine+0x1b2>
 8001a74:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001a78:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001a7c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff fc61 	bl	8001348 <ST7565_Draw_pixel>
 8001a86:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	82bb      	strh	r3, [r7, #20]
 8001a92:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001a96:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	ddea      	ble.n	8001a74 <ST7565_DrawLine+0x194>
		
		return;
 8001a9e:	e039      	b.n	8001b14 <ST7565_DrawLine+0x234>
	}
	
	while (1) {
		ST7565_Draw_pixel(x0, y0, c);
 8001aa0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001aa4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001aa8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff fc4b 	bl	8001348 <ST7565_Draw_pixel>
		if (x0 == x1 && y0 == y1) break;
 8001ab2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001ab6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d105      	bne.n	8001aca <ST7565_DrawLine+0x1ea>
 8001abe:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001ac2:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d023      	beq.n	8001b12 <ST7565_DrawLine+0x232>

		e2 = err; 
 8001aca:	8afb      	ldrh	r3, [r7, #22]
 8001acc:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8001ace:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001ad2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ad6:	425b      	negs	r3, r3
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	dd09      	ble.n	8001af0 <ST7565_DrawLine+0x210>
			err -= dy;
 8001adc:	8afa      	ldrh	r2, [r7, #22]
 8001ade:	8a3b      	ldrh	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8001ae6:	88fa      	ldrh	r2, [r7, #6]
 8001ae8:	89fb      	ldrh	r3, [r7, #14]
 8001aea:	4413      	add	r3, r2
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 8001af0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001af4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	dad1      	bge.n	8001aa0 <ST7565_DrawLine+0x1c0>
			err += dx;
 8001afc:	8afa      	ldrh	r2, [r7, #22]
 8001afe:	8a7b      	ldrh	r3, [r7, #18]
 8001b00:	4413      	add	r3, r2
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8001b06:	88ba      	ldrh	r2, [r7, #4]
 8001b08:	89bb      	ldrh	r3, [r7, #12]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	80bb      	strh	r3, [r7, #4]
		ST7565_Draw_pixel(x0, y0, c);
 8001b10:	e7c6      	b.n	8001aa0 <ST7565_DrawLine+0x1c0>
		if (x0 == x1 && y0 == y1) break;
 8001b12:	bf00      	nop
		} 
	}
}
 8001b14:	371c      	adds	r7, #28
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd90      	pop	{r4, r7, pc}

08001b1a <ST7565_DrawRectangle>:
	* @param	(  ):	        
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawRectangle(int16_t x, int16_t y, int16_t w, int16_t h, uint8_t c)
{
 8001b1a:	b590      	push	{r4, r7, lr}
 8001b1c:	b085      	sub	sp, #20
 8001b1e:	af02      	add	r7, sp, #8
 8001b20:	4604      	mov	r4, r0
 8001b22:	4608      	mov	r0, r1
 8001b24:	4611      	mov	r1, r2
 8001b26:	461a      	mov	r2, r3
 8001b28:	4623      	mov	r3, r4
 8001b2a:	80fb      	strh	r3, [r7, #6]
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	80bb      	strh	r3, [r7, #4]
 8001b30:	460b      	mov	r3, r1
 8001b32:	807b      	strh	r3, [r7, #2]
 8001b34:	4613      	mov	r3, r2
 8001b36:	803b      	strh	r3, [r7, #0]
	// Check input parameters
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001b38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b3c:	2b7f      	cmp	r3, #127	; 0x7f
 8001b3e:	dc6a      	bgt.n	8001c16 <ST7565_DrawRectangle+0xfc>
 8001b40:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b44:	2b3f      	cmp	r3, #63	; 0x3f
 8001b46:	dc66      	bgt.n	8001c16 <ST7565_DrawRectangle+0xfc>
	
	// Check width and height
	if ((x + w) >= SCREEN_WIDTH)  w = SCREEN_WIDTH  - x;
 8001b48:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b4c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b50:	4413      	add	r3, r2
 8001b52:	2b7f      	cmp	r3, #127	; 0x7f
 8001b54:	dd04      	ble.n	8001b60 <ST7565_DrawRectangle+0x46>
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	807b      	strh	r3, [r7, #2]
	if ((y + h) >= SCREEN_HEIGHT) h = SCREEN_HEIGHT - y;
 8001b60:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b64:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b68:	4413      	add	r3, r2
 8001b6a:	2b3f      	cmp	r3, #63	; 0x3f
 8001b6c:	dd04      	ble.n	8001b78 <ST7565_DrawRectangle+0x5e>
 8001b6e:	88bb      	ldrh	r3, [r7, #4]
 8001b70:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	803b      	strh	r3, [r7, #0]
	
	// Draw 4 lines
	ST7565_DrawLine(x, y, x + w, y, c);         // Top line
 8001b78:	88fa      	ldrh	r2, [r7, #6]
 8001b7a:	887b      	ldrh	r3, [r7, #2]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	b21a      	sxth	r2, r3
 8001b82:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8001b86:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001b8a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001b8e:	7e3b      	ldrb	r3, [r7, #24]
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	4623      	mov	r3, r4
 8001b94:	f7ff fea4 	bl	80018e0 <ST7565_DrawLine>
	ST7565_DrawLine(x, y + h, x + w, y + h, c); // Bottom line
 8001b98:	88ba      	ldrh	r2, [r7, #4]
 8001b9a:	883b      	ldrh	r3, [r7, #0]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	b219      	sxth	r1, r3
 8001ba2:	88fa      	ldrh	r2, [r7, #6]
 8001ba4:	887b      	ldrh	r3, [r7, #2]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	b21c      	sxth	r4, r3
 8001bac:	88ba      	ldrh	r2, [r7, #4]
 8001bae:	883b      	ldrh	r3, [r7, #0]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	b21a      	sxth	r2, r3
 8001bb6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001bba:	7e3b      	ldrb	r3, [r7, #24]
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	4622      	mov	r2, r4
 8001bc2:	f7ff fe8d 	bl	80018e0 <ST7565_DrawLine>
	ST7565_DrawLine(x, y, x, y + h, c);         // Left line
 8001bc6:	88ba      	ldrh	r2, [r7, #4]
 8001bc8:	883b      	ldrh	r3, [r7, #0]
 8001bca:	4413      	add	r3, r2
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	b21c      	sxth	r4, r3
 8001bd0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001bd4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001bd8:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001bdc:	7e3b      	ldrb	r3, [r7, #24]
 8001bde:	9300      	str	r3, [sp, #0]
 8001be0:	4623      	mov	r3, r4
 8001be2:	f7ff fe7d 	bl	80018e0 <ST7565_DrawLine>
	ST7565_DrawLine(x + w, y, x + w, y + h, c); // Right line
 8001be6:	88fa      	ldrh	r2, [r7, #6]
 8001be8:	887b      	ldrh	r3, [r7, #2]
 8001bea:	4413      	add	r3, r2
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	b218      	sxth	r0, r3
 8001bf0:	88fa      	ldrh	r2, [r7, #6]
 8001bf2:	887b      	ldrh	r3, [r7, #2]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	b21c      	sxth	r4, r3
 8001bfa:	88ba      	ldrh	r2, [r7, #4]
 8001bfc:	883b      	ldrh	r3, [r7, #0]
 8001bfe:	4413      	add	r3, r2
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	b21a      	sxth	r2, r3
 8001c04:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001c08:	7e3b      	ldrb	r3, [r7, #24]
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	4622      	mov	r2, r4
 8001c10:	f7ff fe66 	bl	80018e0 <ST7565_DrawLine>
 8001c14:	e000      	b.n	8001c18 <ST7565_DrawRectangle+0xfe>
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001c16:	bf00      	nop
}
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd90      	pop	{r4, r7, pc}

08001c1e <ST7565_DrawFilledRectangle>:
	* @param	(  ):	        
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawFilledRectangle(int16_t x, int16_t y, int16_t w, int16_t h, uint8_t c)
{
 8001c1e:	b590      	push	{r4, r7, lr}
 8001c20:	b087      	sub	sp, #28
 8001c22:	af02      	add	r7, sp, #8
 8001c24:	4604      	mov	r4, r0
 8001c26:	4608      	mov	r0, r1
 8001c28:	4611      	mov	r1, r2
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	4623      	mov	r3, r4
 8001c2e:	80fb      	strh	r3, [r7, #6]
 8001c30:	4603      	mov	r3, r0
 8001c32:	80bb      	strh	r3, [r7, #4]
 8001c34:	460b      	mov	r3, r1
 8001c36:	807b      	strh	r3, [r7, #2]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	803b      	strh	r3, [r7, #0]
uint8_t i;
	
	// Check input parameters
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001c3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c40:	2b7f      	cmp	r3, #127	; 0x7f
 8001c42:	dc41      	bgt.n	8001cc8 <ST7565_DrawFilledRectangle+0xaa>
 8001c44:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001c48:	2b3f      	cmp	r3, #63	; 0x3f
 8001c4a:	dc3d      	bgt.n	8001cc8 <ST7565_DrawFilledRectangle+0xaa>
	
	// Check width and height
	if ((x + w) >= SCREEN_WIDTH)  w = SCREEN_WIDTH  - x;
 8001c4c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c50:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c54:	4413      	add	r3, r2
 8001c56:	2b7f      	cmp	r3, #127	; 0x7f
 8001c58:	dd04      	ble.n	8001c64 <ST7565_DrawFilledRectangle+0x46>
 8001c5a:	88fb      	ldrh	r3, [r7, #6]
 8001c5c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	807b      	strh	r3, [r7, #2]
	if ((y + h) >= SCREEN_HEIGHT) h = SCREEN_HEIGHT - y;
 8001c64:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001c68:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	2b3f      	cmp	r3, #63	; 0x3f
 8001c70:	dd04      	ble.n	8001c7c <ST7565_DrawFilledRectangle+0x5e>
 8001c72:	88bb      	ldrh	r3, [r7, #4]
 8001c74:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	803b      	strh	r3, [r7, #0]
	
	for (i = 0; i <= h; i++) ST7565_DrawLine(x, y + i, x + w, y + i, c);
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	73fb      	strb	r3, [r7, #15]
 8001c80:	e01c      	b.n	8001cbc <ST7565_DrawFilledRectangle+0x9e>
 8001c82:	7bfb      	ldrb	r3, [r7, #15]
 8001c84:	b29a      	uxth	r2, r3
 8001c86:	88bb      	ldrh	r3, [r7, #4]
 8001c88:	4413      	add	r3, r2
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	b219      	sxth	r1, r3
 8001c8e:	88fa      	ldrh	r2, [r7, #6]
 8001c90:	887b      	ldrh	r3, [r7, #2]
 8001c92:	4413      	add	r3, r2
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	b21c      	sxth	r4, r3
 8001c98:	7bfb      	ldrb	r3, [r7, #15]
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	88bb      	ldrh	r3, [r7, #4]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	b21a      	sxth	r2, r3
 8001ca4:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001ca8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001cac:	9300      	str	r3, [sp, #0]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	4622      	mov	r2, r4
 8001cb2:	f7ff fe15 	bl	80018e0 <ST7565_DrawLine>
 8001cb6:	7bfb      	ldrb	r3, [r7, #15]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	73fb      	strb	r3, [r7, #15]
 8001cbc:	7bfa      	ldrb	r2, [r7, #15]
 8001cbe:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	dddd      	ble.n	8001c82 <ST7565_DrawFilledRectangle+0x64>
 8001cc6:	e000      	b.n	8001cca <ST7565_DrawFilledRectangle+0xac>
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001cc8:	bf00      	nop
}
 8001cca:	3714      	adds	r7, #20
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd90      	pop	{r4, r7, pc}

08001cd0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001cd4:	f3bf 8f4f 	dsb	sy
}
 8001cd8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001cda:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <__NVIC_SystemReset+0x24>)
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001ce2:	4904      	ldr	r1, [pc, #16]	; (8001cf4 <__NVIC_SystemReset+0x24>)
 8001ce4:	4b04      	ldr	r3, [pc, #16]	; (8001cf8 <__NVIC_SystemReset+0x28>)
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001cea:	f3bf 8f4f 	dsb	sy
}
 8001cee:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001cf0:	bf00      	nop
 8001cf2:	e7fd      	b.n	8001cf0 <__NVIC_SystemReset+0x20>
 8001cf4:	e000ed00 	.word	0xe000ed00
 8001cf8:	05fa0004 	.word	0x05fa0004

08001cfc <showCfg>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//------------------------------------------------------------------------------------------
void showCfg()
{
 8001cfc:	b5b0      	push	{r4, r5, r7, lr}
 8001cfe:	b086      	sub	sp, #24
 8001d00:	af04      	add	r7, sp, #16
	*strf = '\0';
 8001d02:	4b20      	ldr	r3, [pc, #128]	; (8001d84 <showCfg+0x88>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < MAX_LIST; i++) {
 8001d08:	2300      	movs	r3, #0
 8001d0a:	607b      	str	r3, [r7, #4]
 8001d0c:	e02d      	b.n	8001d6a <showCfg+0x6e>
		sprintf(strf+strlen(strf), "%u:%.1f:%s\r\n", list[i].band, list[i].freq, list[i].name);
 8001d0e:	481d      	ldr	r0, [pc, #116]	; (8001d84 <showCfg+0x88>)
 8001d10:	f7fe fa5e 	bl	80001d0 <strlen>
 8001d14:	4603      	mov	r3, r0
 8001d16:	4a1b      	ldr	r2, [pc, #108]	; (8001d84 <showCfg+0x88>)
 8001d18:	189c      	adds	r4, r3, r2
 8001d1a:	491b      	ldr	r1, [pc, #108]	; (8001d88 <showCfg+0x8c>)
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	4613      	mov	r3, r2
 8001d20:	00db      	lsls	r3, r3, #3
 8001d22:	4413      	add	r3, r2
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	440b      	add	r3, r1
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	461d      	mov	r5, r3
 8001d2c:	4916      	ldr	r1, [pc, #88]	; (8001d88 <showCfg+0x8c>)
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	4613      	mov	r3, r2
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	4413      	add	r3, r2
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	440b      	add	r3, r1
 8001d3a:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7fe fc02 	bl	8000548 <__aeabi_f2d>
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	4613      	mov	r3, r2
 8001d48:	00db      	lsls	r3, r3, #3
 8001d4a:	4413      	add	r3, r2
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	4a0e      	ldr	r2, [pc, #56]	; (8001d88 <showCfg+0x8c>)
 8001d50:	4413      	add	r3, r2
 8001d52:	3305      	adds	r3, #5
 8001d54:	9302      	str	r3, [sp, #8]
 8001d56:	e9cd 0100 	strd	r0, r1, [sp]
 8001d5a:	462a      	mov	r2, r5
 8001d5c:	490b      	ldr	r1, [pc, #44]	; (8001d8c <showCfg+0x90>)
 8001d5e:	4620      	mov	r0, r4
 8001d60:	f00d fe74 	bl	800fa4c <siprintf>
	for (int i = 0; i < MAX_LIST; i++) {
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	3301      	adds	r3, #1
 8001d68:	607b      	str	r3, [r7, #4]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2b18      	cmp	r3, #24
 8001d6e:	ddce      	ble.n	8001d0e <showCfg+0x12>
	}
	Report(0, "%s", strf);
 8001d70:	4a04      	ldr	r2, [pc, #16]	; (8001d84 <showCfg+0x88>)
 8001d72:	4907      	ldr	r1, [pc, #28]	; (8001d90 <showCfg+0x94>)
 8001d74:	2000      	movs	r0, #0
 8001d76:	f002 fc1f 	bl	80045b8 <Report>
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bdb0      	pop	{r4, r5, r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20001544 	.word	0x20001544
 8001d88:	20002da8 	.word	0x20002da8
 8001d8c:	080136a8 	.word	0x080136a8
 8001d90:	080136b8 	.word	0x080136b8

08001d94 <bleWakeUp>:
//-------------------------------------------------------------------------------------------

#ifdef SET_BLE
//-------------------------------------------------------------------------------------------
void bleWakeUp()
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
	BLE_WAKEUP_DOWN();
 8001d98:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <bleWakeUp+0x20>)
 8001d9a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001d9e:	619a      	str	r2, [r3, #24]
	HAL_Delay(100);
 8001da0:	2064      	movs	r0, #100	; 0x64
 8001da2:	f005 f8c1 	bl	8006f28 <HAL_Delay>
	BLE_WAKEUP_UP();
 8001da6:	4b03      	ldr	r3, [pc, #12]	; (8001db4 <bleWakeUp+0x20>)
 8001da8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001dac:	619a      	str	r2, [r3, #24]
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	48000400 	.word	0x48000400

08001db8 <get_bleStat>:
//-------------------------------------------------------------------------------------------
uint8_t get_bleStat()
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(BLE_STAT_GPIO_Port, BLE_STAT_Pin);
 8001dbc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dc0:	4802      	ldr	r0, [pc, #8]	; (8001dcc <get_bleStat+0x14>)
 8001dc2:	f005 fe67 	bl	8007a94 <HAL_GPIO_ReadPin>
 8001dc6:	4603      	mov	r3, r0
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	48000400 	.word	0x48000400

08001dd0 <bleWrite>:
//-------------------------------------------------------------------------------------------
void bleWrite(const char *str, bool prn)
{
 8001dd0:	b590      	push	{r4, r7, lr}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	460b      	mov	r3, r1
 8001dda:	70fb      	strb	r3, [r7, #3]
	if (sleep_mode) return;
 8001ddc:	4b27      	ldr	r3, [pc, #156]	; (8001e7c <bleWrite+0xac>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d147      	bne.n	8001e74 <bleWrite+0xa4>

	if (ble_withDMA) {
 8001de4:	4b26      	ldr	r3, [pc, #152]	; (8001e80 <bleWrite+0xb0>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d023      	beq.n	8001e34 <bleWrite+0x64>
		while (!bleRdy) {};
 8001dec:	bf00      	nop
 8001dee:	4b25      	ldr	r3, [pc, #148]	; (8001e84 <bleWrite+0xb4>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d0fb      	beq.n	8001dee <bleWrite+0x1e>
		bleRdy = 0;
 8001df6:	4b23      	ldr	r3, [pc, #140]	; (8001e84 <bleWrite+0xb4>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	701a      	strb	r2, [r3, #0]
		if (HAL_UART_Transmit_DMA(blePort, (uint8_t *)str, strlen(str)) != HAL_OK) devError |= devBLE;
 8001dfc:	4b22      	ldr	r3, [pc, #136]	; (8001e88 <bleWrite+0xb8>)
 8001dfe:	681c      	ldr	r4, [r3, #0]
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f7fe f9e5 	bl	80001d0 <strlen>
 8001e06:	4603      	mov	r3, r0
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	6879      	ldr	r1, [r7, #4]
 8001e0e:	4620      	mov	r0, r4
 8001e10:	f00b fc16 	bl	800d640 <HAL_UART_Transmit_DMA>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d006      	beq.n	8001e28 <bleWrite+0x58>
 8001e1a:	4b1c      	ldr	r3, [pc, #112]	; (8001e8c <bleWrite+0xbc>)
 8001e1c:	881b      	ldrh	r3, [r3, #0]
 8001e1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	4b19      	ldr	r3, [pc, #100]	; (8001e8c <bleWrite+0xbc>)
 8001e26:	801a      	strh	r2, [r3, #0]
		while (!bleRdy) {};
 8001e28:	bf00      	nop
 8001e2a:	4b16      	ldr	r3, [pc, #88]	; (8001e84 <bleWrite+0xb4>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d0fb      	beq.n	8001e2a <bleWrite+0x5a>
 8001e32:	e016      	b.n	8001e62 <bleWrite+0x92>
		/*while (HAL_UART_GetState(blePort) != HAL_UART_STATE_READY) {
			if (HAL_UART_GetState(blePort) == HAL_UART_STATE_BUSY_RX) break;
			//HAL_Delay(1);
		}*/
	} else {
		if (HAL_UART_Transmit(blePort, (uint8_t *)str, strlen(str), 1000) != HAL_OK) devError |= devBLE;
 8001e34:	4b14      	ldr	r3, [pc, #80]	; (8001e88 <bleWrite+0xb8>)
 8001e36:	681c      	ldr	r4, [r3, #0]
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	f7fe f9c9 	bl	80001d0 <strlen>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	b29a      	uxth	r2, r3
 8001e42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e46:	6879      	ldr	r1, [r7, #4]
 8001e48:	4620      	mov	r0, r4
 8001e4a:	f00b fb0f 	bl	800d46c <HAL_UART_Transmit>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d006      	beq.n	8001e62 <bleWrite+0x92>
 8001e54:	4b0d      	ldr	r3, [pc, #52]	; (8001e8c <bleWrite+0xbc>)
 8001e56:	881b      	ldrh	r3, [r3, #0]
 8001e58:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	4b0b      	ldr	r3, [pc, #44]	; (8001e8c <bleWrite+0xbc>)
 8001e60:	801a      	strh	r2, [r3, #0]
	}

	if (prn) Report(1, "[BLE] %s", str);
 8001e62:	78fb      	ldrb	r3, [r7, #3]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d006      	beq.n	8001e76 <bleWrite+0xa6>
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	4909      	ldr	r1, [pc, #36]	; (8001e90 <bleWrite+0xc0>)
 8001e6c:	2001      	movs	r0, #1
 8001e6e:	f002 fba3 	bl	80045b8 <Report>
 8001e72:	e000      	b.n	8001e76 <bleWrite+0xa6>
	if (sleep_mode) return;
 8001e74:	bf00      	nop

}
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd90      	pop	{r4, r7, pc}
 8001e7c:	20003588 	.word	0x20003588
 8001e80:	20003434 	.word	0x20003434
 8001e84:	20000204 	.word	0x20000204
 8001e88:	20000200 	.word	0x20000200
 8001e8c:	20001944 	.word	0x20001944
 8001e90:	080136bc 	.word	0x080136bc

08001e94 <initRECQ>:
//------------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------------
bool initRECQ(s_recq_t *q)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
	q->put = q->get = 0;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	709a      	strb	r2, [r3, #2]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	789a      	ldrb	r2, [r3, #2]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	705a      	strb	r2, [r3, #1]
	q->lock = 0;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < MAX_QREC; i++) {
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	73fb      	strb	r3, [r7, #15]
 8001eb4:	e01b      	b.n	8001eee <initRECQ+0x5a>
		q->rec[i].id = i;
 8001eb6:	7bfa      	ldrb	r2, [r7, #15]
 8001eb8:	f997 000f 	ldrsb.w	r0, [r7, #15]
 8001ebc:	6879      	ldr	r1, [r7, #4]
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	4413      	add	r3, r2
 8001ec4:	440b      	add	r3, r1
 8001ec6:	3303      	adds	r3, #3
 8001ec8:	4602      	mov	r2, r0
 8001eca:	701a      	strb	r2, [r3, #0]
		q->rec[i].adr = NULL;
 8001ecc:	7bfa      	ldrb	r2, [r7, #15]
 8001ece:	6879      	ldr	r1, [r7, #4]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	4413      	add	r3, r2
 8001ed6:	440b      	add	r3, r1
 8001ed8:	2200      	movs	r2, #0
 8001eda:	711a      	strb	r2, [r3, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	715a      	strb	r2, [r3, #5]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	719a      	strb	r2, [r3, #6]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	71da      	strb	r2, [r3, #7]
	for (uint8_t i = 0; i < MAX_QREC; i++) {
 8001ee8:	7bfb      	ldrb	r3, [r7, #15]
 8001eea:	3301      	adds	r3, #1
 8001eec:	73fb      	strb	r3, [r7, #15]
 8001eee:	7bfb      	ldrb	r3, [r7, #15]
 8001ef0:	2b1f      	cmp	r3, #31
 8001ef2:	d9e0      	bls.n	8001eb6 <initRECQ+0x22>
	}

	return true;
 8001ef4:	2301      	movs	r3, #1
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <putRECQ>:

	return false;
}
//-------------------------------------------------------------------------------------------
int8_t putRECQ(char *adr, s_recq_t *q)
{
 8001f02:	b480      	push	{r7}
 8001f04:	b085      	sub	sp, #20
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
 8001f0a:	6039      	str	r1, [r7, #0]
int8_t ret = -1;
 8001f0c:	23ff      	movs	r3, #255	; 0xff
 8001f0e:	73fb      	strb	r3, [r7, #15]

	while (q->lock) {}
 8001f10:	bf00      	nop
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d1fa      	bne.n	8001f12 <putRECQ+0x10>
	q->lock = 1;
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	701a      	strb	r2, [r3, #0]

	if (q->rec[q->put].adr == NULL) {
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	785b      	ldrb	r3, [r3, #1]
 8001f26:	4619      	mov	r1, r3
 8001f28:	683a      	ldr	r2, [r7, #0]
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	440b      	add	r3, r1
 8001f30:	4413      	add	r3, r2
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d121      	bne.n	8001f7c <putRECQ+0x7a>
		q->rec[q->put].adr = adr;
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	785b      	ldrb	r3, [r3, #1]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	683a      	ldr	r2, [r7, #0]
 8001f40:	460b      	mov	r3, r1
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	440b      	add	r3, r1
 8001f46:	4413      	add	r3, r2
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	605a      	str	r2, [r3, #4]
		ret = q->rec[q->put].id;
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	785b      	ldrb	r3, [r3, #1]
 8001f50:	4619      	mov	r1, r3
 8001f52:	683a      	ldr	r2, [r7, #0]
 8001f54:	460b      	mov	r3, r1
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	440b      	add	r3, r1
 8001f5a:	4413      	add	r3, r2
 8001f5c:	3303      	adds	r3, #3
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	73fb      	strb	r3, [r7, #15]
		q->put++;   if (q->put >= MAX_QREC) q->put = 0;
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	785b      	ldrb	r3, [r3, #1]
 8001f66:	3301      	adds	r3, #1
 8001f68:	b2da      	uxtb	r2, r3
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	705a      	strb	r2, [r3, #1]
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	785b      	ldrb	r3, [r3, #1]
 8001f72:	2b1f      	cmp	r3, #31
 8001f74:	d902      	bls.n	8001f7c <putRECQ+0x7a>
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	705a      	strb	r2, [r3, #1]
	}

	q->lock = 0;
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	701a      	strb	r2, [r3, #0]

	return ret;
 8001f82:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr

08001f92 <getRECQ>:
//-------------------------------------------------------------------------------------------
int8_t getRECQ(char *dat, s_recq_t *q)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b084      	sub	sp, #16
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
 8001f9a:	6039      	str	r1, [r7, #0]
int8_t ret = -1;
 8001f9c:	23ff      	movs	r3, #255	; 0xff
 8001f9e:	73fb      	strb	r3, [r7, #15]
int len = 0;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	60bb      	str	r3, [r7, #8]

	while (q->lock) {}
 8001fa4:	bf00      	nop
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d1fa      	bne.n	8001fa6 <getRECQ+0x14>
	q->lock = 1;
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	701a      	strb	r2, [r3, #0]

	if (q->rec[q->get].adr != NULL) {
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	789b      	ldrb	r3, [r3, #2]
 8001fba:	4619      	mov	r1, r3
 8001fbc:	683a      	ldr	r2, [r7, #0]
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	440b      	add	r3, r1
 8001fc4:	4413      	add	r3, r2
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d045      	beq.n	8002058 <getRECQ+0xc6>
		len = strlen(q->rec[q->get].adr);
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	789b      	ldrb	r3, [r3, #2]
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	683a      	ldr	r2, [r7, #0]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	440b      	add	r3, r1
 8001fda:	4413      	add	r3, r2
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7fe f8f6 	bl	80001d0 <strlen>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	60bb      	str	r3, [r7, #8]
		ret = q->rec[q->get].id;
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	789b      	ldrb	r3, [r3, #2]
 8001fec:	4619      	mov	r1, r3
 8001fee:	683a      	ldr	r2, [r7, #0]
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	4413      	add	r3, r2
 8001ff8:	3303      	adds	r3, #3
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	73fb      	strb	r3, [r7, #15]
		if (dat) memcpy(dat, q->rec[q->get].adr, len);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d00d      	beq.n	8002020 <getRECQ+0x8e>
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	789b      	ldrb	r3, [r3, #2]
 8002008:	4619      	mov	r1, r3
 800200a:	683a      	ldr	r2, [r7, #0]
 800200c:	460b      	mov	r3, r1
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	440b      	add	r3, r1
 8002012:	4413      	add	r3, r2
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	4619      	mov	r1, r3
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f00c ff90 	bl	800ef40 <memcpy>
		free(q->rec[q->get].adr);
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	789b      	ldrb	r3, [r3, #2]
 8002024:	4619      	mov	r1, r3
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	460b      	mov	r3, r1
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	440b      	add	r3, r1
 800202e:	4413      	add	r3, r2
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	4618      	mov	r0, r3
 8002034:	f00c ff7c 	bl	800ef30 <free>
		q->rec[q->get].adr = NULL;
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	789b      	ldrb	r3, [r3, #2]
 800203c:	4619      	mov	r1, r3
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	460b      	mov	r3, r1
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	440b      	add	r3, r1
 8002046:	4413      	add	r3, r2
 8002048:	2200      	movs	r2, #0
 800204a:	711a      	strb	r2, [r3, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	715a      	strb	r2, [r3, #5]
 8002050:	2200      	movs	r2, #0
 8002052:	719a      	strb	r2, [r3, #6]
 8002054:	2200      	movs	r2, #0
 8002056:	71da      	strb	r2, [r3, #7]
	}

	if (ret >= 0) {
 8002058:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800205c:	2b00      	cmp	r3, #0
 800205e:	db14      	blt.n	800208a <getRECQ+0xf8>
		if (dat) *(dat + len) = '\0';
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d004      	beq.n	8002070 <getRECQ+0xde>
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	4413      	add	r3, r2
 800206c:	2200      	movs	r2, #0
 800206e:	701a      	strb	r2, [r3, #0]
		q->get++;   if (q->get >= MAX_QREC) q->get = 0;
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	789b      	ldrb	r3, [r3, #2]
 8002074:	3301      	adds	r3, #1
 8002076:	b2da      	uxtb	r2, r3
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	709a      	strb	r2, [r3, #2]
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	789b      	ldrb	r3, [r3, #2]
 8002080:	2b1f      	cmp	r3, #31
 8002082:	d902      	bls.n	800208a <getRECQ+0xf8>
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	2200      	movs	r2, #0
 8002088:	709a      	strb	r2, [r3, #2]
	}

	q->lock = 0;
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	2200      	movs	r2, #0
 800208e:	701a      	strb	r2, [r3, #0]

	return ret;
 8002090:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002094:	4618      	mov	r0, r3
 8002096:	3710      	adds	r7, #16
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}

0800209c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800209c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020a0:	b0c2      	sub	sp, #264	; 0x108
 80020a2:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020a4:	f004 fecb 	bl	8006e3e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020a8:	f001 fac0 	bl	800362c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020ac:	f001 fd30 	bl	8003b10 <MX_GPIO_Init>
  MX_TIM4_Init();
 80020b0:	f001 fc26 	bl	8003900 <MX_TIM4_Init>
  MX_DMA_Init();
 80020b4:	f001 fcd2 	bl	8003a5c <MX_DMA_Init>
  MX_RTC_Init();
 80020b8:	f001 fb4a 	bl	8003750 <MX_RTC_Init>
  MX_USART2_UART_Init();
 80020bc:	f001 fc6e 	bl	800399c <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80020c0:	f001 fbe0 	bl	8003884 <MX_SPI2_Init>
  MX_SPI1_Init();
 80020c4:	f001 fba0 	bl	8003808 <MX_SPI1_Init>
  MX_I2C1_Init();
 80020c8:	f001 fb02 	bl	80036d0 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80020cc:	f001 fc96 	bl	80039fc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */


    if (HAL_TIM_Base_Start_IT(tikPort) != HAL_OK) devError |= devTIK;
 80020d0:	4b64      	ldr	r3, [pc, #400]	; (8002264 <main+0x1c8>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f00a fcf1 	bl	800cabc <HAL_TIM_Base_Start_IT>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d006      	beq.n	80020ee <main+0x52>
 80020e0:	4b61      	ldr	r3, [pc, #388]	; (8002268 <main+0x1cc>)
 80020e2:	881b      	ldrh	r3, [r3, #0]
 80020e4:	f043 0301 	orr.w	r3, r3, #1
 80020e8:	b29a      	uxth	r2, r3
 80020ea:	4b5f      	ldr	r3, [pc, #380]	; (8002268 <main+0x1cc>)
 80020ec:	801a      	strh	r2, [r3, #0]

    for (int8_t i = 0; i < 4; i++) {
 80020ee:	2300      	movs	r3, #0
 80020f0:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 80020f4:	e012      	b.n	800211c <main+0x80>
    	errLedOn(true);
 80020f6:	2001      	movs	r0, #1
 80020f8:	f002 f8f0 	bl	80042dc <errLedOn>
    	HAL_Delay(100);
 80020fc:	2064      	movs	r0, #100	; 0x64
 80020fe:	f004 ff13 	bl	8006f28 <HAL_Delay>
    	errLedOn(false);
 8002102:	2000      	movs	r0, #0
 8002104:	f002 f8ea 	bl	80042dc <errLedOn>
    	HAL_Delay(100);
 8002108:	2064      	movs	r0, #100	; 0x64
 800210a:	f004 ff0d 	bl	8006f28 <HAL_Delay>
    for (int8_t i = 0; i < 4; i++) {
 800210e:	f997 30e7 	ldrsb.w	r3, [r7, #231]	; 0xe7
 8002112:	b2db      	uxtb	r3, r3
 8002114:	3301      	adds	r3, #1
 8002116:	b2db      	uxtb	r3, r3
 8002118:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 800211c:	f997 30e7 	ldrsb.w	r3, [r7, #231]	; 0xe7
 8002120:	2b03      	cmp	r3, #3
 8002122:	dde8      	ble.n	80020f6 <main+0x5a>
    }

    if (HAL_UART_Receive_IT(cmdPort, &rxByte, 1) != HAL_OK) devError |= devUART;
 8002124:	4b51      	ldr	r3, [pc, #324]	; (800226c <main+0x1d0>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2201      	movs	r2, #1
 800212a:	4951      	ldr	r1, [pc, #324]	; (8002270 <main+0x1d4>)
 800212c:	4618      	mov	r0, r3
 800212e:	f00b fa31 	bl	800d594 <HAL_UART_Receive_IT>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d006      	beq.n	8002146 <main+0xaa>
 8002138:	4b4b      	ldr	r3, [pc, #300]	; (8002268 <main+0x1cc>)
 800213a:	881b      	ldrh	r3, [r3, #0]
 800213c:	f043 0302 	orr.w	r3, r3, #2
 8002140:	b29a      	uxth	r2, r3
 8002142:	4b49      	ldr	r3, [pc, #292]	; (8002268 <main+0x1cc>)
 8002144:	801a      	strh	r2, [r3, #0]
#ifdef SET_BLE
    if (HAL_UART_Receive_IT(blePort, &rxbByte, 1) != HAL_OK) devError |= devBLE;
 8002146:	4b4b      	ldr	r3, [pc, #300]	; (8002274 <main+0x1d8>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2201      	movs	r2, #1
 800214c:	494a      	ldr	r1, [pc, #296]	; (8002278 <main+0x1dc>)
 800214e:	4618      	mov	r0, r3
 8002150:	f00b fa20 	bl	800d594 <HAL_UART_Receive_IT>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d006      	beq.n	8002168 <main+0xcc>
 800215a:	4b43      	ldr	r3, [pc, #268]	; (8002268 <main+0x1cc>)
 800215c:	881b      	ldrh	r3, [r3, #0]
 800215e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002162:	b29a      	uxth	r2, r3
 8002164:	4b40      	ldr	r3, [pc, #256]	; (8002268 <main+0x1cc>)
 8002166:	801a      	strh	r2, [r3, #0]
#endif

    set_Date(epoch);
 8002168:	4b44      	ldr	r3, [pc, #272]	; (800227c <main+0x1e0>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f002 f929 	bl	80043c4 <set_Date>

    HAL_Delay(100);
 8002172:	2064      	movs	r0, #100	; 0x64
 8002174:	f004 fed8 	bl	8006f28 <HAL_Delay>

    Report(1, "[que:%u] Start application ver.%s\r\n", cntEvt, ver);
 8002178:	4b41      	ldr	r3, [pc, #260]	; (8002280 <main+0x1e4>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	b2db      	uxtb	r3, r3
 800217e:	461a      	mov	r2, r3
 8002180:	4b40      	ldr	r3, [pc, #256]	; (8002284 <main+0x1e8>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4940      	ldr	r1, [pc, #256]	; (8002288 <main+0x1ec>)
 8002186:	2001      	movs	r0, #1
 8002188:	f002 fa16 	bl	80045b8 <Report>

#ifdef SET_W25FLASH
    chipPresent = W25qxx_Init();
 800218c:	f004 f9de 	bl	800654c <W25qxx_Init>
 8002190:	4603      	mov	r3, r0
 8002192:	461a      	mov	r2, r3
 8002194:	4b3d      	ldr	r3, [pc, #244]	; (800228c <main+0x1f0>)
 8002196:	701a      	strb	r2, [r3, #0]
    uint32_t cid = W25qxx_getChipID();
 8002198:	f004 fa92 	bl	80066c0 <W25qxx_getChipID>
 800219c:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
    if ( chipPresent && ((cid >= W25Q10) && (cid <= W25Q128)) ) validChipID = true;
 80021a0:	4b3a      	ldr	r3, [pc, #232]	; (800228c <main+0x1f0>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d00a      	beq.n	80021be <main+0x122>
 80021a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d006      	beq.n	80021be <main+0x122>
 80021b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80021b4:	2b08      	cmp	r3, #8
 80021b6:	d802      	bhi.n	80021be <main+0x122>
 80021b8:	4b35      	ldr	r3, [pc, #212]	; (8002290 <main+0x1f4>)
 80021ba:	2201      	movs	r2, #1
 80021bc:	701a      	strb	r2, [r3, #0]
    list_sector = W25qxx_getPageSize() << 1;
 80021be:	f004 faa3 	bl	8006708 <W25qxx_getPageSize>
 80021c2:	4603      	mov	r3, r0
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	461a      	mov	r2, r3
 80021c8:	4b32      	ldr	r3, [pc, #200]	; (8002294 <main+0x1f8>)
 80021ca:	601a      	str	r2, [r3, #0]
    //
    listSize = sizeof(rec_t) * MAX_LIST;
 80021cc:	4b32      	ldr	r3, [pc, #200]	; (8002298 <main+0x1fc>)
 80021ce:	f44f 7261 	mov.w	r2, #900	; 0x384
 80021d2:	801a      	strh	r2, [r3, #0]
    memset((uint8_t *)&list[0].band, 0, listSize);
 80021d4:	4b30      	ldr	r3, [pc, #192]	; (8002298 <main+0x1fc>)
 80021d6:	881b      	ldrh	r3, [r3, #0]
 80021d8:	461a      	mov	r2, r3
 80021da:	2100      	movs	r1, #0
 80021dc:	482f      	ldr	r0, [pc, #188]	; (800229c <main+0x200>)
 80021de:	f00c febd 	bl	800ef5c <memset>
    //
    cfgSector = W25qxx_getSectorCount() - 1;
 80021e2:	f004 fa79 	bl	80066d8 <W25qxx_getSectorCount>
 80021e6:	4603      	mov	r3, r0
 80021e8:	3b01      	subs	r3, #1
 80021ea:	4a2d      	ldr	r2, [pc, #180]	; (80022a0 <main+0x204>)
 80021ec:	6013      	str	r3, [r2, #0]
    if (W25qxx_IsEmptySector(cfgSector, 0, listSize)) {//sector is empty -> need write data to sector
 80021ee:	4b2c      	ldr	r3, [pc, #176]	; (80022a0 <main+0x204>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a29      	ldr	r2, [pc, #164]	; (8002298 <main+0x1fc>)
 80021f4:	8812      	ldrh	r2, [r2, #0]
 80021f6:	2100      	movs	r1, #0
 80021f8:	4618      	mov	r0, r3
 80021fa:	f004 faef 	bl	80067dc <W25qxx_IsEmptySector>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d017      	beq.n	8002234 <main+0x198>
    	if (!(devError & devSPI)) {
 8002204:	4b18      	ldr	r3, [pc, #96]	; (8002268 <main+0x1cc>)
 8002206:	881b      	ldrh	r3, [r3, #0]
 8002208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800220c:	2b00      	cmp	r3, #0
 800220e:	d156      	bne.n	80022be <main+0x222>
    		W25qxx_WriteSector((uint8_t *)&def_list[0].band, cfgSector, 0, listSize);
 8002210:	4b23      	ldr	r3, [pc, #140]	; (80022a0 <main+0x204>)
 8002212:	6819      	ldr	r1, [r3, #0]
 8002214:	4b20      	ldr	r3, [pc, #128]	; (8002298 <main+0x1fc>)
 8002216:	881b      	ldrh	r3, [r3, #0]
 8002218:	2200      	movs	r2, #0
 800221a:	4822      	ldr	r0, [pc, #136]	; (80022a4 <main+0x208>)
 800221c:	f004 fc52 	bl	8006ac4 <W25qxx_WriteSector>
    		Report(1, "Writen cfg_stations_data (%lu bytes) to cfgSector #%lu\r\n", listSize, cfgSector);
 8002220:	4b1d      	ldr	r3, [pc, #116]	; (8002298 <main+0x1fc>)
 8002222:	881b      	ldrh	r3, [r3, #0]
 8002224:	461a      	mov	r2, r3
 8002226:	4b1e      	ldr	r3, [pc, #120]	; (80022a0 <main+0x204>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	491f      	ldr	r1, [pc, #124]	; (80022a8 <main+0x20c>)
 800222c:	2001      	movs	r0, #1
 800222e:	f002 f9c3 	bl	80045b8 <Report>
 8002232:	e044      	b.n	80022be <main+0x222>
      	}
    } else {//in sector	present any data
    	if (!(devError & devSPI)) {
 8002234:	4b0c      	ldr	r3, [pc, #48]	; (8002268 <main+0x1cc>)
 8002236:	881b      	ldrh	r3, [r3, #0]
 8002238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800223c:	2b00      	cmp	r3, #0
 800223e:	d137      	bne.n	80022b0 <main+0x214>
    		W25qxx_ReadSector((uint8_t *)&list[0].band, cfgSector, 0, listSize);
 8002240:	4b17      	ldr	r3, [pc, #92]	; (80022a0 <main+0x204>)
 8002242:	6819      	ldr	r1, [r3, #0]
 8002244:	4b14      	ldr	r3, [pc, #80]	; (8002298 <main+0x1fc>)
 8002246:	881b      	ldrh	r3, [r3, #0]
 8002248:	2200      	movs	r2, #0
 800224a:	4814      	ldr	r0, [pc, #80]	; (800229c <main+0x200>)
 800224c:	f004 fd62 	bl	8006d14 <W25qxx_ReadSector>
    		Report(1, "Readed cfg_stations_data (%lu bytes) from cfgSector #%lu\r\n", listSize, cfgSector);
 8002250:	4b11      	ldr	r3, [pc, #68]	; (8002298 <main+0x1fc>)
 8002252:	881b      	ldrh	r3, [r3, #0]
 8002254:	461a      	mov	r2, r3
 8002256:	4b12      	ldr	r3, [pc, #72]	; (80022a0 <main+0x204>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4914      	ldr	r1, [pc, #80]	; (80022ac <main+0x210>)
 800225c:	2001      	movs	r0, #1
 800225e:	f002 f9ab 	bl	80045b8 <Report>
 8002262:	e02c      	b.n	80022be <main+0x222>
 8002264:	20000008 	.word	0x20000008
 8002268:	20001944 	.word	0x20001944
 800226c:	20000010 	.word	0x20000010
 8002270:	20001958 	.word	0x20001958
 8002274:	20000200 	.word	0x20000200
 8002278:	2000312e 	.word	0x2000312e
 800227c:	20000018 	.word	0x20000018
 8002280:	20001d64 	.word	0x20001d64
 8002284:	20000004 	.word	0x20000004
 8002288:	080136c8 	.word	0x080136c8
 800228c:	20002d7c 	.word	0x20002d7c
 8002290:	20002d7d 	.word	0x20002d7d
 8002294:	20001d70 	.word	0x20001d70
 8002298:	2000312c 	.word	0x2000312c
 800229c:	20002da8 	.word	0x20002da8
 80022a0:	20002d88 	.word	0x20002d88
 80022a4:	080147a4 	.word	0x080147a4
 80022a8:	080136ec 	.word	0x080136ec
 80022ac:	08013728 	.word	0x08013728
      	} else {
      		memcpy((uint8_t *)&list[0].band, (uint8_t *)&def_list[0].band, listSize);
 80022b0:	4ba7      	ldr	r3, [pc, #668]	; (8002550 <main+0x4b4>)
 80022b2:	881b      	ldrh	r3, [r3, #0]
 80022b4:	461a      	mov	r2, r3
 80022b6:	49a7      	ldr	r1, [pc, #668]	; (8002554 <main+0x4b8>)
 80022b8:	48a7      	ldr	r0, [pc, #668]	; (8002558 <main+0x4bc>)
 80022ba:	f00c fe41 	bl	800ef40 <memcpy>
#endif


#ifdef SET_RDA_CHIP

    rdaID = rda5807_init(&Freq);
 80022be:	48a7      	ldr	r0, [pc, #668]	; (800255c <main+0x4c0>)
 80022c0:	f002 febc 	bl	800503c <rda5807_init>
 80022c4:	4603      	mov	r3, r0
 80022c6:	461a      	mov	r2, r3
 80022c8:	4ba5      	ldr	r3, [pc, #660]	; (8002560 <main+0x4c4>)
 80022ca:	701a      	strb	r2, [r3, #0]
    RSSI = rda5807_rssi();
 80022cc:	f002 ff24 	bl	8005118 <rda5807_rssi>
 80022d0:	4603      	mov	r3, r0
 80022d2:	461a      	mov	r2, r3
 80022d4:	4ba3      	ldr	r3, [pc, #652]	; (8002564 <main+0x4c8>)
 80022d6:	801a      	strh	r2, [r3, #0]
    rda5807_SetVolume(Volume);
 80022d8:	4ba3      	ldr	r3, [pc, #652]	; (8002568 <main+0x4cc>)
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	4618      	mov	r0, r3
 80022de:	f003 f8f9 	bl	80054d4 <rda5807_SetVolume>
    rda5807_SetBassBoost(BassBoost);
 80022e2:	4ba2      	ldr	r3, [pc, #648]	; (800256c <main+0x4d0>)
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f003 f93c 	bl	8005564 <rda5807_SetBassBoost>
    stereo = rda5807_Get_StereoMonoFlag();
 80022ec:	f003 fa50 	bl	8005790 <rda5807_Get_StereoMonoFlag>
 80022f0:	4603      	mov	r3, r0
 80022f2:	461a      	mov	r2, r3
 80022f4:	4b9e      	ldr	r3, [pc, #632]	; (8002570 <main+0x4d4>)
 80022f6:	701a      	strb	r2, [r3, #0]
    Chan = rda5807_Get_Channel();
 80022f8:	f003 fa62 	bl	80057c0 <rda5807_Get_Channel>
 80022fc:	4603      	mov	r3, r0
 80022fe:	461a      	mov	r2, r3
 8002300:	4b9c      	ldr	r3, [pc, #624]	; (8002574 <main+0x4d8>)
 8002302:	801a      	strh	r2, [r3, #0]
#endif

#ifdef SET_DISPLAY

	#ifdef FONT_6x8
  		FontDef_t Font_6x8 = { 6, 8, Font6x8 };
 8002304:	4a9c      	ldr	r2, [pc, #624]	; (8002578 <main+0x4dc>)
 8002306:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800230a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800230e:	6018      	str	r0, [r3, #0]
 8002310:	3304      	adds	r3, #4
 8002312:	8019      	strh	r1, [r3, #0]
  		lfnt = &Font_6x8;
 8002314:	4a99      	ldr	r2, [pc, #612]	; (800257c <main+0x4e0>)
 8002316:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800231a:	6013      	str	r3, [r2, #0]
	#endif

  	uint16_t lin1 = 1;
 800231c:	2301      	movs	r3, #1
 800231e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
  	uint16_t lin2 = lin1 + Font_6x8.FontHeight;//chipID...
 8002322:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 8002326:	b29a      	uxth	r2, r3
 8002328:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800232c:	4413      	add	r3, r2
 800232e:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
  	uint16_t lin3 = lin2 + Font_6x8.FontHeight + 1;//Band...
 8002332:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 8002336:	b29a      	uxth	r2, r3
 8002338:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 800233c:	4413      	add	r3, r2
 800233e:	b29b      	uxth	r3, r3
 8002340:	3301      	adds	r3, #1
 8002342:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
  	uint16_t lin4 = lin3 + Font_6x8.FontHeight + 1;//Volume...//Freq...
 8002346:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 800234a:	b29a      	uxth	r2, r3
 800234c:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8002350:	4413      	add	r3, r2
 8002352:	b29b      	uxth	r3, r3
 8002354:	3301      	adds	r3, #1
 8002356:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
  	uint16_t lin5 = lin4 + Font_6x8.FontHeight + 1;//Freq...//Volume...
 800235a:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 800235e:	b29a      	uxth	r2, r3
 8002360:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8002364:	4413      	add	r3, r2
 8002366:	b29b      	uxth	r3, r3
 8002368:	3301      	adds	r3, #1
 800236a:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
  	uint16_t lin6 = lin5 + Font_6x8.FontHeight + 1;//Station
 800236e:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 8002372:	b29a      	uxth	r2, r3
 8002374:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8002378:	4413      	add	r3, r2
 800237a:	b29b      	uxth	r3, r3
 800237c:	3301      	adds	r3, #1
 800237e:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
  	char st[64];
  	char sta[32];
  	char stb[32];

  	ST7565_Reset();
 8002382:	f7fe fea1 	bl	80010c8 <ST7565_Reset>
  	ST7565_Init();
 8002386:	f7fe ffb7 	bl	80012f8 <ST7565_Init>

  	//ST7565_CMD_DISPLAY(CMD_DISPLAY_ON);

    int dl = sprintf(tmp, "Ver.%s", ver);
 800238a:	4b7d      	ldr	r3, [pc, #500]	; (8002580 <main+0x4e4>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	461a      	mov	r2, r3
 8002390:	497c      	ldr	r1, [pc, #496]	; (8002584 <main+0x4e8>)
 8002392:	487d      	ldr	r0, [pc, #500]	; (8002588 <main+0x4ec>)
 8002394:	f00d fb5a 	bl	800fa4c <siprintf>
 8002398:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
    uint16_t x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 800239c:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 80023a0:	461a      	mov	r2, r3
 80023a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023a6:	fb02 f303 	mul.w	r3, r2, r3
 80023aa:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80023ae:	105b      	asrs	r3, r3, #1
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80023b6:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
    ST7565_Print(x, SCREEN_HEIGHT - Font_6x8.FontHeight, tmp, &Font_6x8, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 80023ba:	f9b7 00b2 	ldrsh.w	r0, [r7, #178]	; 0xb2
 80023be:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	b219      	sxth	r1, r3
 80023cc:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80023d0:	2201      	movs	r2, #1
 80023d2:	9201      	str	r2, [sp, #4]
 80023d4:	2201      	movs	r2, #1
 80023d6:	9200      	str	r2, [sp, #0]
 80023d8:	4a6b      	ldr	r2, [pc, #428]	; (8002588 <main+0x4ec>)
 80023da:	f7ff f9c7 	bl	800176c <ST7565_Print>

	#ifdef SET_RDA_CHIP
    	int il = sprintf(st, "RDA5807 chipID:0x%x", rdaID);
 80023de:	4b60      	ldr	r3, [pc, #384]	; (8002560 <main+0x4c4>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	461a      	mov	r2, r3
 80023e4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80023e8:	4968      	ldr	r1, [pc, #416]	; (800258c <main+0x4f0>)
 80023ea:	4618      	mov	r0, r3
 80023ec:	f00d fb2e 	bl	800fa4c <siprintf>
 80023f0:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
    	uint16_t xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * il)) >> 1) & 0x7f;
 80023f4:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 80023f8:	461a      	mov	r2, r3
 80023fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023fe:	fb02 f303 	mul.w	r3, r2, r3
 8002402:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002406:	105b      	asrs	r3, r3, #1
 8002408:	b29b      	uxth	r3, r3
 800240a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800240e:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	if (!xf) xf = 1;
 8002412:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8002416:	2b00      	cmp	r3, #0
 8002418:	d102      	bne.n	8002420 <main+0x384>
 800241a:	2301      	movs	r3, #1
 800241c:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	ST7565_Print(xf, lin2, st, &Font_6x8, 1, PIX_ON);
 8002420:	f9b7 00da 	ldrsh.w	r0, [r7, #218]	; 0xda
 8002424:	f9b7 10bc 	ldrsh.w	r1, [r7, #188]	; 0xbc
 8002428:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800242c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002430:	2401      	movs	r4, #1
 8002432:	9401      	str	r4, [sp, #4]
 8002434:	2401      	movs	r4, #1
 8002436:	9400      	str	r4, [sp, #0]
 8002438:	f7ff f998 	bl	800176c <ST7565_Print>

    	int it = sprintf(stb, "FM Band:%s", allBands[Band]);//(uint16_t)lBand, (uint16_t)rBand);
 800243c:	4b54      	ldr	r3, [pc, #336]	; (8002590 <main+0x4f4>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	461a      	mov	r2, r3
 8002442:	4b54      	ldr	r3, [pc, #336]	; (8002594 <main+0x4f8>)
 8002444:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002448:	f107 0310 	add.w	r3, r7, #16
 800244c:	4952      	ldr	r1, [pc, #328]	; (8002598 <main+0x4fc>)
 800244e:	4618      	mov	r0, r3
 8002450:	f00d fafc 	bl	800fa4c <siprintf>
 8002454:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
    	int lit = it;
 8002458:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800245c:	60fb      	str	r3, [r7, #12]
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * it)) >> 1) & 0x7f;
 800245e:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 8002462:	461a      	mov	r2, r3
 8002464:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002468:	fb02 f303 	mul.w	r3, r2, r3
 800246c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002470:	105b      	asrs	r3, r3, #1
 8002472:	b29b      	uxth	r3, r3
 8002474:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002478:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 800247c:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8002480:	2b00      	cmp	r3, #0
 8002482:	d003      	beq.n	800248c <main+0x3f0>
 8002484:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8002488:	2b7d      	cmp	r3, #125	; 0x7d
 800248a:	d902      	bls.n	8002492 <main+0x3f6>
 800248c:	2301      	movs	r3, #1
 800248e:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	ST7565_Print(xf, lin3, stb, &Font_6x8, 1, PIX_ON);
 8002492:	f9b7 00da 	ldrsh.w	r0, [r7, #218]	; 0xda
 8002496:	f9b7 10ba 	ldrsh.w	r1, [r7, #186]	; 0xba
 800249a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800249e:	f107 0210 	add.w	r2, r7, #16
 80024a2:	2401      	movs	r4, #1
 80024a4:	9401      	str	r4, [sp, #4]
 80024a6:	2401      	movs	r4, #1
 80024a8:	9400      	str	r4, [sp, #0]
 80024aa:	f7ff f95f 	bl	800176c <ST7565_Print>

    	int im = sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 80024ae:	4b2f      	ldr	r3, [pc, #188]	; (800256c <main+0x4d0>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	461a      	mov	r2, r3
 80024b4:	4b2c      	ldr	r3, [pc, #176]	; (8002568 <main+0x4cc>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	f107 0050 	add.w	r0, r7, #80	; 0x50
 80024bc:	4937      	ldr	r1, [pc, #220]	; (800259c <main+0x500>)
 80024be:	f00d fac5 	bl	800fa4c <siprintf>
 80024c2:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
    	int lim = im;
 80024c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80024ca:	60bb      	str	r3, [r7, #8]
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * im)) >> 1) & 0x7f;
 80024cc:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 80024d0:	461a      	mov	r2, r3
 80024d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80024d6:	fb02 f303 	mul.w	r3, r2, r3
 80024da:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80024de:	105b      	asrs	r3, r3, #1
 80024e0:	b29b      	uxth	r3, r3
 80024e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80024e6:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 80024ea:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d003      	beq.n	80024fa <main+0x45e>
 80024f2:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 80024f6:	2b7d      	cmp	r3, #125	; 0x7d
 80024f8:	d902      	bls.n	8002500 <main+0x464>
 80024fa:	2301      	movs	r3, #1
 80024fc:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	ST7565_Print(xf, lin4, st, &Font_6x8, 1, PIX_ON);
 8002500:	f9b7 00da 	ldrsh.w	r0, [r7, #218]	; 0xda
 8002504:	f9b7 10b8 	ldrsh.w	r1, [r7, #184]	; 0xb8
 8002508:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800250c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002510:	2401      	movs	r4, #1
 8002512:	9401      	str	r4, [sp, #4]
 8002514:	2401      	movs	r4, #1
 8002516:	9400      	str	r4, [sp, #0]
 8002518:	f7ff f928 	bl	800176c <ST7565_Print>

    	if (stereo)
 800251c:	4b14      	ldr	r3, [pc, #80]	; (8002570 <main+0x4d4>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d03f      	beq.n	80025a4 <main+0x508>
    		il = sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 8002524:	4b0f      	ldr	r3, [pc, #60]	; (8002564 <main+0x4c8>)
 8002526:	881b      	ldrh	r3, [r3, #0]
 8002528:	461c      	mov	r4, r3
 800252a:	4b0c      	ldr	r3, [pc, #48]	; (800255c <main+0x4c0>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f7fe f80a 	bl	8000548 <__aeabi_f2d>
 8002534:	4602      	mov	r2, r0
 8002536:	460b      	mov	r3, r1
 8002538:	f107 0050 	add.w	r0, r7, #80	; 0x50
 800253c:	e9cd 2300 	strd	r2, r3, [sp]
 8002540:	4622      	mov	r2, r4
 8002542:	4917      	ldr	r1, [pc, #92]	; (80025a0 <main+0x504>)
 8002544:	f00d fa82 	bl	800fa4c <siprintf>
 8002548:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
 800254c:	e03e      	b.n	80025cc <main+0x530>
 800254e:	bf00      	nop
 8002550:	2000312c 	.word	0x2000312c
 8002554:	080147a4 	.word	0x080147a4
 8002558:	20002da8 	.word	0x20002da8
 800255c:	200001dc 	.word	0x200001dc
 8002560:	20002da0 	.word	0x20002da0
 8002564:	20002d9e 	.word	0x20002d9e
 8002568:	200001e7 	.word	0x200001e7
 800256c:	20002da2 	.word	0x20002da2
 8002570:	20002da4 	.word	0x20002da4
 8002574:	20002d9c 	.word	0x20002d9c
 8002578:	08013b54 	.word	0x08013b54
 800257c:	20002d90 	.word	0x20002d90
 8002580:	20000004 	.word	0x20000004
 8002584:	08013764 	.word	0x08013764
 8002588:	200010c4 	.word	0x200010c4
 800258c:	0801376c 	.word	0x0801376c
 8002590:	200001e4 	.word	0x200001e4
 8002594:	200001f0 	.word	0x200001f0
 8002598:	08013780 	.word	0x08013780
 800259c:	0801378c 	.word	0x0801378c
 80025a0:	0801379c 	.word	0x0801379c
    	else
    		il = sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 80025a4:	4b7b      	ldr	r3, [pc, #492]	; (8002794 <main+0x6f8>)
 80025a6:	881b      	ldrh	r3, [r3, #0]
 80025a8:	461c      	mov	r4, r3
 80025aa:	4b7b      	ldr	r3, [pc, #492]	; (8002798 <main+0x6fc>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7fd ffca 	bl	8000548 <__aeabi_f2d>
 80025b4:	4602      	mov	r2, r0
 80025b6:	460b      	mov	r3, r1
 80025b8:	f107 0050 	add.w	r0, r7, #80	; 0x50
 80025bc:	e9cd 2300 	strd	r2, r3, [sp]
 80025c0:	4622      	mov	r2, r4
 80025c2:	4976      	ldr	r1, [pc, #472]	; (800279c <main+0x700>)
 80025c4:	f00d fa42 	bl	800fa4c <siprintf>
 80025c8:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
    	int lil = il;
 80025cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80025d0:	607b      	str	r3, [r7, #4]
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * il)) >> 1) & 0x7f;
 80025d2:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 80025d6:	461a      	mov	r2, r3
 80025d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80025dc:	fb02 f303 	mul.w	r3, r2, r3
 80025e0:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80025e4:	105b      	asrs	r3, r3, #1
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80025ec:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 80025f0:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d003      	beq.n	8002600 <main+0x564>
 80025f8:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 80025fc:	2b7d      	cmp	r3, #125	; 0x7d
 80025fe:	d902      	bls.n	8002606 <main+0x56a>
 8002600:	2301      	movs	r3, #1
 8002602:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	ST7565_Print(xf, lin5, st, &Font_6x8, 1, PIX_ON);
 8002606:	f9b7 00da 	ldrsh.w	r0, [r7, #218]	; 0xda
 800260a:	f9b7 10b6 	ldrsh.w	r1, [r7, #182]	; 0xb6
 800260e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002612:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002616:	2401      	movs	r4, #1
 8002618:	9401      	str	r4, [sp, #4]
 800261a:	2401      	movs	r4, #1
 800261c:	9400      	str	r4, [sp, #0]
 800261e:	f7ff f8a5 	bl	800176c <ST7565_Print>

    	int ia = sprintf(sta, "%s", nameStation(Freq));
 8002622:	4b5d      	ldr	r3, [pc, #372]	; (8002798 <main+0x6fc>)
 8002624:	edd3 7a00 	vldr	s15, [r3]
 8002628:	eeb0 0a67 	vmov.f32	s0, s15
 800262c:	f001 fcbe 	bl	8003fac <nameStation>
 8002630:	4602      	mov	r2, r0
 8002632:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002636:	495a      	ldr	r1, [pc, #360]	; (80027a0 <main+0x704>)
 8002638:	4618      	mov	r0, r3
 800263a:	f00d fa07 	bl	800fa4c <siprintf>
 800263e:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
    	int lia = ia;
 8002642:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002646:	603b      	str	r3, [r7, #0]
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * ia)) >> 1) & 0x7f;
 8002648:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 800264c:	461a      	mov	r2, r3
 800264e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002652:	fb02 f303 	mul.w	r3, r2, r3
 8002656:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800265a:	105b      	asrs	r3, r3, #1
 800265c:	b29b      	uxth	r3, r3
 800265e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002662:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 8002666:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <main+0x5da>
 800266e:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8002672:	2b7d      	cmp	r3, #125	; 0x7d
 8002674:	d902      	bls.n	800267c <main+0x5e0>
 8002676:	2301      	movs	r3, #1
 8002678:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	ST7565_Print(xf, lin6, sta, &Font_6x8, 1, PIX_ON);
 800267c:	f9b7 00da 	ldrsh.w	r0, [r7, #218]	; 0xda
 8002680:	f9b7 10b4 	ldrsh.w	r1, [r7, #180]	; 0xb4
 8002684:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002688:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800268c:	2401      	movs	r4, #1
 800268e:	9401      	str	r4, [sp, #4]
 8002690:	2401      	movs	r4, #1
 8002692:	9400      	str	r4, [sp, #0]
 8002694:	f7ff f86a 	bl	800176c <ST7565_Print>

    	Report(1, "ChipID:0x%x Chan:%u Freq:%.2f %s RSSI:%u Band:%s Vol:%u BassEn:%u\r\n",
 8002698:	4b42      	ldr	r3, [pc, #264]	; (80027a4 <main+0x708>)
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	461e      	mov	r6, r3
 800269e:	4b42      	ldr	r3, [pc, #264]	; (80027a8 <main+0x70c>)
 80026a0:	881b      	ldrh	r3, [r3, #0]
 80026a2:	4698      	mov	r8, r3
 80026a4:	4b3c      	ldr	r3, [pc, #240]	; (8002798 <main+0x6fc>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7fd ff4d 	bl	8000548 <__aeabi_f2d>
 80026ae:	4602      	mov	r2, r0
 80026b0:	460b      	mov	r3, r1
 80026b2:	4938      	ldr	r1, [pc, #224]	; (8002794 <main+0x6f8>)
 80026b4:	8809      	ldrh	r1, [r1, #0]
 80026b6:	460c      	mov	r4, r1
 80026b8:	493c      	ldr	r1, [pc, #240]	; (80027ac <main+0x710>)
 80026ba:	7809      	ldrb	r1, [r1, #0]
 80026bc:	4608      	mov	r0, r1
 80026be:	493c      	ldr	r1, [pc, #240]	; (80027b0 <main+0x714>)
 80026c0:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80026c4:	483b      	ldr	r0, [pc, #236]	; (80027b4 <main+0x718>)
 80026c6:	7800      	ldrb	r0, [r0, #0]
 80026c8:	4605      	mov	r5, r0
 80026ca:	483b      	ldr	r0, [pc, #236]	; (80027b8 <main+0x71c>)
 80026cc:	7800      	ldrb	r0, [r0, #0]
 80026ce:	9006      	str	r0, [sp, #24]
 80026d0:	9505      	str	r5, [sp, #20]
 80026d2:	9104      	str	r1, [sp, #16]
 80026d4:	9403      	str	r4, [sp, #12]
 80026d6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80026da:	9102      	str	r1, [sp, #8]
 80026dc:	e9cd 2300 	strd	r2, r3, [sp]
 80026e0:	4643      	mov	r3, r8
 80026e2:	4632      	mov	r2, r6
 80026e4:	4935      	ldr	r1, [pc, #212]	; (80027bc <main+0x720>)
 80026e6:	2001      	movs	r0, #1
 80026e8:	f001 ff66 	bl	80045b8 <Report>
    			rdaID, Chan, Freq, sta, RSSI, allBands[Band], Volume, BassBoost);
	#endif

    ST7565_DrawRectangle(0, Font_6x8.FontHeight, SCREEN_WIDTH - 1, SCREEN_HEIGHT - (Font_6x8.FontHeight << 1) - 2, PIX_ON);
 80026ec:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 80026f0:	b219      	sxth	r1, r3
 80026f2:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	f1c3 033e 	rsb	r3, r3, #62	; 0x3e
 8002700:	b29b      	uxth	r3, r3
 8002702:	b21b      	sxth	r3, r3
 8002704:	2201      	movs	r2, #1
 8002706:	9200      	str	r2, [sp, #0]
 8002708:	227f      	movs	r2, #127	; 0x7f
 800270a:	2000      	movs	r0, #0
 800270c:	f7ff fa05 	bl	8001b1a <ST7565_DrawRectangle>
    ST7565_DrawFilledRectangle(0, 0, SCREEN_WIDTH - 1, Font_6x8.FontHeight, PIX_ON);
 8002710:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 8002714:	b21b      	sxth	r3, r3
 8002716:	2201      	movs	r2, #1
 8002718:	9200      	str	r2, [sp, #0]
 800271a:	227f      	movs	r2, #127	; 0x7f
 800271c:	2100      	movs	r1, #0
 800271e:	2000      	movs	r0, #0
 8002720:	f7ff fa7d 	bl	8001c1e <ST7565_DrawFilledRectangle>
    ST7565_Update();
 8002724:	f7fe fe72 	bl	800140c <ST7565_Update>

    //ST7565_CMD_DISPLAY(CMD_DISPLAY_ON);

    startSec = true;
 8002728:	4b25      	ldr	r3, [pc, #148]	; (80027c0 <main+0x724>)
 800272a:	2201      	movs	r2, #1
 800272c:	701a      	strb	r2, [r3, #0]

#endif

#ifdef SET_BLE
    bleQueAckFlag   = initRECQ(&bleQueAck);
 800272e:	4825      	ldr	r0, [pc, #148]	; (80027c4 <main+0x728>)
 8002730:	f7ff fbb0 	bl	8001e94 <initRECQ>
 8002734:	4603      	mov	r3, r0
 8002736:	461a      	mov	r2, r3
 8002738:	4b23      	ldr	r3, [pc, #140]	; (80027c8 <main+0x72c>)
 800273a:	701a      	strb	r2, [r3, #0]
    bleQueCmdFlag   = initRECQ(&bleQueCmd);
 800273c:	4823      	ldr	r0, [pc, #140]	; (80027cc <main+0x730>)
 800273e:	f7ff fba9 	bl	8001e94 <initRECQ>
 8002742:	4603      	mov	r3, r0
 8002744:	461a      	mov	r2, r3
 8002746:	4b22      	ldr	r3, [pc, #136]	; (80027d0 <main+0x734>)
 8002748:	701a      	strb	r2, [r3, #0]

    bleWakeUp();
 800274a:	f7ff fb23 	bl	8001d94 <bleWakeUp>

    bleWrite("AT+RESET\r\n", 1);
 800274e:	2101      	movs	r1, #1
 8002750:	4820      	ldr	r0, [pc, #128]	; (80027d4 <main+0x738>)
 8002752:	f7ff fb3d 	bl	8001dd0 <bleWrite>
    ble_stat = get_bleStat();
 8002756:	f7ff fb2f 	bl	8001db8 <get_bleStat>
 800275a:	4603      	mov	r3, r0
 800275c:	461a      	mov	r2, r3
 800275e:	4b1e      	ldr	r3, [pc, #120]	; (80027d8 <main+0x73c>)
 8002760:	701a      	strb	r2, [r3, #0]
    Report(1, "[BLE] stat = %u\r\n", ble_stat);
 8002762:	4b1d      	ldr	r3, [pc, #116]	; (80027d8 <main+0x73c>)
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	461a      	mov	r2, r3
 8002768:	491c      	ldr	r1, [pc, #112]	; (80027dc <main+0x740>)
 800276a:	2001      	movs	r0, #1
 800276c:	f001 ff24 	bl	80045b8 <Report>
#endif


#ifdef SET_SLEEP
    start_sleep = get_tmr(WAIT_BEFORE_SLEEP);
 8002770:	201e      	movs	r0, #30
 8002772:	f001 fdd9 	bl	8004328 <get_tmr>
 8002776:	4603      	mov	r3, r0
 8002778:	4a19      	ldr	r2, [pc, #100]	; (80027e0 <main+0x744>)
 800277a:	6013      	str	r3, [r2, #0]
    sleep_mode = false;
 800277c:	4b19      	ldr	r3, [pc, #100]	; (80027e4 <main+0x748>)
 800277e:	2200      	movs	r2, #0
 8002780:	701a      	strb	r2, [r3, #0]
#endif

    uint16_t lastErr = devOK;
 8002782:	2300      	movs	r3, #0
 8002784:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8

    putEvt(evt_Freq);
 8002788:	200c      	movs	r0, #12
 800278a:	f001 fb5d 	bl	8003e48 <putEvt>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


    while (!restart) {
 800278e:	f000 befc 	b.w	800358a <main+0x14ee>
 8002792:	bf00      	nop
 8002794:	20002d9e 	.word	0x20002d9e
 8002798:	200001dc 	.word	0x200001dc
 800279c:	080137b0 	.word	0x080137b0
 80027a0:	080136b8 	.word	0x080136b8
 80027a4:	20002da0 	.word	0x20002da0
 80027a8:	20002d9c 	.word	0x20002d9c
 80027ac:	200001e4 	.word	0x200001e4
 80027b0:	200001f0 	.word	0x200001f0
 80027b4:	200001e7 	.word	0x200001e7
 80027b8:	20002da2 	.word	0x20002da2
 80027bc:	080137c4 	.word	0x080137c4
 80027c0:	20002d8c 	.word	0x20002d8c
 80027c4:	20003438 	.word	0x20003438
 80027c8:	2000357f 	.word	0x2000357f
 80027cc:	200034dc 	.word	0x200034dc
 80027d0:	20003580 	.word	0x20003580
 80027d4:	08013808 	.word	0x08013808
 80027d8:	20003435 	.word	0x20003435
 80027dc:	08013814 	.word	0x08013814
 80027e0:	20003584 	.word	0x20003584
 80027e4:	20003588 	.word	0x20003588

#ifdef SET_SLEEP
    	if (start_sleep ) {
 80027e8:	4baa      	ldr	r3, [pc, #680]	; (8002a94 <main+0x9f8>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d02c      	beq.n	800284a <main+0x7ae>
    		if (check_tmr(start_sleep)) {
 80027f0:	4ba8      	ldr	r3, [pc, #672]	; (8002a94 <main+0x9f8>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f001 fda4 	bl	8004342 <check_tmr>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d024      	beq.n	800284a <main+0x7ae>
    			start_sleep = 0;
 8002800:	4ba4      	ldr	r3, [pc, #656]	; (8002a94 <main+0x9f8>)
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
    			Report(1, "Going into SLEEP MODE in 1 second\r\n");
 8002806:	49a4      	ldr	r1, [pc, #656]	; (8002a98 <main+0x9fc>)
 8002808:	2001      	movs	r0, #1
 800280a:	f001 fed5 	bl	80045b8 <Report>
	#ifdef SET_BLE
    			bleWrite("AT+SLEEP1\r\n", 1);
 800280e:	2101      	movs	r1, #1
 8002810:	48a2      	ldr	r0, [pc, #648]	; (8002a9c <main+0xa00>)
 8002812:	f7ff fadd 	bl	8001dd0 <bleWrite>
	#endif
	#ifdef SET_DISPLAY
    			ST7565_CMD_DISPLAY(CMD_DISPLAY_OFF);
 8002816:	20ae      	movs	r0, #174	; 0xae
 8002818:	f7fe fd88 	bl	800132c <ST7565_CMD_DISPLAY>
	#endif
    			HAL_Delay(1000);
 800281c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002820:	f004 fb82 	bl	8006f28 <HAL_Delay>
    			//
    			HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8002824:	2200      	movs	r2, #0
 8002826:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800282a:	489d      	ldr	r0, [pc, #628]	; (8002aa0 <main+0xa04>)
 800282c:	f005 f94a 	bl	8007ac4 <HAL_GPIO_WritePin>
    			sleep_mode = true;
 8002830:	4b9c      	ldr	r3, [pc, #624]	; (8002aa4 <main+0xa08>)
 8002832:	2201      	movs	r2, #1
 8002834:	701a      	strb	r2, [r3, #0]
    			HAL_SuspendTick();
 8002836:	f004 fb9b 	bl	8006f70 <HAL_SuspendTick>
    			HAL_PWR_EnableSleepOnExit();
 800283a:	f006 fe3b 	bl	80094b4 <HAL_PWR_EnableSleepOnExit>
    			//	  Enter Sleep Mode , wake up is done once User push-button is pressed
    			HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800283e:	2101      	movs	r1, #1
 8002840:	2000      	movs	r0, #0
 8002842:	f006 fe03 	bl	800944c <HAL_PWR_EnterSLEEPMode>
    			HAL_ResumeTick();
 8002846:	f004 fba3 	bl	8006f90 <HAL_ResumeTick>
    	}
#endif


#ifdef SET_FIFO_MODE
    	evt = getEvt();
 800284a:	f001 fb6f 	bl	8003f2c <getEvt>
 800284e:	4603      	mov	r3, r0
 8002850:	4a95      	ldr	r2, [pc, #596]	; (8002aa8 <main+0xa0c>)
 8002852:	6013      	str	r3, [r2, #0]
    	if (evt != evt_None) {
 8002854:	4b94      	ldr	r3, [pc, #592]	; (8002aa8 <main+0xa0c>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800285c:	f000 861c 	beq.w	8003498 <main+0x13fc>
    		cntEvt = getEvtCount();
 8002860:	f001 fae6 	bl	8003e30 <getEvtCount>
 8002864:	4603      	mov	r3, r0
 8002866:	461a      	mov	r2, r3
 8002868:	4b90      	ldr	r3, [pc, #576]	; (8002aac <main+0xa10>)
 800286a:	701a      	strb	r2, [r3, #0]
    		if (evt != evt_Sec) {
 800286c:	4b8e      	ldr	r3, [pc, #568]	; (8002aa8 <main+0xa0c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2b08      	cmp	r3, #8
 8002872:	d050      	beq.n	8002916 <main+0x87a>
    			Report(1, "[que:%u] get event '%s'\r\n", cntEvt, str_cmds[evt]);
 8002874:	4b8d      	ldr	r3, [pc, #564]	; (8002aac <main+0xa10>)
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	b2db      	uxtb	r3, r3
 800287a:	4619      	mov	r1, r3
 800287c:	4b8a      	ldr	r3, [pc, #552]	; (8002aa8 <main+0xa0c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a8b      	ldr	r2, [pc, #556]	; (8002ab0 <main+0xa14>)
 8002882:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002886:	460a      	mov	r2, r1
 8002888:	498a      	ldr	r1, [pc, #552]	; (8002ab4 <main+0xa18>)
 800288a:	2001      	movs	r0, #1
 800288c:	f001 fe94 	bl	80045b8 <Report>
#ifdef SET_DISPLAY
    			ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - Font_6x8.FontHeight, SCREEN_WIDTH - 1, Font_6x8.FontHeight, PIX_OFF);
 8002890:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 8002894:	b29b      	uxth	r3, r3
 8002896:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800289a:	b29b      	uxth	r3, r3
 800289c:	b219      	sxth	r1, r3
 800289e:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 80028a2:	b21b      	sxth	r3, r3
 80028a4:	2200      	movs	r2, #0
 80028a6:	9200      	str	r2, [sp, #0]
 80028a8:	227f      	movs	r2, #127	; 0x7f
 80028aa:	2000      	movs	r0, #0
 80028ac:	f7ff f9b7 	bl	8001c1e <ST7565_DrawFilledRectangle>
    			dl = sprintf(tmp, "evt(%u) : %s", cntEvt, str_cmds[evt]);
 80028b0:	4b7e      	ldr	r3, [pc, #504]	; (8002aac <main+0xa10>)
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	4619      	mov	r1, r3
 80028b8:	4b7b      	ldr	r3, [pc, #492]	; (8002aa8 <main+0xa0c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a7c      	ldr	r2, [pc, #496]	; (8002ab0 <main+0xa14>)
 80028be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c2:	460a      	mov	r2, r1
 80028c4:	497c      	ldr	r1, [pc, #496]	; (8002ab8 <main+0xa1c>)
 80028c6:	487d      	ldr	r0, [pc, #500]	; (8002abc <main+0xa20>)
 80028c8:	f00d f8c0 	bl	800fa4c <siprintf>
 80028cc:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
    			x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 80028d0:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 80028d4:	461a      	mov	r2, r3
 80028d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028da:	fb02 f303 	mul.w	r3, r2, r3
 80028de:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80028e2:	105b      	asrs	r3, r3, #1
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028ea:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
    			ST7565_Print(x, SCREEN_HEIGHT - Font_6x8.FontHeight, tmp, &Font_6x8, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 80028ee:	f9b7 00b2 	ldrsh.w	r0, [r7, #178]	; 0xb2
 80028f2:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	b219      	sxth	r1, r3
 8002900:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002904:	2201      	movs	r2, #1
 8002906:	9201      	str	r2, [sp, #4]
 8002908:	2201      	movs	r2, #1
 800290a:	9200      	str	r2, [sp, #0]
 800290c:	4a6b      	ldr	r2, [pc, #428]	; (8002abc <main+0xa20>)
 800290e:	f7fe ff2d 	bl	800176c <ST7565_Print>
    			ST7565_Update();
 8002912:	f7fe fd7b 	bl	800140c <ST7565_Update>
#endif
    		}
    		switch (evt) {
 8002916:	4b64      	ldr	r3, [pc, #400]	; (8002aa8 <main+0xa0c>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2b14      	cmp	r3, #20
 800291c:	f200 85ac 	bhi.w	8003478 <main+0x13dc>
 8002920:	a201      	add	r2, pc, #4	; (adr r2, 8002928 <main+0x88c>)
 8002922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002926:	bf00      	nop
 8002928:	0800317d 	.word	0x0800317d
 800292c:	080031cb 	.word	0x080031cb
 8002930:	080031e3 	.word	0x080031e3
 8002934:	08003203 	.word	0x08003203
 8002938:	08003215 	.word	0x08003215
 800293c:	08003425 	.word	0x08003425
 8002940:	08003215 	.word	0x08003215
 8002944:	08003337 	.word	0x08003337
 8002948:	08002ee1 	.word	0x08002ee1
 800294c:	08002ed1 	.word	0x08002ed1
 8002950:	08003165 	.word	0x08003165
 8002954:	08002eb1 	.word	0x08002eb1
 8002958:	08002d11 	.word	0x08002d11
 800295c:	08002c0d 	.word	0x08002c0d
 8002960:	08002c87 	.word	0x08002c87
 8002964:	08002b91 	.word	0x08002b91
 8002968:	08002aed 	.word	0x08002aed
 800296c:	080029bf 	.word	0x080029bf
 8002970:	08002a8b 	.word	0x08002a8b
 8002974:	080029b7 	.word	0x080029b7
 8002978:	0800297d 	.word	0x0800297d
    			case evt_FromSleep:
    				Report(1, "Outoff SLEEP MODE\r\n");
 800297c:	4950      	ldr	r1, [pc, #320]	; (8002ac0 <main+0xa24>)
 800297e:	2001      	movs	r0, #1
 8002980:	f001 fe1a 	bl	80045b8 <Report>
    				HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8002984:	2201      	movs	r2, #1
 8002986:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800298a:	4845      	ldr	r0, [pc, #276]	; (8002aa0 <main+0xa04>)
 800298c:	f005 f89a 	bl	8007ac4 <HAL_GPIO_WritePin>
#ifdef SET_DISPLAY
    				ST7565_CMD_DISPLAY(CMD_DISPLAY_ON);
 8002990:	20af      	movs	r0, #175	; 0xaf
 8002992:	f7fe fccb 	bl	800132c <ST7565_CMD_DISPLAY>
#endif
#ifdef SET_BLE
    				putEvt(evt_WakeUp);
 8002996:	2013      	movs	r0, #19
 8002998:	f001 fa56 	bl	8003e48 <putEvt>
#endif
    				if (!start_sleep) start_sleep = get_tmr(WAIT_BEFORE_SLEEP);
 800299c:	4b3d      	ldr	r3, [pc, #244]	; (8002a94 <main+0x9f8>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	f040 855e 	bne.w	8003462 <main+0x13c6>
 80029a6:	201e      	movs	r0, #30
 80029a8:	f001 fcbe 	bl	8004328 <get_tmr>
 80029ac:	4603      	mov	r3, r0
 80029ae:	4a39      	ldr	r2, [pc, #228]	; (8002a94 <main+0x9f8>)
 80029b0:	6013      	str	r3, [r2, #0]
    			break;
 80029b2:	f000 bd56 	b.w	8003462 <main+0x13c6>
    			case evt_WakeUp:
#ifdef SET_BLE
    				bleWakeUp();
 80029b6:	f7ff f9ed 	bl	8001d94 <bleWakeUp>
#endif
    			break;
 80029ba:	f000 bd5d 	b.w	8003478 <main+0x13dc>
    			case evt_Band:
    				Band = newBand;
 80029be:	4b41      	ldr	r3, [pc, #260]	; (8002ac4 <main+0xa28>)
 80029c0:	781a      	ldrb	r2, [r3, #0]
 80029c2:	4b41      	ldr	r3, [pc, #260]	; (8002ac8 <main+0xa2c>)
 80029c4:	701a      	strb	r2, [r3, #0]
    				if (!rda5807_Set_Band(Band)) {
 80029c6:	4b40      	ldr	r3, [pc, #256]	; (8002ac8 <main+0xa2c>)
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	4618      	mov	r0, r3
 80029cc:	f002 ff0a 	bl	80057e4 <rda5807_Set_Band>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	f040 8547 	bne.w	8003466 <main+0x13ca>
    					sprintf(stb, "FM Band:%s", allBands[Band]);//(uint16_t)lBand, (uint16_t)rBand);
 80029d8:	4b3b      	ldr	r3, [pc, #236]	; (8002ac8 <main+0xa2c>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	461a      	mov	r2, r3
 80029de:	4b3b      	ldr	r3, [pc, #236]	; (8002acc <main+0xa30>)
 80029e0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80029e4:	f107 0310 	add.w	r3, r7, #16
 80029e8:	4939      	ldr	r1, [pc, #228]	; (8002ad0 <main+0xa34>)
 80029ea:	4618      	mov	r0, r3
 80029ec:	f00d f82e 	bl	800fa4c <siprintf>
    					showLine(stb, lin3, &lit, true);
 80029f0:	f107 020c 	add.w	r2, r7, #12
 80029f4:	f8b7 10ba 	ldrh.w	r1, [r7, #186]	; 0xba
 80029f8:	f107 0010 	add.w	r0, r7, #16
 80029fc:	2301      	movs	r3, #1
 80029fe:	f001 fbff 	bl	8004200 <showLine>
    					Report(1, "[que:%u] set new band=%u '%s'\r\n", cntEvt, Band, allBands[Band]);
 8002a02:	4b2a      	ldr	r3, [pc, #168]	; (8002aac <main+0xa10>)
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4b2f      	ldr	r3, [pc, #188]	; (8002ac8 <main+0xa2c>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	4b2d      	ldr	r3, [pc, #180]	; (8002ac8 <main+0xa2c>)
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	461a      	mov	r2, r3
 8002a16:	4b2d      	ldr	r3, [pc, #180]	; (8002acc <main+0xa30>)
 8002a18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a1c:	9300      	str	r3, [sp, #0]
 8002a1e:	4603      	mov	r3, r0
 8002a20:	460a      	mov	r2, r1
 8002a22:	492c      	ldr	r1, [pc, #176]	; (8002ad4 <main+0xa38>)
 8002a24:	2001      	movs	r0, #1
 8002a26:	f001 fdc7 	bl	80045b8 <Report>
    					if (next_evt == evt) {
 8002a2a:	4b2b      	ldr	r3, [pc, #172]	; (8002ad8 <main+0xa3c>)
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	4b1e      	ldr	r3, [pc, #120]	; (8002aa8 <main+0xa0c>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d120      	bne.n	8002a78 <main+0x9dc>
    						if ((Freq < lBand) || (Freq > rBand)) {
 8002a36:	4b29      	ldr	r3, [pc, #164]	; (8002adc <main+0xa40>)
 8002a38:	ed93 7a00 	vldr	s14, [r3]
 8002a3c:	4b28      	ldr	r3, [pc, #160]	; (8002ae0 <main+0xa44>)
 8002a3e:	edd3 7a00 	vldr	s15, [r3]
 8002a42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a4a:	d40c      	bmi.n	8002a66 <main+0x9ca>
 8002a4c:	4b23      	ldr	r3, [pc, #140]	; (8002adc <main+0xa40>)
 8002a4e:	ed93 7a00 	vldr	s14, [r3]
 8002a52:	4b24      	ldr	r3, [pc, #144]	; (8002ae4 <main+0xa48>)
 8002a54:	edd3 7a00 	vldr	s15, [r3]
 8002a58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a60:	dc01      	bgt.n	8002a66 <main+0x9ca>
    					} else {
    						next_evt = evt;
    						putEvt(evt_Freq);
    					}
    				}
    			break;
 8002a62:	f000 bd00 	b.w	8003466 <main+0x13ca>
    							newFreq = lBand;
 8002a66:	4b1e      	ldr	r3, [pc, #120]	; (8002ae0 <main+0xa44>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a1f      	ldr	r2, [pc, #124]	; (8002ae8 <main+0xa4c>)
 8002a6c:	6013      	str	r3, [r2, #0]
    							putEvt(evt_Freq);
 8002a6e:	200c      	movs	r0, #12
 8002a70:	f001 f9ea 	bl	8003e48 <putEvt>
    			break;
 8002a74:	f000 bcf7 	b.w	8003466 <main+0x13ca>
    						next_evt = evt;
 8002a78:	4b0b      	ldr	r3, [pc, #44]	; (8002aa8 <main+0xa0c>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a16      	ldr	r2, [pc, #88]	; (8002ad8 <main+0xa3c>)
 8002a7e:	6013      	str	r3, [r2, #0]
    						putEvt(evt_Freq);
 8002a80:	200c      	movs	r0, #12
 8002a82:	f001 f9e1 	bl	8003e48 <putEvt>
    			break;
 8002a86:	f000 bcee 	b.w	8003466 <main+0x13ca>
    			case evt_Cfg:
    				showCfg();
 8002a8a:	f7ff f937 	bl	8001cfc <showCfg>
    			break;
 8002a8e:	f000 bcf3 	b.w	8003478 <main+0x13dc>
 8002a92:	bf00      	nop
 8002a94:	20003584 	.word	0x20003584
 8002a98:	08013828 	.word	0x08013828
 8002a9c:	0801384c 	.word	0x0801384c
 8002aa0:	48000800 	.word	0x48000800
 8002aa4:	20003588 	.word	0x20003588
 8002aa8:	200001c4 	.word	0x200001c4
 8002aac:	20001d64 	.word	0x20001d64
 8002ab0:	20000070 	.word	0x20000070
 8002ab4:	08013858 	.word	0x08013858
 8002ab8:	08013874 	.word	0x08013874
 8002abc:	200010c4 	.word	0x200010c4
 8002ac0:	08013884 	.word	0x08013884
 8002ac4:	200001e5 	.word	0x200001e5
 8002ac8:	200001e4 	.word	0x200001e4
 8002acc:	200001f0 	.word	0x200001f0
 8002ad0:	08013780 	.word	0x08013780
 8002ad4:	08013898 	.word	0x08013898
 8002ad8:	200001c8 	.word	0x200001c8
 8002adc:	200001dc 	.word	0x200001dc
 8002ae0:	20002d94 	.word	0x20002d94
 8002ae4:	20002d98 	.word	0x20002d98
 8002ae8:	200001e0 	.word	0x200001e0
    			case evt_List:
    				next_evt = evt_Freq;
 8002aec:	4b94      	ldr	r3, [pc, #592]	; (8002d40 <main+0xca4>)
 8002aee:	220c      	movs	r2, #12
 8002af0:	601a      	str	r2, [r3, #0]
    				newFreq = getNextList(Freq, seek_up, &newBand);
 8002af2:	4b94      	ldr	r3, [pc, #592]	; (8002d44 <main+0xca8>)
 8002af4:	edd3 7a00 	vldr	s15, [r3]
 8002af8:	4b93      	ldr	r3, [pc, #588]	; (8002d48 <main+0xcac>)
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	4993      	ldr	r1, [pc, #588]	; (8002d4c <main+0xcb0>)
 8002b00:	4618      	mov	r0, r3
 8002b02:	eeb0 0a67 	vmov.f32	s0, s15
 8002b06:	f001 fa97 	bl	8004038 <getNextList>
 8002b0a:	eef0 7a40 	vmov.f32	s15, s0
 8002b0e:	4b90      	ldr	r3, [pc, #576]	; (8002d50 <main+0xcb4>)
 8002b10:	edc3 7a00 	vstr	s15, [r3]
					if (newBand == Band) {
 8002b14:	4b8d      	ldr	r3, [pc, #564]	; (8002d4c <main+0xcb0>)
 8002b16:	781a      	ldrb	r2, [r3, #0]
 8002b18:	4b8e      	ldr	r3, [pc, #568]	; (8002d54 <main+0xcb8>)
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d119      	bne.n	8002b54 <main+0xab8>
						Report(1, "Band = newBand = %u -> goto set newFreq to %.1f (up = %u)\r\n", newBand, newFreq, seek_up);
 8002b20:	4b8a      	ldr	r3, [pc, #552]	; (8002d4c <main+0xcb0>)
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	461c      	mov	r4, r3
 8002b26:	4b8a      	ldr	r3, [pc, #552]	; (8002d50 <main+0xcb4>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7fd fd0c 	bl	8000548 <__aeabi_f2d>
 8002b30:	4602      	mov	r2, r0
 8002b32:	460b      	mov	r3, r1
 8002b34:	4984      	ldr	r1, [pc, #528]	; (8002d48 <main+0xcac>)
 8002b36:	7809      	ldrb	r1, [r1, #0]
 8002b38:	b2c9      	uxtb	r1, r1
 8002b3a:	9102      	str	r1, [sp, #8]
 8002b3c:	e9cd 2300 	strd	r2, r3, [sp]
 8002b40:	4622      	mov	r2, r4
 8002b42:	4985      	ldr	r1, [pc, #532]	; (8002d58 <main+0xcbc>)
 8002b44:	2001      	movs	r0, #1
 8002b46:	f001 fd37 	bl	80045b8 <Report>
    					putEvt(evt_Freq);
 8002b4a:	200c      	movs	r0, #12
 8002b4c:	f001 f97c 	bl	8003e48 <putEvt>
					} else {
						Report(1, "Band = %u -> goto set newBand to %u (newFreq to %.1f up = %u)\r\n", Band, newBand, newFreq, seek_up);
    					putEvt(evt_Band);
					}
    			break;
 8002b50:	f000 bc92 	b.w	8003478 <main+0x13dc>
						Report(1, "Band = %u -> goto set newBand to %u (newFreq to %.1f up = %u)\r\n", Band, newBand, newFreq, seek_up);
 8002b54:	4b7f      	ldr	r3, [pc, #508]	; (8002d54 <main+0xcb8>)
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	461c      	mov	r4, r3
 8002b5a:	4b7c      	ldr	r3, [pc, #496]	; (8002d4c <main+0xcb0>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	461d      	mov	r5, r3
 8002b60:	4b7b      	ldr	r3, [pc, #492]	; (8002d50 <main+0xcb4>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7fd fcef 	bl	8000548 <__aeabi_f2d>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	4976      	ldr	r1, [pc, #472]	; (8002d48 <main+0xcac>)
 8002b70:	7809      	ldrb	r1, [r1, #0]
 8002b72:	b2c9      	uxtb	r1, r1
 8002b74:	9102      	str	r1, [sp, #8]
 8002b76:	e9cd 2300 	strd	r2, r3, [sp]
 8002b7a:	462b      	mov	r3, r5
 8002b7c:	4622      	mov	r2, r4
 8002b7e:	4977      	ldr	r1, [pc, #476]	; (8002d5c <main+0xcc0>)
 8002b80:	2001      	movs	r0, #1
 8002b82:	f001 fd19 	bl	80045b8 <Report>
    					putEvt(evt_Band);
 8002b86:	2011      	movs	r0, #17
 8002b88:	f001 f95e 	bl	8003e48 <putEvt>
    			break;
 8002b8c:	f000 bc74 	b.w	8003478 <main+0x13dc>
    			case evt_Bass:
    				if (newBassBoost != BassBoost) {
 8002b90:	4b73      	ldr	r3, [pc, #460]	; (8002d60 <main+0xcc4>)
 8002b92:	781a      	ldrb	r2, [r3, #0]
 8002b94:	4b73      	ldr	r3, [pc, #460]	; (8002d64 <main+0xcc8>)
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	f000 8466 	beq.w	800346a <main+0x13ce>
    					BassBoost = newBassBoost;
 8002b9e:	4b70      	ldr	r3, [pc, #448]	; (8002d60 <main+0xcc4>)
 8002ba0:	781a      	ldrb	r2, [r3, #0]
 8002ba2:	4b70      	ldr	r3, [pc, #448]	; (8002d64 <main+0xcc8>)
 8002ba4:	701a      	strb	r2, [r3, #0]
    					rda5807_SetBassBoost(BassBoost);
 8002ba6:	4b6f      	ldr	r3, [pc, #444]	; (8002d64 <main+0xcc8>)
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f002 fcda 	bl	8005564 <rda5807_SetBassBoost>
    					//
    					if (noMute)
 8002bb0:	4b6d      	ldr	r3, [pc, #436]	; (8002d68 <main+0xccc>)
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00a      	beq.n	8002bce <main+0xb32>
    						sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 8002bb8:	4b6a      	ldr	r3, [pc, #424]	; (8002d64 <main+0xcc8>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	4b6b      	ldr	r3, [pc, #428]	; (8002d6c <main+0xcd0>)
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002bc6:	496a      	ldr	r1, [pc, #424]	; (8002d70 <main+0xcd4>)
 8002bc8:	f00c ff40 	bl	800fa4c <siprintf>
 8002bcc:	e009      	b.n	8002be2 <main+0xb46>
    					else
    						sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 8002bce:	4b65      	ldr	r3, [pc, #404]	; (8002d64 <main+0xcc8>)
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	4b65      	ldr	r3, [pc, #404]	; (8002d6c <main+0xcd0>)
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002bdc:	4965      	ldr	r1, [pc, #404]	; (8002d74 <main+0xcd8>)
 8002bde:	f00c ff35 	bl	800fa4c <siprintf>
    					showLine(st, lin4, &lim, true);
 8002be2:	f107 0208 	add.w	r2, r7, #8
 8002be6:	f8b7 10b8 	ldrh.w	r1, [r7, #184]	; 0xb8
 8002bea:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002bee:	2301      	movs	r3, #1
 8002bf0:	f001 fb06 	bl	8004200 <showLine>
    					Report(1, "[que:%u] set new BassBoost to %u\r\n", cntEvt, BassBoost);
 8002bf4:	4b60      	ldr	r3, [pc, #384]	; (8002d78 <main+0xcdc>)
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	4b59      	ldr	r3, [pc, #356]	; (8002d64 <main+0xcc8>)
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	495e      	ldr	r1, [pc, #376]	; (8002d7c <main+0xce0>)
 8002c02:	2001      	movs	r0, #1
 8002c04:	f001 fcd8 	bl	80045b8 <Report>
    				}
    			break;
 8002c08:	f000 bc2f 	b.w	800346a <main+0x13ce>
    			case evt_Vol:
    				if (newVolume != Volume) {
 8002c0c:	4b5c      	ldr	r3, [pc, #368]	; (8002d80 <main+0xce4>)
 8002c0e:	781a      	ldrb	r2, [r3, #0]
 8002c10:	4b56      	ldr	r3, [pc, #344]	; (8002d6c <main+0xcd0>)
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	f000 842a 	beq.w	800346e <main+0x13d2>
    					Volume = newVolume;
 8002c1a:	4b59      	ldr	r3, [pc, #356]	; (8002d80 <main+0xce4>)
 8002c1c:	781a      	ldrb	r2, [r3, #0]
 8002c1e:	4b53      	ldr	r3, [pc, #332]	; (8002d6c <main+0xcd0>)
 8002c20:	701a      	strb	r2, [r3, #0]
    					rda5807_SetVolume(Volume);
 8002c22:	4b52      	ldr	r3, [pc, #328]	; (8002d6c <main+0xcd0>)
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f002 fc54 	bl	80054d4 <rda5807_SetVolume>
    					//
    					if (noMute)
 8002c2c:	4b4e      	ldr	r3, [pc, #312]	; (8002d68 <main+0xccc>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d00a      	beq.n	8002c4a <main+0xbae>
    						sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 8002c34:	4b4b      	ldr	r3, [pc, #300]	; (8002d64 <main+0xcc8>)
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	461a      	mov	r2, r3
 8002c3a:	4b4c      	ldr	r3, [pc, #304]	; (8002d6c <main+0xcd0>)
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002c42:	494b      	ldr	r1, [pc, #300]	; (8002d70 <main+0xcd4>)
 8002c44:	f00c ff02 	bl	800fa4c <siprintf>
 8002c48:	e009      	b.n	8002c5e <main+0xbc2>
    					else
    						sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 8002c4a:	4b46      	ldr	r3, [pc, #280]	; (8002d64 <main+0xcc8>)
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	461a      	mov	r2, r3
 8002c50:	4b46      	ldr	r3, [pc, #280]	; (8002d6c <main+0xcd0>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002c58:	4946      	ldr	r1, [pc, #280]	; (8002d74 <main+0xcd8>)
 8002c5a:	f00c fef7 	bl	800fa4c <siprintf>
    					showLine(st, lin4, &lim, true);
 8002c5e:	f107 0208 	add.w	r2, r7, #8
 8002c62:	f8b7 10b8 	ldrh.w	r1, [r7, #184]	; 0xb8
 8002c66:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	f001 fac8 	bl	8004200 <showLine>
    					Report(1, "[que:%u] set new Volume to %u\r\n", cntEvt, Volume);
 8002c70:	4b41      	ldr	r3, [pc, #260]	; (8002d78 <main+0xcdc>)
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	461a      	mov	r2, r3
 8002c78:	4b3c      	ldr	r3, [pc, #240]	; (8002d6c <main+0xcd0>)
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	4941      	ldr	r1, [pc, #260]	; (8002d84 <main+0xce8>)
 8002c7e:	2001      	movs	r0, #1
 8002c80:	f001 fc9a 	bl	80045b8 <Report>
    				}
    			break;
 8002c84:	e3f3      	b.n	800346e <main+0x13d2>
    			case evt_Mute:
    				noMute = (~noMute) & 1;
 8002c86:	4b38      	ldr	r3, [pc, #224]	; (8002d68 <main+0xccc>)
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	bf0c      	ite	eq
 8002c92:	2301      	moveq	r3, #1
 8002c94:	2300      	movne	r3, #0
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	461a      	mov	r2, r3
 8002c9a:	4b33      	ldr	r3, [pc, #204]	; (8002d68 <main+0xccc>)
 8002c9c:	701a      	strb	r2, [r3, #0]
    				rda5807_Set_Mute(noMute);
 8002c9e:	4b32      	ldr	r3, [pc, #200]	; (8002d68 <main+0xccc>)
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f002 fe0a 	bl	80058bc <rda5807_Set_Mute>
    				//
    				if (noMute)
 8002ca8:	4b2f      	ldr	r3, [pc, #188]	; (8002d68 <main+0xccc>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d00a      	beq.n	8002cc6 <main+0xc2a>
    					sprintf(st, "Bass:%u Vol:%u", BassBoost, Volume);
 8002cb0:	4b2c      	ldr	r3, [pc, #176]	; (8002d64 <main+0xcc8>)
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	4b2d      	ldr	r3, [pc, #180]	; (8002d6c <main+0xcd0>)
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002cbe:	492c      	ldr	r1, [pc, #176]	; (8002d70 <main+0xcd4>)
 8002cc0:	f00c fec4 	bl	800fa4c <siprintf>
 8002cc4:	e009      	b.n	8002cda <main+0xc3e>
    				else
    					sprintf(st, "Bass:%u Vol:%u M", BassBoost, Volume);
 8002cc6:	4b27      	ldr	r3, [pc, #156]	; (8002d64 <main+0xcc8>)
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	461a      	mov	r2, r3
 8002ccc:	4b27      	ldr	r3, [pc, #156]	; (8002d6c <main+0xcd0>)
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002cd4:	4927      	ldr	r1, [pc, #156]	; (8002d74 <main+0xcd8>)
 8002cd6:	f00c feb9 	bl	800fa4c <siprintf>
    				showLine(st, lin4, &lim, true);
 8002cda:	f107 0208 	add.w	r2, r7, #8
 8002cde:	f8b7 10b8 	ldrh.w	r1, [r7, #184]	; 0xb8
 8002ce2:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	f001 fa8a 	bl	8004200 <showLine>
    				Report(1, "[que:%u] set Mute to %u\r\n", cntEvt, (~noMute) & 1);
 8002cec:	4b22      	ldr	r3, [pc, #136]	; (8002d78 <main+0xcdc>)
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	4b1c      	ldr	r3, [pc, #112]	; (8002d68 <main+0xccc>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	f003 0301 	and.w	r3, r3, #1
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	bf0c      	ite	eq
 8002d00:	2301      	moveq	r3, #1
 8002d02:	2300      	movne	r3, #0
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	4920      	ldr	r1, [pc, #128]	; (8002d88 <main+0xcec>)
 8002d08:	2001      	movs	r0, #1
 8002d0a:	f001 fc55 	bl	80045b8 <Report>
    			break;
 8002d0e:	e3b3      	b.n	8003478 <main+0x13dc>
    			case evt_Freq:
    				if ((newFreq >= lBand) && (newFreq <= rBand)) {
 8002d10:	4b0f      	ldr	r3, [pc, #60]	; (8002d50 <main+0xcb4>)
 8002d12:	ed93 7a00 	vldr	s14, [r3]
 8002d16:	4b1d      	ldr	r3, [pc, #116]	; (8002d8c <main+0xcf0>)
 8002d18:	edd3 7a00 	vldr	s15, [r3]
 8002d1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d24:	da00      	bge.n	8002d28 <main+0xc8c>
    						sprintf(sta, "%s", nameStation(Freq));
    						showLine(sta, lin6, &lia, true);
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
    					}
    				}
				break;
 8002d26:	e3a4      	b.n	8003472 <main+0x13d6>
    				if ((newFreq >= lBand) && (newFreq <= rBand)) {
 8002d28:	4b09      	ldr	r3, [pc, #36]	; (8002d50 <main+0xcb4>)
 8002d2a:	ed93 7a00 	vldr	s14, [r3]
 8002d2e:	4b18      	ldr	r3, [pc, #96]	; (8002d90 <main+0xcf4>)
 8002d30:	edd3 7a00 	vldr	s15, [r3]
 8002d34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d3c:	d92a      	bls.n	8002d94 <main+0xcf8>
				break;
 8002d3e:	e398      	b.n	8003472 <main+0x13d6>
 8002d40:	200001c8 	.word	0x200001c8
 8002d44:	200001dc 	.word	0x200001dc
 8002d48:	200001e6 	.word	0x200001e6
 8002d4c:	200001e5 	.word	0x200001e5
 8002d50:	200001e0 	.word	0x200001e0
 8002d54:	200001e4 	.word	0x200001e4
 8002d58:	080138b8 	.word	0x080138b8
 8002d5c:	080138f4 	.word	0x080138f4
 8002d60:	20002da3 	.word	0x20002da3
 8002d64:	20002da2 	.word	0x20002da2
 8002d68:	200001e9 	.word	0x200001e9
 8002d6c:	200001e7 	.word	0x200001e7
 8002d70:	0801378c 	.word	0x0801378c
 8002d74:	08013934 	.word	0x08013934
 8002d78:	20001d64 	.word	0x20001d64
 8002d7c:	08013948 	.word	0x08013948
 8002d80:	200001e8 	.word	0x200001e8
 8002d84:	0801396c 	.word	0x0801396c
 8002d88:	0801398c 	.word	0x0801398c
 8002d8c:	20002d94 	.word	0x20002d94
 8002d90:	20002d98 	.word	0x20002d98
    					if (newFreq != Freq) {
 8002d94:	4bbb      	ldr	r3, [pc, #748]	; (8003084 <main+0xfe8>)
 8002d96:	ed93 7a00 	vldr	s14, [r3]
 8002d9a:	4bbb      	ldr	r3, [pc, #748]	; (8003088 <main+0xfec>)
 8002d9c:	edd3 7a00 	vldr	s15, [r3]
 8002da0:	eeb4 7a67 	vcmp.f32	s14, s15
 8002da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da8:	f000 8363 	beq.w	8003472 <main+0x13d6>
    						Freq = newFreq;
 8002dac:	4bb5      	ldr	r3, [pc, #724]	; (8003084 <main+0xfe8>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4ab5      	ldr	r2, [pc, #724]	; (8003088 <main+0xfec>)
 8002db2:	6013      	str	r3, [r2, #0]
    						uint16_t fr = (uint16_t)(Freq * 10);
 8002db4:	4bb4      	ldr	r3, [pc, #720]	; (8003088 <main+0xfec>)
 8002db6:	edd3 7a00 	vldr	s15, [r3]
 8002dba:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002dbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dc6:	ee17 3a90 	vmov	r3, s15
 8002dca:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
    						rda5807_SetFreq_In100Khz(fr);
 8002dce:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f002 fbe6 	bl	80055a4 <rda5807_SetFreq_In100Khz>
    						stereo = rda5807_Get_StereoMonoFlag();
 8002dd8:	f002 fcda 	bl	8005790 <rda5807_Get_StereoMonoFlag>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	461a      	mov	r2, r3
 8002de0:	4baa      	ldr	r3, [pc, #680]	; (800308c <main+0xff0>)
 8002de2:	701a      	strb	r2, [r3, #0]
    						Chan = rda5807_Get_Channel();
 8002de4:	f002 fcec 	bl	80057c0 <rda5807_Get_Channel>
 8002de8:	4603      	mov	r3, r0
 8002dea:	461a      	mov	r2, r3
 8002dec:	4ba8      	ldr	r3, [pc, #672]	; (8003090 <main+0xff4>)
 8002dee:	801a      	strh	r2, [r3, #0]
    						if (stereo)
 8002df0:	4ba6      	ldr	r3, [pc, #664]	; (800308c <main+0xff0>)
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d012      	beq.n	8002e1e <main+0xd82>
    							sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 8002df8:	4ba6      	ldr	r3, [pc, #664]	; (8003094 <main+0xff8>)
 8002dfa:	881b      	ldrh	r3, [r3, #0]
 8002dfc:	461c      	mov	r4, r3
 8002dfe:	4ba2      	ldr	r3, [pc, #648]	; (8003088 <main+0xfec>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7fd fba0 	bl	8000548 <__aeabi_f2d>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002e10:	e9cd 2300 	strd	r2, r3, [sp]
 8002e14:	4622      	mov	r2, r4
 8002e16:	49a0      	ldr	r1, [pc, #640]	; (8003098 <main+0xffc>)
 8002e18:	f00c fe18 	bl	800fa4c <siprintf>
 8002e1c:	e011      	b.n	8002e42 <main+0xda6>
    							sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 8002e1e:	4b9d      	ldr	r3, [pc, #628]	; (8003094 <main+0xff8>)
 8002e20:	881b      	ldrh	r3, [r3, #0]
 8002e22:	461c      	mov	r4, r3
 8002e24:	4b98      	ldr	r3, [pc, #608]	; (8003088 <main+0xfec>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7fd fb8d 	bl	8000548 <__aeabi_f2d>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	460b      	mov	r3, r1
 8002e32:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002e36:	e9cd 2300 	strd	r2, r3, [sp]
 8002e3a:	4622      	mov	r2, r4
 8002e3c:	4997      	ldr	r1, [pc, #604]	; (800309c <main+0x1000>)
 8002e3e:	f00c fe05 	bl	800fa4c <siprintf>
    						showLine(st, lin5, &lil, false);
 8002e42:	1d3a      	adds	r2, r7, #4
 8002e44:	f8b7 10b6 	ldrh.w	r1, [r7, #182]	; 0xb6
 8002e48:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	f001 f9d7 	bl	8004200 <showLine>
    						sprintf(sta, "%s", nameStation(Freq));
 8002e52:	4b8d      	ldr	r3, [pc, #564]	; (8003088 <main+0xfec>)
 8002e54:	edd3 7a00 	vldr	s15, [r3]
 8002e58:	eeb0 0a67 	vmov.f32	s0, s15
 8002e5c:	f001 f8a6 	bl	8003fac <nameStation>
 8002e60:	4602      	mov	r2, r0
 8002e62:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e66:	498e      	ldr	r1, [pc, #568]	; (80030a0 <main+0x1004>)
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f00c fdef 	bl	800fa4c <siprintf>
    						showLine(sta, lin6, &lia, true);
 8002e6e:	463a      	mov	r2, r7
 8002e70:	f8b7 10b4 	ldrh.w	r1, [r7, #180]	; 0xb4
 8002e74:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8002e78:	2301      	movs	r3, #1
 8002e7a:	f001 f9c1 	bl	8004200 <showLine>
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
 8002e7e:	4b89      	ldr	r3, [pc, #548]	; (80030a4 <main+0x1008>)
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	461c      	mov	r4, r3
 8002e86:	4b80      	ldr	r3, [pc, #512]	; (8003088 <main+0xfec>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7fd fb5c 	bl	8000548 <__aeabi_f2d>
 8002e90:	4602      	mov	r2, r0
 8002e92:	460b      	mov	r3, r1
 8002e94:	497e      	ldr	r1, [pc, #504]	; (8003090 <main+0xff4>)
 8002e96:	8809      	ldrh	r1, [r1, #0]
 8002e98:	9103      	str	r1, [sp, #12]
 8002e9a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002e9e:	9102      	str	r1, [sp, #8]
 8002ea0:	e9cd 2300 	strd	r2, r3, [sp]
 8002ea4:	4622      	mov	r2, r4
 8002ea6:	4980      	ldr	r1, [pc, #512]	; (80030a8 <main+0x100c>)
 8002ea8:	2001      	movs	r0, #1
 8002eaa:	f001 fb85 	bl	80045b8 <Report>
				break;
 8002eae:	e2e0      	b.n	8003472 <main+0x13d6>
    			case evt_Scan:
    				if (!scan) {
 8002eb0:	4b7e      	ldr	r3, [pc, #504]	; (80030ac <main+0x1010>)
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	f040 82dd 	bne.w	8003476 <main+0x13da>
    					scan = 1;
 8002ebc:	4b7b      	ldr	r3, [pc, #492]	; (80030ac <main+0x1010>)
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	701a      	strb	r2, [r3, #0]
    					rda5807_StartSeek(seek_up);
 8002ec2:	4b7b      	ldr	r3, [pc, #492]	; (80030b0 <main+0x1014>)
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f002 fc25 	bl	8005718 <rda5807_StartSeek>
    				}
    			break;
 8002ece:	e2d2      	b.n	8003476 <main+0x13da>
    			case evt_Ver:
    				Report(1, "Ver.%s\r\n", ver);
 8002ed0:	4b78      	ldr	r3, [pc, #480]	; (80030b4 <main+0x1018>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	4978      	ldr	r1, [pc, #480]	; (80030b8 <main+0x101c>)
 8002ed8:	2001      	movs	r0, #1
 8002eda:	f001 fb6d 	bl	80045b8 <Report>
    			break;
 8002ede:	e2cb      	b.n	8003478 <main+0x13dc>
    			case evt_Sec:
    			{
#ifdef SET_DISPLAY
    				dl = sec2str(st);
 8002ee0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f001 facd 	bl	8004484 <sec2str>
 8002eea:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
    				x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 8002eee:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ef8:	fb02 f303 	mul.w	r3, r2, r3
 8002efc:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002f00:	105b      	asrs	r3, r3, #1
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f08:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
    				ST7565_Print(x, lin1, st, &Font_6x8, 0, PIX_OFF);
 8002f0c:	f9b7 00b2 	ldrsh.w	r0, [r7, #178]	; 0xb2
 8002f10:	f9b7 10be 	ldrsh.w	r1, [r7, #190]	; 0xbe
 8002f14:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002f18:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002f1c:	2400      	movs	r4, #0
 8002f1e:	9401      	str	r4, [sp, #4]
 8002f20:	2400      	movs	r4, #0
 8002f22:	9400      	str	r4, [sp, #0]
 8002f24:	f7fe fc22 	bl	800176c <ST7565_Print>
#endif
    				//
    				if (scan) {
 8002f28:	4b60      	ldr	r3, [pc, #384]	; (80030ac <main+0x1010>)
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d04f      	beq.n	8002fd2 <main+0xf36>
    					if (rda5807_Get_SeekTuneReadyFlag()) {
 8002f32:	f002 fc1b 	bl	800576c <rda5807_Get_SeekTuneReadyFlag>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d04a      	beq.n	8002fd2 <main+0xf36>
    						Freq = (float)rda5807_GetFreq_In100Khz();
 8002f3c:	f002 fbac 	bl	8005698 <rda5807_GetFreq_In100Khz>
 8002f40:	4603      	mov	r3, r0
 8002f42:	ee07 3a90 	vmov	s15, r3
 8002f46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f4a:	4b4f      	ldr	r3, [pc, #316]	; (8003088 <main+0xfec>)
 8002f4c:	edc3 7a00 	vstr	s15, [r3]
    						Freq /= 10;
 8002f50:	4b4d      	ldr	r3, [pc, #308]	; (8003088 <main+0xfec>)
 8002f52:	ed93 7a00 	vldr	s14, [r3]
 8002f56:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002f5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f5e:	4b4a      	ldr	r3, [pc, #296]	; (8003088 <main+0xfec>)
 8002f60:	edc3 7a00 	vstr	s15, [r3]
    						scan = 0;
 8002f64:	4b51      	ldr	r3, [pc, #324]	; (80030ac <main+0x1010>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	701a      	strb	r2, [r3, #0]
    						Chan = rda5807_Get_Channel();
 8002f6a:	f002 fc29 	bl	80057c0 <rda5807_Get_Channel>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	461a      	mov	r2, r3
 8002f72:	4b47      	ldr	r3, [pc, #284]	; (8003090 <main+0xff4>)
 8002f74:	801a      	strh	r2, [r3, #0]
    						sprintf(sta, "%s", nameStation(Freq));
 8002f76:	4b44      	ldr	r3, [pc, #272]	; (8003088 <main+0xfec>)
 8002f78:	edd3 7a00 	vldr	s15, [r3]
 8002f7c:	eeb0 0a67 	vmov.f32	s0, s15
 8002f80:	f001 f814 	bl	8003fac <nameStation>
 8002f84:	4602      	mov	r2, r0
 8002f86:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002f8a:	4945      	ldr	r1, [pc, #276]	; (80030a0 <main+0x1004>)
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f00c fd5d 	bl	800fa4c <siprintf>
    						showLine(sta, lin6, &lia, true);
 8002f92:	463a      	mov	r2, r7
 8002f94:	f8b7 10b4 	ldrh.w	r1, [r7, #180]	; 0xb4
 8002f98:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	f001 f92f 	bl	8004200 <showLine>
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
 8002fa2:	4b40      	ldr	r3, [pc, #256]	; (80030a4 <main+0x1008>)
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	461c      	mov	r4, r3
 8002faa:	4b37      	ldr	r3, [pc, #220]	; (8003088 <main+0xfec>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7fd faca 	bl	8000548 <__aeabi_f2d>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	4935      	ldr	r1, [pc, #212]	; (8003090 <main+0xff4>)
 8002fba:	8809      	ldrh	r1, [r1, #0]
 8002fbc:	9103      	str	r1, [sp, #12]
 8002fbe:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002fc2:	9102      	str	r1, [sp, #8]
 8002fc4:	e9cd 2300 	strd	r2, r3, [sp]
 8002fc8:	4622      	mov	r2, r4
 8002fca:	4937      	ldr	r1, [pc, #220]	; (80030a8 <main+0x100c>)
 8002fcc:	2001      	movs	r0, #1
 8002fce:	f001 faf3 	bl	80045b8 <Report>
    					}
    				}
    				//
    				uint16_t rssi = rda5807_rssi();
 8002fd2:	f002 f8a1 	bl	8005118 <rda5807_rssi>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
    				if (rssi != RSSI) {
 8002fdc:	4b2d      	ldr	r3, [pc, #180]	; (8003094 <main+0xff8>)
 8002fde:	881b      	ldrh	r3, [r3, #0]
 8002fe0:	f8b7 20a0 	ldrh.w	r2, [r7, #160]	; 0xa0
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d03a      	beq.n	800305e <main+0xfc2>
    					RSSI = rssi;
 8002fe8:	4a2a      	ldr	r2, [pc, #168]	; (8003094 <main+0xff8>)
 8002fea:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8002fee:	8013      	strh	r3, [r2, #0]
    					stereo = rda5807_Get_StereoMonoFlag();
 8002ff0:	f002 fbce 	bl	8005790 <rda5807_Get_StereoMonoFlag>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	4b24      	ldr	r3, [pc, #144]	; (800308c <main+0xff0>)
 8002ffa:	701a      	strb	r2, [r3, #0]
#ifdef SET_DISPLAY
    					if (stereo)
 8002ffc:	4b23      	ldr	r3, [pc, #140]	; (800308c <main+0xff0>)
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d012      	beq.n	800302a <main+0xf8e>
    						sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 8003004:	4b23      	ldr	r3, [pc, #140]	; (8003094 <main+0xff8>)
 8003006:	881b      	ldrh	r3, [r3, #0]
 8003008:	461c      	mov	r4, r3
 800300a:	4b1f      	ldr	r3, [pc, #124]	; (8003088 <main+0xfec>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4618      	mov	r0, r3
 8003010:	f7fd fa9a 	bl	8000548 <__aeabi_f2d>
 8003014:	4602      	mov	r2, r0
 8003016:	460b      	mov	r3, r1
 8003018:	f107 0050 	add.w	r0, r7, #80	; 0x50
 800301c:	e9cd 2300 	strd	r2, r3, [sp]
 8003020:	4622      	mov	r2, r4
 8003022:	491d      	ldr	r1, [pc, #116]	; (8003098 <main+0xffc>)
 8003024:	f00c fd12 	bl	800fa4c <siprintf>
 8003028:	e011      	b.n	800304e <main+0xfb2>
    					else
    						sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 800302a:	4b1a      	ldr	r3, [pc, #104]	; (8003094 <main+0xff8>)
 800302c:	881b      	ldrh	r3, [r3, #0]
 800302e:	461c      	mov	r4, r3
 8003030:	4b15      	ldr	r3, [pc, #84]	; (8003088 <main+0xfec>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4618      	mov	r0, r3
 8003036:	f7fd fa87 	bl	8000548 <__aeabi_f2d>
 800303a:	4602      	mov	r2, r0
 800303c:	460b      	mov	r3, r1
 800303e:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8003042:	e9cd 2300 	strd	r2, r3, [sp]
 8003046:	4622      	mov	r2, r4
 8003048:	4914      	ldr	r1, [pc, #80]	; (800309c <main+0x1000>)
 800304a:	f00c fcff 	bl	800fa4c <siprintf>
    					showLine(st, lin5, &lil, false);
 800304e:	1d3a      	adds	r2, r7, #4
 8003050:	f8b7 10b6 	ldrh.w	r1, [r7, #182]	; 0xb6
 8003054:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8003058:	2300      	movs	r3, #0
 800305a:	f001 f8d1 	bl	8004200 <showLine>
    					//showLine(sta, lin6, &lia, true);
    					////Report(1, "ChipID:0x%x Chan:%u Freq:%.2f RSSI:%u\r\n", rdaID, Chan, Freq, RSSI);
#endif
    				}
    				//
    				if (devError) {
 800305e:	4b17      	ldr	r3, [pc, #92]	; (80030bc <main+0x1020>)
 8003060:	881b      	ldrh	r3, [r3, #0]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d030      	beq.n	80030c8 <main+0x102c>
    					dl = sprintf(tmp, "devError : 0x%04X", devError);
 8003066:	4b15      	ldr	r3, [pc, #84]	; (80030bc <main+0x1020>)
 8003068:	881b      	ldrh	r3, [r3, #0]
 800306a:	461a      	mov	r2, r3
 800306c:	4914      	ldr	r1, [pc, #80]	; (80030c0 <main+0x1024>)
 800306e:	4815      	ldr	r0, [pc, #84]	; (80030c4 <main+0x1028>)
 8003070:	f00c fcec 	bl	800fa4c <siprintf>
 8003074:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
    					lastErr = devError;
 8003078:	4b10      	ldr	r3, [pc, #64]	; (80030bc <main+0x1020>)
 800307a:	881b      	ldrh	r3, [r3, #0]
 800307c:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
 8003080:	e036      	b.n	80030f0 <main+0x1054>
 8003082:	bf00      	nop
 8003084:	200001e0 	.word	0x200001e0
 8003088:	200001dc 	.word	0x200001dc
 800308c:	20002da4 	.word	0x20002da4
 8003090:	20002d9c 	.word	0x20002d9c
 8003094:	20002d9e 	.word	0x20002d9e
 8003098:	0801379c 	.word	0x0801379c
 800309c:	080137b0 	.word	0x080137b0
 80030a0:	080136b8 	.word	0x080136b8
 80030a4:	20001d64 	.word	0x20001d64
 80030a8:	080139a8 	.word	0x080139a8
 80030ac:	20002da1 	.word	0x20002da1
 80030b0:	200001e6 	.word	0x200001e6
 80030b4:	20000004 	.word	0x20000004
 80030b8:	080139d8 	.word	0x080139d8
 80030bc:	20001944 	.word	0x20001944
 80030c0:	080139e4 	.word	0x080139e4
 80030c4:	200010c4 	.word	0x200010c4
    				} else {
    					if (lastErr) {
 80030c8:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00c      	beq.n	80030ea <main+0x104e>
    						dl = sprintf(tmp, "Ver.%s", ver);
 80030d0:	4bb9      	ldr	r3, [pc, #740]	; (80033b8 <main+0x131c>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	461a      	mov	r2, r3
 80030d6:	49b9      	ldr	r1, [pc, #740]	; (80033bc <main+0x1320>)
 80030d8:	48b9      	ldr	r0, [pc, #740]	; (80033c0 <main+0x1324>)
 80030da:	f00c fcb7 	bl	800fa4c <siprintf>
 80030de:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
    						lastErr = devOK;
 80030e2:	2300      	movs	r3, #0
 80030e4:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
 80030e8:	e002      	b.n	80030f0 <main+0x1054>
    					} else dl = 0;
 80030ea:	2300      	movs	r3, #0
 80030ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    				}
#ifdef SET_DISPLAY
    				if (dl) {
 80030f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d032      	beq.n	800315e <main+0x10c2>
    					ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - Font_6x8.FontHeight, SCREEN_WIDTH - 1, Font_6x8.FontHeight, PIX_OFF);
 80030f8:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003102:	b29b      	uxth	r3, r3
 8003104:	b219      	sxth	r1, r3
 8003106:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 800310a:	b21b      	sxth	r3, r3
 800310c:	2200      	movs	r2, #0
 800310e:	9200      	str	r2, [sp, #0]
 8003110:	227f      	movs	r2, #127	; 0x7f
 8003112:	2000      	movs	r0, #0
 8003114:	f7fe fd83 	bl	8001c1e <ST7565_DrawFilledRectangle>
    					x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 8003118:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 800311c:	461a      	mov	r2, r3
 800311e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003122:	fb02 f303 	mul.w	r3, r2, r3
 8003126:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800312a:	105b      	asrs	r3, r3, #1
 800312c:	b29b      	uxth	r3, r3
 800312e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003132:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
    					ST7565_Print(x, SCREEN_HEIGHT - Font_6x8.FontHeight, tmp, &Font_6x8, 1, PIX_ON);
 8003136:	f9b7 00b2 	ldrsh.w	r0, [r7, #178]	; 0xb2
 800313a:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 800313e:	b29b      	uxth	r3, r3
 8003140:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003144:	b29b      	uxth	r3, r3
 8003146:	b219      	sxth	r1, r3
 8003148:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800314c:	2201      	movs	r2, #1
 800314e:	9201      	str	r2, [sp, #4]
 8003150:	2201      	movs	r2, #1
 8003152:	9200      	str	r2, [sp, #0]
 8003154:	4a9a      	ldr	r2, [pc, #616]	; (80033c0 <main+0x1324>)
 8003156:	f7fe fb09 	bl	800176c <ST7565_Print>
    					ST7565_Update();
 800315a:	f7fe f957 	bl	800140c <ST7565_Update>
    				}
    				//
    				ST7565_Update();
 800315e:	f7fe f955 	bl	800140c <ST7565_Update>
#endif
    			}
    			break;
 8003162:	e189      	b.n	8003478 <main+0x13dc>
    			case evt_Clr:
    				devError = devOK;
 8003164:	4b97      	ldr	r3, [pc, #604]	; (80033c4 <main+0x1328>)
 8003166:	2200      	movs	r2, #0
 8003168:	801a      	strh	r2, [r3, #0]
    				Report(1, "[que:%u] Clear all Errors...\r\n", cntEvt);
 800316a:	4b97      	ldr	r3, [pc, #604]	; (80033c8 <main+0x132c>)
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	b2db      	uxtb	r3, r3
 8003170:	461a      	mov	r2, r3
 8003172:	4996      	ldr	r1, [pc, #600]	; (80033cc <main+0x1330>)
 8003174:	2001      	movs	r0, #1
 8003176:	f001 fa1f 	bl	80045b8 <Report>
    			break;
 800317a:	e17d      	b.n	8003478 <main+0x13dc>
    			case evt_Help:
    				stx[0] = '\0';
 800317c:	4b94      	ldr	r3, [pc, #592]	; (80033d0 <main+0x1334>)
 800317e:	2200      	movs	r2, #0
 8003180:	701a      	strb	r2, [r3, #0]
    				for (int8_t i = 0; i < MAX_CMDS; i++) sprintf(stx+strlen(stx), "\t%s\r\n", s_cmds[i]);
 8003182:	2300      	movs	r3, #0
 8003184:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003188:	e015      	b.n	80031b6 <main+0x111a>
 800318a:	4891      	ldr	r0, [pc, #580]	; (80033d0 <main+0x1334>)
 800318c:	f7fd f820 	bl	80001d0 <strlen>
 8003190:	4603      	mov	r3, r0
 8003192:	4a8f      	ldr	r2, [pc, #572]	; (80033d0 <main+0x1334>)
 8003194:	1898      	adds	r0, r3, r2
 8003196:	f997 30d7 	ldrsb.w	r3, [r7, #215]	; 0xd7
 800319a:	4a8e      	ldr	r2, [pc, #568]	; (80033d4 <main+0x1338>)
 800319c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031a0:	461a      	mov	r2, r3
 80031a2:	498d      	ldr	r1, [pc, #564]	; (80033d8 <main+0x133c>)
 80031a4:	f00c fc52 	bl	800fa4c <siprintf>
 80031a8:	f997 30d7 	ldrsb.w	r3, [r7, #215]	; 0xd7
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	3301      	adds	r3, #1
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80031b6:	f997 30d7 	ldrsb.w	r3, [r7, #215]	; 0xd7
 80031ba:	2b14      	cmp	r3, #20
 80031bc:	dde5      	ble.n	800318a <main+0x10ee>
    				Report(0, "%s", stx);
 80031be:	4a84      	ldr	r2, [pc, #528]	; (80033d0 <main+0x1334>)
 80031c0:	4986      	ldr	r1, [pc, #536]	; (80033dc <main+0x1340>)
 80031c2:	2000      	movs	r0, #0
 80031c4:	f001 f9f8 	bl	80045b8 <Report>
    			break;
 80031c8:	e156      	b.n	8003478 <main+0x13dc>
    			case evt_Restart:
    				restart = 1;
 80031ca:	4b85      	ldr	r3, [pc, #532]	; (80033e0 <main+0x1344>)
 80031cc:	2201      	movs	r2, #1
 80031ce:	701a      	strb	r2, [r3, #0]
    				Report(1, "[que:%u] Restart system...\r\n", cntEvt);
 80031d0:	4b7d      	ldr	r3, [pc, #500]	; (80033c8 <main+0x132c>)
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	461a      	mov	r2, r3
 80031d8:	4982      	ldr	r1, [pc, #520]	; (80033e4 <main+0x1348>)
 80031da:	2001      	movs	r0, #1
 80031dc:	f001 f9ec 	bl	80045b8 <Report>
    			break;
 80031e0:	e14a      	b.n	8003478 <main+0x13dc>
    			case evt_Epoch:
    				set_Date(epoch);
 80031e2:	4b81      	ldr	r3, [pc, #516]	; (80033e8 <main+0x134c>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f001 f8ec 	bl	80043c4 <set_Date>
    				Report(1, "[que:%u] Set Unix TimeStamp to %lu\r\n", cntEvt, epoch);
 80031ec:	4b76      	ldr	r3, [pc, #472]	; (80033c8 <main+0x132c>)
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	461a      	mov	r2, r3
 80031f4:	4b7c      	ldr	r3, [pc, #496]	; (80033e8 <main+0x134c>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	497c      	ldr	r1, [pc, #496]	; (80033ec <main+0x1350>)
 80031fa:	2001      	movs	r0, #1
 80031fc:	f001 f9dc 	bl	80045b8 <Report>
    			break;
 8003200:	e13a      	b.n	8003478 <main+0x13dc>
    			case evt_Err:
    				Report(1, "[que:%u] Error input from uart\r\n", cntEvt);
 8003202:	4b71      	ldr	r3, [pc, #452]	; (80033c8 <main+0x132c>)
 8003204:	781b      	ldrb	r3, [r3, #0]
 8003206:	b2db      	uxtb	r3, r3
 8003208:	461a      	mov	r2, r3
 800320a:	4979      	ldr	r1, [pc, #484]	; (80033f0 <main+0x1354>)
 800320c:	2001      	movs	r0, #1
 800320e:	f001 f9d3 	bl	80045b8 <Report>
    			break;
 8003212:	e131      	b.n	8003478 <main+0x13dc>
#ifdef SET_W25FLASH
    			case evt_sRead:
    			case evt_sNext:
    			{
    				uint32_t w25_adr = (adr_sector * W25qxx_getSectorSize()) + offset_sector;
 8003214:	f003 fa6c 	bl	80066f0 <W25qxx_getSectorSize>
 8003218:	4603      	mov	r3, r0
 800321a:	4a76      	ldr	r2, [pc, #472]	; (80033f4 <main+0x1358>)
 800321c:	6812      	ldr	r2, [r2, #0]
 800321e:	fb02 f303 	mul.w	r3, r2, r3
 8003222:	4a75      	ldr	r2, [pc, #468]	; (80033f8 <main+0x135c>)
 8003224:	6812      	ldr	r2, [r2, #0]
 8003226:	4413      	add	r3, r2
 8003228:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    				uint32_t dlin = list_sector;
 800322c:	4b73      	ldr	r3, [pc, #460]	; (80033fc <main+0x1360>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    				int step = 32;
 8003234:	2320      	movs	r3, #32
 8003236:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    				uint32_t ind = 0;
 800323a:	2300      	movs	r3, #0
 800323c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    				W25qxx_ReadSector(fs_work, adr_sector, offset_sector, dlin);
 8003240:	4b6c      	ldr	r3, [pc, #432]	; (80033f4 <main+0x1358>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4619      	mov	r1, r3
 8003246:	4b6c      	ldr	r3, [pc, #432]	; (80033f8 <main+0x135c>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	461a      	mov	r2, r3
 800324c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003250:	486b      	ldr	r0, [pc, #428]	; (8003400 <main+0x1364>)
 8003252:	f003 fd5f 	bl	8006d14 <W25qxx_ReadSector>
    				Report(0, "Read sector:%d offset:%d len:%u\r\n", adr_sector, offset_sector, dlin);
 8003256:	4b67      	ldr	r3, [pc, #412]	; (80033f4 <main+0x1358>)
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	4b67      	ldr	r3, [pc, #412]	; (80033f8 <main+0x135c>)
 800325c:	6819      	ldr	r1, [r3, #0]
 800325e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003262:	9300      	str	r3, [sp, #0]
 8003264:	460b      	mov	r3, r1
 8003266:	4967      	ldr	r1, [pc, #412]	; (8003404 <main+0x1368>)
 8003268:	2000      	movs	r0, #0
 800326a:	f001 f9a5 	bl	80045b8 <Report>
    				while (ind < dlin) {
 800326e:	e05b      	b.n	8003328 <main+0x128c>
    					strf[0] = '\0';
 8003270:	4b65      	ldr	r3, [pc, #404]	; (8003408 <main+0x136c>)
 8003272:	2200      	movs	r2, #0
 8003274:	701a      	strb	r2, [r3, #0]
    					while (1) {
    						sprintf(strf+strlen(strf), "%06X ", (unsigned int)w25_adr);
 8003276:	4864      	ldr	r0, [pc, #400]	; (8003408 <main+0x136c>)
 8003278:	f7fc ffaa 	bl	80001d0 <strlen>
 800327c:	4603      	mov	r3, r0
 800327e:	4a62      	ldr	r2, [pc, #392]	; (8003408 <main+0x136c>)
 8003280:	4413      	add	r3, r2
 8003282:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003286:	4961      	ldr	r1, [pc, #388]	; (800340c <main+0x1370>)
 8003288:	4618      	mov	r0, r3
 800328a:	f00c fbdf 	bl	800fa4c <siprintf>
    						for (int i = 0; i < step; i++) sprintf(strf+strlen(strf), " %02X", fs_work[i + ind]);
 800328e:	2300      	movs	r3, #0
 8003290:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003294:	e015      	b.n	80032c2 <main+0x1226>
 8003296:	485c      	ldr	r0, [pc, #368]	; (8003408 <main+0x136c>)
 8003298:	f7fc ff9a 	bl	80001d0 <strlen>
 800329c:	4603      	mov	r3, r0
 800329e:	4a5a      	ldr	r2, [pc, #360]	; (8003408 <main+0x136c>)
 80032a0:	1898      	adds	r0, r3, r2
 80032a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80032a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80032aa:	4413      	add	r3, r2
 80032ac:	4a54      	ldr	r2, [pc, #336]	; (8003400 <main+0x1364>)
 80032ae:	5cd3      	ldrb	r3, [r2, r3]
 80032b0:	461a      	mov	r2, r3
 80032b2:	4957      	ldr	r1, [pc, #348]	; (8003410 <main+0x1374>)
 80032b4:	f00c fbca 	bl	800fa4c <siprintf>
 80032b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80032bc:	3301      	adds	r3, #1
 80032be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80032c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80032c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80032ca:	429a      	cmp	r2, r3
 80032cc:	dbe3      	blt.n	8003296 <main+0x11fa>
    						strcat(strf, "\r\n");
 80032ce:	484e      	ldr	r0, [pc, #312]	; (8003408 <main+0x136c>)
 80032d0:	f7fc ff7e 	bl	80001d0 <strlen>
 80032d4:	4603      	mov	r3, r0
 80032d6:	461a      	mov	r2, r3
 80032d8:	4b4b      	ldr	r3, [pc, #300]	; (8003408 <main+0x136c>)
 80032da:	4413      	add	r3, r2
 80032dc:	4a4d      	ldr	r2, [pc, #308]	; (8003414 <main+0x1378>)
 80032de:	8811      	ldrh	r1, [r2, #0]
 80032e0:	7892      	ldrb	r2, [r2, #2]
 80032e2:	8019      	strh	r1, [r3, #0]
 80032e4:	709a      	strb	r2, [r3, #2]
    						w25_adr += step;
 80032e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80032ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80032ee:	4413      	add	r3, r2
 80032f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    						ind += step;
 80032f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80032f8:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80032fc:	4413      	add	r3, r2
 80032fe:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    						if (!(ind % W25qxx_getPageSize())) break;
 8003302:	f003 fa01 	bl	8006708 <W25qxx_getPageSize>
 8003306:	4602      	mov	r2, r0
 8003308:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800330c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003310:	fb01 f202 	mul.w	r2, r1, r2
 8003314:	1a9b      	subs	r3, r3, r2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d000      	beq.n	800331c <main+0x1280>
    						sprintf(strf+strlen(strf), "%06X ", (unsigned int)w25_adr);
 800331a:	e7ac      	b.n	8003276 <main+0x11da>
    						if (!(ind % W25qxx_getPageSize())) break;
 800331c:	bf00      	nop
    					}
    					Report(0, "%s", strf);
 800331e:	4a3a      	ldr	r2, [pc, #232]	; (8003408 <main+0x136c>)
 8003320:	492e      	ldr	r1, [pc, #184]	; (80033dc <main+0x1340>)
 8003322:	2000      	movs	r0, #0
 8003324:	f001 f948 	bl	80045b8 <Report>
    				while (ind < dlin) {
 8003328:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800332c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003330:	429a      	cmp	r2, r3
 8003332:	d39d      	bcc.n	8003270 <main+0x11d4>
    				}
    			}
    			break;
 8003334:	e0a0      	b.n	8003478 <main+0x13dc>
    			case evt_sWrite:
    			{
    				uint32_t ss = W25qxx_getSectorSize();
 8003336:	f003 f9db 	bl	80066f0 <W25qxx_getSectorSize>
 800333a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4
    				if (!W25qxx_IsEmptySector(adr_sector, 0, ss)) W25qxx_EraseSector(adr_sector);
 800333e:	4b2d      	ldr	r3, [pc, #180]	; (80033f4 <main+0x1358>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003346:	2100      	movs	r1, #0
 8003348:	4618      	mov	r0, r3
 800334a:	f003 fa47 	bl	80067dc <W25qxx_IsEmptySector>
 800334e:	4603      	mov	r3, r0
 8003350:	f083 0301 	eor.w	r3, r3, #1
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d004      	beq.n	8003364 <main+0x12c8>
 800335a:	4b26      	ldr	r3, [pc, #152]	; (80033f4 <main+0x1358>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4618      	mov	r0, r3
 8003360:	f003 f9e0 	bl	8006724 <W25qxx_EraseSector>
    				memset(fs_work, byte_write, ss);
 8003364:	4b2c      	ldr	r3, [pc, #176]	; (8003418 <main+0x137c>)
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800336c:	4619      	mov	r1, r3
 800336e:	4824      	ldr	r0, [pc, #144]	; (8003400 <main+0x1364>)
 8003370:	f00b fdf4 	bl	800ef5c <memset>
    				if (len_write != -1) ss = len_write;
 8003374:	4b29      	ldr	r3, [pc, #164]	; (800341c <main+0x1380>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800337c:	d003      	beq.n	8003386 <main+0x12ea>
 800337e:	4b27      	ldr	r3, [pc, #156]	; (800341c <main+0x1380>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    				W25qxx_WriteSector(fs_work, adr_sector, offset_sector, ss);
 8003386:	4b1b      	ldr	r3, [pc, #108]	; (80033f4 <main+0x1358>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4619      	mov	r1, r3
 800338c:	4b1a      	ldr	r3, [pc, #104]	; (80033f8 <main+0x135c>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	461a      	mov	r2, r3
 8003392:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003396:	481a      	ldr	r0, [pc, #104]	; (8003400 <main+0x1364>)
 8003398:	f003 fb94 	bl	8006ac4 <W25qxx_WriteSector>
    				Report(0, "Fill sector:%d byte:%02X len:%d done\r\n", adr_sector, byte_write, ss);
 800339c:	4b15      	ldr	r3, [pc, #84]	; (80033f4 <main+0x1358>)
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	4b1d      	ldr	r3, [pc, #116]	; (8003418 <main+0x137c>)
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	4619      	mov	r1, r3
 80033a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	460b      	mov	r3, r1
 80033ae:	491c      	ldr	r1, [pc, #112]	; (8003420 <main+0x1384>)
 80033b0:	2000      	movs	r0, #0
 80033b2:	f001 f901 	bl	80045b8 <Report>
    			}
    			break;
 80033b6:	e05f      	b.n	8003478 <main+0x13dc>
 80033b8:	20000004 	.word	0x20000004
 80033bc:	08013764 	.word	0x08013764
 80033c0:	200010c4 	.word	0x200010c4
 80033c4:	20001944 	.word	0x20001944
 80033c8:	20001d64 	.word	0x20001d64
 80033cc:	080139f8 	.word	0x080139f8
 80033d0:	20000cc4 	.word	0x20000cc4
 80033d4:	2000001c 	.word	0x2000001c
 80033d8:	08013a18 	.word	0x08013a18
 80033dc:	080136b8 	.word	0x080136b8
 80033e0:	20001d5c 	.word	0x20001d5c
 80033e4:	08013a20 	.word	0x08013a20
 80033e8:	20000018 	.word	0x20000018
 80033ec:	08013a40 	.word	0x08013a40
 80033f0:	08013a68 	.word	0x08013a68
 80033f4:	20001d68 	.word	0x20001d68
 80033f8:	20001d6c 	.word	0x20001d6c
 80033fc:	20001d70 	.word	0x20001d70
 8003400:	20001d7c 	.word	0x20001d7c
 8003404:	08013a8c 	.word	0x08013a8c
 8003408:	20001544 	.word	0x20001544
 800340c:	08013ab0 	.word	0x08013ab0
 8003410:	08013ab8 	.word	0x08013ab8
 8003414:	08013ac0 	.word	0x08013ac0
 8003418:	200001d8 	.word	0x200001d8
 800341c:	20001d74 	.word	0x20001d74
 8003420:	08013ac4 	.word	0x08013ac4
    			case evt_sErase:
    				if (adr_sector == -1) {
 8003424:	4b67      	ldr	r3, [pc, #412]	; (80035c4 <main+0x1528>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800342c:	d10c      	bne.n	8003448 <main+0x13ac>
    					Report(1, "Erase flash");
 800342e:	4966      	ldr	r1, [pc, #408]	; (80035c8 <main+0x152c>)
 8003430:	2001      	movs	r0, #1
 8003432:	f001 f8c1 	bl	80045b8 <Report>
    					flag_sector = true;
 8003436:	4b65      	ldr	r3, [pc, #404]	; (80035cc <main+0x1530>)
 8003438:	2201      	movs	r2, #1
 800343a:	701a      	strb	r2, [r3, #0]
    					btime = HAL_GetTick();
 800343c:	f003 fd68 	bl	8006f10 <HAL_GetTick>
 8003440:	4603      	mov	r3, r0
 8003442:	4a63      	ldr	r2, [pc, #396]	; (80035d0 <main+0x1534>)
 8003444:	6013      	str	r3, [r2, #0]
    				} else {
    					W25qxx_EraseSector(adr_sector);
    					Report(1, "Erase sector:%d done\r\n", adr_sector);
    				}
    			break;
 8003446:	e017      	b.n	8003478 <main+0x13dc>
    					W25qxx_EraseSector(adr_sector);
 8003448:	4b5e      	ldr	r3, [pc, #376]	; (80035c4 <main+0x1528>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4618      	mov	r0, r3
 800344e:	f003 f969 	bl	8006724 <W25qxx_EraseSector>
    					Report(1, "Erase sector:%d done\r\n", adr_sector);
 8003452:	4b5c      	ldr	r3, [pc, #368]	; (80035c4 <main+0x1528>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	461a      	mov	r2, r3
 8003458:	495e      	ldr	r1, [pc, #376]	; (80035d4 <main+0x1538>)
 800345a:	2001      	movs	r0, #1
 800345c:	f001 f8ac 	bl	80045b8 <Report>
    			break;
 8003460:	e00a      	b.n	8003478 <main+0x13dc>
    			break;
 8003462:	bf00      	nop
 8003464:	e008      	b.n	8003478 <main+0x13dc>
    			break;
 8003466:	bf00      	nop
 8003468:	e006      	b.n	8003478 <main+0x13dc>
    			break;
 800346a:	bf00      	nop
 800346c:	e004      	b.n	8003478 <main+0x13dc>
    			break;
 800346e:	bf00      	nop
 8003470:	e002      	b.n	8003478 <main+0x13dc>
				break;
 8003472:	bf00      	nop
 8003474:	e000      	b.n	8003478 <main+0x13dc>
    			break;
 8003476:	bf00      	nop
#endif
    		}
    		if ((evt >= evt_sRead) && (evt <= evt_sWrite)) {
 8003478:	4b57      	ldr	r3, [pc, #348]	; (80035d8 <main+0x153c>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b03      	cmp	r3, #3
 800347e:	dd0b      	ble.n	8003498 <main+0x13fc>
 8003480:	4b55      	ldr	r3, [pc, #340]	; (80035d8 <main+0x153c>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2b07      	cmp	r3, #7
 8003486:	dc07      	bgt.n	8003498 <main+0x13fc>
    			last_cmd_sector =  evt;//cmd_sector;
 8003488:	4b53      	ldr	r3, [pc, #332]	; (80035d8 <main+0x153c>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a53      	ldr	r2, [pc, #332]	; (80035dc <main+0x1540>)
 800348e:	6013      	str	r3, [r2, #0]
    			cmd_sector = sNone;
 8003490:	4b53      	ldr	r3, [pc, #332]	; (80035e0 <main+0x1544>)
 8003492:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003496:	601a      	str	r2, [r3, #0]
    		}
    	}
#endif

#ifdef SET_W25FLASH
    	if (flag_sector) {
 8003498:	4b4c      	ldr	r3, [pc, #304]	; (80035cc <main+0x1530>)
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d031      	beq.n	8003504 <main+0x1468>
    		adr_sector++;
 80034a0:	4b48      	ldr	r3, [pc, #288]	; (80035c4 <main+0x1528>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	3301      	adds	r3, #1
 80034a6:	4a47      	ldr	r2, [pc, #284]	; (80035c4 <main+0x1528>)
 80034a8:	6013      	str	r3, [r2, #0]
    		if (adr_sector >= W25qxx_getSectorCount()) {
 80034aa:	f003 f915 	bl	80066d8 <W25qxx_getSectorCount>
 80034ae:	4603      	mov	r3, r0
 80034b0:	4a44      	ldr	r2, [pc, #272]	; (80035c4 <main+0x1528>)
 80034b2:	6812      	ldr	r2, [r2, #0]
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d816      	bhi.n	80034e6 <main+0x144a>
    			flag_sector = false;
 80034b8:	4b44      	ldr	r3, [pc, #272]	; (80035cc <main+0x1530>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	701a      	strb	r2, [r3, #0]
    			etime = HAL_GetTick();
 80034be:	f003 fd27 	bl	8006f10 <HAL_GetTick>
 80034c2:	4603      	mov	r3, r0
 80034c4:	4a47      	ldr	r2, [pc, #284]	; (80035e4 <main+0x1548>)
 80034c6:	6013      	str	r3, [r2, #0]
    			Report(0, " done (%lu sec)\r\n", (etime - btime) / 1000);
 80034c8:	4b46      	ldr	r3, [pc, #280]	; (80035e4 <main+0x1548>)
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	4b40      	ldr	r3, [pc, #256]	; (80035d0 <main+0x1534>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	4a45      	ldr	r2, [pc, #276]	; (80035e8 <main+0x154c>)
 80034d4:	fba2 2303 	umull	r2, r3, r2, r3
 80034d8:	099b      	lsrs	r3, r3, #6
 80034da:	461a      	mov	r2, r3
 80034dc:	4943      	ldr	r1, [pc, #268]	; (80035ec <main+0x1550>)
 80034de:	2000      	movs	r0, #0
 80034e0:	f001 f86a 	bl	80045b8 <Report>
 80034e4:	e00e      	b.n	8003504 <main+0x1468>
    		} else {
    			//putEvt(evt_sErase);
    			W25qxx_EraseSector(adr_sector);
 80034e6:	4b37      	ldr	r3, [pc, #220]	; (80035c4 <main+0x1528>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f003 f91a 	bl	8006724 <W25qxx_EraseSector>
    			if (!(adr_sector % 8)) Report(0, ".");
 80034f0:	4b34      	ldr	r3, [pc, #208]	; (80035c4 <main+0x1528>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0307 	and.w	r3, r3, #7
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d103      	bne.n	8003504 <main+0x1468>
 80034fc:	493c      	ldr	r1, [pc, #240]	; (80035f0 <main+0x1554>)
 80034fe:	2000      	movs	r0, #0
 8003500:	f001 f85a 	bl	80045b8 <Report>
    	}
#endif


#ifdef SET_BLE
    	if (bleQueAckFlag) {
 8003504:	4b3b      	ldr	r3, [pc, #236]	; (80035f4 <main+0x1558>)
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d00b      	beq.n	8003524 <main+0x1488>
    		if (getRECQ(bleRxBuf, &bleQueAck) >= 0) {
 800350c:	493a      	ldr	r1, [pc, #232]	; (80035f8 <main+0x155c>)
 800350e:	483b      	ldr	r0, [pc, #236]	; (80035fc <main+0x1560>)
 8003510:	f7fe fd3f 	bl	8001f92 <getRECQ>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	db04      	blt.n	8003524 <main+0x1488>
    			Report(1, "[BLE] %s\r\n", bleRxBuf);
 800351a:	4a38      	ldr	r2, [pc, #224]	; (80035fc <main+0x1560>)
 800351c:	4938      	ldr	r1, [pc, #224]	; (8003600 <main+0x1564>)
 800351e:	2001      	movs	r0, #1
 8003520:	f001 f84a 	bl	80045b8 <Report>
    		}
    	}
    	//
    	if (bleQueCmdFlag) {//command to GSM module queue is ready
 8003524:	4b37      	ldr	r3, [pc, #220]	; (8003604 <main+0x1568>)
 8003526:	781b      	ldrb	r3, [r3, #0]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d016      	beq.n	800355a <main+0x14be>
    		if (getRECQ(bleBuf, &bleQueCmd) >= 0) {
 800352c:	4936      	ldr	r1, [pc, #216]	; (8003608 <main+0x156c>)
 800352e:	4837      	ldr	r0, [pc, #220]	; (800360c <main+0x1570>)
 8003530:	f7fe fd2f 	bl	8001f92 <getRECQ>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	db0f      	blt.n	800355a <main+0x14be>
    			strcat(bleBuf, "\r\n");
 800353a:	4834      	ldr	r0, [pc, #208]	; (800360c <main+0x1570>)
 800353c:	f7fc fe48 	bl	80001d0 <strlen>
 8003540:	4603      	mov	r3, r0
 8003542:	461a      	mov	r2, r3
 8003544:	4b31      	ldr	r3, [pc, #196]	; (800360c <main+0x1570>)
 8003546:	4413      	add	r3, r2
 8003548:	4a31      	ldr	r2, [pc, #196]	; (8003610 <main+0x1574>)
 800354a:	8811      	ldrh	r1, [r2, #0]
 800354c:	7892      	ldrb	r2, [r2, #2]
 800354e:	8019      	strh	r1, [r3, #0]
 8003550:	709a      	strb	r2, [r3, #2]
    			bleWrite(bleBuf, 1);
 8003552:	2101      	movs	r1, #1
 8003554:	482d      	ldr	r0, [pc, #180]	; (800360c <main+0x1570>)
 8003556:	f7fe fc3b 	bl	8001dd0 <bleWrite>
    		}
    	}
#endif


    	if (devError) {
 800355a:	4b2e      	ldr	r3, [pc, #184]	; (8003614 <main+0x1578>)
 800355c:	881b      	ldrh	r3, [r3, #0]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d009      	beq.n	8003576 <main+0x14da>
    		errLedOn(true);
 8003562:	2001      	movs	r0, #1
 8003564:	f000 feba 	bl	80042dc <errLedOn>
    		HAL_Delay(50);
 8003568:	2032      	movs	r0, #50	; 0x32
 800356a:	f003 fcdd 	bl	8006f28 <HAL_Delay>
    		errLedOn(false);
 800356e:	2000      	movs	r0, #0
 8003570:	f000 feb4 	bl	80042dc <errLedOn>
 8003574:	e009      	b.n	800358a <main+0x14ee>
    	} else {
    		if (HAL_GPIO_ReadPin(ERR_LED_GPIO_Port, ERR_LED_Pin)) errLedOn(false);
 8003576:	2108      	movs	r1, #8
 8003578:	4827      	ldr	r0, [pc, #156]	; (8003618 <main+0x157c>)
 800357a:	f004 fa8b 	bl	8007a94 <HAL_GPIO_ReadPin>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d002      	beq.n	800358a <main+0x14ee>
 8003584:	2000      	movs	r0, #0
 8003586:	f000 fea9 	bl	80042dc <errLedOn>
    while (!restart) {
 800358a:	4b24      	ldr	r3, [pc, #144]	; (800361c <main+0x1580>)
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	b2db      	uxtb	r3, r3
 8003590:	2b00      	cmp	r3, #0
 8003592:	f43f a929 	beq.w	80027e8 <main+0x74c>

    /* USER CODE BEGIN 3 */

    }//while (!restart)

    HAL_TIM_Base_Stop_IT(tikPort);
 8003596:	4b22      	ldr	r3, [pc, #136]	; (8003620 <main+0x1584>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4618      	mov	r0, r3
 800359c:	f009 fafe 	bl	800cb9c <HAL_TIM_Base_Stop_IT>

#ifdef SET_DISPLAY
    ST7565_Reset();
 80035a0:	f7fd fd92 	bl	80010c8 <ST7565_Reset>
    ST7565_CMD_DISPLAY(CMD_DISPLAY_OFF);
 80035a4:	20ae      	movs	r0, #174	; 0xae
 80035a6:	f7fd fec1 	bl	800132c <ST7565_CMD_DISPLAY>
#endif


    Report(1, "[que:%u] Stop application...\r\n", cntEvt);
 80035aa:	4b1e      	ldr	r3, [pc, #120]	; (8003624 <main+0x1588>)
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	461a      	mov	r2, r3
 80035b2:	491d      	ldr	r1, [pc, #116]	; (8003628 <main+0x158c>)
 80035b4:	2001      	movs	r0, #1
 80035b6:	f000 ffff 	bl	80045b8 <Report>

    HAL_Delay(250);
 80035ba:	20fa      	movs	r0, #250	; 0xfa
 80035bc:	f003 fcb4 	bl	8006f28 <HAL_Delay>

    NVIC_SystemReset();
 80035c0:	f7fe fb86 	bl	8001cd0 <__NVIC_SystemReset>
 80035c4:	20001d68 	.word	0x20001d68
 80035c8:	08013aec 	.word	0x08013aec
 80035cc:	20001d78 	.word	0x20001d78
 80035d0:	20002d80 	.word	0x20002d80
 80035d4:	08013af8 	.word	0x08013af8
 80035d8:	200001c4 	.word	0x200001c4
 80035dc:	200001d4 	.word	0x200001d4
 80035e0:	200001d0 	.word	0x200001d0
 80035e4:	20002d84 	.word	0x20002d84
 80035e8:	10624dd3 	.word	0x10624dd3
 80035ec:	08013b10 	.word	0x08013b10
 80035f0:	08013b24 	.word	0x08013b24
 80035f4:	2000357f 	.word	0x2000357f
 80035f8:	20003438 	.word	0x20003438
 80035fc:	20003334 	.word	0x20003334
 8003600:	08013b28 	.word	0x08013b28
 8003604:	20003580 	.word	0x20003580
 8003608:	200034dc 	.word	0x200034dc
 800360c:	20003234 	.word	0x20003234
 8003610:	08013ac0 	.word	0x08013ac0
 8003614:	20001944 	.word	0x20001944
 8003618:	48000800 	.word	0x48000800
 800361c:	20001d5c 	.word	0x20001d5c
 8003620:	20000008 	.word	0x20000008
 8003624:	20001d64 	.word	0x20001d64
 8003628:	08013b34 	.word	0x08013b34

0800362c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b096      	sub	sp, #88	; 0x58
 8003630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003632:	f107 0314 	add.w	r3, r7, #20
 8003636:	2244      	movs	r2, #68	; 0x44
 8003638:	2100      	movs	r1, #0
 800363a:	4618      	mov	r0, r3
 800363c:	f00b fc8e 	bl	800ef5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003640:	463b      	mov	r3, r7
 8003642:	2200      	movs	r2, #0
 8003644:	601a      	str	r2, [r3, #0]
 8003646:	605a      	str	r2, [r3, #4]
 8003648:	609a      	str	r2, [r3, #8]
 800364a:	60da      	str	r2, [r3, #12]
 800364c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800364e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003652:	f005 ff5d 	bl	8009510 <HAL_PWREx_ControlVoltageScaling>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d001      	beq.n	8003660 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800365c:	f001 fcdc 	bl	8005018 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003660:	2309      	movs	r3, #9
 8003662:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003664:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003668:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800366a:	2301      	movs	r3, #1
 800366c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800366e:	2302      	movs	r3, #2
 8003670:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003672:	2303      	movs	r3, #3
 8003674:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003676:	2301      	movs	r3, #1
 8003678:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 800367a:	2314      	movs	r3, #20
 800367c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800367e:	2307      	movs	r3, #7
 8003680:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003682:	2302      	movs	r3, #2
 8003684:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003686:	2302      	movs	r3, #2
 8003688:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800368a:	f107 0314 	add.w	r3, r7, #20
 800368e:	4618      	mov	r0, r3
 8003690:	f005 ffdc 	bl	800964c <HAL_RCC_OscConfig>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800369a:	f001 fcbd 	bl	8005018 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800369e:	230f      	movs	r3, #15
 80036a0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80036a2:	2303      	movs	r3, #3
 80036a4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036a6:	2300      	movs	r3, #0
 80036a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80036aa:	2300      	movs	r3, #0
 80036ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80036ae:	2300      	movs	r3, #0
 80036b0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80036b2:	463b      	mov	r3, r7
 80036b4:	2104      	movs	r1, #4
 80036b6:	4618      	mov	r0, r3
 80036b8:	f006 fba4 	bl	8009e04 <HAL_RCC_ClockConfig>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80036c2:	f001 fca9 	bl	8005018 <Error_Handler>
  }
}
 80036c6:	bf00      	nop
 80036c8:	3758      	adds	r7, #88	; 0x58
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
	...

080036d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80036d4:	4b1b      	ldr	r3, [pc, #108]	; (8003744 <MX_I2C1_Init+0x74>)
 80036d6:	4a1c      	ldr	r2, [pc, #112]	; (8003748 <MX_I2C1_Init+0x78>)
 80036d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702D95;
 80036da:	4b1a      	ldr	r3, [pc, #104]	; (8003744 <MX_I2C1_Init+0x74>)
 80036dc:	4a1b      	ldr	r2, [pc, #108]	; (800374c <MX_I2C1_Init+0x7c>)
 80036de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80036e0:	4b18      	ldr	r3, [pc, #96]	; (8003744 <MX_I2C1_Init+0x74>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036e6:	4b17      	ldr	r3, [pc, #92]	; (8003744 <MX_I2C1_Init+0x74>)
 80036e8:	2201      	movs	r2, #1
 80036ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80036ec:	4b15      	ldr	r3, [pc, #84]	; (8003744 <MX_I2C1_Init+0x74>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80036f2:	4b14      	ldr	r3, [pc, #80]	; (8003744 <MX_I2C1_Init+0x74>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80036f8:	4b12      	ldr	r3, [pc, #72]	; (8003744 <MX_I2C1_Init+0x74>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80036fe:	4b11      	ldr	r3, [pc, #68]	; (8003744 <MX_I2C1_Init+0x74>)
 8003700:	2200      	movs	r2, #0
 8003702:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003704:	4b0f      	ldr	r3, [pc, #60]	; (8003744 <MX_I2C1_Init+0x74>)
 8003706:	2200      	movs	r2, #0
 8003708:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800370a:	480e      	ldr	r0, [pc, #56]	; (8003744 <MX_I2C1_Init+0x74>)
 800370c:	f004 fa24 	bl	8007b58 <HAL_I2C_Init>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003716:	f001 fc7f 	bl	8005018 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 800371a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800371e:	4809      	ldr	r0, [pc, #36]	; (8003744 <MX_I2C1_Init+0x74>)
 8003720:	f005 fddc 	bl	80092dc <HAL_I2CEx_ConfigAnalogFilter>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800372a:	f001 fc75 	bl	8005018 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800372e:	2100      	movs	r1, #0
 8003730:	4804      	ldr	r0, [pc, #16]	; (8003744 <MX_I2C1_Init+0x74>)
 8003732:	f005 fe1e 	bl	8009372 <HAL_I2CEx_ConfigDigitalFilter>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800373c:	f001 fc6c 	bl	8005018 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003740:	bf00      	nop
 8003742:	bd80      	pop	{r7, pc}
 8003744:	20000838 	.word	0x20000838
 8003748:	40005400 	.word	0x40005400
 800374c:	00702d95 	.word	0x00702d95

08003750 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003756:	1d3b      	adds	r3, r7, #4
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]
 800375c:	605a      	str	r2, [r3, #4]
 800375e:	609a      	str	r2, [r3, #8]
 8003760:	60da      	str	r2, [r3, #12]
 8003762:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003764:	2300      	movs	r3, #0
 8003766:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003768:	4b25      	ldr	r3, [pc, #148]	; (8003800 <MX_RTC_Init+0xb0>)
 800376a:	4a26      	ldr	r2, [pc, #152]	; (8003804 <MX_RTC_Init+0xb4>)
 800376c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800376e:	4b24      	ldr	r3, [pc, #144]	; (8003800 <MX_RTC_Init+0xb0>)
 8003770:	2200      	movs	r2, #0
 8003772:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003774:	4b22      	ldr	r3, [pc, #136]	; (8003800 <MX_RTC_Init+0xb0>)
 8003776:	227f      	movs	r2, #127	; 0x7f
 8003778:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800377a:	4b21      	ldr	r3, [pc, #132]	; (8003800 <MX_RTC_Init+0xb0>)
 800377c:	22ff      	movs	r2, #255	; 0xff
 800377e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003780:	4b1f      	ldr	r3, [pc, #124]	; (8003800 <MX_RTC_Init+0xb0>)
 8003782:	2200      	movs	r2, #0
 8003784:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003786:	4b1e      	ldr	r3, [pc, #120]	; (8003800 <MX_RTC_Init+0xb0>)
 8003788:	2200      	movs	r2, #0
 800378a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800378c:	4b1c      	ldr	r3, [pc, #112]	; (8003800 <MX_RTC_Init+0xb0>)
 800378e:	2200      	movs	r2, #0
 8003790:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003792:	4b1b      	ldr	r3, [pc, #108]	; (8003800 <MX_RTC_Init+0xb0>)
 8003794:	2200      	movs	r2, #0
 8003796:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003798:	4819      	ldr	r0, [pc, #100]	; (8003800 <MX_RTC_Init+0xb0>)
 800379a:	f007 fa13 	bl	800abc4 <HAL_RTC_Init>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80037a4:	f001 fc38 	bl	8005018 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80037a8:	2300      	movs	r3, #0
 80037aa:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80037ac:	2300      	movs	r3, #0
 80037ae:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80037b0:	2300      	movs	r3, #0
 80037b2:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80037b4:	2300      	movs	r3, #0
 80037b6:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80037b8:	2300      	movs	r3, #0
 80037ba:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80037bc:	1d3b      	adds	r3, r7, #4
 80037be:	2201      	movs	r2, #1
 80037c0:	4619      	mov	r1, r3
 80037c2:	480f      	ldr	r0, [pc, #60]	; (8003800 <MX_RTC_Init+0xb0>)
 80037c4:	f007 fa79 	bl	800acba <HAL_RTC_SetTime>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80037ce:	f001 fc23 	bl	8005018 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 80037d2:	2303      	movs	r3, #3
 80037d4:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JULY;
 80037d6:	2307      	movs	r3, #7
 80037d8:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x6;
 80037da:	2306      	movs	r3, #6
 80037dc:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 80037de:	2322      	movs	r3, #34	; 0x22
 80037e0:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80037e2:	463b      	mov	r3, r7
 80037e4:	2201      	movs	r2, #1
 80037e6:	4619      	mov	r1, r3
 80037e8:	4805      	ldr	r0, [pc, #20]	; (8003800 <MX_RTC_Init+0xb0>)
 80037ea:	f007 fb5f 	bl	800aeac <HAL_RTC_SetDate>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80037f4:	f001 fc10 	bl	8005018 <Error_Handler>

  //set_Date(epoch);

  /* USER CODE END RTC_Init 2 */

}
 80037f8:	bf00      	nop
 80037fa:	3718      	adds	r7, #24
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	2000091c 	.word	0x2000091c
 8003804:	40002800 	.word	0x40002800

08003808 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800380c:	4b1b      	ldr	r3, [pc, #108]	; (800387c <MX_SPI1_Init+0x74>)
 800380e:	4a1c      	ldr	r2, [pc, #112]	; (8003880 <MX_SPI1_Init+0x78>)
 8003810:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003812:	4b1a      	ldr	r3, [pc, #104]	; (800387c <MX_SPI1_Init+0x74>)
 8003814:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003818:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800381a:	4b18      	ldr	r3, [pc, #96]	; (800387c <MX_SPI1_Init+0x74>)
 800381c:	2200      	movs	r2, #0
 800381e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003820:	4b16      	ldr	r3, [pc, #88]	; (800387c <MX_SPI1_Init+0x74>)
 8003822:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003826:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003828:	4b14      	ldr	r3, [pc, #80]	; (800387c <MX_SPI1_Init+0x74>)
 800382a:	2200      	movs	r2, #0
 800382c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800382e:	4b13      	ldr	r3, [pc, #76]	; (800387c <MX_SPI1_Init+0x74>)
 8003830:	2200      	movs	r2, #0
 8003832:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003834:	4b11      	ldr	r3, [pc, #68]	; (800387c <MX_SPI1_Init+0x74>)
 8003836:	f44f 7200 	mov.w	r2, #512	; 0x200
 800383a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800383c:	4b0f      	ldr	r3, [pc, #60]	; (800387c <MX_SPI1_Init+0x74>)
 800383e:	2208      	movs	r2, #8
 8003840:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003842:	4b0e      	ldr	r3, [pc, #56]	; (800387c <MX_SPI1_Init+0x74>)
 8003844:	2200      	movs	r2, #0
 8003846:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003848:	4b0c      	ldr	r3, [pc, #48]	; (800387c <MX_SPI1_Init+0x74>)
 800384a:	2200      	movs	r2, #0
 800384c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800384e:	4b0b      	ldr	r3, [pc, #44]	; (800387c <MX_SPI1_Init+0x74>)
 8003850:	2200      	movs	r2, #0
 8003852:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003854:	4b09      	ldr	r3, [pc, #36]	; (800387c <MX_SPI1_Init+0x74>)
 8003856:	2207      	movs	r2, #7
 8003858:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800385a:	4b08      	ldr	r3, [pc, #32]	; (800387c <MX_SPI1_Init+0x74>)
 800385c:	2200      	movs	r2, #0
 800385e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003860:	4b06      	ldr	r3, [pc, #24]	; (800387c <MX_SPI1_Init+0x74>)
 8003862:	2200      	movs	r2, #0
 8003864:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003866:	4805      	ldr	r0, [pc, #20]	; (800387c <MX_SPI1_Init+0x74>)
 8003868:	f007 fcc6 	bl	800b1f8 <HAL_SPI_Init>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003872:	f001 fbd1 	bl	8005018 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003876:	bf00      	nop
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	20000940 	.word	0x20000940
 8003880:	40013000 	.word	0x40013000

08003884 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003888:	4b1b      	ldr	r3, [pc, #108]	; (80038f8 <MX_SPI2_Init+0x74>)
 800388a:	4a1c      	ldr	r2, [pc, #112]	; (80038fc <MX_SPI2_Init+0x78>)
 800388c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800388e:	4b1a      	ldr	r3, [pc, #104]	; (80038f8 <MX_SPI2_Init+0x74>)
 8003890:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003894:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003896:	4b18      	ldr	r3, [pc, #96]	; (80038f8 <MX_SPI2_Init+0x74>)
 8003898:	2200      	movs	r2, #0
 800389a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800389c:	4b16      	ldr	r3, [pc, #88]	; (80038f8 <MX_SPI2_Init+0x74>)
 800389e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80038a2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80038a4:	4b14      	ldr	r3, [pc, #80]	; (80038f8 <MX_SPI2_Init+0x74>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80038aa:	4b13      	ldr	r3, [pc, #76]	; (80038f8 <MX_SPI2_Init+0x74>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80038b0:	4b11      	ldr	r3, [pc, #68]	; (80038f8 <MX_SPI2_Init+0x74>)
 80038b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038b6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038b8:	4b0f      	ldr	r3, [pc, #60]	; (80038f8 <MX_SPI2_Init+0x74>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80038be:	4b0e      	ldr	r3, [pc, #56]	; (80038f8 <MX_SPI2_Init+0x74>)
 80038c0:	2200      	movs	r2, #0
 80038c2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80038c4:	4b0c      	ldr	r3, [pc, #48]	; (80038f8 <MX_SPI2_Init+0x74>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038ca:	4b0b      	ldr	r3, [pc, #44]	; (80038f8 <MX_SPI2_Init+0x74>)
 80038cc:	2200      	movs	r2, #0
 80038ce:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80038d0:	4b09      	ldr	r3, [pc, #36]	; (80038f8 <MX_SPI2_Init+0x74>)
 80038d2:	2207      	movs	r2, #7
 80038d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80038d6:	4b08      	ldr	r3, [pc, #32]	; (80038f8 <MX_SPI2_Init+0x74>)
 80038d8:	2200      	movs	r2, #0
 80038da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80038dc:	4b06      	ldr	r3, [pc, #24]	; (80038f8 <MX_SPI2_Init+0x74>)
 80038de:	2200      	movs	r2, #0
 80038e0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80038e2:	4805      	ldr	r0, [pc, #20]	; (80038f8 <MX_SPI2_Init+0x74>)
 80038e4:	f007 fc88 	bl	800b1f8 <HAL_SPI_Init>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80038ee:	f001 fb93 	bl	8005018 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80038f2:	bf00      	nop
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	200009a4 	.word	0x200009a4
 80038fc:	40003800 	.word	0x40003800

08003900 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b088      	sub	sp, #32
 8003904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003906:	f107 0310 	add.w	r3, r7, #16
 800390a:	2200      	movs	r2, #0
 800390c:	601a      	str	r2, [r3, #0]
 800390e:	605a      	str	r2, [r3, #4]
 8003910:	609a      	str	r2, [r3, #8]
 8003912:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003914:	1d3b      	adds	r3, r7, #4
 8003916:	2200      	movs	r2, #0
 8003918:	601a      	str	r2, [r3, #0]
 800391a:	605a      	str	r2, [r3, #4]
 800391c:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN TIM4_Init 1 */

  // interupt every 10 ms

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800391e:	4b1d      	ldr	r3, [pc, #116]	; (8003994 <MX_TIM4_Init+0x94>)
 8003920:	4a1d      	ldr	r2, [pc, #116]	; (8003998 <MX_TIM4_Init+0x98>)
 8003922:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7999;
 8003924:	4b1b      	ldr	r3, [pc, #108]	; (8003994 <MX_TIM4_Init+0x94>)
 8003926:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800392a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800392c:	4b19      	ldr	r3, [pc, #100]	; (8003994 <MX_TIM4_Init+0x94>)
 800392e:	2200      	movs	r2, #0
 8003930:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8003932:	4b18      	ldr	r3, [pc, #96]	; (8003994 <MX_TIM4_Init+0x94>)
 8003934:	2263      	movs	r2, #99	; 0x63
 8003936:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003938:	4b16      	ldr	r3, [pc, #88]	; (8003994 <MX_TIM4_Init+0x94>)
 800393a:	2200      	movs	r2, #0
 800393c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800393e:	4b15      	ldr	r3, [pc, #84]	; (8003994 <MX_TIM4_Init+0x94>)
 8003940:	2280      	movs	r2, #128	; 0x80
 8003942:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003944:	4813      	ldr	r0, [pc, #76]	; (8003994 <MX_TIM4_Init+0x94>)
 8003946:	f009 f861 	bl	800ca0c <HAL_TIM_Base_Init>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8003950:	f001 fb62 	bl	8005018 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003954:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003958:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800395a:	f107 0310 	add.w	r3, r7, #16
 800395e:	4619      	mov	r1, r3
 8003960:	480c      	ldr	r0, [pc, #48]	; (8003994 <MX_TIM4_Init+0x94>)
 8003962:	f009 fa69 	bl	800ce38 <HAL_TIM_ConfigClockSource>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 800396c:	f001 fb54 	bl	8005018 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003970:	2300      	movs	r3, #0
 8003972:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003974:	2300      	movs	r3, #0
 8003976:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003978:	1d3b      	adds	r3, r7, #4
 800397a:	4619      	mov	r1, r3
 800397c:	4805      	ldr	r0, [pc, #20]	; (8003994 <MX_TIM4_Init+0x94>)
 800397e:	f009 fc81 	bl	800d284 <HAL_TIMEx_MasterConfigSynchronization>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d001      	beq.n	800398c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8003988:	f001 fb46 	bl	8005018 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800398c:	bf00      	nop
 800398e:	3720      	adds	r7, #32
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	20000ae0 	.word	0x20000ae0
 8003998:	40000800 	.word	0x40000800

0800399c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80039a0:	4b14      	ldr	r3, [pc, #80]	; (80039f4 <MX_USART2_UART_Init+0x58>)
 80039a2:	4a15      	ldr	r2, [pc, #84]	; (80039f8 <MX_USART2_UART_Init+0x5c>)
 80039a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 80039a6:	4b13      	ldr	r3, [pc, #76]	; (80039f4 <MX_USART2_UART_Init+0x58>)
 80039a8:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 80039ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039ae:	4b11      	ldr	r3, [pc, #68]	; (80039f4 <MX_USART2_UART_Init+0x58>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80039b4:	4b0f      	ldr	r3, [pc, #60]	; (80039f4 <MX_USART2_UART_Init+0x58>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80039ba:	4b0e      	ldr	r3, [pc, #56]	; (80039f4 <MX_USART2_UART_Init+0x58>)
 80039bc:	2200      	movs	r2, #0
 80039be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039c0:	4b0c      	ldr	r3, [pc, #48]	; (80039f4 <MX_USART2_UART_Init+0x58>)
 80039c2:	220c      	movs	r2, #12
 80039c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039c6:	4b0b      	ldr	r3, [pc, #44]	; (80039f4 <MX_USART2_UART_Init+0x58>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80039cc:	4b09      	ldr	r3, [pc, #36]	; (80039f4 <MX_USART2_UART_Init+0x58>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80039d2:	4b08      	ldr	r3, [pc, #32]	; (80039f4 <MX_USART2_UART_Init+0x58>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80039d8:	4b06      	ldr	r3, [pc, #24]	; (80039f4 <MX_USART2_UART_Init+0x58>)
 80039da:	2200      	movs	r2, #0
 80039dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80039de:	4805      	ldr	r0, [pc, #20]	; (80039f4 <MX_USART2_UART_Init+0x58>)
 80039e0:	f009 fcf6 	bl	800d3d0 <HAL_UART_Init>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d001      	beq.n	80039ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80039ea:	f001 fb15 	bl	8005018 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80039ee:	bf00      	nop
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	20000b2c 	.word	0x20000b2c
 80039f8:	40004400 	.word	0x40004400

080039fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003a00:	4b14      	ldr	r3, [pc, #80]	; (8003a54 <MX_USART3_UART_Init+0x58>)
 8003a02:	4a15      	ldr	r2, [pc, #84]	; (8003a58 <MX_USART3_UART_Init+0x5c>)
 8003a04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003a06:	4b13      	ldr	r3, [pc, #76]	; (8003a54 <MX_USART3_UART_Init+0x58>)
 8003a08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003a0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003a0e:	4b11      	ldr	r3, [pc, #68]	; (8003a54 <MX_USART3_UART_Init+0x58>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003a14:	4b0f      	ldr	r3, [pc, #60]	; (8003a54 <MX_USART3_UART_Init+0x58>)
 8003a16:	2200      	movs	r2, #0
 8003a18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003a1a:	4b0e      	ldr	r3, [pc, #56]	; (8003a54 <MX_USART3_UART_Init+0x58>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003a20:	4b0c      	ldr	r3, [pc, #48]	; (8003a54 <MX_USART3_UART_Init+0x58>)
 8003a22:	220c      	movs	r2, #12
 8003a24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a26:	4b0b      	ldr	r3, [pc, #44]	; (8003a54 <MX_USART3_UART_Init+0x58>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a2c:	4b09      	ldr	r3, [pc, #36]	; (8003a54 <MX_USART3_UART_Init+0x58>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a32:	4b08      	ldr	r3, [pc, #32]	; (8003a54 <MX_USART3_UART_Init+0x58>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a38:	4b06      	ldr	r3, [pc, #24]	; (8003a54 <MX_USART3_UART_Init+0x58>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003a3e:	4805      	ldr	r0, [pc, #20]	; (8003a54 <MX_USART3_UART_Init+0x58>)
 8003a40:	f009 fcc6 	bl	800d3d0 <HAL_UART_Init>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d001      	beq.n	8003a4e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8003a4a:	f001 fae5 	bl	8005018 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003a4e:	bf00      	nop
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	20000bb0 	.word	0x20000bb0
 8003a58:	40004800 	.word	0x40004800

08003a5c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003a62:	4b2a      	ldr	r3, [pc, #168]	; (8003b0c <MX_DMA_Init+0xb0>)
 8003a64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a66:	4a29      	ldr	r2, [pc, #164]	; (8003b0c <MX_DMA_Init+0xb0>)
 8003a68:	f043 0301 	orr.w	r3, r3, #1
 8003a6c:	6493      	str	r3, [r2, #72]	; 0x48
 8003a6e:	4b27      	ldr	r3, [pc, #156]	; (8003b0c <MX_DMA_Init+0xb0>)
 8003a70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	607b      	str	r3, [r7, #4]
 8003a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003a7a:	4b24      	ldr	r3, [pc, #144]	; (8003b0c <MX_DMA_Init+0xb0>)
 8003a7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a7e:	4a23      	ldr	r2, [pc, #140]	; (8003b0c <MX_DMA_Init+0xb0>)
 8003a80:	f043 0302 	orr.w	r3, r3, #2
 8003a84:	6493      	str	r3, [r2, #72]	; 0x48
 8003a86:	4b21      	ldr	r3, [pc, #132]	; (8003b0c <MX_DMA_Init+0xb0>)
 8003a88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	603b      	str	r3, [r7, #0]
 8003a90:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003a92:	2200      	movs	r2, #0
 8003a94:	2100      	movs	r1, #0
 8003a96:	200c      	movs	r0, #12
 8003a98:	f003 fb89 	bl	80071ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003a9c:	200c      	movs	r0, #12
 8003a9e:	f003 fba2 	bl	80071e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	200e      	movs	r0, #14
 8003aa8:	f003 fb81 	bl	80071ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8003aac:	200e      	movs	r0, #14
 8003aae:	f003 fb9a 	bl	80071e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	2100      	movs	r1, #0
 8003ab6:	200f      	movs	r0, #15
 8003ab8:	f003 fb79 	bl	80071ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003abc:	200f      	movs	r0, #15
 8003abe:	f003 fb92 	bl	80071e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	2100      	movs	r1, #0
 8003ac6:	2010      	movs	r0, #16
 8003ac8:	f003 fb71 	bl	80071ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8003acc:	2010      	movs	r0, #16
 8003ace:	f003 fb8a 	bl	80071e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 3, 0);
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	2103      	movs	r1, #3
 8003ad6:	2011      	movs	r0, #17
 8003ad8:	f003 fb69 	bl	80071ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8003adc:	2011      	movs	r0, #17
 8003ade:	f003 fb82 	bl	80071e6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 0, 0);
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	2100      	movs	r1, #0
 8003ae6:	203b      	movs	r0, #59	; 0x3b
 8003ae8:	f003 fb61 	bl	80071ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8003aec:	203b      	movs	r0, #59	; 0x3b
 8003aee:	f003 fb7a 	bl	80071e6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 0, 0);
 8003af2:	2200      	movs	r2, #0
 8003af4:	2100      	movs	r1, #0
 8003af6:	2044      	movs	r0, #68	; 0x44
 8003af8:	f003 fb59 	bl	80071ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 8003afc:	2044      	movs	r0, #68	; 0x44
 8003afe:	f003 fb72 	bl	80071e6 <HAL_NVIC_EnableIRQ>

}
 8003b02:	bf00      	nop
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	40021000 	.word	0x40021000

08003b10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b08a      	sub	sp, #40	; 0x28
 8003b14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b16:	f107 0314 	add.w	r3, r7, #20
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	601a      	str	r2, [r3, #0]
 8003b1e:	605a      	str	r2, [r3, #4]
 8003b20:	609a      	str	r2, [r3, #8]
 8003b22:	60da      	str	r2, [r3, #12]
 8003b24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b26:	4b87      	ldr	r3, [pc, #540]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b2a:	4a86      	ldr	r2, [pc, #536]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b2c:	f043 0304 	orr.w	r3, r3, #4
 8003b30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b32:	4b84      	ldr	r3, [pc, #528]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b36:	f003 0304 	and.w	r3, r3, #4
 8003b3a:	613b      	str	r3, [r7, #16]
 8003b3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b3e:	4b81      	ldr	r3, [pc, #516]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b42:	4a80      	ldr	r2, [pc, #512]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b4a:	4b7e      	ldr	r3, [pc, #504]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b52:	60fb      	str	r3, [r7, #12]
 8003b54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b56:	4b7b      	ldr	r3, [pc, #492]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b5a:	4a7a      	ldr	r2, [pc, #488]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b5c:	f043 0301 	orr.w	r3, r3, #1
 8003b60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b62:	4b78      	ldr	r3, [pc, #480]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	60bb      	str	r3, [r7, #8]
 8003b6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b6e:	4b75      	ldr	r3, [pc, #468]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b72:	4a74      	ldr	r2, [pc, #464]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b74:	f043 0302 	orr.w	r3, r3, #2
 8003b78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b7a:	4b72      	ldr	r3, [pc, #456]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b7e:	f003 0302 	and.w	r3, r3, #2
 8003b82:	607b      	str	r3, [r7, #4]
 8003b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b86:	4b6f      	ldr	r3, [pc, #444]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b8a:	4a6e      	ldr	r2, [pc, #440]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b8c:	f043 0308 	orr.w	r3, r3, #8
 8003b90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b92:	4b6c      	ldr	r3, [pc, #432]	; (8003d44 <MX_GPIO_Init+0x234>)
 8003b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b96:	f003 0308 	and.w	r3, r3, #8
 8003b9a:	603b      	str	r3, [r7, #0]
 8003b9c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_RESET);
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	2108      	movs	r1, #8
 8003ba2:	4869      	ldr	r0, [pc, #420]	; (8003d48 <MX_GPIO_Init+0x238>)
 8003ba4:	f003 ff8e 	bl	8007ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TIK_LED_GPIO_Port, TIK_LED_Pin, GPIO_PIN_RESET);
 8003ba8:	2200      	movs	r2, #0
 8003baa:	2102      	movs	r1, #2
 8003bac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bb0:	f003 ff88 	bl	8007ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	2110      	movs	r1, #16
 8003bb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bbc:	f003 ff82 	bl	8007ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|SPI1_DC_Pin|BLE_WAKEUP_Pin, GPIO_PIN_SET);
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	f44f 5189 	mov.w	r1, #4384	; 0x1120
 8003bc6:	4861      	ldr	r0, [pc, #388]	; (8003d4c <MX_GPIO_Init+0x23c>)
 8003bc8:	f003 ff7c 	bl	8007ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8003bcc:	2201      	movs	r2, #1
 8003bce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bd2:	485d      	ldr	r0, [pc, #372]	; (8003d48 <MX_GPIO_Init+0x238>)
 8003bd4:	f003 ff76 	bl	8007ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_RST_GPIO_Port, SPI1_RST_Pin, GPIO_PIN_SET);
 8003bd8:	2201      	movs	r2, #1
 8003bda:	2104      	movs	r1, #4
 8003bdc:	485c      	ldr	r0, [pc, #368]	; (8003d50 <MX_GPIO_Init+0x240>)
 8003bde:	f003 ff71 	bl	8007ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY0_Pin KEY1_Pin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin;
 8003be2:	2306      	movs	r3, #6
 8003be4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003be6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003bea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003bec:	2301      	movs	r3, #1
 8003bee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bf0:	f107 0314 	add.w	r3, r7, #20
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	4854      	ldr	r0, [pc, #336]	; (8003d48 <MX_GPIO_Init+0x238>)
 8003bf8:	f003 fda2 	bl	8007740 <HAL_GPIO_Init>

  /*Configure GPIO pin : ERR_LED_Pin */
  GPIO_InitStruct.Pin = ERR_LED_Pin;
 8003bfc:	2308      	movs	r3, #8
 8003bfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c00:	2301      	movs	r3, #1
 8003c02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c04:	2300      	movs	r3, #0
 8003c06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ERR_LED_GPIO_Port, &GPIO_InitStruct);
 8003c0c:	f107 0314 	add.w	r3, r7, #20
 8003c10:	4619      	mov	r1, r3
 8003c12:	484d      	ldr	r0, [pc, #308]	; (8003d48 <MX_GPIO_Init+0x238>)
 8003c14:	f003 fd94 	bl	8007740 <HAL_GPIO_Init>

  /*Configure GPIO pin : CPU_WAKEUP_Pin */
  GPIO_InitStruct.Pin = CPU_WAKEUP_Pin;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003c1c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003c20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c22:	2300      	movs	r3, #0
 8003c24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CPU_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8003c26:	f107 0314 	add.w	r3, r7, #20
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c30:	f003 fd86 	bl	8007740 <HAL_GPIO_Init>

  /*Configure GPIO pin : TIK_LED_Pin */
  GPIO_InitStruct.Pin = TIK_LED_Pin;
 8003c34:	2302      	movs	r3, #2
 8003c36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c40:	2300      	movs	r3, #0
 8003c42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TIK_LED_GPIO_Port, &GPIO_InitStruct);
 8003c44:	f107 0314 	add.w	r3, r7, #20
 8003c48:	4619      	mov	r1, r3
 8003c4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c4e:	f003 fd77 	bl	8007740 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8003c52:	2310      	movs	r3, #16
 8003c54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c56:	2301      	movs	r3, #1
 8003c58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c5e:	2302      	movs	r3, #2
 8003c60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8003c62:	f107 0314 	add.w	r3, r7, #20
 8003c66:	4619      	mov	r1, r3
 8003c68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c6c:	f003 fd68 	bl	8007740 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8003c70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c76:	2301      	movs	r3, #1
 8003c78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c7e:	2302      	movs	r3, #2
 8003c80:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8003c82:	f107 0314 	add.w	r3, r7, #20
 8003c86:	4619      	mov	r1, r3
 8003c88:	4830      	ldr	r0, [pc, #192]	; (8003d4c <MX_GPIO_Init+0x23c>)
 8003c8a:	f003 fd59 	bl	8007740 <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 8003c8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c94:	2301      	movs	r3, #1
 8003c96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 8003ca0:	f107 0314 	add.w	r3, r7, #20
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	4828      	ldr	r0, [pc, #160]	; (8003d48 <MX_GPIO_Init+0x238>)
 8003ca8:	f003 fd4a 	bl	8007740 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_RST_Pin */
  GPIO_InitStruct.Pin = SPI1_RST_Pin;
 8003cac:	2304      	movs	r3, #4
 8003cae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003cb8:	2302      	movs	r3, #2
 8003cba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_RST_GPIO_Port, &GPIO_InitStruct);
 8003cbc:	f107 0314 	add.w	r3, r7, #20
 8003cc0:	4619      	mov	r1, r3
 8003cc2:	4823      	ldr	r0, [pc, #140]	; (8003d50 <MX_GPIO_Init+0x240>)
 8003cc4:	f003 fd3c 	bl	8007740 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_DC_Pin */
  GPIO_InitStruct.Pin = SPI1_DC_Pin;
 8003cc8:	2320      	movs	r3, #32
 8003cca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_DC_GPIO_Port, &GPIO_InitStruct);
 8003cd8:	f107 0314 	add.w	r3, r7, #20
 8003cdc:	4619      	mov	r1, r3
 8003cde:	481b      	ldr	r0, [pc, #108]	; (8003d4c <MX_GPIO_Init+0x23c>)
 8003ce0:	f003 fd2e 	bl	8007740 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_WAKEUP_Pin */
  GPIO_InitStruct.Pin = BLE_WAKEUP_Pin;
 8003ce4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ce8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cea:	2301      	movs	r3, #1
 8003cec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8003cf6:	f107 0314 	add.w	r3, r7, #20
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	4813      	ldr	r0, [pc, #76]	; (8003d4c <MX_GPIO_Init+0x23c>)
 8003cfe:	f003 fd1f 	bl	8007740 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_STAT_Pin */
  GPIO_InitStruct.Pin = BLE_STAT_Pin;
 8003d02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_STAT_GPIO_Port, &GPIO_InitStruct);
 8003d10:	f107 0314 	add.w	r3, r7, #20
 8003d14:	4619      	mov	r1, r3
 8003d16:	480d      	ldr	r0, [pc, #52]	; (8003d4c <MX_GPIO_Init+0x23c>)
 8003d18:	f003 fd12 	bl	8007740 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	2100      	movs	r1, #0
 8003d20:	2007      	movs	r0, #7
 8003d22:	f003 fa44 	bl	80071ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003d26:	2007      	movs	r0, #7
 8003d28:	f003 fa5d 	bl	80071e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	2100      	movs	r1, #0
 8003d30:	2008      	movs	r0, #8
 8003d32:	f003 fa3c 	bl	80071ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003d36:	2008      	movs	r0, #8
 8003d38:	f003 fa55 	bl	80071e6 <HAL_NVIC_EnableIRQ>

}
 8003d3c:	bf00      	nop
 8003d3e:	3728      	adds	r7, #40	; 0x28
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	40021000 	.word	0x40021000
 8003d48:	48000800 	.word	0x48000800
 8003d4c:	48000400 	.word	0x48000400
 8003d50:	48000c00 	.word	0x48000c00

08003d54 <hexToBin>:

//-------------------------------------------------------------------------------------------
//           hex-  
//
uint8_t hexToBin(char *sc)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b085      	sub	sp, #20
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
char st = 0, ml = 0;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	73fb      	strb	r3, [r7, #15]
 8003d60:	2300      	movs	r3, #0
 8003d62:	73bb      	strb	r3, [r7, #14]

	if ((sc[0] >= '0') && (sc[0] <= '9')) st = (sc[0] - 0x30);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	2b2f      	cmp	r3, #47	; 0x2f
 8003d6a:	d908      	bls.n	8003d7e <hexToBin+0x2a>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	781b      	ldrb	r3, [r3, #0]
 8003d70:	2b39      	cmp	r3, #57	; 0x39
 8003d72:	d804      	bhi.n	8003d7e <hexToBin+0x2a>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	3b30      	subs	r3, #48	; 0x30
 8003d7a:	73fb      	strb	r3, [r7, #15]
 8003d7c:	e018      	b.n	8003db0 <hexToBin+0x5c>
	else
	if ((sc[0] >= 'A') && (sc[0] <= 'F')) st = (sc[0] - 0x37);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	2b40      	cmp	r3, #64	; 0x40
 8003d84:	d908      	bls.n	8003d98 <hexToBin+0x44>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	2b46      	cmp	r3, #70	; 0x46
 8003d8c:	d804      	bhi.n	8003d98 <hexToBin+0x44>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	3b37      	subs	r3, #55	; 0x37
 8003d94:	73fb      	strb	r3, [r7, #15]
 8003d96:	e00b      	b.n	8003db0 <hexToBin+0x5c>
	else
	if ((sc[0] >= 'a') && (sc[0] <= 'f')) st = (sc[0] - 0x57);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	2b60      	cmp	r3, #96	; 0x60
 8003d9e:	d907      	bls.n	8003db0 <hexToBin+0x5c>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	2b66      	cmp	r3, #102	; 0x66
 8003da6:	d803      	bhi.n	8003db0 <hexToBin+0x5c>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	3b57      	subs	r3, #87	; 0x57
 8003dae:	73fb      	strb	r3, [r7, #15]

	if ((sc[1] >= '0') && (sc[1] <= '9')) ml = (sc[1] - 0x30);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	3301      	adds	r3, #1
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	2b2f      	cmp	r3, #47	; 0x2f
 8003db8:	d90a      	bls.n	8003dd0 <hexToBin+0x7c>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	3301      	adds	r3, #1
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	2b39      	cmp	r3, #57	; 0x39
 8003dc2:	d805      	bhi.n	8003dd0 <hexToBin+0x7c>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	3b30      	subs	r3, #48	; 0x30
 8003dcc:	73bb      	strb	r3, [r7, #14]
 8003dce:	e01e      	b.n	8003e0e <hexToBin+0xba>
	else
	if ((sc[1] >= 'A') && (sc[1] <= 'F')) ml = (sc[1] - 0x37);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	2b40      	cmp	r3, #64	; 0x40
 8003dd8:	d90a      	bls.n	8003df0 <hexToBin+0x9c>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	3301      	adds	r3, #1
 8003dde:	781b      	ldrb	r3, [r3, #0]
 8003de0:	2b46      	cmp	r3, #70	; 0x46
 8003de2:	d805      	bhi.n	8003df0 <hexToBin+0x9c>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	3301      	adds	r3, #1
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	3b37      	subs	r3, #55	; 0x37
 8003dec:	73bb      	strb	r3, [r7, #14]
 8003dee:	e00e      	b.n	8003e0e <hexToBin+0xba>
	else
	if ((sc[1] >= 'a') && (sc[1] <= 'f')) ml = (sc[1] - 0x57);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	3301      	adds	r3, #1
 8003df4:	781b      	ldrb	r3, [r3, #0]
 8003df6:	2b60      	cmp	r3, #96	; 0x60
 8003df8:	d909      	bls.n	8003e0e <hexToBin+0xba>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	3301      	adds	r3, #1
 8003dfe:	781b      	ldrb	r3, [r3, #0]
 8003e00:	2b66      	cmp	r3, #102	; 0x66
 8003e02:	d804      	bhi.n	8003e0e <hexToBin+0xba>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	3301      	adds	r3, #1
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	3b57      	subs	r3, #87	; 0x57
 8003e0c:	73bb      	strb	r3, [r7, #14]

	return ((st << 4) | (ml & 0x0f));
 8003e0e:	7bfb      	ldrb	r3, [r7, #15]
 8003e10:	011b      	lsls	r3, r3, #4
 8003e12:	b25a      	sxtb	r2, r3
 8003e14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003e18:	f003 030f 	and.w	r3, r3, #15
 8003e1c:	b25b      	sxtb	r3, r3
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	b25b      	sxtb	r3, r3
 8003e22:	b2db      	uxtb	r3, r3

}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3714      	adds	r7, #20
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <getEvtCount>:


#ifdef SET_FIFO_MODE
//-------------------------------------------------------------------------------------------
uint8_t getEvtCount()
{
 8003e30:	b480      	push	{r7}
 8003e32:	af00      	add	r7, sp, #0
	return cnt_evt;
 8003e34:	4b03      	ldr	r3, [pc, #12]	; (8003e44 <getEvtCount+0x14>)
 8003e36:	781b      	ldrb	r3, [r3, #0]
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	20001d62 	.word	0x20001d62

08003e48 <putEvt>:
//-------------------------------------------------------------------------------------------
void putEvt(int evt)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]

	//while (lock_fifo);
	//lock_fifo = true;

	if (cnt_evt > (MAX_FIFO_SIZE - 3)) {
 8003e50:	4b30      	ldr	r3, [pc, #192]	; (8003f14 <putEvt+0xcc>)
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	2b3d      	cmp	r3, #61	; 0x3d
 8003e56:	d907      	bls.n	8003e68 <putEvt+0x20>
		devError |= devFIFO;
 8003e58:	4b2f      	ldr	r3, [pc, #188]	; (8003f18 <putEvt+0xd0>)
 8003e5a:	881b      	ldrh	r3, [r3, #0]
 8003e5c:	f043 0310 	orr.w	r3, r3, #16
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	4b2d      	ldr	r3, [pc, #180]	; (8003f18 <putEvt+0xd0>)
 8003e64:	801a      	strh	r2, [r3, #0]
		//lock_fifo = false;
		return;
 8003e66:	e051      	b.n	8003f0c <putEvt+0xc4>
	}

	HAL_NVIC_DisableIRQ(USART2_IRQn);
 8003e68:	2026      	movs	r0, #38	; 0x26
 8003e6a:	f003 f9ca 	bl	8007202 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8003e6e:	201e      	movs	r0, #30
 8003e70:	f003 f9c7 	bl	8007202 <HAL_NVIC_DisableIRQ>

	if (cnt_evt >= MAX_FIFO_SIZE) {
 8003e74:	4b27      	ldr	r3, [pc, #156]	; (8003f14 <putEvt+0xcc>)
 8003e76:	781b      	ldrb	r3, [r3, #0]
 8003e78:	2b3f      	cmp	r3, #63	; 0x3f
 8003e7a:	d906      	bls.n	8003e8a <putEvt+0x42>
			wr_evt_err++;
 8003e7c:	4b27      	ldr	r3, [pc, #156]	; (8003f1c <putEvt+0xd4>)
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	3301      	adds	r3, #1
 8003e82:	b2da      	uxtb	r2, r3
 8003e84:	4b25      	ldr	r3, [pc, #148]	; (8003f1c <putEvt+0xd4>)
 8003e86:	701a      	strb	r2, [r3, #0]
 8003e88:	e027      	b.n	8003eda <putEvt+0x92>
		} else {
			evt_fifo[wr_evt_adr] = evt;
 8003e8a:	4b25      	ldr	r3, [pc, #148]	; (8003f20 <putEvt+0xd8>)
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	4619      	mov	r1, r3
 8003e90:	4a24      	ldr	r2, [pc, #144]	; (8003f24 <putEvt+0xdc>)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			cnt_evt++;
 8003e98:	4b1e      	ldr	r3, [pc, #120]	; (8003f14 <putEvt+0xcc>)
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	b2da      	uxtb	r2, r3
 8003ea0:	4b1c      	ldr	r3, [pc, #112]	; (8003f14 <putEvt+0xcc>)
 8003ea2:	701a      	strb	r2, [r3, #0]
			if (wr_evt_adr < (MAX_FIFO_SIZE - 1) ) {
 8003ea4:	4b1e      	ldr	r3, [pc, #120]	; (8003f20 <putEvt+0xd8>)
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	2b3e      	cmp	r3, #62	; 0x3e
 8003eaa:	d806      	bhi.n	8003eba <putEvt+0x72>
				wr_evt_adr++;
 8003eac:	4b1c      	ldr	r3, [pc, #112]	; (8003f20 <putEvt+0xd8>)
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	b2da      	uxtb	r2, r3
 8003eb4:	4b1a      	ldr	r3, [pc, #104]	; (8003f20 <putEvt+0xd8>)
 8003eb6:	701a      	strb	r2, [r3, #0]
 8003eb8:	e002      	b.n	8003ec0 <putEvt+0x78>
			} else  {
				wr_evt_adr = 0;
 8003eba:	4b19      	ldr	r3, [pc, #100]	; (8003f20 <putEvt+0xd8>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	701a      	strb	r2, [r3, #0]
			}
			wr_evt_err = 0;
 8003ec0:	4b16      	ldr	r3, [pc, #88]	; (8003f1c <putEvt+0xd4>)
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	701a      	strb	r2, [r3, #0]
			if (cnt_evt > max_evt) max_evt = cnt_evt;
 8003ec6:	4b13      	ldr	r3, [pc, #76]	; (8003f14 <putEvt+0xcc>)
 8003ec8:	781a      	ldrb	r2, [r3, #0]
 8003eca:	4b17      	ldr	r3, [pc, #92]	; (8003f28 <putEvt+0xe0>)
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d903      	bls.n	8003eda <putEvt+0x92>
 8003ed2:	4b10      	ldr	r3, [pc, #64]	; (8003f14 <putEvt+0xcc>)
 8003ed4:	781a      	ldrb	r2, [r3, #0]
 8003ed6:	4b14      	ldr	r3, [pc, #80]	; (8003f28 <putEvt+0xe0>)
 8003ed8:	701a      	strb	r2, [r3, #0]
		}

		if (wr_evt_err) devError |= devFIFO;
 8003eda:	4b10      	ldr	r3, [pc, #64]	; (8003f1c <putEvt+0xd4>)
 8003edc:	781b      	ldrb	r3, [r3, #0]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d007      	beq.n	8003ef2 <putEvt+0xaa>
 8003ee2:	4b0d      	ldr	r3, [pc, #52]	; (8003f18 <putEvt+0xd0>)
 8003ee4:	881b      	ldrh	r3, [r3, #0]
 8003ee6:	f043 0310 	orr.w	r3, r3, #16
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	4b0a      	ldr	r3, [pc, #40]	; (8003f18 <putEvt+0xd0>)
 8003eee:	801a      	strh	r2, [r3, #0]
 8003ef0:	e006      	b.n	8003f00 <putEvt+0xb8>
				   else devError &= ~devFIFO;
 8003ef2:	4b09      	ldr	r3, [pc, #36]	; (8003f18 <putEvt+0xd0>)
 8003ef4:	881b      	ldrh	r3, [r3, #0]
 8003ef6:	f023 0310 	bic.w	r3, r3, #16
 8003efa:	b29a      	uxth	r2, r3
 8003efc:	4b06      	ldr	r3, [pc, #24]	; (8003f18 <putEvt+0xd0>)
 8003efe:	801a      	strh	r2, [r3, #0]

		HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003f00:	201e      	movs	r0, #30
 8003f02:	f003 f970 	bl	80071e6 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003f06:	2026      	movs	r0, #38	; 0x26
 8003f08:	f003 f96d 	bl	80071e6 <HAL_NVIC_EnableIRQ>

		//lock_fifo = false;
}
 8003f0c:	3708      	adds	r7, #8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	20001d62 	.word	0x20001d62
 8003f18:	20001944 	.word	0x20001944
 8003f1c:	20001d61 	.word	0x20001d61
 8003f20:	20001d60 	.word	0x20001d60
 8003f24:	200000c4 	.word	0x200000c4
 8003f28:	20001d63 	.word	0x20001d63

08003f2c <getEvt>:
//-------------------------------------------------------------------------------------------
int getEvt()
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
int ret = evt_None;
 8003f32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003f36:	607b      	str	r3, [r7, #4]

	//while (lock_fifo);
	//lock_fifo = true;

	HAL_NVIC_DisableIRQ(USART2_IRQn);
 8003f38:	2026      	movs	r0, #38	; 0x26
 8003f3a:	f003 f962 	bl	8007202 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8003f3e:	201e      	movs	r0, #30
 8003f40:	f003 f95f 	bl	8007202 <HAL_NVIC_DisableIRQ>
	if (cnt_evt) {
 8003f44:	4b16      	ldr	r3, [pc, #88]	; (8003fa0 <getEvt+0x74>)
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d01e      	beq.n	8003f8a <getEvt+0x5e>
		ret = evt_fifo[rd_evt_adr];
 8003f4c:	4b15      	ldr	r3, [pc, #84]	; (8003fa4 <getEvt+0x78>)
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	461a      	mov	r2, r3
 8003f52:	4b15      	ldr	r3, [pc, #84]	; (8003fa8 <getEvt+0x7c>)
 8003f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f58:	607b      	str	r3, [r7, #4]
		if (cnt_evt) cnt_evt--;
 8003f5a:	4b11      	ldr	r3, [pc, #68]	; (8003fa0 <getEvt+0x74>)
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d005      	beq.n	8003f6e <getEvt+0x42>
 8003f62:	4b0f      	ldr	r3, [pc, #60]	; (8003fa0 <getEvt+0x74>)
 8003f64:	781b      	ldrb	r3, [r3, #0]
 8003f66:	3b01      	subs	r3, #1
 8003f68:	b2da      	uxtb	r2, r3
 8003f6a:	4b0d      	ldr	r3, [pc, #52]	; (8003fa0 <getEvt+0x74>)
 8003f6c:	701a      	strb	r2, [r3, #0]
		if (rd_evt_adr < (MAX_FIFO_SIZE - 1) ) {
 8003f6e:	4b0d      	ldr	r3, [pc, #52]	; (8003fa4 <getEvt+0x78>)
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	2b3e      	cmp	r3, #62	; 0x3e
 8003f74:	d806      	bhi.n	8003f84 <getEvt+0x58>
			rd_evt_adr++;
 8003f76:	4b0b      	ldr	r3, [pc, #44]	; (8003fa4 <getEvt+0x78>)
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	b2da      	uxtb	r2, r3
 8003f7e:	4b09      	ldr	r3, [pc, #36]	; (8003fa4 <getEvt+0x78>)
 8003f80:	701a      	strb	r2, [r3, #0]
 8003f82:	e002      	b.n	8003f8a <getEvt+0x5e>
		} else {
			rd_evt_adr = 0;
 8003f84:	4b07      	ldr	r3, [pc, #28]	; (8003fa4 <getEvt+0x78>)
 8003f86:	2200      	movs	r2, #0
 8003f88:	701a      	strb	r2, [r3, #0]
		}
	}

	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003f8a:	201e      	movs	r0, #30
 8003f8c:	f003 f92b 	bl	80071e6 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003f90:	2026      	movs	r0, #38	; 0x26
 8003f92:	f003 f928 	bl	80071e6 <HAL_NVIC_EnableIRQ>

	//lock_fifo = false;

	return ret;
 8003f96:	687b      	ldr	r3, [r7, #4]
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3708      	adds	r7, #8
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	20001d62 	.word	0x20001d62
 8003fa4:	20001d5f 	.word	0x20001d5f
 8003fa8:	200000c4 	.word	0x200000c4

08003fac <nameStation>:
//-------------------------------------------------------------------------------------------
#ifdef SET_DISPLAY

//-------------------------------------------------------------------------------------------
const char *nameStation(float fr)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b085      	sub	sp, #20
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	ed87 0a01 	vstr	s0, [r7, #4]
int8_t ik = -1;
 8003fb6:	23ff      	movs	r3, #255	; 0xff
 8003fb8:	73fb      	strb	r3, [r7, #15]

	for (int8_t i = 0; i < MAX_LIST; i++) {
 8003fba:	2300      	movs	r3, #0
 8003fbc:	73bb      	strb	r3, [r7, #14]
 8003fbe:	e01b      	b.n	8003ff8 <nameStation+0x4c>
		if (list[i].freq == fr) {
 8003fc0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8003fc4:	491a      	ldr	r1, [pc, #104]	; (8004030 <nameStation+0x84>)
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	00db      	lsls	r3, r3, #3
 8003fca:	4413      	add	r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	440b      	add	r3, r1
 8003fd0:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8003fd4:	edd7 7a01 	vldr	s15, [r7, #4]
 8003fd8:	ee07 3a10 	vmov	s14, r3
 8003fdc:	eef4 7a47 	vcmp.f32	s15, s14
 8003fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fe4:	d102      	bne.n	8003fec <nameStation+0x40>
			ik = i;
 8003fe6:	7bbb      	ldrb	r3, [r7, #14]
 8003fe8:	73fb      	strb	r3, [r7, #15]
			break;
 8003fea:	e009      	b.n	8004000 <nameStation+0x54>
	for (int8_t i = 0; i < MAX_LIST; i++) {
 8003fec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	73bb      	strb	r3, [r7, #14]
 8003ff8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003ffc:	2b18      	cmp	r3, #24
 8003ffe:	dddf      	ble.n	8003fc0 <nameStation+0x14>
		}
	}

	if (ik != -1) return list[ik].name;
 8004000:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004004:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004008:	d009      	beq.n	800401e <nameStation+0x72>
 800400a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800400e:	4613      	mov	r3, r2
 8004010:	00db      	lsls	r3, r3, #3
 8004012:	4413      	add	r3, r2
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	4a06      	ldr	r2, [pc, #24]	; (8004030 <nameStation+0x84>)
 8004018:	4413      	add	r3, r2
 800401a:	3305      	adds	r3, #5
 800401c:	e001      	b.n	8004022 <nameStation+0x76>
			 else return noneStation;
 800401e:	4b05      	ldr	r3, [pc, #20]	; (8004034 <nameStation+0x88>)
 8004020:	681b      	ldr	r3, [r3, #0]
}
 8004022:	4618      	mov	r0, r3
 8004024:	3714      	adds	r7, #20
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
 800402e:	bf00      	nop
 8004030:	20002da8 	.word	0x20002da8
 8004034:	200001ec 	.word	0x200001ec

08004038 <getNextList>:
//-------------------------------------------------------------------------------------------
float getNextList(float fr, uint8_t up, uint8_t *band)
{
 8004038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800403c:	b08e      	sub	sp, #56	; 0x38
 800403e:	af08      	add	r7, sp, #32
 8004040:	ed87 0a03 	vstr	s0, [r7, #12]
 8004044:	4603      	mov	r3, r0
 8004046:	6079      	str	r1, [r7, #4]
 8004048:	72fb      	strb	r3, [r7, #11]
float ret = fr;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	613b      	str	r3, [r7, #16]
int8_t ik = -1;
 800404e:	23ff      	movs	r3, #255	; 0xff
 8004050:	75fb      	strb	r3, [r7, #23]

	for (int8_t i = 0; i < MAX_LIST; i++) {
 8004052:	2300      	movs	r3, #0
 8004054:	75bb      	strb	r3, [r7, #22]
 8004056:	e01b      	b.n	8004090 <getNextList+0x58>
		if (list[i].freq == fr) {
 8004058:	f997 2016 	ldrsb.w	r2, [r7, #22]
 800405c:	4965      	ldr	r1, [pc, #404]	; (80041f4 <getNextList+0x1bc>)
 800405e:	4613      	mov	r3, r2
 8004060:	00db      	lsls	r3, r3, #3
 8004062:	4413      	add	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	440b      	add	r3, r1
 8004068:	f8d3 3001 	ldr.w	r3, [r3, #1]
 800406c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004070:	ee07 3a10 	vmov	s14, r3
 8004074:	eef4 7a47 	vcmp.f32	s15, s14
 8004078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800407c:	d102      	bne.n	8004084 <getNextList+0x4c>
			ik = i;
 800407e:	7dbb      	ldrb	r3, [r7, #22]
 8004080:	75fb      	strb	r3, [r7, #23]
			break;
 8004082:	e009      	b.n	8004098 <getNextList+0x60>
	for (int8_t i = 0; i < MAX_LIST; i++) {
 8004084:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004088:	b2db      	uxtb	r3, r3
 800408a:	3301      	adds	r3, #1
 800408c:	b2db      	uxtb	r3, r3
 800408e:	75bb      	strb	r3, [r7, #22]
 8004090:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004094:	2b18      	cmp	r3, #24
 8004096:	dddf      	ble.n	8004058 <getNextList+0x20>
		}
	}
	if (ik != -1) {
 8004098:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800409c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040a0:	d01b      	beq.n	80040da <getNextList+0xa2>
		if (up) {
 80040a2:	7afb      	ldrb	r3, [r7, #11]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00a      	beq.n	80040be <getNextList+0x86>
			if (++ik == MAX_LIST) ik = 0;
 80040a8:	7dfb      	ldrb	r3, [r7, #23]
 80040aa:	3301      	adds	r3, #1
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	75fb      	strb	r3, [r7, #23]
 80040b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80040b4:	2b19      	cmp	r3, #25
 80040b6:	d161      	bne.n	800417c <getNextList+0x144>
 80040b8:	2300      	movs	r3, #0
 80040ba:	75fb      	strb	r3, [r7, #23]
 80040bc:	e05e      	b.n	800417c <getNextList+0x144>
		} else {
			if (ik != 0) ik--; else ik = MAX_LIST - 1;
 80040be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d006      	beq.n	80040d4 <getNextList+0x9c>
 80040c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	3b01      	subs	r3, #1
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	75fb      	strb	r3, [r7, #23]
 80040d2:	e053      	b.n	800417c <getNextList+0x144>
 80040d4:	2318      	movs	r3, #24
 80040d6:	75fb      	strb	r3, [r7, #23]
 80040d8:	e050      	b.n	800417c <getNextList+0x144>
		}
	} else {
		if (up) {// seek_up
 80040da:	7afb      	ldrb	r3, [r7, #11]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d023      	beq.n	8004128 <getNextList+0xf0>
			for (int8_t i = ik; i < MAX_LIST; i++) {
 80040e0:	7dfb      	ldrb	r3, [r7, #23]
 80040e2:	757b      	strb	r3, [r7, #21]
 80040e4:	e01b      	b.n	800411e <getNextList+0xe6>
				if (list[i].freq > fr) {
 80040e6:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80040ea:	4942      	ldr	r1, [pc, #264]	; (80041f4 <getNextList+0x1bc>)
 80040ec:	4613      	mov	r3, r2
 80040ee:	00db      	lsls	r3, r3, #3
 80040f0:	4413      	add	r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	440b      	add	r3, r1
 80040f6:	f8d3 3001 	ldr.w	r3, [r3, #1]
 80040fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80040fe:	ee07 3a10 	vmov	s14, r3
 8004102:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800410a:	d502      	bpl.n	8004112 <getNextList+0xda>
					ik = i;
 800410c:	7d7b      	ldrb	r3, [r7, #21]
 800410e:	75fb      	strb	r3, [r7, #23]
					break;
 8004110:	e02d      	b.n	800416e <getNextList+0x136>
			for (int8_t i = ik; i < MAX_LIST; i++) {
 8004112:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8004116:	b2db      	uxtb	r3, r3
 8004118:	3301      	adds	r3, #1
 800411a:	b2db      	uxtb	r3, r3
 800411c:	757b      	strb	r3, [r7, #21]
 800411e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8004122:	2b18      	cmp	r3, #24
 8004124:	dddf      	ble.n	80040e6 <getNextList+0xae>
 8004126:	e022      	b.n	800416e <getNextList+0x136>
				}
			}
		} else {// seek_down
			for (int8_t i = ik; i <= 0; i--) {
 8004128:	7dfb      	ldrb	r3, [r7, #23]
 800412a:	753b      	strb	r3, [r7, #20]
 800412c:	e01b      	b.n	8004166 <getNextList+0x12e>
				if (list[i].freq < fr) {
 800412e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8004132:	4930      	ldr	r1, [pc, #192]	; (80041f4 <getNextList+0x1bc>)
 8004134:	4613      	mov	r3, r2
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	4413      	add	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	440b      	add	r3, r1
 800413e:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8004142:	edd7 7a03 	vldr	s15, [r7, #12]
 8004146:	ee07 3a10 	vmov	s14, r3
 800414a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800414e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004152:	dd02      	ble.n	800415a <getNextList+0x122>
					ik = i;
 8004154:	7d3b      	ldrb	r3, [r7, #20]
 8004156:	75fb      	strb	r3, [r7, #23]
					break;
 8004158:	e009      	b.n	800416e <getNextList+0x136>
			for (int8_t i = ik; i <= 0; i--) {
 800415a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800415e:	b2db      	uxtb	r3, r3
 8004160:	3b01      	subs	r3, #1
 8004162:	b2db      	uxtb	r3, r3
 8004164:	753b      	strb	r3, [r7, #20]
 8004166:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800416a:	2b00      	cmp	r3, #0
 800416c:	dddf      	ble.n	800412e <getNextList+0xf6>
				}
			}
		}
		if (ik == -1) ik = 0;
 800416e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004172:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004176:	d101      	bne.n	800417c <getNextList+0x144>
 8004178:	2300      	movs	r3, #0
 800417a:	75fb      	strb	r3, [r7, #23]
	}
	ret = list[ik].freq;
 800417c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8004180:	491c      	ldr	r1, [pc, #112]	; (80041f4 <getNextList+0x1bc>)
 8004182:	4613      	mov	r3, r2
 8004184:	00db      	lsls	r3, r3, #3
 8004186:	4413      	add	r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	440b      	add	r3, r1
 800418c:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8004190:	613b      	str	r3, [r7, #16]
	*band = list[ik].band;
 8004192:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8004196:	4917      	ldr	r1, [pc, #92]	; (80041f4 <getNextList+0x1bc>)
 8004198:	4613      	mov	r3, r2
 800419a:	00db      	lsls	r3, r3, #3
 800419c:	4413      	add	r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	440b      	add	r3, r1
 80041a2:	781a      	ldrb	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	701a      	strb	r2, [r3, #0]
	Report(1, "[%s] up=%u ik=%d, fr=%.1f ret=%.1f band=%u\r\n", __func__, up, ik, fr, ret, *band);
 80041a8:	f897 800b 	ldrb.w	r8, [r7, #11]
 80041ac:	f997 6017 	ldrsb.w	r6, [r7, #23]
 80041b0:	68f8      	ldr	r0, [r7, #12]
 80041b2:	f7fc f9c9 	bl	8000548 <__aeabi_f2d>
 80041b6:	4604      	mov	r4, r0
 80041b8:	460d      	mov	r5, r1
 80041ba:	6938      	ldr	r0, [r7, #16]
 80041bc:	f7fc f9c4 	bl	8000548 <__aeabi_f2d>
 80041c0:	4602      	mov	r2, r0
 80041c2:	460b      	mov	r3, r1
 80041c4:	6879      	ldr	r1, [r7, #4]
 80041c6:	7809      	ldrb	r1, [r1, #0]
 80041c8:	9106      	str	r1, [sp, #24]
 80041ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80041ce:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80041d2:	9600      	str	r6, [sp, #0]
 80041d4:	4643      	mov	r3, r8
 80041d6:	4a08      	ldr	r2, [pc, #32]	; (80041f8 <getNextList+0x1c0>)
 80041d8:	4908      	ldr	r1, [pc, #32]	; (80041fc <getNextList+0x1c4>)
 80041da:	2001      	movs	r0, #1
 80041dc:	f000 f9ec 	bl	80045b8 <Report>

	return ret;
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	ee07 3a90 	vmov	s15, r3
}
 80041e6:	eeb0 0a67 	vmov.f32	s0, s15
 80041ea:	3718      	adds	r7, #24
 80041ec:	46bd      	mov	sp, r7
 80041ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041f2:	bf00      	nop
 80041f4:	20002da8 	.word	0x20002da8
 80041f8:	08014b28 	.word	0x08014b28
 80041fc:	08013b5c 	.word	0x08013b5c

08004200 <showLine>:
//-------------------------------------------------------------------------------------------
void showLine(char *msg, uint16_t lin, int *last_len, bool update)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b08a      	sub	sp, #40	; 0x28
 8004204:	af02      	add	r7, sp, #8
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	607a      	str	r2, [r7, #4]
 800420a:	461a      	mov	r2, r3
 800420c:	460b      	mov	r3, r1
 800420e:	817b      	strh	r3, [r7, #10]
 8004210:	4613      	mov	r3, r2
 8004212:	727b      	strb	r3, [r7, #9]
int il = strlen(msg);
 8004214:	68f8      	ldr	r0, [r7, #12]
 8004216:	f7fb ffdb 	bl	80001d0 <strlen>
 800421a:	4603      	mov	r3, r0
 800421c:	617b      	str	r3, [r7, #20]
int xf = ( (SCREEN_WIDTH - (lfnt->FontWidth * il) ) >> 1);// & 0x7f;
 800421e:	4b2e      	ldr	r3, [pc, #184]	; (80042d8 <showLine+0xd8>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	781b      	ldrb	r3, [r3, #0]
 8004224:	461a      	mov	r2, r3
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	fb02 f303 	mul.w	r3, r2, r3
 800422c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8004230:	105b      	asrs	r3, r3, #1
 8004232:	61fb      	str	r3, [r7, #28]
bool yes = false;
 8004234:	2300      	movs	r3, #0
 8004236:	76fb      	strb	r3, [r7, #27]

	if (*last_len > il) {
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	697a      	ldr	r2, [r7, #20]
 800423e:	429a      	cmp	r2, r3
 8004240:	da0d      	bge.n	800425e <showLine+0x5e>
		ST7565_DrawFilledRectangle(2, lin, SCREEN_WIDTH - 4, lfnt->FontHeight, PIX_OFF);
 8004242:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8004246:	4b24      	ldr	r3, [pc, #144]	; (80042d8 <showLine+0xd8>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	785b      	ldrb	r3, [r3, #1]
 800424c:	b21b      	sxth	r3, r3
 800424e:	2200      	movs	r2, #0
 8004250:	9200      	str	r2, [sp, #0]
 8004252:	227c      	movs	r2, #124	; 0x7c
 8004254:	2002      	movs	r0, #2
 8004256:	f7fd fce2 	bl	8001c1e <ST7565_DrawFilledRectangle>
		yes = true;
 800425a:	2301      	movs	r3, #1
 800425c:	76fb      	strb	r3, [r7, #27]
	}
	*last_len = il;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	697a      	ldr	r2, [r7, #20]
 8004262:	601a      	str	r2, [r3, #0]
	if (*msg > 0x7f) {
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	b25b      	sxtb	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	da03      	bge.n	8004276 <showLine+0x76>
		xf += il;
 800426e:	69fa      	ldr	r2, [r7, #28]
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	4413      	add	r3, r2
 8004274:	61fb      	str	r3, [r7, #28]
	}
	if (!yes) ST7565_DrawFilledRectangle(2, lin, SCREEN_WIDTH - 4, lfnt->FontHeight, PIX_OFF);
 8004276:	7efb      	ldrb	r3, [r7, #27]
 8004278:	f083 0301 	eor.w	r3, r3, #1
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00b      	beq.n	800429a <showLine+0x9a>
 8004282:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8004286:	4b14      	ldr	r3, [pc, #80]	; (80042d8 <showLine+0xd8>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	785b      	ldrb	r3, [r3, #1]
 800428c:	b21b      	sxth	r3, r3
 800428e:	2200      	movs	r2, #0
 8004290:	9200      	str	r2, [sp, #0]
 8004292:	227c      	movs	r2, #124	; 0x7c
 8004294:	2002      	movs	r0, #2
 8004296:	f7fd fcc2 	bl	8001c1e <ST7565_DrawFilledRectangle>

	if ((!xf) || (xf > (SCREEN_WIDTH - 4))) xf = 1;
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d002      	beq.n	80042a6 <showLine+0xa6>
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	2b7c      	cmp	r3, #124	; 0x7c
 80042a4:	dd01      	ble.n	80042aa <showLine+0xaa>
 80042a6:	2301      	movs	r3, #1
 80042a8:	61fb      	str	r3, [r7, #28]
	ST7565_Print(xf, lin, msg, lfnt, 1, PIX_ON);
 80042aa:	69fb      	ldr	r3, [r7, #28]
 80042ac:	b218      	sxth	r0, r3
 80042ae:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80042b2:	4b09      	ldr	r3, [pc, #36]	; (80042d8 <showLine+0xd8>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2201      	movs	r2, #1
 80042b8:	9201      	str	r2, [sp, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	9200      	str	r2, [sp, #0]
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	f7fd fa54 	bl	800176c <ST7565_Print>
	if (update) ST7565_Update();
 80042c4:	7a7b      	ldrb	r3, [r7, #9]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <showLine+0xce>
 80042ca:	f7fd f89f 	bl	800140c <ST7565_Update>
}
 80042ce:	bf00      	nop
 80042d0:	3720      	adds	r7, #32
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	20002d90 	.word	0x20002d90

080042dc <errLedOn>:
#endif
//-------------------------------------------------------------------------------------------
void errLedOn(bool on)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	4603      	mov	r3, r0
 80042e4:	71fb      	strb	r3, [r7, #7]
	if (on)
 80042e6:	79fb      	ldrb	r3, [r7, #7]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d005      	beq.n	80042f8 <errLedOn+0x1c>
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_SET);//LED ON
 80042ec:	2201      	movs	r2, #1
 80042ee:	2108      	movs	r1, #8
 80042f0:	4806      	ldr	r0, [pc, #24]	; (800430c <errLedOn+0x30>)
 80042f2:	f003 fbe7 	bl	8007ac4 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_RESET);//LED OFF
}
 80042f6:	e004      	b.n	8004302 <errLedOn+0x26>
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_RESET);//LED OFF
 80042f8:	2200      	movs	r2, #0
 80042fa:	2108      	movs	r1, #8
 80042fc:	4803      	ldr	r0, [pc, #12]	; (800430c <errLedOn+0x30>)
 80042fe:	f003 fbe1 	bl	8007ac4 <HAL_GPIO_WritePin>
}
 8004302:	bf00      	nop
 8004304:	3708      	adds	r7, #8
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	48000800 	.word	0x48000800

08004310 <get_secCounter>:
//------------------------------------------------------------------------------------
uint32_t get_secCounter()
{
 8004310:	b480      	push	{r7}
 8004312:	af00      	add	r7, sp, #0
	return secCounter;
 8004314:	4b03      	ldr	r3, [pc, #12]	; (8004324 <get_secCounter+0x14>)
 8004316:	681b      	ldr	r3, [r3, #0]
}
 8004318:	4618      	mov	r0, r3
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	20001948 	.word	0x20001948

08004328 <get_tmr>:
{
	msCounter++;
}
//------------------------------------------------------------------------------------------
uint32_t get_tmr(uint32_t sec)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
	return (get_secCounter() + sec);
 8004330:	f7ff ffee 	bl	8004310 <get_secCounter>
 8004334:	4602      	mov	r2, r0
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4413      	add	r3, r2
}
 800433a:	4618      	mov	r0, r3
 800433c:	3708      	adds	r7, #8
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}

08004342 <check_tmr>:
//------------------------------------------------------------------------------------------
bool check_tmr(uint32_t sec)
{
 8004342:	b580      	push	{r7, lr}
 8004344:	b082      	sub	sp, #8
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
	return (get_secCounter() >= sec ? true : false);
 800434a:	f7ff ffe1 	bl	8004310 <get_secCounter>
 800434e:	4602      	mov	r2, r0
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	4293      	cmp	r3, r2
 8004354:	bf94      	ite	ls
 8004356:	2301      	movls	r3, #1
 8004358:	2300      	movhi	r3, #0
 800435a:	b2db      	uxtb	r3, r3
}
 800435c:	4618      	mov	r0, r3
 800435e:	3708      	adds	r7, #8
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}

08004364 <toUppers>:
{
	return (get_msCounter() >= hs ? true : false);
}
//------------------------------------------------------------------------------------------
void toUppers(char *st)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b084      	sub	sp, #16
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
int i;

    for (i = 0; i < strlen(st); i++) *(st + i) = toupper(*(st + i));
 800436c:	2300      	movs	r3, #0
 800436e:	60fb      	str	r3, [r7, #12]
 8004370:	e019      	b.n	80043a6 <toUppers+0x42>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	687a      	ldr	r2, [r7, #4]
 8004376:	4413      	add	r3, r2
 8004378:	781b      	ldrb	r3, [r3, #0]
 800437a:	72fb      	strb	r3, [r7, #11]
 800437c:	7afb      	ldrb	r3, [r7, #11]
 800437e:	3301      	adds	r3, #1
 8004380:	4a0f      	ldr	r2, [pc, #60]	; (80043c0 <toUppers+0x5c>)
 8004382:	4413      	add	r3, r2
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	f003 0303 	and.w	r3, r3, #3
 800438a:	2b02      	cmp	r3, #2
 800438c:	d102      	bne.n	8004394 <toUppers+0x30>
 800438e:	7afb      	ldrb	r3, [r7, #11]
 8004390:	3b20      	subs	r3, #32
 8004392:	e000      	b.n	8004396 <toUppers+0x32>
 8004394:	7afb      	ldrb	r3, [r7, #11]
 8004396:	68fa      	ldr	r2, [r7, #12]
 8004398:	6879      	ldr	r1, [r7, #4]
 800439a:	440a      	add	r2, r1
 800439c:	b2db      	uxtb	r3, r3
 800439e:	7013      	strb	r3, [r2, #0]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	3301      	adds	r3, #1
 80043a4:	60fb      	str	r3, [r7, #12]
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f7fb ff12 	bl	80001d0 <strlen>
 80043ac:	4602      	mov	r2, r0
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d8de      	bhi.n	8004372 <toUppers+0xe>
}
 80043b4:	bf00      	nop
 80043b6:	bf00      	nop
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	08014ba8 	.word	0x08014ba8

080043c4 <set_Date>:
//------------------------------------------------------------------------------------------
void set_Date(uint32_t usec)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b094      	sub	sp, #80	; 0x50
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
struct tm ts;
time_t ep = (time_t)usec;
 80043cc:	6879      	ldr	r1, [r7, #4]
 80043ce:	2000      	movs	r0, #0
 80043d0:	460a      	mov	r2, r1
 80043d2:	4603      	mov	r3, r0
 80043d4:	e9c7 2308 	strd	r2, r3, [r7, #32]

	gmtime_r(&ep, &ts);
 80043d8:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80043dc:	f107 0320 	add.w	r3, r7, #32
 80043e0:	4611      	mov	r1, r2
 80043e2:	4618      	mov	r0, r3
 80043e4:	f00a fccc 	bl	800ed80 <gmtime_r>

	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	sDate.WeekDay = ts.tm_wday;
 80043e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	723b      	strb	r3, [r7, #8]
	sDate.Month   = ts.tm_mon + 1;
 80043ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	3301      	adds	r3, #1
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	727b      	strb	r3, [r7, #9]
	sDate.Date    = ts.tm_mday;
 80043f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	72bb      	strb	r3, [r7, #10]
	sDate.Year    = ts.tm_year;
 80043fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004400:	b2db      	uxtb	r3, r3
 8004402:	72fb      	strb	r3, [r7, #11]
	sTime.Hours   = ts.tm_hour + tZone;
 8004404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004406:	b2da      	uxtb	r2, r3
 8004408:	4b1a      	ldr	r3, [pc, #104]	; (8004474 <set_Date+0xb0>)
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	4413      	add	r3, r2
 800440e:	b2db      	uxtb	r3, r3
 8004410:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = ts.tm_min;
 8004412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004414:	b2db      	uxtb	r3, r3
 8004416:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = ts.tm_sec;
 8004418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800441a:	b2db      	uxtb	r3, r3
 800441c:	73bb      	strb	r3, [r7, #14]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 800441e:	f107 030c 	add.w	r3, r7, #12
 8004422:	2200      	movs	r2, #0
 8004424:	4619      	mov	r1, r3
 8004426:	4814      	ldr	r0, [pc, #80]	; (8004478 <set_Date+0xb4>)
 8004428:	f006 fc47 	bl	800acba <HAL_RTC_SetTime>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d007      	beq.n	8004442 <set_Date+0x7e>
 8004432:	4b12      	ldr	r3, [pc, #72]	; (800447c <set_Date+0xb8>)
 8004434:	881b      	ldrh	r3, [r3, #0]
 8004436:	f043 0308 	orr.w	r3, r3, #8
 800443a:	b29a      	uxth	r2, r3
 800443c:	4b0f      	ldr	r3, [pc, #60]	; (800447c <set_Date+0xb8>)
 800443e:	801a      	strh	r2, [r3, #0]
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
		else {
			setDate = true;
		}
	}
}
 8004440:	e014      	b.n	800446c <set_Date+0xa8>
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 8004442:	f107 0308 	add.w	r3, r7, #8
 8004446:	2200      	movs	r2, #0
 8004448:	4619      	mov	r1, r3
 800444a:	480b      	ldr	r0, [pc, #44]	; (8004478 <set_Date+0xb4>)
 800444c:	f006 fd2e 	bl	800aeac <HAL_RTC_SetDate>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d007      	beq.n	8004466 <set_Date+0xa2>
 8004456:	4b09      	ldr	r3, [pc, #36]	; (800447c <set_Date+0xb8>)
 8004458:	881b      	ldrh	r3, [r3, #0]
 800445a:	f043 0308 	orr.w	r3, r3, #8
 800445e:	b29a      	uxth	r2, r3
 8004460:	4b06      	ldr	r3, [pc, #24]	; (800447c <set_Date+0xb8>)
 8004462:	801a      	strh	r2, [r3, #0]
}
 8004464:	e002      	b.n	800446c <set_Date+0xa8>
			setDate = true;
 8004466:	4b06      	ldr	r3, [pc, #24]	; (8004480 <set_Date+0xbc>)
 8004468:	2201      	movs	r2, #1
 800446a:	701a      	strb	r2, [r3, #0]
}
 800446c:	bf00      	nop
 800446e:	3750      	adds	r7, #80	; 0x50
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	20001d5e 	.word	0x20001d5e
 8004478:	2000091c 	.word	0x2000091c
 800447c:	20001944 	.word	0x20001944
 8004480:	20001d5d 	.word	0x20001d5d

08004484 <sec2str>:

	return ep;
}
//------------------------------------------------------------------------------------------
int sec2str(char *st)
{
 8004484:	b590      	push	{r4, r7, lr}
 8004486:	b093      	sub	sp, #76	; 0x4c
 8004488:	af04      	add	r7, sp, #16
 800448a:	6078      	str	r0, [r7, #4]
int ret = 0;
 800448c:	2300      	movs	r3, #0
 800448e:	637b      	str	r3, [r7, #52]	; 0x34

	if (!setDate) {
 8004490:	4b40      	ldr	r3, [pc, #256]	; (8004594 <sec2str+0x110>)
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	f083 0301 	eor.w	r3, r3, #1
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d040      	beq.n	8004520 <sec2str+0x9c>
		uint32_t sec = get_secCounter();
 800449e:	f7ff ff37 	bl	8004310 <get_secCounter>
 80044a2:	6338      	str	r0, [r7, #48]	; 0x30

		uint32_t day = sec / (60 * 60 * 24);
 80044a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a6:	4a3c      	ldr	r2, [pc, #240]	; (8004598 <sec2str+0x114>)
 80044a8:	fba2 2303 	umull	r2, r3, r2, r3
 80044ac:	0c1b      	lsrs	r3, r3, #16
 80044ae:	62fb      	str	r3, [r7, #44]	; 0x2c
		sec %= (60 * 60 * 24);
 80044b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044b2:	4a39      	ldr	r2, [pc, #228]	; (8004598 <sec2str+0x114>)
 80044b4:	fba2 1203 	umull	r1, r2, r2, r3
 80044b8:	0c12      	lsrs	r2, r2, #16
 80044ba:	4938      	ldr	r1, [pc, #224]	; (800459c <sec2str+0x118>)
 80044bc:	fb01 f202 	mul.w	r2, r1, r2
 80044c0:	1a9b      	subs	r3, r3, r2
 80044c2:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t hour = sec / (60 * 60);
 80044c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044c6:	4a36      	ldr	r2, [pc, #216]	; (80045a0 <sec2str+0x11c>)
 80044c8:	fba2 2303 	umull	r2, r3, r2, r3
 80044cc:	0adb      	lsrs	r3, r3, #11
 80044ce:	62bb      	str	r3, [r7, #40]	; 0x28
		sec %= (60 * 60);
 80044d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d2:	4a33      	ldr	r2, [pc, #204]	; (80045a0 <sec2str+0x11c>)
 80044d4:	fba2 1203 	umull	r1, r2, r2, r3
 80044d8:	0ad2      	lsrs	r2, r2, #11
 80044da:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80044de:	fb01 f202 	mul.w	r2, r1, r2
 80044e2:	1a9b      	subs	r3, r3, r2
 80044e4:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t min = sec / (60);
 80044e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e8:	4a2e      	ldr	r2, [pc, #184]	; (80045a4 <sec2str+0x120>)
 80044ea:	fba2 2303 	umull	r2, r3, r2, r3
 80044ee:	095b      	lsrs	r3, r3, #5
 80044f0:	627b      	str	r3, [r7, #36]	; 0x24
		sec %= 60;
 80044f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044f4:	4b2b      	ldr	r3, [pc, #172]	; (80045a4 <sec2str+0x120>)
 80044f6:	fba3 1302 	umull	r1, r3, r3, r2
 80044fa:	0959      	lsrs	r1, r3, #5
 80044fc:	460b      	mov	r3, r1
 80044fe:	011b      	lsls	r3, r3, #4
 8004500:	1a5b      	subs	r3, r3, r1
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	633b      	str	r3, [r7, #48]	; 0x30

		ret = sprintf(st, "%lu.%02lu:%02lu:%02lu", day, hour, min, sec);
 8004508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450a:	9301      	str	r3, [sp, #4]
 800450c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450e:	9300      	str	r3, [sp, #0]
 8004510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004512:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004514:	4924      	ldr	r1, [pc, #144]	; (80045a8 <sec2str+0x124>)
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f00b fa98 	bl	800fa4c <siprintf>
 800451c:	6378      	str	r0, [r7, #52]	; 0x34
 800451e:	e034      	b.n	800458a <sec2str+0x106>
	} else {
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN)) devError |= devRTC;
 8004520:	f107 030c 	add.w	r3, r7, #12
 8004524:	2200      	movs	r2, #0
 8004526:	4619      	mov	r1, r3
 8004528:	4820      	ldr	r0, [pc, #128]	; (80045ac <sec2str+0x128>)
 800452a:	f006 fd46 	bl	800afba <HAL_RTC_GetDate>
 800452e:	4603      	mov	r3, r0
 8004530:	2b00      	cmp	r3, #0
 8004532:	d007      	beq.n	8004544 <sec2str+0xc0>
 8004534:	4b1e      	ldr	r3, [pc, #120]	; (80045b0 <sec2str+0x12c>)
 8004536:	881b      	ldrh	r3, [r3, #0]
 8004538:	f043 0308 	orr.w	r3, r3, #8
 800453c:	b29a      	uxth	r2, r3
 800453e:	4b1c      	ldr	r3, [pc, #112]	; (80045b0 <sec2str+0x12c>)
 8004540:	801a      	strh	r2, [r3, #0]
 8004542:	e022      	b.n	800458a <sec2str+0x106>
		else {
			if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN)) devError |= devRTC;
 8004544:	f107 0310 	add.w	r3, r7, #16
 8004548:	2200      	movs	r2, #0
 800454a:	4619      	mov	r1, r3
 800454c:	4817      	ldr	r0, [pc, #92]	; (80045ac <sec2str+0x128>)
 800454e:	f006 fc51 	bl	800adf4 <HAL_RTC_GetTime>
 8004552:	4603      	mov	r3, r0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d007      	beq.n	8004568 <sec2str+0xe4>
 8004558:	4b15      	ldr	r3, [pc, #84]	; (80045b0 <sec2str+0x12c>)
 800455a:	881b      	ldrh	r3, [r3, #0]
 800455c:	f043 0308 	orr.w	r3, r3, #8
 8004560:	b29a      	uxth	r2, r3
 8004562:	4b13      	ldr	r3, [pc, #76]	; (80045b0 <sec2str+0x12c>)
 8004564:	801a      	strh	r2, [r3, #0]
 8004566:	e010      	b.n	800458a <sec2str+0x106>
			else {
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
								sDate.Date, sDate.Month,
 8004568:	7bbb      	ldrb	r3, [r7, #14]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 800456a:	4618      	mov	r0, r3
								sDate.Date, sDate.Month,
 800456c:	7b7b      	ldrb	r3, [r7, #13]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 800456e:	461c      	mov	r4, r3
								sTime.Hours, sTime.Minutes, sTime.Seconds);
 8004570:	7c3b      	ldrb	r3, [r7, #16]
 8004572:	7c7a      	ldrb	r2, [r7, #17]
 8004574:	7cb9      	ldrb	r1, [r7, #18]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 8004576:	9102      	str	r1, [sp, #8]
 8004578:	9201      	str	r2, [sp, #4]
 800457a:	9300      	str	r3, [sp, #0]
 800457c:	4623      	mov	r3, r4
 800457e:	4602      	mov	r2, r0
 8004580:	490c      	ldr	r1, [pc, #48]	; (80045b4 <sec2str+0x130>)
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f00b fa62 	bl	800fa4c <siprintf>
 8004588:	6378      	str	r0, [r7, #52]	; 0x34
			}
		}
	}

	return ret;
 800458a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800458c:	4618      	mov	r0, r3
 800458e:	373c      	adds	r7, #60	; 0x3c
 8004590:	46bd      	mov	sp, r7
 8004592:	bd90      	pop	{r4, r7, pc}
 8004594:	20001d5d 	.word	0x20001d5d
 8004598:	c22e4507 	.word	0xc22e4507
 800459c:	00015180 	.word	0x00015180
 80045a0:	91a2b3c5 	.word	0x91a2b3c5
 80045a4:	88888889 	.word	0x88888889
 80045a8:	08013b8c 	.word	0x08013b8c
 80045ac:	2000091c 	.word	0x2000091c
 80045b0:	20001944 	.word	0x20001944
 80045b4:	08013ba4 	.word	0x08013ba4

080045b8 <Report>:
//--------------------------------------------------------------------------------------------
void Report(const uint8_t addTime, const char *fmt, ...)
{
 80045b8:	b40e      	push	{r1, r2, r3}
 80045ba:	b590      	push	{r4, r7, lr}
 80045bc:	b08a      	sub	sp, #40	; 0x28
 80045be:	af00      	add	r7, sp, #0
 80045c0:	4603      	mov	r3, r0
 80045c2:	71fb      	strb	r3, [r7, #7]
#ifdef SET_BLE
	if(sleep_mode) return;
 80045c4:	4b3a      	ldr	r3, [pc, #232]	; (80046b0 <Report+0xf8>)
 80045c6:	781b      	ldrb	r3, [r3, #0]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d169      	bne.n	80046a0 <Report+0xe8>
#endif

	size_t len = MAX_UART_BUF;
 80045cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045d0:	61bb      	str	r3, [r7, #24]
	char *buf = &cmdBuf[0];
 80045d2:	4b38      	ldr	r3, [pc, #224]	; (80046b4 <Report+0xfc>)
 80045d4:	617b      	str	r3, [r7, #20]

	uint8_t cnt = 32;
 80045d6:	2320      	movs	r3, #32
 80045d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t stim = HAL_GetTick();
 80045dc:	f002 fc98 	bl	8006f10 <HAL_GetTick>
 80045e0:	6238      	str	r0, [r7, #32]
	uint32_t etim = stim;
 80045e2:	6a3b      	ldr	r3, [r7, #32]
 80045e4:	613b      	str	r3, [r7, #16]
	while (!uartRdy && cnt) {
 80045e6:	e00e      	b.n	8004606 <Report+0x4e>
		etim = HAL_GetTick();
 80045e8:	f002 fc92 	bl	8006f10 <HAL_GetTick>
 80045ec:	6138      	str	r0, [r7, #16]
		if (etim - stim) {
 80045ee:	693a      	ldr	r2, [r7, #16]
 80045f0:	6a3b      	ldr	r3, [r7, #32]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d007      	beq.n	8004606 <Report+0x4e>
			stim = HAL_GetTick();
 80045f6:	f002 fc8b 	bl	8006f10 <HAL_GetTick>
 80045fa:	6238      	str	r0, [r7, #32]
			cnt--;
 80045fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004600:	3b01      	subs	r3, #1
 8004602:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (!uartRdy && cnt) {
 8004606:	4b2c      	ldr	r3, [pc, #176]	; (80046b8 <Report+0x100>)
 8004608:	781b      	ldrb	r3, [r3, #0]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d103      	bne.n	8004616 <Report+0x5e>
 800460e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1e8      	bne.n	80045e8 <Report+0x30>
		}
	}

	//if (buf) {
		*buf = '\0';
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	2200      	movs	r2, #0
 800461a:	701a      	strb	r2, [r3, #0]
		int dl = 0;
 800461c:	2300      	movs	r3, #0
 800461e:	61fb      	str	r3, [r7, #28]
		if (addTime) {
 8004620:	79fb      	ldrb	r3, [r7, #7]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d010      	beq.n	8004648 <Report+0x90>
			dl = sec2str(buf);
 8004626:	6978      	ldr	r0, [r7, #20]
 8004628:	f7ff ff2c 	bl	8004484 <sec2str>
 800462c:	61f8      	str	r0, [r7, #28]
			strcat(buf, " | ");
 800462e:	6978      	ldr	r0, [r7, #20]
 8004630:	f7fb fdce 	bl	80001d0 <strlen>
 8004634:	4603      	mov	r3, r0
 8004636:	461a      	mov	r2, r3
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	4413      	add	r3, r2
 800463c:	4a1f      	ldr	r2, [pc, #124]	; (80046bc <Report+0x104>)
 800463e:	6810      	ldr	r0, [r2, #0]
 8004640:	6018      	str	r0, [r3, #0]
			dl += 3;
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	3303      	adds	r3, #3
 8004646:	61fb      	str	r3, [r7, #28]
		}

		va_list args;
		va_start(args, fmt);
 8004648:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800464c:	60fb      	str	r3, [r7, #12]
		vsnprintf(buf + dl, len - dl, fmt, args);
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	697a      	ldr	r2, [r7, #20]
 8004652:	18d0      	adds	r0, r2, r3
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	1ad1      	subs	r1, r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800465e:	f00c f935 	bl	80108cc <vsniprintf>

		uartRdy = false;
 8004662:	4b15      	ldr	r3, [pc, #84]	; (80046b8 <Report+0x100>)
 8004664:	2200      	movs	r2, #0
 8004666:	701a      	strb	r2, [r3, #0]
		if (HAL_UART_Transmit_DMA(cmdPort, (uint8_t *)buf, strlen(buf)) != HAL_OK) devError |= devUART;
 8004668:	4b15      	ldr	r3, [pc, #84]	; (80046c0 <Report+0x108>)
 800466a:	681c      	ldr	r4, [r3, #0]
 800466c:	6978      	ldr	r0, [r7, #20]
 800466e:	f7fb fdaf 	bl	80001d0 <strlen>
 8004672:	4603      	mov	r3, r0
 8004674:	b29b      	uxth	r3, r3
 8004676:	461a      	mov	r2, r3
 8004678:	6979      	ldr	r1, [r7, #20]
 800467a:	4620      	mov	r0, r4
 800467c:	f008 ffe0 	bl	800d640 <HAL_UART_Transmit_DMA>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d006      	beq.n	8004694 <Report+0xdc>
 8004686:	4b0f      	ldr	r3, [pc, #60]	; (80046c4 <Report+0x10c>)
 8004688:	881b      	ldrh	r3, [r3, #0]
 800468a:	f043 0302 	orr.w	r3, r3, #2
 800468e:	b29a      	uxth	r2, r3
 8004690:	4b0c      	ldr	r3, [pc, #48]	; (80046c4 <Report+0x10c>)
 8004692:	801a      	strh	r2, [r3, #0]
		while (!uartRdy) {} //HAL_Delay(1)
 8004694:	bf00      	nop
 8004696:	4b08      	ldr	r3, [pc, #32]	; (80046b8 <Report+0x100>)
 8004698:	781b      	ldrb	r3, [r3, #0]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d0fb      	beq.n	8004696 <Report+0xde>
 800469e:	e000      	b.n	80046a2 <Report+0xea>
	if(sleep_mode) return;
 80046a0:	bf00      	nop
	//	free(buf);
	//} else {
	//	devError |= devMEM;
	//}

}
 80046a2:	3728      	adds	r7, #40	; 0x28
 80046a4:	46bd      	mov	sp, r7
 80046a6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80046aa:	b003      	add	sp, #12
 80046ac:	4770      	bx	lr
 80046ae:	bf00      	nop
 80046b0:	20003588 	.word	0x20003588
 80046b4:	20001144 	.word	0x20001144
 80046b8:	20000014 	.word	0x20000014
 80046bc:	08013bc0 	.word	0x08013bc0
 80046c0:	20000010 	.word	0x20000010
 80046c4:	20001944 	.word	0x20001944

080046c8 <HAL_TIM_PeriodElapsedCallback>:



//------------------------------------------------------------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046c8:	b5b0      	push	{r4, r5, r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4) {
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a20      	ldr	r2, [pc, #128]	; (8004758 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d139      	bne.n	800474e <HAL_TIM_PeriodElapsedCallback+0x86>
		msCounter++;//inc_msCounter();
 80046da:	4b20      	ldr	r3, [pc, #128]	; (800475c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80046dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e0:	1c54      	adds	r4, r2, #1
 80046e2:	f143 0500 	adc.w	r5, r3, #0
 80046e6:	4b1d      	ldr	r3, [pc, #116]	; (800475c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80046e8:	e9c3 4500 	strd	r4, r5, [r3]
		if (!(msCounter % _1s)) {// 1 seconda
 80046ec:	4b1b      	ldr	r3, [pc, #108]	; (800475c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80046ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80046f2:	f04f 0264 	mov.w	r2, #100	; 0x64
 80046f6:	f04f 0300 	mov.w	r3, #0
 80046fa:	f7fc fb15 	bl	8000d28 <__aeabi_uldivmod>
 80046fe:	4313      	orrs	r3, r2
 8004700:	d111      	bne.n	8004726 <HAL_TIM_PeriodElapsedCallback+0x5e>
			secCounter++;
 8004702:	4b17      	ldr	r3, [pc, #92]	; (8004760 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	3301      	adds	r3, #1
 8004708:	4a15      	ldr	r2, [pc, #84]	; (8004760 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800470a:	6013      	str	r3, [r2, #0]
		  	HAL_GPIO_TogglePin(TIK_LED_GPIO_Port, TIK_LED_Pin);
 800470c:	2102      	movs	r1, #2
 800470e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004712:	f003 f9ef 	bl	8007af4 <HAL_GPIO_TogglePin>
#ifdef SET_DISPLAY
		  	if (startSec) putEvt(evt_Sec);
 8004716:	4b13      	ldr	r3, [pc, #76]	; (8004764 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8004718:	781b      	ldrb	r3, [r3, #0]
 800471a:	b2db      	uxtb	r3, r3
 800471c:	2b00      	cmp	r3, #0
 800471e:	d002      	beq.n	8004726 <HAL_TIM_PeriodElapsedCallback+0x5e>
 8004720:	2008      	movs	r0, #8
 8004722:	f7ff fb91 	bl	8003e48 <putEvt>
#endif
	  	}
#ifdef SET_SLEEP
		if (sleep_mode) {
 8004726:	4b10      	ldr	r3, [pc, #64]	; (8004768 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00f      	beq.n	800474e <HAL_TIM_PeriodElapsedCallback+0x86>
			if (HAL_GPIO_ReadPin(CPU_WAKEUP_GPIO_Port, CPU_WAKEUP_Pin) == GPIO_PIN_SET) {
 800472e:	2101      	movs	r1, #1
 8004730:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004734:	f003 f9ae 	bl	8007a94 <HAL_GPIO_ReadPin>
 8004738:	4603      	mov	r3, r0
 800473a:	2b01      	cmp	r3, #1
 800473c:	d107      	bne.n	800474e <HAL_TIM_PeriodElapsedCallback+0x86>
				sleep_mode = false;
 800473e:	4b0a      	ldr	r3, [pc, #40]	; (8004768 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004740:	2200      	movs	r2, #0
 8004742:	701a      	strb	r2, [r3, #0]
				HAL_PWR_DisableSleepOnExit ();
 8004744:	f004 fec6 	bl	80094d4 <HAL_PWR_DisableSleepOnExit>
				//HAL_ResumeTick();
				putEvt(cmdFromSleep);
 8004748:	2014      	movs	r0, #20
 800474a:	f7ff fb7d 	bl	8003e48 <putEvt>
			}
		}
#endif
	}
}
 800474e:	bf00      	nop
 8004750:	3708      	adds	r7, #8
 8004752:	46bd      	mov	sp, r7
 8004754:	bdb0      	pop	{r4, r5, r7, pc}
 8004756:	bf00      	nop
 8004758:	40000800 	.word	0x40000800
 800475c:	20001950 	.word	0x20001950
 8004760:	20001948 	.word	0x20001948
 8004764:	20002d8c 	.word	0x20002d8c
 8004768:	20003588 	.word	0x20003588

0800476c <HAL_UART_TxCpltCallback>:
//--------------------------------------------------------------------------------------------

//-------------------------------------------------------------------------------------------
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a0a      	ldr	r2, [pc, #40]	; (80047a4 <HAL_UART_TxCpltCallback+0x38>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d103      	bne.n	8004786 <HAL_UART_TxCpltCallback+0x1a>
		uartRdy = 1;
 800477e:	4b0a      	ldr	r3, [pc, #40]	; (80047a8 <HAL_UART_TxCpltCallback+0x3c>)
 8004780:	2201      	movs	r2, #1
 8004782:	701a      	strb	r2, [r3, #0]
	else
	if (huart->Instance == USART3) {
		bleRdy = 1;
	}
#endif
}
 8004784:	e007      	b.n	8004796 <HAL_UART_TxCpltCallback+0x2a>
	if (huart->Instance == USART3) {
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a08      	ldr	r2, [pc, #32]	; (80047ac <HAL_UART_TxCpltCallback+0x40>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d102      	bne.n	8004796 <HAL_UART_TxCpltCallback+0x2a>
		bleRdy = 1;
 8004790:	4b07      	ldr	r3, [pc, #28]	; (80047b0 <HAL_UART_TxCpltCallback+0x44>)
 8004792:	2201      	movs	r2, #1
 8004794:	701a      	strb	r2, [r3, #0]
}
 8004796:	bf00      	nop
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	40004400 	.word	0x40004400
 80047a8:	20000014 	.word	0x20000014
 80047ac:	40004800 	.word	0x40004800
 80047b0:	20000204 	.word	0x20000204

080047b4 <HAL_UART_ErrorCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a0e      	ldr	r2, [pc, #56]	; (80047fc <HAL_UART_ErrorCallback+0x48>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d107      	bne.n	80047d6 <HAL_UART_ErrorCallback+0x22>
		devError |= devUART;
 80047c6:	4b0e      	ldr	r3, [pc, #56]	; (8004800 <HAL_UART_ErrorCallback+0x4c>)
 80047c8:	881b      	ldrh	r3, [r3, #0]
 80047ca:	f043 0302 	orr.w	r3, r3, #2
 80047ce:	b29a      	uxth	r2, r3
 80047d0:	4b0b      	ldr	r3, [pc, #44]	; (8004800 <HAL_UART_ErrorCallback+0x4c>)
 80047d2:	801a      	strh	r2, [r3, #0]
	else
	if (huart->Instance == USART3) {
		devError |= devBLE;
	}
#endif
}
 80047d4:	e00b      	b.n	80047ee <HAL_UART_ErrorCallback+0x3a>
	if (huart->Instance == USART3) {
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a0a      	ldr	r2, [pc, #40]	; (8004804 <HAL_UART_ErrorCallback+0x50>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d106      	bne.n	80047ee <HAL_UART_ErrorCallback+0x3a>
		devError |= devBLE;
 80047e0:	4b07      	ldr	r3, [pc, #28]	; (8004800 <HAL_UART_ErrorCallback+0x4c>)
 80047e2:	881b      	ldrh	r3, [r3, #0]
 80047e4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	4b05      	ldr	r3, [pc, #20]	; (8004800 <HAL_UART_ErrorCallback+0x4c>)
 80047ec:	801a      	strh	r2, [r3, #0]
}
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	40004400 	.word	0x40004400
 8004800:	20001944 	.word	0x20001944
 8004804:	40004800 	.word	0x40004800

08004808 <HAL_UART_RxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004808:	b590      	push	{r4, r7, lr}
 800480a:	b091      	sub	sp, #68	; 0x44
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
#ifdef SET_BLE
	if (huart->Instance == USART3) {
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a89      	ldr	r2, [pc, #548]	; (8004a3c <HAL_UART_RxCpltCallback+0x234>)
 8004816:	4293      	cmp	r3, r2
 8004818:	f040 8085 	bne.w	8004926 <HAL_UART_RxCpltCallback+0x11e>
		if ((rxbByte > 0x0D) && (rxbByte < 0x80)) {
 800481c:	4b88      	ldr	r3, [pc, #544]	; (8004a40 <HAL_UART_RxCpltCallback+0x238>)
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	2b0d      	cmp	r3, #13
 8004822:	d91a      	bls.n	800485a <HAL_UART_RxCpltCallback+0x52>
 8004824:	4b86      	ldr	r3, [pc, #536]	; (8004a40 <HAL_UART_RxCpltCallback+0x238>)
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	b25b      	sxtb	r3, r3
 800482a:	2b00      	cmp	r3, #0
 800482c:	db15      	blt.n	800485a <HAL_UART_RxCpltCallback+0x52>
			if (rxbByte >= 0x20) adone = 1;
 800482e:	4b84      	ldr	r3, [pc, #528]	; (8004a40 <HAL_UART_RxCpltCallback+0x238>)
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	2b1f      	cmp	r3, #31
 8004834:	d902      	bls.n	800483c <HAL_UART_RxCpltCallback+0x34>
 8004836:	4b83      	ldr	r3, [pc, #524]	; (8004a44 <HAL_UART_RxCpltCallback+0x23c>)
 8004838:	2201      	movs	r2, #1
 800483a:	701a      	strb	r2, [r3, #0]
			if (adone) rxbBuf[rxbInd++] = (char)rxbByte;
 800483c:	4b81      	ldr	r3, [pc, #516]	; (8004a44 <HAL_UART_RxCpltCallback+0x23c>)
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00a      	beq.n	800485a <HAL_UART_RxCpltCallback+0x52>
 8004844:	4b80      	ldr	r3, [pc, #512]	; (8004a48 <HAL_UART_RxCpltCallback+0x240>)
 8004846:	881b      	ldrh	r3, [r3, #0]
 8004848:	1c5a      	adds	r2, r3, #1
 800484a:	b291      	uxth	r1, r2
 800484c:	4a7e      	ldr	r2, [pc, #504]	; (8004a48 <HAL_UART_RxCpltCallback+0x240>)
 800484e:	8011      	strh	r1, [r2, #0]
 8004850:	461a      	mov	r2, r3
 8004852:	4b7b      	ldr	r3, [pc, #492]	; (8004a40 <HAL_UART_RxCpltCallback+0x238>)
 8004854:	7819      	ldrb	r1, [r3, #0]
 8004856:	4b7d      	ldr	r3, [pc, #500]	; (8004a4c <HAL_UART_RxCpltCallback+0x244>)
 8004858:	5499      	strb	r1, [r3, r2]
		}
		if (adone) {
 800485a:	4b7a      	ldr	r3, [pc, #488]	; (8004a44 <HAL_UART_RxCpltCallback+0x23c>)
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d050      	beq.n	8004904 <HAL_UART_RxCpltCallback+0xfc>
		//rxbBuf[rxbInd++] = (char)rxbByte;
			if (rxbByte == 0x0a) {// '\n'
 8004862:	4b77      	ldr	r3, [pc, #476]	; (8004a40 <HAL_UART_RxCpltCallback+0x238>)
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	2b0a      	cmp	r3, #10
 8004868:	d14c      	bne.n	8004904 <HAL_UART_RxCpltCallback+0xfc>
				//rxbBuf[--rxbInd] = '\0';
				if (bleQueAckFlag) {
 800486a:	4b79      	ldr	r3, [pc, #484]	; (8004a50 <HAL_UART_RxCpltCallback+0x248>)
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d03c      	beq.n	80048ec <HAL_UART_RxCpltCallback+0xe4>
					int len = strlen(rxbBuf);
 8004872:	4876      	ldr	r0, [pc, #472]	; (8004a4c <HAL_UART_RxCpltCallback+0x244>)
 8004874:	f7fb fcac 	bl	80001d0 <strlen>
 8004878:	4603      	mov	r3, r0
 800487a:	60fb      	str	r3, [r7, #12]
					//            BLE
					char *from = (char *)calloc(1, len + 1);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	3301      	adds	r3, #1
 8004880:	4619      	mov	r1, r3
 8004882:	2001      	movs	r0, #1
 8004884:	f00a fa6e 	bl	800ed64 <calloc>
 8004888:	4603      	mov	r3, r0
 800488a:	60bb      	str	r3, [r7, #8]
					if (from) {
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d025      	beq.n	80048de <HAL_UART_RxCpltCallback+0xd6>
						memcpy(from, rxbBuf, len);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	461a      	mov	r2, r3
 8004896:	496d      	ldr	r1, [pc, #436]	; (8004a4c <HAL_UART_RxCpltCallback+0x244>)
 8004898:	68b8      	ldr	r0, [r7, #8]
 800489a:	f00a fb51 	bl	800ef40 <memcpy>
						if (putRECQ(from, &bleQueAck) < 0) {
 800489e:	496d      	ldr	r1, [pc, #436]	; (8004a54 <HAL_UART_RxCpltCallback+0x24c>)
 80048a0:	68b8      	ldr	r0, [r7, #8]
 80048a2:	f7fd fb2e 	bl	8001f02 <putRECQ>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	da0a      	bge.n	80048c2 <HAL_UART_RxCpltCallback+0xba>
							devError |= devQUE;
 80048ac:	4b6a      	ldr	r3, [pc, #424]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 80048ae:	881b      	ldrh	r3, [r3, #0]
 80048b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80048b4:	b29a      	uxth	r2, r3
 80048b6:	4b68      	ldr	r3, [pc, #416]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 80048b8:	801a      	strh	r2, [r3, #0]
							free(from);
 80048ba:	68b8      	ldr	r0, [r7, #8]
 80048bc:	f00a fb38 	bl	800ef30 <free>
 80048c0:	e014      	b.n	80048ec <HAL_UART_RxCpltCallback+0xe4>
						} else {
							if (devError & devQUE) devError &= ~devQUE;
 80048c2:	4b65      	ldr	r3, [pc, #404]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 80048c4:	881b      	ldrh	r3, [r3, #0]
 80048c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d00e      	beq.n	80048ec <HAL_UART_RxCpltCallback+0xe4>
 80048ce:	4b62      	ldr	r3, [pc, #392]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 80048d0:	881b      	ldrh	r3, [r3, #0]
 80048d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048d6:	b29a      	uxth	r2, r3
 80048d8:	4b5f      	ldr	r3, [pc, #380]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 80048da:	801a      	strh	r2, [r3, #0]
 80048dc:	e006      	b.n	80048ec <HAL_UART_RxCpltCallback+0xe4>
						}
					} else {
						devError |= devMEM;
 80048de:	4b5e      	ldr	r3, [pc, #376]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 80048e0:	881b      	ldrh	r3, [r3, #0]
 80048e2:	f043 0304 	orr.w	r3, r3, #4
 80048e6:	b29a      	uxth	r2, r3
 80048e8:	4b5b      	ldr	r3, [pc, #364]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 80048ea:	801a      	strh	r2, [r3, #0]
					}
					//-----------------------------------------------------------------------------
				}
				rxbInd = 0;
 80048ec:	4b56      	ldr	r3, [pc, #344]	; (8004a48 <HAL_UART_RxCpltCallback+0x240>)
 80048ee:	2200      	movs	r2, #0
 80048f0:	801a      	strh	r2, [r3, #0]
				adone = 0;
 80048f2:	4b54      	ldr	r3, [pc, #336]	; (8004a44 <HAL_UART_RxCpltCallback+0x23c>)
 80048f4:	2200      	movs	r2, #0
 80048f6:	701a      	strb	r2, [r3, #0]
				memset(rxbBuf, 0, sizeof(rxbBuf));
 80048f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80048fc:	2100      	movs	r1, #0
 80048fe:	4853      	ldr	r0, [pc, #332]	; (8004a4c <HAL_UART_RxCpltCallback+0x244>)
 8004900:	f00a fb2c 	bl	800ef5c <memset>
			}
		}
		//
		if (HAL_UART_Receive_IT(huart, &rxbByte, 1) != HAL_OK) devError |= devBLE;
 8004904:	2201      	movs	r2, #1
 8004906:	494e      	ldr	r1, [pc, #312]	; (8004a40 <HAL_UART_RxCpltCallback+0x238>)
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f008 fe43 	bl	800d594 <HAL_UART_Receive_IT>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	f000 82d3 	beq.w	8004ebc <HAL_UART_RxCpltCallback+0x6b4>
 8004916:	4b50      	ldr	r3, [pc, #320]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 8004918:	881b      	ldrh	r3, [r3, #0]
 800491a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800491e:	b29a      	uxth	r2, r3
 8004920:	4b4d      	ldr	r3, [pc, #308]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 8004922:	801a      	strh	r2, [r3, #0]
			*rxBuf = '\0';
		}

		if (HAL_UART_Receive_IT(huart, &rxByte, 1) != HAL_OK) devError |= devUART;
	}
}
 8004924:	e2ca      	b.n	8004ebc <HAL_UART_RxCpltCallback+0x6b4>
	if (huart->Instance == USART2) {
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a4c      	ldr	r2, [pc, #304]	; (8004a5c <HAL_UART_RxCpltCallback+0x254>)
 800492c:	4293      	cmp	r3, r2
 800492e:	f040 82c5 	bne.w	8004ebc <HAL_UART_RxCpltCallback+0x6b4>
		rxBuf[rxInd++] = (char)rxByte;
 8004932:	4b4b      	ldr	r3, [pc, #300]	; (8004a60 <HAL_UART_RxCpltCallback+0x258>)
 8004934:	881b      	ldrh	r3, [r3, #0]
 8004936:	1c5a      	adds	r2, r3, #1
 8004938:	b291      	uxth	r1, r2
 800493a:	4a49      	ldr	r2, [pc, #292]	; (8004a60 <HAL_UART_RxCpltCallback+0x258>)
 800493c:	8011      	strh	r1, [r2, #0]
 800493e:	461a      	mov	r2, r3
 8004940:	4b48      	ldr	r3, [pc, #288]	; (8004a64 <HAL_UART_RxCpltCallback+0x25c>)
 8004942:	7819      	ldrb	r1, [r3, #0]
 8004944:	4b48      	ldr	r3, [pc, #288]	; (8004a68 <HAL_UART_RxCpltCallback+0x260>)
 8004946:	5499      	strb	r1, [r3, r2]
		if (rxByte == 0x0a) {//end of line
 8004948:	4b46      	ldr	r3, [pc, #280]	; (8004a64 <HAL_UART_RxCpltCallback+0x25c>)
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	2b0a      	cmp	r3, #10
 800494e:	f040 82a6 	bne.w	8004e9e <HAL_UART_RxCpltCallback+0x696>
			rxBuf[--rxInd] = '\0';
 8004952:	4b43      	ldr	r3, [pc, #268]	; (8004a60 <HAL_UART_RxCpltCallback+0x258>)
 8004954:	881b      	ldrh	r3, [r3, #0]
 8004956:	3b01      	subs	r3, #1
 8004958:	b29a      	uxth	r2, r3
 800495a:	4b41      	ldr	r3, [pc, #260]	; (8004a60 <HAL_UART_RxCpltCallback+0x258>)
 800495c:	801a      	strh	r2, [r3, #0]
 800495e:	4b40      	ldr	r3, [pc, #256]	; (8004a60 <HAL_UART_RxCpltCallback+0x258>)
 8004960:	881b      	ldrh	r3, [r3, #0]
 8004962:	461a      	mov	r2, r3
 8004964:	4b40      	ldr	r3, [pc, #256]	; (8004a68 <HAL_UART_RxCpltCallback+0x260>)
 8004966:	2100      	movs	r1, #0
 8004968:	5499      	strb	r1, [r3, r2]
			int i, ev = -1;
 800496a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800496e:	63bb      	str	r3, [r7, #56]	; 0x38
			if (strlen(rxBuf) > 2) {
 8004970:	483d      	ldr	r0, [pc, #244]	; (8004a68 <HAL_UART_RxCpltCallback+0x260>)
 8004972:	f7fb fc2d 	bl	80001d0 <strlen>
 8004976:	4603      	mov	r3, r0
 8004978:	2b02      	cmp	r3, #2
 800497a:	f240 828a 	bls.w	8004e92 <HAL_UART_RxCpltCallback+0x68a>
				start_sleep = get_tmr(WAIT_BEFORE_SLEEP);
 800497e:	201e      	movs	r0, #30
 8004980:	f7ff fcd2 	bl	8004328 <get_tmr>
 8004984:	4603      	mov	r3, r0
 8004986:	4a39      	ldr	r2, [pc, #228]	; (8004a6c <HAL_UART_RxCpltCallback+0x264>)
 8004988:	6013      	str	r3, [r2, #0]
				if ( (strstr(rxBuf, "at+")) || (strstr(rxBuf, "AT+")) ) {
 800498a:	4939      	ldr	r1, [pc, #228]	; (8004a70 <HAL_UART_RxCpltCallback+0x268>)
 800498c:	4836      	ldr	r0, [pc, #216]	; (8004a68 <HAL_UART_RxCpltCallback+0x260>)
 800498e:	f00b f89e 	bl	800face <strstr>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d106      	bne.n	80049a6 <HAL_UART_RxCpltCallback+0x19e>
 8004998:	4936      	ldr	r1, [pc, #216]	; (8004a74 <HAL_UART_RxCpltCallback+0x26c>)
 800499a:	4833      	ldr	r0, [pc, #204]	; (8004a68 <HAL_UART_RxCpltCallback+0x260>)
 800499c:	f00b f897 	bl	800face <strstr>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d047      	beq.n	8004a36 <HAL_UART_RxCpltCallback+0x22e>
					if (bleQueCmdFlag) {
 80049a6:	4b34      	ldr	r3, [pc, #208]	; (8004a78 <HAL_UART_RxCpltCallback+0x270>)
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d03f      	beq.n	8004a2e <HAL_UART_RxCpltCallback+0x226>
						int len = strlen(rxBuf);
 80049ae:	482e      	ldr	r0, [pc, #184]	; (8004a68 <HAL_UART_RxCpltCallback+0x260>)
 80049b0:	f7fb fc0e 	bl	80001d0 <strlen>
 80049b4:	4603      	mov	r3, r0
 80049b6:	617b      	str	r3, [r7, #20]
						char *to = (char *)calloc(1, len + 3);
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	3303      	adds	r3, #3
 80049bc:	4619      	mov	r1, r3
 80049be:	2001      	movs	r0, #1
 80049c0:	f00a f9d0 	bl	800ed64 <calloc>
 80049c4:	4603      	mov	r3, r0
 80049c6:	613b      	str	r3, [r7, #16]
						if (to) {
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d028      	beq.n	8004a20 <HAL_UART_RxCpltCallback+0x218>
							memcpy(to, rxBuf, len);
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	461a      	mov	r2, r3
 80049d2:	4925      	ldr	r1, [pc, #148]	; (8004a68 <HAL_UART_RxCpltCallback+0x260>)
 80049d4:	6938      	ldr	r0, [r7, #16]
 80049d6:	f00a fab3 	bl	800ef40 <memcpy>
							toUppers(to);
 80049da:	6938      	ldr	r0, [r7, #16]
 80049dc:	f7ff fcc2 	bl	8004364 <toUppers>
							if (putRECQ(to, &bleQueCmd) < 0) {
 80049e0:	4926      	ldr	r1, [pc, #152]	; (8004a7c <HAL_UART_RxCpltCallback+0x274>)
 80049e2:	6938      	ldr	r0, [r7, #16]
 80049e4:	f7fd fa8d 	bl	8001f02 <putRECQ>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	da0a      	bge.n	8004a04 <HAL_UART_RxCpltCallback+0x1fc>
								devError |= devQUE;
 80049ee:	4b1a      	ldr	r3, [pc, #104]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 80049f0:	881b      	ldrh	r3, [r3, #0]
 80049f2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80049f6:	b29a      	uxth	r2, r3
 80049f8:	4b17      	ldr	r3, [pc, #92]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 80049fa:	801a      	strh	r2, [r3, #0]
								free(to);
 80049fc:	6938      	ldr	r0, [r7, #16]
 80049fe:	f00a fa97 	bl	800ef30 <free>
 8004a02:	e014      	b.n	8004a2e <HAL_UART_RxCpltCallback+0x226>
								if (devError & devQUE) devError &= ~devQUE;
 8004a04:	4b14      	ldr	r3, [pc, #80]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 8004a06:	881b      	ldrh	r3, [r3, #0]
 8004a08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d00e      	beq.n	8004a2e <HAL_UART_RxCpltCallback+0x226>
 8004a10:	4b11      	ldr	r3, [pc, #68]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 8004a12:	881b      	ldrh	r3, [r3, #0]
 8004a14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a18:	b29a      	uxth	r2, r3
 8004a1a:	4b0f      	ldr	r3, [pc, #60]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 8004a1c:	801a      	strh	r2, [r3, #0]
 8004a1e:	e006      	b.n	8004a2e <HAL_UART_RxCpltCallback+0x226>
							devError |= devMEM;
 8004a20:	4b0d      	ldr	r3, [pc, #52]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 8004a22:	881b      	ldrh	r3, [r3, #0]
 8004a24:	f043 0304 	orr.w	r3, r3, #4
 8004a28:	b29a      	uxth	r2, r3
 8004a2a:	4b0b      	ldr	r3, [pc, #44]	; (8004a58 <HAL_UART_RxCpltCallback+0x250>)
 8004a2c:	801a      	strh	r2, [r3, #0]
					ev = -2;
 8004a2e:	f06f 0301 	mvn.w	r3, #1
 8004a32:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a34:	e220      	b.n	8004e78 <HAL_UART_RxCpltCallback+0x670>
					for (i = 0; i < MAX_CMDS; i++) {
 8004a36:	2300      	movs	r3, #0
 8004a38:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a3a:	e217      	b.n	8004e6c <HAL_UART_RxCpltCallback+0x664>
 8004a3c:	40004800 	.word	0x40004800
 8004a40:	2000312e 	.word	0x2000312e
 8004a44:	20003436 	.word	0x20003436
 8004a48:	20003130 	.word	0x20003130
 8004a4c:	20003134 	.word	0x20003134
 8004a50:	2000357f 	.word	0x2000357f
 8004a54:	20003438 	.word	0x20003438
 8004a58:	20001944 	.word	0x20001944
 8004a5c:	40004400 	.word	0x40004400
 8004a60:	2000195a 	.word	0x2000195a
 8004a64:	20001958 	.word	0x20001958
 8004a68:	2000195c 	.word	0x2000195c
 8004a6c:	20003584 	.word	0x20003584
 8004a70:	08013bc4 	.word	0x08013bc4
 8004a74:	08013bc8 	.word	0x08013bc8
 8004a78:	20003580 	.word	0x20003580
 8004a7c:	200034dc 	.word	0x200034dc
						if (!strncmp(rxBuf, s_cmds[i], strlen(s_cmds[i]))) {
 8004a80:	4aa9      	ldr	r2, [pc, #676]	; (8004d28 <HAL_UART_RxCpltCallback+0x520>)
 8004a82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a84:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8004a88:	4aa7      	ldr	r2, [pc, #668]	; (8004d28 <HAL_UART_RxCpltCallback+0x520>)
 8004a8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a90:	4618      	mov	r0, r3
 8004a92:	f7fb fb9d 	bl	80001d0 <strlen>
 8004a96:	4603      	mov	r3, r0
 8004a98:	461a      	mov	r2, r3
 8004a9a:	4621      	mov	r1, r4
 8004a9c:	48a3      	ldr	r0, [pc, #652]	; (8004d2c <HAL_UART_RxCpltCallback+0x524>)
 8004a9e:	f00b f802 	bl	800faa6 <strncmp>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	f040 81de 	bne.w	8004e66 <HAL_UART_RxCpltCallback+0x65e>
							char *uk = rxBuf + strlen(s_cmds[i]);
 8004aaa:	4a9f      	ldr	r2, [pc, #636]	; (8004d28 <HAL_UART_RxCpltCallback+0x520>)
 8004aac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f7fb fb8c 	bl	80001d0 <strlen>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	4a9c      	ldr	r2, [pc, #624]	; (8004d2c <HAL_UART_RxCpltCallback+0x524>)
 8004abc:	4413      	add	r3, r2
 8004abe:	633b      	str	r3, [r7, #48]	; 0x30
							ev = -1;
 8004ac0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ac4:	63bb      	str	r3, [r7, #56]	; 0x38
							switch (i) {
 8004ac6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ac8:	2b13      	cmp	r3, #19
 8004aca:	f200 81d4 	bhi.w	8004e76 <HAL_UART_RxCpltCallback+0x66e>
 8004ace:	a201      	add	r2, pc, #4	; (adr r2, 8004ad4 <HAL_UART_RxCpltCallback+0x2cc>)
 8004ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ad4:	08004c5f 	.word	0x08004c5f
 8004ad8:	08004c5f 	.word	0x08004c5f
 8004adc:	08004c65 	.word	0x08004c65
 8004ae0:	08004e77 	.word	0x08004e77
 8004ae4:	08004cb7 	.word	0x08004cb7
 8004ae8:	08004cb7 	.word	0x08004cb7
 8004aec:	08004e09 	.word	0x08004e09
 8004af0:	08004d6d 	.word	0x08004d6d
 8004af4:	08004e77 	.word	0x08004e77
 8004af8:	08004c5f 	.word	0x08004c5f
 8004afc:	08004c5f 	.word	0x08004c5f
 8004b00:	08004c1d 	.word	0x08004c1d
 8004b04:	08004bd9 	.word	0x08004bd9
 8004b08:	08004b51 	.word	0x08004b51
 8004b0c:	08004c5f 	.word	0x08004c5f
 8004b10:	08004bbb 	.word	0x08004bbb
 8004b14:	08004c1d 	.word	0x08004c1d
 8004b18:	08004b25 	.word	0x08004b25
 8004b1c:	08004c5f 	.word	0x08004c5f
 8004b20:	08004c5f 	.word	0x08004c5f
									if (strlen(uk) >= 1) {
 8004b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b26:	781b      	ldrb	r3, [r3, #0]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f000 818a 	beq.w	8004e42 <HAL_UART_RxCpltCallback+0x63a>
										newBand = atol(uk);
 8004b2e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b30:	f00a f913 	bl	800ed5a <atol>
 8004b34:	4603      	mov	r3, r0
 8004b36:	b2da      	uxtb	r2, r3
 8004b38:	4b7d      	ldr	r3, [pc, #500]	; (8004d30 <HAL_UART_RxCpltCallback+0x528>)
 8004b3a:	701a      	strb	r2, [r3, #0]
										if (newBand != Band) {
 8004b3c:	4b7c      	ldr	r3, [pc, #496]	; (8004d30 <HAL_UART_RxCpltCallback+0x528>)
 8004b3e:	781a      	ldrb	r2, [r3, #0]
 8004b40:	4b7c      	ldr	r3, [pc, #496]	; (8004d34 <HAL_UART_RxCpltCallback+0x52c>)
 8004b42:	781b      	ldrb	r3, [r3, #0]
 8004b44:	429a      	cmp	r2, r3
 8004b46:	f000 817c 	beq.w	8004e42 <HAL_UART_RxCpltCallback+0x63a>
											ev = i;
 8004b4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b4c:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 8004b4e:	e178      	b.n	8004e42 <HAL_UART_RxCpltCallback+0x63a>
									if (strlen(uk) >= 1) {
 8004b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b52:	781b      	ldrb	r3, [r3, #0]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	f000 8176 	beq.w	8004e46 <HAL_UART_RxCpltCallback+0x63e>
										uint8_t nv = Volume;
 8004b5a:	4b77      	ldr	r3, [pc, #476]	; (8004d38 <HAL_UART_RxCpltCallback+0x530>)
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
										if (strstr(uk, "up")) {
 8004b62:	4976      	ldr	r1, [pc, #472]	; (8004d3c <HAL_UART_RxCpltCallback+0x534>)
 8004b64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b66:	f00a ffb2 	bl	800face <strstr>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d005      	beq.n	8004b7c <HAL_UART_RxCpltCallback+0x374>
											nv++;
 8004b70:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004b74:	3301      	adds	r3, #1
 8004b76:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8004b7a:	e012      	b.n	8004ba2 <HAL_UART_RxCpltCallback+0x39a>
										} else if (strstr(uk, "down")) {
 8004b7c:	4970      	ldr	r1, [pc, #448]	; (8004d40 <HAL_UART_RxCpltCallback+0x538>)
 8004b7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b80:	f00a ffa5 	bl	800face <strstr>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d005      	beq.n	8004b96 <HAL_UART_RxCpltCallback+0x38e>
											nv--;
 8004b8a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8004b94:	e005      	b.n	8004ba2 <HAL_UART_RxCpltCallback+0x39a>
											nv = (uint8_t)atol(uk);
 8004b96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b98:	f00a f8df 	bl	800ed5a <atol>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
										if ((nv >= 0) && (nv <= 15)) {
 8004ba2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004ba6:	2b0f      	cmp	r3, #15
 8004ba8:	f200 814d 	bhi.w	8004e46 <HAL_UART_RxCpltCallback+0x63e>
											newVolume = nv;
 8004bac:	4a65      	ldr	r2, [pc, #404]	; (8004d44 <HAL_UART_RxCpltCallback+0x53c>)
 8004bae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004bb2:	7013      	strb	r3, [r2, #0]
											ev = i;
 8004bb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bb6:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 8004bb8:	e145      	b.n	8004e46 <HAL_UART_RxCpltCallback+0x63e>
									if (strlen(uk) >= 1) {
 8004bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bbc:	781b      	ldrb	r3, [r3, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f000 8143 	beq.w	8004e4a <HAL_UART_RxCpltCallback+0x642>
										newBassBoost = (uint8_t)atol(uk);
 8004bc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004bc6:	f00a f8c8 	bl	800ed5a <atol>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	b2da      	uxtb	r2, r3
 8004bce:	4b5e      	ldr	r3, [pc, #376]	; (8004d48 <HAL_UART_RxCpltCallback+0x540>)
 8004bd0:	701a      	strb	r2, [r3, #0]
										ev = i;
 8004bd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bd4:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 8004bd6:	e138      	b.n	8004e4a <HAL_UART_RxCpltCallback+0x642>
									if (strlen(uk) >= 2) {
 8004bd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004bda:	f7fb faf9 	bl	80001d0 <strlen>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	f240 8134 	bls.w	8004e4e <HAL_UART_RxCpltCallback+0x646>
										newFreq = (float)atof(uk);
 8004be6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004be8:	f00a f8b0 	bl	800ed4c <atof>
 8004bec:	ec53 2b10 	vmov	r2, r3, d0
 8004bf0:	4610      	mov	r0, r2
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	f7fb fff8 	bl	8000be8 <__aeabi_d2f>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	4a54      	ldr	r2, [pc, #336]	; (8004d4c <HAL_UART_RxCpltCallback+0x544>)
 8004bfc:	6013      	str	r3, [r2, #0]
										if (newFreq != Freq) {
 8004bfe:	4b53      	ldr	r3, [pc, #332]	; (8004d4c <HAL_UART_RxCpltCallback+0x544>)
 8004c00:	ed93 7a00 	vldr	s14, [r3]
 8004c04:	4b52      	ldr	r3, [pc, #328]	; (8004d50 <HAL_UART_RxCpltCallback+0x548>)
 8004c06:	edd3 7a00 	vldr	s15, [r3]
 8004c0a:	eeb4 7a67 	vcmp.f32	s14, s15
 8004c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c12:	f000 811c 	beq.w	8004e4e <HAL_UART_RxCpltCallback+0x646>
											ev = i;
 8004c16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c18:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 8004c1a:	e118      	b.n	8004e4e <HAL_UART_RxCpltCallback+0x646>
									seek_up = 1;
 8004c1c:	4b4d      	ldr	r3, [pc, #308]	; (8004d54 <HAL_UART_RxCpltCallback+0x54c>)
 8004c1e:	2201      	movs	r2, #1
 8004c20:	701a      	strb	r2, [r3, #0]
									ev = i;
 8004c22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c24:	63bb      	str	r3, [r7, #56]	; 0x38
									char *uki = strchr(uk, ':');
 8004c26:	213a      	movs	r1, #58	; 0x3a
 8004c28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c2a:	f00a ff2f 	bl	800fa8c <strchr>
 8004c2e:	62f8      	str	r0, [r7, #44]	; 0x2c
									if (uki) {
 8004c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	f000 810d 	beq.w	8004e52 <HAL_UART_RxCpltCallback+0x64a>
										if ((*(char *)(uki + 1) == '0') || strstr(uki + 1, "down")) seek_up = 0;
 8004c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	2b30      	cmp	r3, #48	; 0x30
 8004c40:	d009      	beq.n	8004c56 <HAL_UART_RxCpltCallback+0x44e>
 8004c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c44:	3301      	adds	r3, #1
 8004c46:	493e      	ldr	r1, [pc, #248]	; (8004d40 <HAL_UART_RxCpltCallback+0x538>)
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f00a ff40 	bl	800face <strstr>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f000 80fe 	beq.w	8004e52 <HAL_UART_RxCpltCallback+0x64a>
 8004c56:	4b3f      	ldr	r3, [pc, #252]	; (8004d54 <HAL_UART_RxCpltCallback+0x54c>)
 8004c58:	2200      	movs	r2, #0
 8004c5a:	701a      	strb	r2, [r3, #0]
								break;
 8004c5c:	e0f9      	b.n	8004e52 <HAL_UART_RxCpltCallback+0x64a>
									ev = i;
 8004c5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c60:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 8004c62:	e0ff      	b.n	8004e64 <HAL_UART_RxCpltCallback+0x65c>
									if (strlen(uk) >= 10) {
 8004c64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c66:	f7fb fab3 	bl	80001d0 <strlen>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b09      	cmp	r3, #9
 8004c6e:	f240 80f2 	bls.w	8004e56 <HAL_UART_RxCpltCallback+0x64e>
										char *uki = strchr(uk, ':');
 8004c72:	213a      	movs	r1, #58	; 0x3a
 8004c74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c76:	f00a ff09 	bl	800fa8c <strchr>
 8004c7a:	61b8      	str	r0, [r7, #24]
										if (uki) {
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d00c      	beq.n	8004c9c <HAL_UART_RxCpltCallback+0x494>
											tZone = (uint8_t)atol(uki + 1);
 8004c82:	69bb      	ldr	r3, [r7, #24]
 8004c84:	3301      	adds	r3, #1
 8004c86:	4618      	mov	r0, r3
 8004c88:	f00a f867 	bl	800ed5a <atol>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	b2da      	uxtb	r2, r3
 8004c90:	4b31      	ldr	r3, [pc, #196]	; (8004d58 <HAL_UART_RxCpltCallback+0x550>)
 8004c92:	701a      	strb	r2, [r3, #0]
											*uki = '\0';
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	2200      	movs	r2, #0
 8004c98:	701a      	strb	r2, [r3, #0]
 8004c9a:	e002      	b.n	8004ca2 <HAL_UART_RxCpltCallback+0x49a>
											tZone = 0;
 8004c9c:	4b2e      	ldr	r3, [pc, #184]	; (8004d58 <HAL_UART_RxCpltCallback+0x550>)
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	701a      	strb	r2, [r3, #0]
										epoch = (uint32_t)atol(uk);
 8004ca2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ca4:	f00a f859 	bl	800ed5a <atol>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	461a      	mov	r2, r3
 8004cac:	4b2b      	ldr	r3, [pc, #172]	; (8004d5c <HAL_UART_RxCpltCallback+0x554>)
 8004cae:	601a      	str	r2, [r3, #0]
										ev = i;
 8004cb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cb2:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 8004cb4:	e0cf      	b.n	8004e56 <HAL_UART_RxCpltCallback+0x64e>
									if (i == cmdsRead) cmd_sector = cmdsRead;
 8004cb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cb8:	2b04      	cmp	r3, #4
 8004cba:	d103      	bne.n	8004cc4 <HAL_UART_RxCpltCallback+0x4bc>
 8004cbc:	4b28      	ldr	r3, [pc, #160]	; (8004d60 <HAL_UART_RxCpltCallback+0x558>)
 8004cbe:	2204      	movs	r2, #4
 8004cc0:	601a      	str	r2, [r3, #0]
 8004cc2:	e002      	b.n	8004cca <HAL_UART_RxCpltCallback+0x4c2>
												  else cmd_sector = cmdsErase;
 8004cc4:	4b26      	ldr	r3, [pc, #152]	; (8004d60 <HAL_UART_RxCpltCallback+0x558>)
 8004cc6:	2205      	movs	r2, #5
 8004cc8:	601a      	str	r2, [r3, #0]
									if (*uk == ':') {
 8004cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	2b3a      	cmp	r3, #58	; 0x3a
 8004cd0:	f040 80c3 	bne.w	8004e5a <HAL_UART_RxCpltCallback+0x652>
										int sek = atoi(++uk);
 8004cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	633b      	str	r3, [r7, #48]	; 0x30
 8004cda:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004cdc:	f00a f839 	bl	800ed52 <atoi>
 8004ce0:	61f8      	str	r0, [r7, #28]
										if ( ((sek >= 0) && (sek < W25qxx_getSectorCount())) || (sek == -1) ) {
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	db05      	blt.n	8004cf4 <HAL_UART_RxCpltCallback+0x4ec>
 8004ce8:	f001 fcf6 	bl	80066d8 <W25qxx_getSectorCount>
 8004cec:	4602      	mov	r2, r0
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d804      	bhi.n	8004cfe <HAL_UART_RxCpltCallback+0x4f6>
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004cfa:	f040 80ae 	bne.w	8004e5a <HAL_UART_RxCpltCallback+0x652>
											adr_sector = sek;
 8004cfe:	4a19      	ldr	r2, [pc, #100]	; (8004d64 <HAL_UART_RxCpltCallback+0x55c>)
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	6013      	str	r3, [r2, #0]
											offset_sector = 0;
 8004d04:	4b18      	ldr	r3, [pc, #96]	; (8004d68 <HAL_UART_RxCpltCallback+0x560>)
 8004d06:	2200      	movs	r2, #0
 8004d08:	601a      	str	r2, [r3, #0]
											if (sek == -1) {
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d10:	d107      	bne.n	8004d22 <HAL_UART_RxCpltCallback+0x51a>
												if (cmd_sector == cmdsErase) ev = i;
 8004d12:	4b13      	ldr	r3, [pc, #76]	; (8004d60 <HAL_UART_RxCpltCallback+0x558>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	2b05      	cmp	r3, #5
 8004d18:	f040 809f 	bne.w	8004e5a <HAL_UART_RxCpltCallback+0x652>
 8004d1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d1e:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 8004d20:	e09b      	b.n	8004e5a <HAL_UART_RxCpltCallback+0x652>
												ev = i;
 8004d22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d24:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 8004d26:	e098      	b.n	8004e5a <HAL_UART_RxCpltCallback+0x652>
 8004d28:	2000001c 	.word	0x2000001c
 8004d2c:	2000195c 	.word	0x2000195c
 8004d30:	200001e5 	.word	0x200001e5
 8004d34:	200001e4 	.word	0x200001e4
 8004d38:	200001e7 	.word	0x200001e7
 8004d3c:	08013bcc 	.word	0x08013bcc
 8004d40:	08013bd0 	.word	0x08013bd0
 8004d44:	200001e8 	.word	0x200001e8
 8004d48:	20002da3 	.word	0x20002da3
 8004d4c:	200001e0 	.word	0x200001e0
 8004d50:	200001dc 	.word	0x200001dc
 8004d54:	200001e6 	.word	0x200001e6
 8004d58:	20001d5e 	.word	0x20001d5e
 8004d5c:	20000018 	.word	0x20000018
 8004d60:	200001d0 	.word	0x200001d0
 8004d64:	20001d68 	.word	0x20001d68
 8004d68:	20001d6c 	.word	0x20001d6c
									if (*uk == ':') {
 8004d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	2b3a      	cmp	r3, #58	; 0x3a
 8004d72:	d174      	bne.n	8004e5e <HAL_UART_RxCpltCallback+0x656>
										uk++;
 8004d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d76:	3301      	adds	r3, #1
 8004d78:	633b      	str	r3, [r7, #48]	; 0x30
										int sek = atoi(uk);
 8004d7a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d7c:	f009 ffe9 	bl	800ed52 <atoi>
 8004d80:	62b8      	str	r0, [r7, #40]	; 0x28
										if ((sek >= 0) && (sek < W25qxx_getSectorCount())) {
 8004d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	db6a      	blt.n	8004e5e <HAL_UART_RxCpltCallback+0x656>
 8004d88:	f001 fca6 	bl	80066d8 <W25qxx_getSectorCount>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d964      	bls.n	8004e5e <HAL_UART_RxCpltCallback+0x656>
											char *ukn = strchr(uk, ':');
 8004d94:	213a      	movs	r1, #58	; 0x3a
 8004d96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d98:	f00a fe78 	bl	800fa8c <strchr>
 8004d9c:	6278      	str	r0, [r7, #36]	; 0x24
											if (ukn) {
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d05c      	beq.n	8004e5e <HAL_UART_RxCpltCallback+0x656>
												len_write = -1;
 8004da4:	4b47      	ldr	r3, [pc, #284]	; (8004ec4 <HAL_UART_RxCpltCallback+0x6bc>)
 8004da6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004daa:	601a      	str	r2, [r3, #0]
												ukn++;
 8004dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dae:	3301      	adds	r3, #1
 8004db0:	627b      	str	r3, [r7, #36]	; 0x24
												byte_write = hexToBin(ukn);
 8004db2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004db4:	f7fe ffce 	bl	8003d54 <hexToBin>
 8004db8:	4603      	mov	r3, r0
 8004dba:	461a      	mov	r2, r3
 8004dbc:	4b42      	ldr	r3, [pc, #264]	; (8004ec8 <HAL_UART_RxCpltCallback+0x6c0>)
 8004dbe:	701a      	strb	r2, [r3, #0]
												uk = strchr(ukn, ':');
 8004dc0:	213a      	movs	r1, #58	; 0x3a
 8004dc2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004dc4:	f00a fe62 	bl	800fa8c <strchr>
 8004dc8:	6338      	str	r0, [r7, #48]	; 0x30
												if (uk) {
 8004dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d012      	beq.n	8004df6 <HAL_UART_RxCpltCallback+0x5ee>
													int l = atoi(++uk);
 8004dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	633b      	str	r3, [r7, #48]	; 0x30
 8004dd6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004dd8:	f009 ffbb 	bl	800ed52 <atoi>
 8004ddc:	6238      	str	r0, [r7, #32]
													if ((l > 0) && (l < W25qxx_getSectorSize())) len_write = l;
 8004dde:	6a3b      	ldr	r3, [r7, #32]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	dd08      	ble.n	8004df6 <HAL_UART_RxCpltCallback+0x5ee>
 8004de4:	f001 fc84 	bl	80066f0 <W25qxx_getSectorSize>
 8004de8:	4602      	mov	r2, r0
 8004dea:	6a3b      	ldr	r3, [r7, #32]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d902      	bls.n	8004df6 <HAL_UART_RxCpltCallback+0x5ee>
 8004df0:	4a34      	ldr	r2, [pc, #208]	; (8004ec4 <HAL_UART_RxCpltCallback+0x6bc>)
 8004df2:	6a3b      	ldr	r3, [r7, #32]
 8004df4:	6013      	str	r3, [r2, #0]
												adr_sector = sek;
 8004df6:	4a35      	ldr	r2, [pc, #212]	; (8004ecc <HAL_UART_RxCpltCallback+0x6c4>)
 8004df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dfa:	6013      	str	r3, [r2, #0]
												offset_sector = 0;
 8004dfc:	4b34      	ldr	r3, [pc, #208]	; (8004ed0 <HAL_UART_RxCpltCallback+0x6c8>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	601a      	str	r2, [r3, #0]
												ev = i;//flag_sector = true;
 8004e02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e04:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 8004e06:	e02a      	b.n	8004e5e <HAL_UART_RxCpltCallback+0x656>
									if ((last_cmd_sector == cmdsRead) || (last_cmd_sector == cmdsNext)) {
 8004e08:	4b32      	ldr	r3, [pc, #200]	; (8004ed4 <HAL_UART_RxCpltCallback+0x6cc>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2b04      	cmp	r3, #4
 8004e0e:	d003      	beq.n	8004e18 <HAL_UART_RxCpltCallback+0x610>
 8004e10:	4b30      	ldr	r3, [pc, #192]	; (8004ed4 <HAL_UART_RxCpltCallback+0x6cc>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2b06      	cmp	r3, #6
 8004e16:	d124      	bne.n	8004e62 <HAL_UART_RxCpltCallback+0x65a>
										if ((offset_sector + list_sector) < W25qxx_getSectorSize()) {
 8004e18:	4b2d      	ldr	r3, [pc, #180]	; (8004ed0 <HAL_UART_RxCpltCallback+0x6c8>)
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	4b2e      	ldr	r3, [pc, #184]	; (8004ed8 <HAL_UART_RxCpltCallback+0x6d0>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4413      	add	r3, r2
 8004e22:	461c      	mov	r4, r3
 8004e24:	f001 fc64 	bl	80066f0 <W25qxx_getSectorSize>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	429c      	cmp	r4, r3
 8004e2c:	d219      	bcs.n	8004e62 <HAL_UART_RxCpltCallback+0x65a>
											offset_sector += list_sector;
 8004e2e:	4b28      	ldr	r3, [pc, #160]	; (8004ed0 <HAL_UART_RxCpltCallback+0x6c8>)
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	4b29      	ldr	r3, [pc, #164]	; (8004ed8 <HAL_UART_RxCpltCallback+0x6d0>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4413      	add	r3, r2
 8004e38:	4a25      	ldr	r2, [pc, #148]	; (8004ed0 <HAL_UART_RxCpltCallback+0x6c8>)
 8004e3a:	6013      	str	r3, [r2, #0]
											ev = i;//flag_sector = true;
 8004e3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e3e:	63bb      	str	r3, [r7, #56]	; 0x38
								break;
 8004e40:	e00f      	b.n	8004e62 <HAL_UART_RxCpltCallback+0x65a>
								break;
 8004e42:	bf00      	nop
 8004e44:	e017      	b.n	8004e76 <HAL_UART_RxCpltCallback+0x66e>
								break;
 8004e46:	bf00      	nop
 8004e48:	e015      	b.n	8004e76 <HAL_UART_RxCpltCallback+0x66e>
								break;
 8004e4a:	bf00      	nop
 8004e4c:	e013      	b.n	8004e76 <HAL_UART_RxCpltCallback+0x66e>
								break;
 8004e4e:	bf00      	nop
 8004e50:	e011      	b.n	8004e76 <HAL_UART_RxCpltCallback+0x66e>
								break;
 8004e52:	bf00      	nop
 8004e54:	e00f      	b.n	8004e76 <HAL_UART_RxCpltCallback+0x66e>
								break;
 8004e56:	bf00      	nop
 8004e58:	e00d      	b.n	8004e76 <HAL_UART_RxCpltCallback+0x66e>
								break;
 8004e5a:	bf00      	nop
 8004e5c:	e00b      	b.n	8004e76 <HAL_UART_RxCpltCallback+0x66e>
								break;
 8004e5e:	bf00      	nop
 8004e60:	e009      	b.n	8004e76 <HAL_UART_RxCpltCallback+0x66e>
								break;
 8004e62:	bf00      	nop
							break;
 8004e64:	e007      	b.n	8004e76 <HAL_UART_RxCpltCallback+0x66e>
					for (i = 0; i < MAX_CMDS; i++) {
 8004e66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e68:	3301      	adds	r3, #1
 8004e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e6e:	2b14      	cmp	r3, #20
 8004e70:	f77f ae06 	ble.w	8004a80 <HAL_UART_RxCpltCallback+0x278>
 8004e74:	e000      	b.n	8004e78 <HAL_UART_RxCpltCallback+0x670>
							break;
 8004e76:	bf00      	nop
				if (ev != -2) {
 8004e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e7a:	f113 0f02 	cmn.w	r3, #2
 8004e7e:	d008      	beq.n	8004e92 <HAL_UART_RxCpltCallback+0x68a>
					if (ev == -1) ev = cmdErr;
 8004e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e86:	d101      	bne.n	8004e8c <HAL_UART_RxCpltCallback+0x684>
 8004e88:	2303      	movs	r3, #3
 8004e8a:	63bb      	str	r3, [r7, #56]	; 0x38
					putEvt(ev);
 8004e8c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004e8e:	f7fe ffdb 	bl	8003e48 <putEvt>
			rxInd = 0;
 8004e92:	4b12      	ldr	r3, [pc, #72]	; (8004edc <HAL_UART_RxCpltCallback+0x6d4>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	801a      	strh	r2, [r3, #0]
			*rxBuf = '\0';
 8004e98:	4b11      	ldr	r3, [pc, #68]	; (8004ee0 <HAL_UART_RxCpltCallback+0x6d8>)
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	701a      	strb	r2, [r3, #0]
		if (HAL_UART_Receive_IT(huart, &rxByte, 1) != HAL_OK) devError |= devUART;
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	4910      	ldr	r1, [pc, #64]	; (8004ee4 <HAL_UART_RxCpltCallback+0x6dc>)
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f008 fb76 	bl	800d594 <HAL_UART_Receive_IT>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d006      	beq.n	8004ebc <HAL_UART_RxCpltCallback+0x6b4>
 8004eae:	4b0e      	ldr	r3, [pc, #56]	; (8004ee8 <HAL_UART_RxCpltCallback+0x6e0>)
 8004eb0:	881b      	ldrh	r3, [r3, #0]
 8004eb2:	f043 0302 	orr.w	r3, r3, #2
 8004eb6:	b29a      	uxth	r2, r3
 8004eb8:	4b0b      	ldr	r3, [pc, #44]	; (8004ee8 <HAL_UART_RxCpltCallback+0x6e0>)
 8004eba:	801a      	strh	r2, [r3, #0]
}
 8004ebc:	bf00      	nop
 8004ebe:	3744      	adds	r7, #68	; 0x44
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd90      	pop	{r4, r7, pc}
 8004ec4:	20001d74 	.word	0x20001d74
 8004ec8:	200001d8 	.word	0x200001d8
 8004ecc:	20001d68 	.word	0x20001d68
 8004ed0:	20001d6c 	.word	0x20001d6c
 8004ed4:	200001d4 	.word	0x200001d4
 8004ed8:	20001d70 	.word	0x20001d70
 8004edc:	2000195a 	.word	0x2000195a
 8004ee0:	2000195c 	.word	0x2000195c
 8004ee4:	20001958 	.word	0x20001958
 8004ee8:	20001944 	.word	0x20001944

08004eec <spiDone>:
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//         ''    SPI1:
//
void spiDone(SPI_HandleTypeDef *hspi)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
#ifdef SET_W25FLASH
	if (hspi->Instance == SPI2) {
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a0a      	ldr	r2, [pc, #40]	; (8004f24 <spiDone+0x38>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d105      	bne.n	8004f0a <spiDone+0x1e>
		W25_UNSELECT();
 8004efe:	f001 fa0f 	bl	8006320 <W25_UNSELECT>
		spiRdy = 1;
 8004f02:	4b09      	ldr	r3, [pc, #36]	; (8004f28 <spiDone+0x3c>)
 8004f04:	2201      	movs	r2, #1
 8004f06:	701a      	strb	r2, [r3, #0]
	else
	if (hspi->Instance == SPI1) {
		lcdRdy = 1;
	}
#endif
}
 8004f08:	e007      	b.n	8004f1a <spiDone+0x2e>
	if (hspi->Instance == SPI1) {
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a07      	ldr	r2, [pc, #28]	; (8004f2c <spiDone+0x40>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d102      	bne.n	8004f1a <spiDone+0x2e>
		lcdRdy = 1;
 8004f14:	4b06      	ldr	r3, [pc, #24]	; (8004f30 <spiDone+0x44>)
 8004f16:	2201      	movs	r2, #1
 8004f18:	701a      	strb	r2, [r3, #0]
}
 8004f1a:	bf00      	nop
 8004f1c:	3708      	adds	r7, #8
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	40003800 	.word	0x40003800
 8004f28:	200001cc 	.word	0x200001cc
 8004f2c:	40013000 	.word	0x40013000
 8004f30:	20000000 	.word	0x20000000

08004f34 <HAL_SPI_RxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,        SPI
//
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f7ff ffd5 	bl	8004eec <spiDone>
}
 8004f42:	bf00      	nop
 8004f44:	3708      	adds	r7, #8
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <HAL_SPI_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,        SPI
//
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	b082      	sub	sp, #8
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f7ff ffca 	bl	8004eec <spiDone>
}
 8004f58:	bf00      	nop
 8004f5a:	3708      	adds	r7, #8
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <HAL_SPI_TxRxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,    /   SPI
//
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b082      	sub	sp, #8
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	f7ff ffbf 	bl	8004eec <spiDone>
}
 8004f6e:	bf00      	nop
 8004f70:	3708      	adds	r7, #8
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
	...

08004f78 <HAL_SPI_ErrorCallback>:
//--------------------------------------------------------------------------------------------
//    CallBack ,       SPI
//
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b082      	sub	sp, #8
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f7ff ffb3 	bl	8004eec <spiDone>
	devError |= devSPI;
 8004f86:	4b05      	ldr	r3, [pc, #20]	; (8004f9c <HAL_SPI_ErrorCallback+0x24>)
 8004f88:	881b      	ldrh	r3, [r3, #0]
 8004f8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	4b02      	ldr	r3, [pc, #8]	; (8004f9c <HAL_SPI_ErrorCallback+0x24>)
 8004f92:	801a      	strh	r2, [r3, #0]
}
 8004f94:	bf00      	nop
 8004f96:	3708      	adds	r7, #8
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	20001944 	.word	0x20001944

08004fa0 <HAL_I2C_ErrorCallback>:
	}
#endif
}
//--------------------------------------------------------------------------------------------
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
#ifdef SET_RDA_CHIP
	if (hi2c->Instance == I2C1) {
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a07      	ldr	r2, [pc, #28]	; (8004fcc <HAL_I2C_ErrorCallback+0x2c>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d106      	bne.n	8004fc0 <HAL_I2C_ErrorCallback+0x20>
		devError |= devRDA;
 8004fb2:	4b07      	ldr	r3, [pc, #28]	; (8004fd0 <HAL_I2C_ErrorCallback+0x30>)
 8004fb4:	881b      	ldrh	r3, [r3, #0]
 8004fb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fba:	b29a      	uxth	r2, r3
 8004fbc:	4b04      	ldr	r3, [pc, #16]	; (8004fd0 <HAL_I2C_ErrorCallback+0x30>)
 8004fbe:	801a      	strh	r2, [r3, #0]
	}
#endif
}
 8004fc0:	bf00      	nop
 8004fc2:	370c      	adds	r7, #12
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr
 8004fcc:	40005400 	.word	0x40005400
 8004fd0:	20001944 	.word	0x20001944

08004fd4 <HAL_GPIO_EXTI_Callback>:
//--------------------------------------------------------------------------------------------
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	4603      	mov	r3, r0
 8004fdc:	80fb      	strh	r3, [r7, #6]
	if ((GPIO_Pin == KEY0_Pin) || (GPIO_Pin == KEY1_Pin)) {
 8004fde:	88fb      	ldrh	r3, [r7, #6]
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d002      	beq.n	8004fea <HAL_GPIO_EXTI_Callback+0x16>
 8004fe4:	88fb      	ldrh	r3, [r7, #6]
 8004fe6:	2b04      	cmp	r3, #4
 8004fe8:	d10f      	bne.n	800500a <HAL_GPIO_EXTI_Callback+0x36>
		if (GPIO_Pin == KEY0_Pin) seek_up = 1;
 8004fea:	88fb      	ldrh	r3, [r7, #6]
 8004fec:	2b02      	cmp	r3, #2
 8004fee:	d103      	bne.n	8004ff8 <HAL_GPIO_EXTI_Callback+0x24>
 8004ff0:	4b08      	ldr	r3, [pc, #32]	; (8005014 <HAL_GPIO_EXTI_Callback+0x40>)
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	701a      	strb	r2, [r3, #0]
 8004ff6:	e005      	b.n	8005004 <HAL_GPIO_EXTI_Callback+0x30>
		else
		if (GPIO_Pin == KEY1_Pin) seek_up = 0;
 8004ff8:	88fb      	ldrh	r3, [r7, #6]
 8004ffa:	2b04      	cmp	r3, #4
 8004ffc:	d102      	bne.n	8005004 <HAL_GPIO_EXTI_Callback+0x30>
 8004ffe:	4b05      	ldr	r3, [pc, #20]	; (8005014 <HAL_GPIO_EXTI_Callback+0x40>)
 8005000:	2200      	movs	r2, #0
 8005002:	701a      	strb	r2, [r3, #0]
		putEvt(cmdScan);
 8005004:	200b      	movs	r0, #11
 8005006:	f7fe ff1f 	bl	8003e48 <putEvt>
	}
}
 800500a:	bf00      	nop
 800500c:	3708      	adds	r7, #8
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	200001e6 	.word	0x200001e6

08005018 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800501c:	b672      	cpsid	i
}
 800501e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  devError |= devSYS;
 8005020:	4b05      	ldr	r3, [pc, #20]	; (8005038 <Error_Handler+0x20>)
 8005022:	881b      	ldrh	r3, [r3, #0]
 8005024:	f043 0320 	orr.w	r3, r3, #32
 8005028:	b29a      	uxth	r2, r3
 800502a:	4b03      	ldr	r3, [pc, #12]	; (8005038 <Error_Handler+0x20>)
 800502c:	801a      	strh	r2, [r3, #0]
	  errLedOn(true);
 800502e:	2001      	movs	r0, #1
 8005030:	f7ff f954 	bl	80042dc <errLedOn>
	  devError |= devSYS;
 8005034:	e7f4      	b.n	8005020 <Error_Handler+0x8>
 8005036:	bf00      	nop
 8005038:	20001944 	.word	0x20001944

0800503c <rda5807_init>:

//==============================================================================
//  rda5807
//==============================================================================
uint8_t rda5807_init(float *freq)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b088      	sub	sp, #32
 8005040:	af04      	add	r7, sp, #16
 8005042:	6078      	str	r0, [r7, #4]
uint8_t buf[2] = {0, 0};
 8005044:	2300      	movs	r3, #0
 8005046:	813b      	strh	r3, [r7, #8]
uint8_t *id = &buf[0];
 8005048:	f107 0308 	add.w	r3, r7, #8
 800504c:	60fb      	str	r3, [r7, #12]

    if (HAL_I2C_Mem_Read(i2cRDA, RDA5807_RandAccess_Addr, 0, I2C_MEMADD_SIZE_8BIT, buf, 2, RDA5807_TO) != HAL_OK) {
 800504e:	4b30      	ldr	r3, [pc, #192]	; (8005110 <rda5807_init+0xd4>)
 8005050:	6818      	ldr	r0, [r3, #0]
 8005052:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005056:	9302      	str	r3, [sp, #8]
 8005058:	2302      	movs	r3, #2
 800505a:	9301      	str	r3, [sp, #4]
 800505c:	f107 0308 	add.w	r3, r7, #8
 8005060:	9300      	str	r3, [sp, #0]
 8005062:	2301      	movs	r3, #1
 8005064:	2200      	movs	r2, #0
 8005066:	2122      	movs	r1, #34	; 0x22
 8005068:	f003 f80e 	bl	8008088 <HAL_I2C_Mem_Read>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d13c      	bne.n	80050ec <rda5807_init+0xb0>
    stx[0] = '\0';
    for (int i = 0; i < 64; i++) sprintf(stx+strlen(stx)," %02x", buf11[i]);
    Report(1, "[%s] %s\r\n", __func__, stx);
#endif

    rda5807_SoftReset();
 8005072:	f000 f927 	bl	80052c4 <rda5807_SoftReset>
    if (devError & devRDA) goto err_out;
 8005076:	4b27      	ldr	r3, [pc, #156]	; (8005114 <rda5807_init+0xd8>)
 8005078:	881b      	ldrh	r3, [r3, #0]
 800507a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800507e:	2b00      	cmp	r3, #0
 8005080:	d136      	bne.n	80050f0 <rda5807_init+0xb4>

    rda5807_SetupDefault();
 8005082:	f000 f949 	bl	8005318 <rda5807_SetupDefault>
    if (devError & devRDA) goto err_out;
 8005086:	4b23      	ldr	r3, [pc, #140]	; (8005114 <rda5807_init+0xd8>)
 8005088:	881b      	ldrh	r3, [r3, #0]
 800508a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800508e:	2b00      	cmp	r3, #0
 8005090:	d130      	bne.n	80050f4 <rda5807_init+0xb8>

    uint16_t fr = (uint16_t)(*freq * 10);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	edd3 7a00 	vldr	s15, [r3]
 8005098:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800509c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80050a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80050a4:	ee17 3a90 	vmov	r3, s15
 80050a8:	817b      	strh	r3, [r7, #10]
    rda5807_SetFreq_In100Khz(fr);
 80050aa:	897b      	ldrh	r3, [r7, #10]
 80050ac:	4618      	mov	r0, r3
 80050ae:	f000 fa79 	bl	80055a4 <rda5807_SetFreq_In100Khz>
    //
    HAL_Delay(200);
 80050b2:	20c8      	movs	r0, #200	; 0xc8
 80050b4:	f001 ff38 	bl	8006f28 <HAL_Delay>
    //
    *freq = (float)rda5807_GetFreq_In100Khz();
 80050b8:	f000 faee 	bl	8005698 <rda5807_GetFreq_In100Khz>
 80050bc:	4603      	mov	r3, r0
 80050be:	ee07 3a90 	vmov	s15, r3
 80050c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	edc3 7a00 	vstr	s15, [r3]
    *freq /= 10;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	ed93 7a00 	vldr	s14, [r3]
 80050d2:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80050d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	edc3 7a00 	vstr	s15, [r3]
#ifdef SET_RDA_DEBUG
    Report(1, "[%s] Freq: %.2f\r\n", __func__, *freq);//rda5807_GetFreq_In100Khz());
#endif

    HAL_Delay(100);
 80050e0:	2064      	movs	r0, #100	; 0x64
 80050e2:	f001 ff21 	bl	8006f28 <HAL_Delay>

    return *id;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	781b      	ldrb	r3, [r3, #0]
 80050ea:	e00d      	b.n	8005108 <rda5807_init+0xcc>
    	goto err_out;
 80050ec:	bf00      	nop
 80050ee:	e002      	b.n	80050f6 <rda5807_init+0xba>
    if (devError & devRDA) goto err_out;
 80050f0:	bf00      	nop
 80050f2:	e000      	b.n	80050f6 <rda5807_init+0xba>
    if (devError & devRDA) goto err_out;
 80050f4:	bf00      	nop

err_out:
	devError |= devRDA;
 80050f6:	4b07      	ldr	r3, [pc, #28]	; (8005114 <rda5807_init+0xd8>)
 80050f8:	881b      	ldrh	r3, [r3, #0]
 80050fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050fe:	b29a      	uxth	r2, r3
 8005100:	4b04      	ldr	r3, [pc, #16]	; (8005114 <rda5807_init+0xd8>)
 8005102:	801a      	strh	r2, [r3, #0]
    return *id;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	781b      	ldrb	r3, [r3, #0]
}
 8005108:	4618      	mov	r0, r3
 800510a:	3710      	adds	r7, #16
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	20000208 	.word	0x20000208
 8005114:	20001944 	.word	0x20001944

08005118 <rda5807_rssi>:
//==============================================================================
uint16_t rda5807_rssi()
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b082      	sub	sp, #8
 800511c:	af00      	add	r7, sp, #0
uint16_t word = 0;
 800511e:	2300      	movs	r3, #0
 8005120:	80fb      	strh	r3, [r7, #6]

    rda5807_read(0x0B, &word, 1);
 8005122:	1dbb      	adds	r3, r7, #6
 8005124:	2201      	movs	r2, #1
 8005126:	4619      	mov	r1, r3
 8005128:	200b      	movs	r0, #11
 800512a:	f000 f85d 	bl	80051e8 <rda5807_read>

    return (word >> 9);
 800512e:	88fb      	ldrh	r3, [r7, #6]
 8005130:	0a5b      	lsrs	r3, r3, #9
 8005132:	b29b      	uxth	r3, r3
}
 8005134:	4618      	mov	r0, r3
 8005136:	3708      	adds	r7, #8
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}

0800513c <rda5807_bytes_change>:

//==============================================================================
//        pBuff 
//==============================================================================
void rda5807_bytes_change(uint8_t *pBuff, uint8_t count)
{
 800513c:	b480      	push	{r7}
 800513e:	b085      	sub	sp, #20
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	460b      	mov	r3, r1
 8005146:	70fb      	strb	r3, [r7, #3]
    while (count > 1) {    //      
 8005148:	e010      	b.n	800516c <rda5807_bytes_change+0x30>
        uint8_t Temp = *(pBuff + 1);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	785b      	ldrb	r3, [r3, #1]
 800514e:	73fb      	strb	r3, [r7, #15]
        *(pBuff + 1) = *pBuff;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	3301      	adds	r3, #1
 8005154:	687a      	ldr	r2, [r7, #4]
 8005156:	7812      	ldrb	r2, [r2, #0]
 8005158:	701a      	strb	r2, [r3, #0]
        *pBuff = Temp;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	7bfa      	ldrb	r2, [r7, #15]
 800515e:	701a      	strb	r2, [r3, #0]
        pBuff += 2;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	3302      	adds	r3, #2
 8005164:	607b      	str	r3, [r7, #4]
        count -= 2;
 8005166:	78fb      	ldrb	r3, [r7, #3]
 8005168:	3b02      	subs	r3, #2
 800516a:	70fb      	strb	r3, [r7, #3]
    while (count > 1) {    //      
 800516c:	78fb      	ldrb	r3, [r7, #3]
 800516e:	2b01      	cmp	r3, #1
 8005170:	d8eb      	bhi.n	800514a <rda5807_bytes_change+0xe>
    }
}
 8005172:	bf00      	nop
 8005174:	bf00      	nop
 8005176:	3714      	adds	r7, #20
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <rda5807_write_regfile>:
//==============================================================================
//    rda5807   (- RegNum)   0x02
//  I2C- RDA5807_SeqAccess_Addr
//==============================================================================
void rda5807_write_regfile(uint16_t *pBuff, uint8_t RegNum)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af02      	add	r7, sp, #8
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	460b      	mov	r3, r1
 800518a:	70fb      	strb	r3, [r7, #3]
    err = i2cm_Start(I2Cx, RDA5807_SeqAccess_Addr, 0, RDA5807_TO);
    if (err) {
        Error_Handler();
    } //*/

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 800518c:	78fb      	ldrb	r3, [r7, #3]
 800518e:	005b      	lsls	r3, r3, #1
 8005190:	b2db      	uxtb	r3, r3
 8005192:	4619      	mov	r1, r3
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f7ff ffd1 	bl	800513c <rda5807_bytes_change>

//    err = i2cm_WriteBuff(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO);
//    i2cm_Stop(I2Cx, RDA5807_TO);

    if (HAL_I2C_Master_Transmit(i2cRDA, (uint16_t)RDA5807_SeqAccess_Addr, (uint8_t *)pBuff, RegNum << 1, RDA5807_TO) != HAL_OK) {
 800519a:	4b11      	ldr	r3, [pc, #68]	; (80051e0 <rda5807_write_regfile+0x60>)
 800519c:	6818      	ldr	r0, [r3, #0]
 800519e:	78fb      	ldrb	r3, [r7, #3]
 80051a0:	b29b      	uxth	r3, r3
 80051a2:	005b      	lsls	r3, r3, #1
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80051aa:	9200      	str	r2, [sp, #0]
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	2120      	movs	r1, #32
 80051b0:	f002 fd62 	bl	8007c78 <HAL_I2C_Master_Transmit>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d006      	beq.n	80051c8 <rda5807_write_regfile+0x48>
    	devError |= devRDA;
 80051ba:	4b0a      	ldr	r3, [pc, #40]	; (80051e4 <rda5807_write_regfile+0x64>)
 80051bc:	881b      	ldrh	r3, [r3, #0]
 80051be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051c2:	b29a      	uxth	r2, r3
 80051c4:	4b07      	ldr	r3, [pc, #28]	; (80051e4 <rda5807_write_regfile+0x64>)
 80051c6:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 80051c8:	78fb      	ldrb	r3, [r7, #3]
 80051ca:	005b      	lsls	r3, r3, #1
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	4619      	mov	r1, r3
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f7ff ffb3 	bl	800513c <rda5807_bytes_change>
}
 80051d6:	bf00      	nop
 80051d8:	3708      	adds	r7, #8
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	20000208 	.word	0x20000208
 80051e4:	20001944 	.word	0x20001944

080051e8 <rda5807_read>:
//==============================================================================
//    rda5807   (- RegNum)   RegAddr
//  I2C- RDA5807_RandAccess_Addr (    rda5800)
//==============================================================================
void rda5807_read(uint8_t RegAddr, uint16_t *pBuff, uint8_t RegNum)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b086      	sub	sp, #24
 80051ec:	af04      	add	r7, sp, #16
 80051ee:	4603      	mov	r3, r0
 80051f0:	6039      	str	r1, [r7, #0]
 80051f2:	71fb      	strb	r3, [r7, #7]
 80051f4:	4613      	mov	r3, r2
 80051f6:	71bb      	strb	r3, [r7, #6]
        Error_Handler();
    }
    // 
    i2cm_ReadBuffAndStop(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO); //*/

    if (HAL_I2C_Mem_Read(i2cRDA, RDA5807_RandAccess_Addr,
 80051f8:	4b13      	ldr	r3, [pc, #76]	; (8005248 <rda5807_read+0x60>)
 80051fa:	6818      	ldr	r0, [r3, #0]
 80051fc:	79fb      	ldrb	r3, [r7, #7]
 80051fe:	b29a      	uxth	r2, r3
 8005200:	79bb      	ldrb	r3, [r7, #6]
 8005202:	b29b      	uxth	r3, r3
 8005204:	005b      	lsls	r3, r3, #1
 8005206:	b29b      	uxth	r3, r3
 8005208:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800520c:	9102      	str	r1, [sp, #8]
 800520e:	9301      	str	r3, [sp, #4]
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	9300      	str	r3, [sp, #0]
 8005214:	2301      	movs	r3, #1
 8005216:	2122      	movs	r1, #34	; 0x22
 8005218:	f002 ff36 	bl	8008088 <HAL_I2C_Mem_Read>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d006      	beq.n	8005230 <rda5807_read+0x48>
    				     RegAddr, I2C_MEMADD_SIZE_8BIT,
						 (uint8_t *)pBuff, RegNum << 1,
						 RDA5807_TO) != HAL_OK) {
    	devError |= devRDA;
 8005222:	4b0a      	ldr	r3, [pc, #40]	; (800524c <rda5807_read+0x64>)
 8005224:	881b      	ldrh	r3, [r3, #0]
 8005226:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800522a:	b29a      	uxth	r2, r3
 800522c:	4b07      	ldr	r3, [pc, #28]	; (800524c <rda5807_read+0x64>)
 800522e:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8005230:	79bb      	ldrb	r3, [r7, #6]
 8005232:	005b      	lsls	r3, r3, #1
 8005234:	b2db      	uxtb	r3, r3
 8005236:	4619      	mov	r1, r3
 8005238:	6838      	ldr	r0, [r7, #0]
 800523a:	f7ff ff7f 	bl	800513c <rda5807_bytes_change>
}
 800523e:	bf00      	nop
 8005240:	3708      	adds	r7, #8
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop
 8005248:	20000208 	.word	0x20000208
 800524c:	20001944 	.word	0x20001944

08005250 <rda5807_write>:
//==============================================================================
//    rda5807   (- RegNum)   RegAddr
//  I2C- RDA5807_RandAccess_Addr (    rda5800)
//==============================================================================
void rda5807_write(uint8_t RegAddr, uint16_t *pBuff, uint8_t RegNum)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b086      	sub	sp, #24
 8005254:	af04      	add	r7, sp, #16
 8005256:	4603      	mov	r3, r0
 8005258:	6039      	str	r1, [r7, #0]
 800525a:	71fb      	strb	r3, [r7, #7]
 800525c:	4613      	mov	r3, r2
 800525e:	71bb      	strb	r3, [r7, #6]

    if (i2cm_WriteBuff(I2Cx, &RegAddr, 1, RDA5807_TO)) {
        Error_Handler();
    } //*/

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8005260:	79bb      	ldrb	r3, [r7, #6]
 8005262:	005b      	lsls	r3, r3, #1
 8005264:	b2db      	uxtb	r3, r3
 8005266:	4619      	mov	r1, r3
 8005268:	6838      	ldr	r0, [r7, #0]
 800526a:	f7ff ff67 	bl	800513c <rda5807_bytes_change>

    //err = i2cm_WriteBuff(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO);
    //i2cm_Stop(I2Cx, RDA5807_TO);

    if (HAL_I2C_Mem_Write(i2cRDA,
 800526e:	4b13      	ldr	r3, [pc, #76]	; (80052bc <rda5807_write+0x6c>)
 8005270:	6818      	ldr	r0, [r3, #0]
 8005272:	79fb      	ldrb	r3, [r7, #7]
 8005274:	b29a      	uxth	r2, r3
 8005276:	79bb      	ldrb	r3, [r7, #6]
 8005278:	b29b      	uxth	r3, r3
 800527a:	005b      	lsls	r3, r3, #1
 800527c:	b29b      	uxth	r3, r3
 800527e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005282:	9102      	str	r1, [sp, #8]
 8005284:	9301      	str	r3, [sp, #4]
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	9300      	str	r3, [sp, #0]
 800528a:	2301      	movs	r3, #1
 800528c:	2122      	movs	r1, #34	; 0x22
 800528e:	f002 fde7 	bl	8007e60 <HAL_I2C_Mem_Write>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d006      	beq.n	80052a6 <rda5807_write+0x56>
    					  RDA5807_RandAccess_Addr,
						  RegAddr, I2C_MEMADD_SIZE_8BIT,
						  (uint8_t *)pBuff, RegNum << 1,
						  RDA5807_TO) != HAL_OK) {
    	devError |= devRDA;
 8005298:	4b09      	ldr	r3, [pc, #36]	; (80052c0 <rda5807_write+0x70>)
 800529a:	881b      	ldrh	r3, [r3, #0]
 800529c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052a0:	b29a      	uxth	r2, r3
 80052a2:	4b07      	ldr	r3, [pc, #28]	; (80052c0 <rda5807_write+0x70>)
 80052a4:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 80052a6:	79bb      	ldrb	r3, [r7, #6]
 80052a8:	005b      	lsls	r3, r3, #1
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	4619      	mov	r1, r3
 80052ae:	6838      	ldr	r0, [r7, #0]
 80052b0:	f7ff ff44 	bl	800513c <rda5807_bytes_change>
}
 80052b4:	bf00      	nop
 80052b6:	3708      	adds	r7, #8
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	20000208 	.word	0x20000208
 80052c0:	20001944 	.word	0x20001944

080052c4 <rda5807_SoftReset>:

//==============================================================================
//     rda5807
//==============================================================================
void rda5807_SoftReset()
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b082      	sub	sp, #8
 80052c8:	af00      	add	r7, sp, #0
tReg02h reg02;

    rda5807_read(2, (uint16_t *)&reg02, 1);
 80052ca:	1d3b      	adds	r3, r7, #4
 80052cc:	2201      	movs	r2, #1
 80052ce:	4619      	mov	r1, r3
 80052d0:	2002      	movs	r0, #2
 80052d2:	f7ff ff89 	bl	80051e8 <rda5807_read>

	reg02.bENABLE = 1;
 80052d6:	793b      	ldrb	r3, [r7, #4]
 80052d8:	f043 0301 	orr.w	r3, r3, #1
 80052dc:	713b      	strb	r3, [r7, #4]
	reg02.bSOFT_RESET = 1;
 80052de:	793b      	ldrb	r3, [r7, #4]
 80052e0:	f043 0302 	orr.w	r3, r3, #2
 80052e4:	713b      	strb	r3, [r7, #4]
    rda5807_write(2, (uint16_t *)&reg02, 1);
 80052e6:	1d3b      	adds	r3, r7, #4
 80052e8:	2201      	movs	r2, #1
 80052ea:	4619      	mov	r1, r3
 80052ec:	2002      	movs	r0, #2
 80052ee:	f7ff ffaf 	bl	8005250 <rda5807_write>

    reg02.bENABLE = 1;
 80052f2:	793b      	ldrb	r3, [r7, #4]
 80052f4:	f043 0301 	orr.w	r3, r3, #1
 80052f8:	713b      	strb	r3, [r7, #4]
    reg02.bSOFT_RESET = 0;
 80052fa:	793b      	ldrb	r3, [r7, #4]
 80052fc:	f36f 0341 	bfc	r3, #1, #1
 8005300:	713b      	strb	r3, [r7, #4]
    rda5807_write(2, (uint16_t *)&reg02, 1);
 8005302:	1d3b      	adds	r3, r7, #4
 8005304:	2201      	movs	r2, #1
 8005306:	4619      	mov	r1, r3
 8005308:	2002      	movs	r0, #2
 800530a:	f7ff ffa1 	bl	8005250 <rda5807_write>
}
 800530e:	bf00      	nop
 8005310:	3708      	adds	r7, #8
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
	...

08005318 <rda5807_SetupDefault>:

//==============================================================================
//     rda5807
//==============================================================================
void rda5807_SetupDefault()
{
 8005318:	b580      	push	{r7, lr}
 800531a:	af00      	add	r7, sp, #0
	tReg06h Reg06;
	tReg07h Reg07;
} Buffs;*/

    //  0x02
    Buffs.Reg02.bENABLE = 1;
 800531c:	4a6b      	ldr	r2, [pc, #428]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 800531e:	7813      	ldrb	r3, [r2, #0]
 8005320:	f043 0301 	orr.w	r3, r3, #1
 8005324:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSOFT_RESET = 0;
 8005326:	4a69      	ldr	r2, [pc, #420]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005328:	7813      	ldrb	r3, [r2, #0]
 800532a:	f36f 0341 	bfc	r3, #1, #1
 800532e:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bNEW_METHOD = 1;
 8005330:	4a66      	ldr	r2, [pc, #408]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005332:	7813      	ldrb	r3, [r2, #0]
 8005334:	f043 0304 	orr.w	r3, r3, #4
 8005338:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bRDS_EN = 1;
 800533a:	4a64      	ldr	r2, [pc, #400]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 800533c:	7813      	ldrb	r3, [r2, #0]
 800533e:	f043 0308 	orr.w	r3, r3, #8
 8005342:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bCLK_MODE = 0;        // 32.768
 8005344:	4a61      	ldr	r2, [pc, #388]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005346:	7813      	ldrb	r3, [r2, #0]
 8005348:	f36f 1306 	bfc	r3, #4, #3
 800534c:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSKMODE = 0;
 800534e:	4a5f      	ldr	r2, [pc, #380]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005350:	7813      	ldrb	r3, [r2, #0]
 8005352:	f36f 13c7 	bfc	r3, #7, #1
 8005356:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSEEK = 0;
 8005358:	4a5c      	ldr	r2, [pc, #368]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 800535a:	7853      	ldrb	r3, [r2, #1]
 800535c:	f36f 0300 	bfc	r3, #0, #1
 8005360:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bSEEKUP = 1;
 8005362:	4a5a      	ldr	r2, [pc, #360]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005364:	7853      	ldrb	r3, [r2, #1]
 8005366:	f043 0302 	orr.w	r3, r3, #2
 800536a:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bRCLK_DirectInput = 0;
 800536c:	4a57      	ldr	r2, [pc, #348]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 800536e:	7853      	ldrb	r3, [r2, #1]
 8005370:	f36f 0382 	bfc	r3, #2, #1
 8005374:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bRCLK_NonCalibMode = 0;
 8005376:	4a55      	ldr	r2, [pc, #340]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005378:	7853      	ldrb	r3, [r2, #1]
 800537a:	f36f 03c3 	bfc	r3, #3, #1
 800537e:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bBASS = 0;
 8005380:	4a52      	ldr	r2, [pc, #328]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005382:	7853      	ldrb	r3, [r2, #1]
 8005384:	f36f 1304 	bfc	r3, #4, #1
 8005388:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bMONO = 0;
 800538a:	4a50      	ldr	r2, [pc, #320]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 800538c:	7853      	ldrb	r3, [r2, #1]
 800538e:	f36f 1345 	bfc	r3, #5, #1
 8005392:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bDMUTE = 1;
 8005394:	4a4d      	ldr	r2, [pc, #308]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005396:	7853      	ldrb	r3, [r2, #1]
 8005398:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800539c:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bDHIZ = 1;
 800539e:	4a4b      	ldr	r2, [pc, #300]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 80053a0:	7853      	ldrb	r3, [r2, #1]
 80053a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053a6:	7053      	strb	r3, [r2, #1]
    //  0x03
    Buffs.Reg03.bSPACE = 0;//Step;//0;   //   - 0 = 100 
 80053a8:	4a48      	ldr	r2, [pc, #288]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 80053aa:	7893      	ldrb	r3, [r2, #2]
 80053ac:	f36f 0301 	bfc	r3, #0, #2
 80053b0:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bBAND = Band;//2;//0;    //  2 - 76108 MHz
 80053b2:	4b47      	ldr	r3, [pc, #284]	; (80054d0 <rda5807_SetupDefault+0x1b8>)
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	f003 0303 	and.w	r3, r3, #3
 80053ba:	b2d9      	uxtb	r1, r3
 80053bc:	4a43      	ldr	r2, [pc, #268]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 80053be:	7893      	ldrb	r3, [r2, #2]
 80053c0:	f361 0383 	bfi	r3, r1, #2, #2
 80053c4:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bTUNE = 1;
 80053c6:	4a41      	ldr	r2, [pc, #260]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 80053c8:	7893      	ldrb	r3, [r2, #2]
 80053ca:	f043 0310 	orr.w	r3, r3, #16
 80053ce:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bDIRECT_MODE = 0;
 80053d0:	4a3e      	ldr	r2, [pc, #248]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 80053d2:	7893      	ldrb	r3, [r2, #2]
 80053d4:	f36f 1345 	bfc	r3, #5, #1
 80053d8:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bCHAN = 0;
 80053da:	4a3c      	ldr	r2, [pc, #240]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 80053dc:	8853      	ldrh	r3, [r2, #2]
 80053de:	f36f 138f 	bfc	r3, #6, #10
 80053e2:	8053      	strh	r3, [r2, #2]
    //  0x04
    Buffs.Reg04.bRSVD1 = 0;
 80053e4:	4b39      	ldr	r3, [pc, #228]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 80053e6:	2200      	movs	r2, #0
 80053e8:	711a      	strb	r2, [r3, #4]
    Buffs.Reg04.bAFCD = 0;
 80053ea:	4a38      	ldr	r2, [pc, #224]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 80053ec:	7953      	ldrb	r3, [r2, #5]
 80053ee:	f36f 0300 	bfc	r3, #0, #1
 80053f2:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bSOFTMUTE_EN = 1;
 80053f4:	4a35      	ldr	r2, [pc, #212]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 80053f6:	7953      	ldrb	r3, [r2, #5]
 80053f8:	f043 0302 	orr.w	r3, r3, #2
 80053fc:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bRSVD2 = 0;
 80053fe:	4a33      	ldr	r2, [pc, #204]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005400:	7953      	ldrb	r3, [r2, #5]
 8005402:	f36f 0382 	bfc	r3, #2, #1
 8005406:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bDE = 0;
 8005408:	4a30      	ldr	r2, [pc, #192]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 800540a:	7953      	ldrb	r3, [r2, #5]
 800540c:	f36f 03c3 	bfc	r3, #3, #1
 8005410:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bRSVD3 = 0;
 8005412:	4a2e      	ldr	r2, [pc, #184]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005414:	7953      	ldrb	r3, [r2, #5]
 8005416:	f36f 1307 	bfc	r3, #4, #4
 800541a:	7153      	strb	r3, [r2, #5]
    //  0x05
    Buffs.Reg05.bVOLUME = 0;
 800541c:	4a2b      	ldr	r2, [pc, #172]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 800541e:	7993      	ldrb	r3, [r2, #6]
 8005420:	f36f 0303 	bfc	r3, #0, #4
 8005424:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bANT_GAIN = 0;
 8005426:	4a29      	ldr	r2, [pc, #164]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005428:	7993      	ldrb	r3, [r2, #6]
 800542a:	f36f 1305 	bfc	r3, #4, #2
 800542e:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bANT_TYPE = ANT_TYPE_Both;//ANT_TYPE_External;//ANT_TYPE_Headphones;//ANT_TYPE_Both;
 8005430:	4a26      	ldr	r2, [pc, #152]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005432:	7993      	ldrb	r3, [r2, #6]
 8005434:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005438:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bSEEKTH = 8;
 800543a:	4a24      	ldr	r2, [pc, #144]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 800543c:	79d3      	ldrb	r3, [r2, #7]
 800543e:	2108      	movs	r1, #8
 8005440:	f361 0303 	bfi	r3, r1, #0, #4
 8005444:	71d3      	strb	r3, [r2, #7]
    Buffs.Reg05.bRSVD3 = 0;
 8005446:	4a21      	ldr	r2, [pc, #132]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005448:	79d3      	ldrb	r3, [r2, #7]
 800544a:	f36f 1306 	bfc	r3, #4, #3
 800544e:	71d3      	strb	r3, [r2, #7]
    Buffs.Reg05.bINT_MODE = 1;
 8005450:	4a1e      	ldr	r2, [pc, #120]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005452:	79d3      	ldrb	r3, [r2, #7]
 8005454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005458:	71d3      	strb	r3, [r2, #7]
    //  0x06
    Buffs.Reg06.bRSVD1 = 0;
 800545a:	4a1c      	ldr	r2, [pc, #112]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 800545c:	8913      	ldrh	r3, [r2, #8]
 800545e:	f36f 030c 	bfc	r3, #0, #13
 8005462:	8113      	strh	r3, [r2, #8]
    Buffs.Reg06.bOPEN_MODE = 0;
 8005464:	4a19      	ldr	r2, [pc, #100]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005466:	7a53      	ldrb	r3, [r2, #9]
 8005468:	f36f 1346 	bfc	r3, #5, #2
 800546c:	7253      	strb	r3, [r2, #9]
    Buffs.Reg06.bRSVD2 = 0;
 800546e:	4a17      	ldr	r2, [pc, #92]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005470:	7a53      	ldrb	r3, [r2, #9]
 8005472:	f36f 13c7 	bfc	r3, #7, #1
 8005476:	7253      	strb	r3, [r2, #9]
    //  0x07
    Buffs.Reg07.bFREQ_MODE = 0;
 8005478:	4a14      	ldr	r2, [pc, #80]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 800547a:	7a93      	ldrb	r3, [r2, #10]
 800547c:	f36f 0300 	bfc	r3, #0, #1
 8005480:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bSOFTBLEND_EN = 1;
 8005482:	4a12      	ldr	r2, [pc, #72]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005484:	7a93      	ldrb	r3, [r2, #10]
 8005486:	f043 0302 	orr.w	r3, r3, #2
 800548a:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bSEEK_TH_OLD = 0;
 800548c:	4a0f      	ldr	r2, [pc, #60]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 800548e:	7a93      	ldrb	r3, [r2, #10]
 8005490:	f36f 0387 	bfc	r3, #2, #6
 8005494:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bRSVD1 = 0;
 8005496:	4a0d      	ldr	r2, [pc, #52]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 8005498:	7ad3      	ldrb	r3, [r2, #11]
 800549a:	f36f 0300 	bfc	r3, #0, #1
 800549e:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.b65M_50M_MODE = 1;
 80054a0:	4a0a      	ldr	r2, [pc, #40]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 80054a2:	7ad3      	ldrb	r3, [r2, #11]
 80054a4:	f043 0302 	orr.w	r3, r3, #2
 80054a8:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.bTH_SOFRBLEND = 16;
 80054aa:	4a08      	ldr	r2, [pc, #32]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 80054ac:	7ad3      	ldrb	r3, [r2, #11]
 80054ae:	2110      	movs	r1, #16
 80054b0:	f361 0386 	bfi	r3, r1, #2, #5
 80054b4:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.bRSVD2 = 0;
 80054b6:	4a05      	ldr	r2, [pc, #20]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 80054b8:	7ad3      	ldrb	r3, [r2, #11]
 80054ba:	f36f 13c7 	bfc	r3, #7, #1
 80054be:	72d3      	strb	r3, [r2, #11]

    //      
    rda5807_write_regfile((uint16_t *)&(Buffs.Reg02), 6);
 80054c0:	2106      	movs	r1, #6
 80054c2:	4802      	ldr	r0, [pc, #8]	; (80054cc <rda5807_SetupDefault+0x1b4>)
 80054c4:	f7ff fe5c 	bl	8005180 <rda5807_write_regfile>
}
 80054c8:	bf00      	nop
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	2000358c 	.word	0x2000358c
 80054d0:	200001e4 	.word	0x200001e4

080054d4 <rda5807_SetVolume>:

//==============================================================================
//     (0..16)  rda5807.  Value=0  MUTE
//==============================================================================
void rda5807_SetVolume(uint8_t Value)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	4603      	mov	r3, r0
 80054dc:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;
//tReg05h Reg05;
uint8_t Mute = Value ? 0 : 1;
 80054de:	79fb      	ldrb	r3, [r7, #7]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	bf0c      	ite	eq
 80054e4:	2301      	moveq	r3, #1
 80054e6:	2300      	movne	r3, #0
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	73fb      	strb	r3, [r7, #15]

    if (Value > 16) Value = 16;
 80054ec:	79fb      	ldrb	r3, [r7, #7]
 80054ee:	2b10      	cmp	r3, #16
 80054f0:	d901      	bls.n	80054f6 <rda5807_SetVolume+0x22>
 80054f2:	2310      	movs	r3, #16
 80054f4:	71fb      	strb	r3, [r7, #7]

    Value--;    //    Volume  1 ,    
 80054f6:	79fb      	ldrb	r3, [r7, #7]
 80054f8:	3b01      	subs	r3, #1
 80054fa:	71fb      	strb	r3, [r7, #7]

    if (!Mute) {
 80054fc:	7bfb      	ldrb	r3, [r7, #15]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d112      	bne.n	8005528 <rda5807_SetVolume+0x54>
        //   0x05
        rda5807_read(5, (uint16_t *)&Buffs.Reg05, 1);
 8005502:	2201      	movs	r2, #1
 8005504:	4915      	ldr	r1, [pc, #84]	; (800555c <rda5807_SetVolume+0x88>)
 8005506:	2005      	movs	r0, #5
 8005508:	f7ff fe6e 	bl	80051e8 <rda5807_read>
        //    VOLUME
        Buffs.Reg05.bVOLUME = Value;
 800550c:	79fb      	ldrb	r3, [r7, #7]
 800550e:	f003 030f 	and.w	r3, r3, #15
 8005512:	b2d9      	uxtb	r1, r3
 8005514:	4a12      	ldr	r2, [pc, #72]	; (8005560 <rda5807_SetVolume+0x8c>)
 8005516:	7993      	ldrb	r3, [r2, #6]
 8005518:	f361 0303 	bfi	r3, r1, #0, #4
 800551c:	7193      	strb	r3, [r2, #6]
        //   0x05
        rda5807_write(5, (uint16_t *)&Buffs.Reg05, 1);
 800551e:	2201      	movs	r2, #1
 8005520:	490e      	ldr	r1, [pc, #56]	; (800555c <rda5807_SetVolume+0x88>)
 8005522:	2005      	movs	r0, #5
 8005524:	f7ff fe94 	bl	8005250 <rda5807_write>
    }

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 8005528:	2201      	movs	r2, #1
 800552a:	490d      	ldr	r1, [pc, #52]	; (8005560 <rda5807_SetVolume+0x8c>)
 800552c:	2002      	movs	r0, #2
 800552e:	f7ff fe5b 	bl	80051e8 <rda5807_read>
    //    VOLUME
    Buffs.Reg02.bDMUTE = Mute ? 0 : 1;
 8005532:	7bfb      	ldrb	r3, [r7, #15]
 8005534:	2b00      	cmp	r3, #0
 8005536:	bf0c      	ite	eq
 8005538:	2301      	moveq	r3, #1
 800553a:	2300      	movne	r3, #0
 800553c:	b2d9      	uxtb	r1, r3
 800553e:	4a08      	ldr	r2, [pc, #32]	; (8005560 <rda5807_SetVolume+0x8c>)
 8005540:	7853      	ldrb	r3, [r2, #1]
 8005542:	f361 1386 	bfi	r3, r1, #6, #1
 8005546:	7053      	strb	r3, [r2, #1]
    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 8005548:	2201      	movs	r2, #1
 800554a:	4905      	ldr	r1, [pc, #20]	; (8005560 <rda5807_SetVolume+0x8c>)
 800554c:	2002      	movs	r0, #2
 800554e:	f7ff fe7f 	bl	8005250 <rda5807_write>
}
 8005552:	bf00      	nop
 8005554:	3710      	adds	r7, #16
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	20003592 	.word	0x20003592
 8005560:	2000358c 	.word	0x2000358c

08005564 <rda5807_SetBassBoost>:

//==============================================================================
//  / BassBoost
//==============================================================================
void rda5807_SetBassBoost(uint8_t Value)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
 800556a:	4603      	mov	r3, r0
 800556c:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 800556e:	2201      	movs	r2, #1
 8005570:	490b      	ldr	r1, [pc, #44]	; (80055a0 <rda5807_SetBassBoost+0x3c>)
 8005572:	2002      	movs	r0, #2
 8005574:	f7ff fe38 	bl	80051e8 <rda5807_read>
    //    BASS
    Buffs.Reg02.bBASS = (Value) ? 1 : 0;
 8005578:	79fb      	ldrb	r3, [r7, #7]
 800557a:	2b00      	cmp	r3, #0
 800557c:	bf14      	ite	ne
 800557e:	2301      	movne	r3, #1
 8005580:	2300      	moveq	r3, #0
 8005582:	b2d9      	uxtb	r1, r3
 8005584:	4a06      	ldr	r2, [pc, #24]	; (80055a0 <rda5807_SetBassBoost+0x3c>)
 8005586:	7853      	ldrb	r3, [r2, #1]
 8005588:	f361 1304 	bfi	r3, r1, #4, #1
 800558c:	7053      	strb	r3, [r2, #1]
    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 800558e:	2201      	movs	r2, #1
 8005590:	4903      	ldr	r1, [pc, #12]	; (80055a0 <rda5807_SetBassBoost+0x3c>)
 8005592:	2002      	movs	r0, #2
 8005594:	f7ff fe5c 	bl	8005250 <rda5807_write>
}
 8005598:	bf00      	nop
 800559a:	3708      	adds	r7, #8
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	2000358c 	.word	0x2000358c

080055a4 <rda5807_SetFreq_In100Khz>:
//==============================================================================
//     Freq100kHz    rda5807   .
//          STR   0x0A ( rda5807_Get_SeekTuneReadyFlag)
//==============================================================================
void rda5807_SetFreq_In100Khz(uint16_t Freq100kHz)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	4603      	mov	r3, r0
 80055ac:	80fb      	strh	r3, [r7, #6]
//tReg03h Reg03;
uint16_t l = 870, r = 1080;
 80055ae:	f240 3366 	movw	r3, #870	; 0x366
 80055b2:	81fb      	strh	r3, [r7, #14]
 80055b4:	f44f 6387 	mov.w	r3, #1080	; 0x438
 80055b8:	81bb      	strh	r3, [r7, #12]

    //      Buffs.Reg03.bBAND
	switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 80055ba:	4b33      	ldr	r3, [pc, #204]	; (8005688 <rda5807_SetFreq_In100Khz+0xe4>)
 80055bc:	789b      	ldrb	r3, [r3, #2]
 80055be:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	2b03      	cmp	r3, #3
 80055c6:	d011      	beq.n	80055ec <rda5807_SetFreq_In100Khz+0x48>
 80055c8:	2b03      	cmp	r3, #3
 80055ca:	dc16      	bgt.n	80055fa <rda5807_SetFreq_In100Khz+0x56>
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d002      	beq.n	80055d6 <rda5807_SetFreq_In100Khz+0x32>
 80055d0:	2b02      	cmp	r3, #2
 80055d2:	d007      	beq.n	80055e4 <rda5807_SetFreq_In100Khz+0x40>
 80055d4:	e011      	b.n	80055fa <rda5807_SetFreq_In100Khz+0x56>
		//case 0:// 00 = 87108 MHz (US/Europe)
		//break;
		case 1:// 01 = 7691 MHz (Japan)
			l = 760;
 80055d6:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 80055da:	81fb      	strh	r3, [r7, #14]
			r = 910;
 80055dc:	f240 338e 	movw	r3, #910	; 0x38e
 80055e0:	81bb      	strh	r3, [r7, #12]
		break;
 80055e2:	e00a      	b.n	80055fa <rda5807_SetFreq_In100Khz+0x56>
		case 2:// 10 = 76108 MHz (world wide)
			l = 760;
 80055e4:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 80055e8:	81fb      	strh	r3, [r7, #14]
		break;
 80055ea:	e006      	b.n	80055fa <rda5807_SetFreq_In100Khz+0x56>
		case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
			l = 650;
 80055ec:	f240 238a 	movw	r3, #650	; 0x28a
 80055f0:	81fb      	strh	r3, [r7, #14]
			r = 760;
 80055f2:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 80055f6:	81bb      	strh	r3, [r7, #12]
		break;
 80055f8:	bf00      	nop
	}
	lBand = ((float)l) / 10;
 80055fa:	89fb      	ldrh	r3, [r7, #14]
 80055fc:	ee07 3a90 	vmov	s15, r3
 8005600:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005604:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8005608:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800560c:	4b1f      	ldr	r3, [pc, #124]	; (800568c <rda5807_SetFreq_In100Khz+0xe8>)
 800560e:	edc3 7a00 	vstr	s15, [r3]
	rBand = ((float)r) / 10;
 8005612:	89bb      	ldrh	r3, [r7, #12]
 8005614:	ee07 3a90 	vmov	s15, r3
 8005618:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800561c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8005620:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005624:	4b1a      	ldr	r3, [pc, #104]	; (8005690 <rda5807_SetFreq_In100Khz+0xec>)
 8005626:	edc3 7a00 	vstr	s15, [r3]

    if (Freq100kHz < l)  Freq100kHz = l;
 800562a:	88fa      	ldrh	r2, [r7, #6]
 800562c:	89fb      	ldrh	r3, [r7, #14]
 800562e:	429a      	cmp	r2, r3
 8005630:	d201      	bcs.n	8005636 <rda5807_SetFreq_In100Khz+0x92>
 8005632:	89fb      	ldrh	r3, [r7, #14]
 8005634:	80fb      	strh	r3, [r7, #6]
    if (Freq100kHz > r) Freq100kHz = r;
 8005636:	88fa      	ldrh	r2, [r7, #6]
 8005638:	89bb      	ldrh	r3, [r7, #12]
 800563a:	429a      	cmp	r2, r3
 800563c:	d901      	bls.n	8005642 <rda5807_SetFreq_In100Khz+0x9e>
 800563e:	89bb      	ldrh	r3, [r7, #12]
 8005640:	80fb      	strh	r3, [r7, #6]

    //    (left)
    Freq100kHz -= l;
 8005642:	88fa      	ldrh	r2, [r7, #6]
 8005644:	89fb      	ldrh	r3, [r7, #14]
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	80fb      	strh	r3, [r7, #6]

    //   0x03
    rda5807_read(3, (uint16_t *)&Buffs.Reg03, 1);
 800564a:	2201      	movs	r2, #1
 800564c:	4911      	ldr	r1, [pc, #68]	; (8005694 <rda5807_SetFreq_In100Khz+0xf0>)
 800564e:	2003      	movs	r0, #3
 8005650:	f7ff fdca 	bl	80051e8 <rda5807_read>
    //    CHAN
    Buffs.Reg03.bCHAN = Freq100kHz;
 8005654:	88fb      	ldrh	r3, [r7, #6]
 8005656:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800565a:	b299      	uxth	r1, r3
 800565c:	4a0a      	ldr	r2, [pc, #40]	; (8005688 <rda5807_SetFreq_In100Khz+0xe4>)
 800565e:	8853      	ldrh	r3, [r2, #2]
 8005660:	f361 138f 	bfi	r3, r1, #6, #10
 8005664:	8053      	strh	r3, [r2, #2]
    //      
    Buffs.Reg03.bTUNE = 1;
 8005666:	4a08      	ldr	r2, [pc, #32]	; (8005688 <rda5807_SetFreq_In100Khz+0xe4>)
 8005668:	7893      	ldrb	r3, [r2, #2]
 800566a:	f043 0310 	orr.w	r3, r3, #16
 800566e:	7093      	strb	r3, [r2, #2]
    //   0x03
    rda5807_write(3, (uint16_t *)&Buffs.Reg03, 1);
 8005670:	2201      	movs	r2, #1
 8005672:	4908      	ldr	r1, [pc, #32]	; (8005694 <rda5807_SetFreq_In100Khz+0xf0>)
 8005674:	2003      	movs	r0, #3
 8005676:	f7ff fdeb 	bl	8005250 <rda5807_write>

    HAL_Delay(50);
 800567a:	2032      	movs	r0, #50	; 0x32
 800567c:	f001 fc54 	bl	8006f28 <HAL_Delay>
}
 8005680:	bf00      	nop
 8005682:	3710      	adds	r7, #16
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}
 8005688:	2000358c 	.word	0x2000358c
 800568c:	20002d94 	.word	0x20002d94
 8005690:	20002d98 	.word	0x20002d98
 8005694:	2000358e 	.word	0x2000358e

08005698 <rda5807_GetFreq_In100Khz>:

//==============================================================================
//    ,    rda5807
//==============================================================================
uint16_t rda5807_GetFreq_In100Khz()
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 800569e:	2201      	movs	r2, #1
 80056a0:	491b      	ldr	r1, [pc, #108]	; (8005710 <rda5807_GetFreq_In100Khz+0x78>)
 80056a2:	200a      	movs	r0, #10
 80056a4:	f7ff fda0 	bl	80051e8 <rda5807_read>

    uint16_t Freq100kHz = Buffs.Reg0A.bREADCHAN;
 80056a8:	4b1a      	ldr	r3, [pc, #104]	; (8005714 <rda5807_GetFreq_In100Khz+0x7c>)
 80056aa:	8a1b      	ldrh	r3, [r3, #16]
 80056ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	80bb      	strh	r3, [r7, #4]

    if (Freq100kHz == 319) return 0;
 80056b4:	88bb      	ldrh	r3, [r7, #4]
 80056b6:	f240 123f 	movw	r2, #319	; 0x13f
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d101      	bne.n	80056c2 <rda5807_GetFreq_In100Khz+0x2a>
 80056be:	2300      	movs	r3, #0
 80056c0:	e021      	b.n	8005706 <rda5807_GetFreq_In100Khz+0x6e>

    //    (87 )
    uint16_t left = 870;
 80056c2:	f240 3366 	movw	r3, #870	; 0x366
 80056c6:	80fb      	strh	r3, [r7, #6]
    switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 80056c8:	4b12      	ldr	r3, [pc, #72]	; (8005714 <rda5807_GetFreq_In100Khz+0x7c>)
 80056ca:	789b      	ldrb	r3, [r3, #2]
 80056cc:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	2b03      	cmp	r3, #3
 80056d4:	d00e      	beq.n	80056f4 <rda5807_GetFreq_In100Khz+0x5c>
 80056d6:	2b03      	cmp	r3, #3
 80056d8:	dc10      	bgt.n	80056fc <rda5807_GetFreq_In100Khz+0x64>
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d002      	beq.n	80056e4 <rda5807_GetFreq_In100Khz+0x4c>
 80056de:	2b02      	cmp	r3, #2
 80056e0:	d004      	beq.n	80056ec <rda5807_GetFreq_In100Khz+0x54>
 80056e2:	e00b      	b.n	80056fc <rda5807_GetFreq_In100Khz+0x64>
    	//case 0:// 00 = 87108 MHz (US/Europe)
    	//break;
    	case 1:// 01 = 7691 MHz (Japan)
    		left = 760;
 80056e4:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 80056e8:	80fb      	strh	r3, [r7, #6]
    	break;
 80056ea:	e007      	b.n	80056fc <rda5807_GetFreq_In100Khz+0x64>
    	case 2:// 10 = 76108 MHz (world wide)
    		left = 760;
 80056ec:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 80056f0:	80fb      	strh	r3, [r7, #6]
    	break;
 80056f2:	e003      	b.n	80056fc <rda5807_GetFreq_In100Khz+0x64>
    	case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
    		left = 650;
 80056f4:	f240 238a 	movw	r3, #650	; 0x28a
 80056f8:	80fb      	strh	r3, [r7, #6]
    	break;
 80056fa:	bf00      	nop
    }
    Freq100kHz += left;
 80056fc:	88ba      	ldrh	r2, [r7, #4]
 80056fe:	88fb      	ldrh	r3, [r7, #6]
 8005700:	4413      	add	r3, r2
 8005702:	80bb      	strh	r3, [r7, #4]

    return Freq100kHz;
 8005704:	88bb      	ldrh	r3, [r7, #4]
}
 8005706:	4618      	mov	r0, r3
 8005708:	3708      	adds	r7, #8
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
 800570e:	bf00      	nop
 8005710:	2000359c 	.word	0x2000359c
 8005714:	2000358c 	.word	0x2000358c

08005718 <rda5807_StartSeek>:

//==============================================================================
//     /
//==============================================================================
void rda5807_StartSeek(uint8_t Up)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b082      	sub	sp, #8
 800571c:	af00      	add	r7, sp, #0
 800571e:	4603      	mov	r3, r0
 8005720:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;

    //   0x02
    rda5807_read(0x02, (uint16_t *)&Buffs.Reg02, 1);
 8005722:	2201      	movs	r2, #1
 8005724:	4910      	ldr	r1, [pc, #64]	; (8005768 <rda5807_StartSeek+0x50>)
 8005726:	2002      	movs	r0, #2
 8005728:	f7ff fd5e 	bl	80051e8 <rda5807_read>

    Buffs.Reg02.bSKMODE = 1;          // 07 Seek Mode (0 = wrap at the upper or lower band limit and continue seeking; 1 = stop seeking at the upper or lower band limit)
 800572c:	4a0e      	ldr	r2, [pc, #56]	; (8005768 <rda5807_StartSeek+0x50>)
 800572e:	7813      	ldrb	r3, [r2, #0]
 8005730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005734:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSEEK = 1;            // 08 Seek (0 = Disable stop seek; 1 = Enable)
 8005736:	4a0c      	ldr	r2, [pc, #48]	; (8005768 <rda5807_StartSeek+0x50>)
 8005738:	7853      	ldrb	r3, [r2, #1]
 800573a:	f043 0301 	orr.w	r3, r3, #1
 800573e:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bSEEKUP = Up ? 1 : 0; // 09 Seek Up (0 = Seek down; 1 = Seek up)
 8005740:	79fb      	ldrb	r3, [r7, #7]
 8005742:	2b00      	cmp	r3, #0
 8005744:	bf14      	ite	ne
 8005746:	2301      	movne	r3, #1
 8005748:	2300      	moveq	r3, #0
 800574a:	b2d9      	uxtb	r1, r3
 800574c:	4a06      	ldr	r2, [pc, #24]	; (8005768 <rda5807_StartSeek+0x50>)
 800574e:	7853      	ldrb	r3, [r2, #1]
 8005750:	f361 0341 	bfi	r3, r1, #1, #1
 8005754:	7053      	strb	r3, [r2, #1]

    //   0x02
    rda5807_write(0x02, (uint16_t *)&Buffs.Reg02, 1);
 8005756:	2201      	movs	r2, #1
 8005758:	4903      	ldr	r1, [pc, #12]	; (8005768 <rda5807_StartSeek+0x50>)
 800575a:	2002      	movs	r0, #2
 800575c:	f7ff fd78 	bl	8005250 <rda5807_write>
}
 8005760:	bf00      	nop
 8005762:	3708      	adds	r7, #8
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}
 8005768:	2000358c 	.word	0x2000358c

0800576c <rda5807_Get_SeekTuneReadyFlag>:
//==============================================================================
//     STR (SeekTuneReadyFlag)
// SeekTuneReadyFlag=1         .
//==============================================================================
uint8_t rda5807_Get_SeekTuneReadyFlag()
{
 800576c:	b580      	push	{r7, lr}
 800576e:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8005770:	2201      	movs	r2, #1
 8005772:	4905      	ldr	r1, [pc, #20]	; (8005788 <rda5807_Get_SeekTuneReadyFlag+0x1c>)
 8005774:	200a      	movs	r0, #10
 8005776:	f7ff fd37 	bl	80051e8 <rda5807_read>

    return Buffs.Reg0A.bSTC;
 800577a:	4b04      	ldr	r3, [pc, #16]	; (800578c <rda5807_Get_SeekTuneReadyFlag+0x20>)
 800577c:	7c5b      	ldrb	r3, [r3, #17]
 800577e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005782:	b2db      	uxtb	r3, r3
}
 8005784:	4618      	mov	r0, r3
 8005786:	bd80      	pop	{r7, pc}
 8005788:	2000359c 	.word	0x2000359c
 800578c:	2000358c 	.word	0x2000358c

08005790 <rda5807_Get_StereoMonoFlag>:
//==============================================================================
//==============================================================================
bool rda5807_Get_StereoMonoFlag()
{
 8005790:	b580      	push	{r7, lr}
 8005792:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8005794:	2201      	movs	r2, #1
 8005796:	4908      	ldr	r1, [pc, #32]	; (80057b8 <rda5807_Get_StereoMonoFlag+0x28>)
 8005798:	200a      	movs	r0, #10
 800579a:	f7ff fd25 	bl	80051e8 <rda5807_read>

    return Buffs.Reg0A.bST;     // Stereo Indicator (0 = Mono; 1 = Stereo)
 800579e:	4b07      	ldr	r3, [pc, #28]	; (80057bc <rda5807_Get_StereoMonoFlag+0x2c>)
 80057a0:	7c5b      	ldrb	r3, [r3, #17]
 80057a2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	bf14      	ite	ne
 80057ac:	2301      	movne	r3, #1
 80057ae:	2300      	moveq	r3, #0
 80057b0:	b2db      	uxtb	r3, r3
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	bf00      	nop
 80057b8:	2000359c 	.word	0x2000359c
 80057bc:	2000358c 	.word	0x2000358c

080057c0 <rda5807_Get_Channel>:
//==============================================================================
uint16_t rda5807_Get_Channel()
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 80057c4:	2201      	movs	r2, #1
 80057c6:	4905      	ldr	r1, [pc, #20]	; (80057dc <rda5807_Get_Channel+0x1c>)
 80057c8:	200a      	movs	r0, #10
 80057ca:	f7ff fd0d 	bl	80051e8 <rda5807_read>

    return Buffs.Reg0A.bREADCHAN;    // 0-9 Read Channel.
 80057ce:	4b04      	ldr	r3, [pc, #16]	; (80057e0 <rda5807_Get_Channel+0x20>)
 80057d0:	8a1b      	ldrh	r3, [r3, #16]
 80057d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80057d6:	b29b      	uxth	r3, r3
}
 80057d8:	4618      	mov	r0, r3
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	2000359c 	.word	0x2000359c
 80057e0:	2000358c 	.word	0x2000358c

080057e4 <rda5807_Set_Band>:
//==============================================================================
uint8_t rda5807_Set_Band(uint8_t band)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b084      	sub	sp, #16
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	4603      	mov	r3, r0
 80057ec:	71fb      	strb	r3, [r7, #7]
	if (band > 3) return 1;
 80057ee:	79fb      	ldrb	r3, [r7, #7]
 80057f0:	2b03      	cmp	r3, #3
 80057f2:	d901      	bls.n	80057f8 <rda5807_Set_Band+0x14>
 80057f4:	2301      	movs	r3, #1
 80057f6:	e054      	b.n	80058a2 <rda5807_Set_Band+0xbe>

    //   3
    rda5807_read(3, (uint16_t *)&Buffs.Reg03, 1);
 80057f8:	2201      	movs	r2, #1
 80057fa:	492c      	ldr	r1, [pc, #176]	; (80058ac <rda5807_Set_Band+0xc8>)
 80057fc:	2003      	movs	r0, #3
 80057fe:	f7ff fcf3 	bl	80051e8 <rda5807_read>

    Buffs.Reg03.bBAND = band;
 8005802:	79fb      	ldrb	r3, [r7, #7]
 8005804:	f003 0303 	and.w	r3, r3, #3
 8005808:	b2d9      	uxtb	r1, r3
 800580a:	4a29      	ldr	r2, [pc, #164]	; (80058b0 <rda5807_Set_Band+0xcc>)
 800580c:	7893      	ldrb	r3, [r2, #2]
 800580e:	f361 0383 	bfi	r3, r1, #2, #2
 8005812:	7093      	strb	r3, [r2, #2]

    rda5807_write(3, (uint16_t *)&Buffs.Reg03, 1);
 8005814:	2201      	movs	r2, #1
 8005816:	4925      	ldr	r1, [pc, #148]	; (80058ac <rda5807_Set_Band+0xc8>)
 8005818:	2003      	movs	r0, #3
 800581a:	f7ff fd19 	bl	8005250 <rda5807_write>

    uint16_t l = 870, r = 1080;
 800581e:	f240 3366 	movw	r3, #870	; 0x366
 8005822:	81fb      	strh	r3, [r7, #14]
 8005824:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8005828:	81bb      	strh	r3, [r7, #12]

    switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 800582a:	4b21      	ldr	r3, [pc, #132]	; (80058b0 <rda5807_Set_Band+0xcc>)
 800582c:	789b      	ldrb	r3, [r3, #2]
 800582e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8005832:	b2db      	uxtb	r3, r3
 8005834:	2b03      	cmp	r3, #3
 8005836:	d011      	beq.n	800585c <rda5807_Set_Band+0x78>
 8005838:	2b03      	cmp	r3, #3
 800583a:	dc16      	bgt.n	800586a <rda5807_Set_Band+0x86>
 800583c:	2b01      	cmp	r3, #1
 800583e:	d002      	beq.n	8005846 <rda5807_Set_Band+0x62>
 8005840:	2b02      	cmp	r3, #2
 8005842:	d007      	beq.n	8005854 <rda5807_Set_Band+0x70>
 8005844:	e011      	b.n	800586a <rda5807_Set_Band+0x86>
    	//case 0:// 00 = 87108 MHz (US/Europe)
    	//break;
    	case 1:// 01 = 7691 MHz (Japan)
    		l = 760;
 8005846:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 800584a:	81fb      	strh	r3, [r7, #14]
    		r = 910;
 800584c:	f240 338e 	movw	r3, #910	; 0x38e
 8005850:	81bb      	strh	r3, [r7, #12]
    	break;
 8005852:	e00a      	b.n	800586a <rda5807_Set_Band+0x86>
    	case 2:// 10 = 76108 MHz (world wide)
    		l = 760;
 8005854:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005858:	81fb      	strh	r3, [r7, #14]
    	break;
 800585a:	e006      	b.n	800586a <rda5807_Set_Band+0x86>
    	case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
    		l = 650;
 800585c:	f240 238a 	movw	r3, #650	; 0x28a
 8005860:	81fb      	strh	r3, [r7, #14]
    		r = 760;
 8005862:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8005866:	81bb      	strh	r3, [r7, #12]
    	break;
 8005868:	bf00      	nop
    }
    lBand = ((float)l) / 10;
 800586a:	89fb      	ldrh	r3, [r7, #14]
 800586c:	ee07 3a90 	vmov	s15, r3
 8005870:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005874:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8005878:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800587c:	4b0d      	ldr	r3, [pc, #52]	; (80058b4 <rda5807_Set_Band+0xd0>)
 800587e:	edc3 7a00 	vstr	s15, [r3]
    rBand = ((float)r) / 10;
 8005882:	89bb      	ldrh	r3, [r7, #12]
 8005884:	ee07 3a90 	vmov	s15, r3
 8005888:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800588c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8005890:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005894:	4b08      	ldr	r3, [pc, #32]	; (80058b8 <rda5807_Set_Band+0xd4>)
 8005896:	edc3 7a00 	vstr	s15, [r3]

    HAL_Delay(50);
 800589a:	2032      	movs	r0, #50	; 0x32
 800589c:	f001 fb44 	bl	8006f28 <HAL_Delay>

    return 0;
 80058a0:	2300      	movs	r3, #0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3710      	adds	r7, #16
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	2000358e 	.word	0x2000358e
 80058b0:	2000358c 	.word	0x2000358c
 80058b4:	20002d94 	.word	0x20002d94
 80058b8:	20002d98 	.word	0x20002d98

080058bc <rda5807_Set_Mute>:
//==============================================================================
void rda5807_Set_Mute(uint8_t mute)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b082      	sub	sp, #8
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	4603      	mov	r3, r0
 80058c4:	71fb      	strb	r3, [r7, #7]
	//   2
	rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 80058c6:	2201      	movs	r2, #1
 80058c8:	490a      	ldr	r1, [pc, #40]	; (80058f4 <rda5807_Set_Mute+0x38>)
 80058ca:	2002      	movs	r0, #2
 80058cc:	f7ff fc8c 	bl	80051e8 <rda5807_read>

	Buffs.Reg02.bDMUTE = mute & 1;
 80058d0:	79fb      	ldrb	r3, [r7, #7]
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	b2d9      	uxtb	r1, r3
 80058d8:	4a06      	ldr	r2, [pc, #24]	; (80058f4 <rda5807_Set_Mute+0x38>)
 80058da:	7853      	ldrb	r3, [r2, #1]
 80058dc:	f361 1386 	bfi	r3, r1, #6, #1
 80058e0:	7053      	strb	r3, [r2, #1]

	rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 80058e2:	2201      	movs	r2, #1
 80058e4:	4903      	ldr	r1, [pc, #12]	; (80058f4 <rda5807_Set_Mute+0x38>)
 80058e6:	2002      	movs	r0, #2
 80058e8:	f7ff fcb2 	bl	8005250 <rda5807_write>
}
 80058ec:	bf00      	nop
 80058ee:	3708      	adds	r7, #8
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}
 80058f4:	2000358c 	.word	0x2000358c

080058f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058fe:	4b0f      	ldr	r3, [pc, #60]	; (800593c <HAL_MspInit+0x44>)
 8005900:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005902:	4a0e      	ldr	r2, [pc, #56]	; (800593c <HAL_MspInit+0x44>)
 8005904:	f043 0301 	orr.w	r3, r3, #1
 8005908:	6613      	str	r3, [r2, #96]	; 0x60
 800590a:	4b0c      	ldr	r3, [pc, #48]	; (800593c <HAL_MspInit+0x44>)
 800590c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800590e:	f003 0301 	and.w	r3, r3, #1
 8005912:	607b      	str	r3, [r7, #4]
 8005914:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005916:	4b09      	ldr	r3, [pc, #36]	; (800593c <HAL_MspInit+0x44>)
 8005918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800591a:	4a08      	ldr	r2, [pc, #32]	; (800593c <HAL_MspInit+0x44>)
 800591c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005920:	6593      	str	r3, [r2, #88]	; 0x58
 8005922:	4b06      	ldr	r3, [pc, #24]	; (800593c <HAL_MspInit+0x44>)
 8005924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800592a:	603b      	str	r3, [r7, #0]
 800592c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800592e:	bf00      	nop
 8005930:	370c      	adds	r7, #12
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr
 800593a:	bf00      	nop
 800593c:	40021000 	.word	0x40021000

08005940 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b0ac      	sub	sp, #176	; 0xb0
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005948:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800594c:	2200      	movs	r2, #0
 800594e:	601a      	str	r2, [r3, #0]
 8005950:	605a      	str	r2, [r3, #4]
 8005952:	609a      	str	r2, [r3, #8]
 8005954:	60da      	str	r2, [r3, #12]
 8005956:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005958:	f107 0314 	add.w	r3, r7, #20
 800595c:	2288      	movs	r2, #136	; 0x88
 800595e:	2100      	movs	r1, #0
 8005960:	4618      	mov	r0, r3
 8005962:	f009 fafb 	bl	800ef5c <memset>
  if(hi2c->Instance==I2C1)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a57      	ldr	r2, [pc, #348]	; (8005ac8 <HAL_I2C_MspInit+0x188>)
 800596c:	4293      	cmp	r3, r2
 800596e:	f040 80a7 	bne.w	8005ac0 <HAL_I2C_MspInit+0x180>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005972:	2340      	movs	r3, #64	; 0x40
 8005974:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005976:	2300      	movs	r3, #0
 8005978:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800597a:	f107 0314 	add.w	r3, r7, #20
 800597e:	4618      	mov	r0, r3
 8005980:	f004 fc64 	bl	800a24c <HAL_RCCEx_PeriphCLKConfig>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d001      	beq.n	800598e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800598a:	f7ff fb45 	bl	8005018 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800598e:	4b4f      	ldr	r3, [pc, #316]	; (8005acc <HAL_I2C_MspInit+0x18c>)
 8005990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005992:	4a4e      	ldr	r2, [pc, #312]	; (8005acc <HAL_I2C_MspInit+0x18c>)
 8005994:	f043 0302 	orr.w	r3, r3, #2
 8005998:	64d3      	str	r3, [r2, #76]	; 0x4c
 800599a:	4b4c      	ldr	r3, [pc, #304]	; (8005acc <HAL_I2C_MspInit+0x18c>)
 800599c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800599e:	f003 0302 	and.w	r3, r3, #2
 80059a2:	613b      	str	r3, [r7, #16]
 80059a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80059a6:	23c0      	movs	r3, #192	; 0xc0
 80059a8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80059ac:	2312      	movs	r3, #18
 80059ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059b2:	2300      	movs	r3, #0
 80059b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80059b8:	2302      	movs	r3, #2
 80059ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80059be:	2304      	movs	r3, #4
 80059c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059c4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80059c8:	4619      	mov	r1, r3
 80059ca:	4841      	ldr	r0, [pc, #260]	; (8005ad0 <HAL_I2C_MspInit+0x190>)
 80059cc:	f001 feb8 	bl	8007740 <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_PB6);
 80059d0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80059d4:	f003 fd1a 	bl	800940c <HAL_I2CEx_EnableFastModePlus>

    HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_PB7);
 80059d8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80059dc:	f003 fd16 	bl	800940c <HAL_I2CEx_EnableFastModePlus>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80059e0:	4b3a      	ldr	r3, [pc, #232]	; (8005acc <HAL_I2C_MspInit+0x18c>)
 80059e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059e4:	4a39      	ldr	r2, [pc, #228]	; (8005acc <HAL_I2C_MspInit+0x18c>)
 80059e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80059ea:	6593      	str	r3, [r2, #88]	; 0x58
 80059ec:	4b37      	ldr	r3, [pc, #220]	; (8005acc <HAL_I2C_MspInit+0x18c>)
 80059ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059f4:	60fb      	str	r3, [r7, #12]
 80059f6:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA2_Channel6;
 80059f8:	4b36      	ldr	r3, [pc, #216]	; (8005ad4 <HAL_I2C_MspInit+0x194>)
 80059fa:	4a37      	ldr	r2, [pc, #220]	; (8005ad8 <HAL_I2C_MspInit+0x198>)
 80059fc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_5;
 80059fe:	4b35      	ldr	r3, [pc, #212]	; (8005ad4 <HAL_I2C_MspInit+0x194>)
 8005a00:	2205      	movs	r2, #5
 8005a02:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005a04:	4b33      	ldr	r3, [pc, #204]	; (8005ad4 <HAL_I2C_MspInit+0x194>)
 8005a06:	2200      	movs	r2, #0
 8005a08:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a0a:	4b32      	ldr	r3, [pc, #200]	; (8005ad4 <HAL_I2C_MspInit+0x194>)
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005a10:	4b30      	ldr	r3, [pc, #192]	; (8005ad4 <HAL_I2C_MspInit+0x194>)
 8005a12:	2280      	movs	r2, #128	; 0x80
 8005a14:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005a16:	4b2f      	ldr	r3, [pc, #188]	; (8005ad4 <HAL_I2C_MspInit+0x194>)
 8005a18:	2200      	movs	r2, #0
 8005a1a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005a1c:	4b2d      	ldr	r3, [pc, #180]	; (8005ad4 <HAL_I2C_MspInit+0x194>)
 8005a1e:	2200      	movs	r2, #0
 8005a20:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8005a22:	4b2c      	ldr	r3, [pc, #176]	; (8005ad4 <HAL_I2C_MspInit+0x194>)
 8005a24:	2200      	movs	r2, #0
 8005a26:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005a28:	4b2a      	ldr	r3, [pc, #168]	; (8005ad4 <HAL_I2C_MspInit+0x194>)
 8005a2a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005a2e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8005a30:	4828      	ldr	r0, [pc, #160]	; (8005ad4 <HAL_I2C_MspInit+0x194>)
 8005a32:	f001 fc01 	bl	8007238 <HAL_DMA_Init>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d001      	beq.n	8005a40 <HAL_I2C_MspInit+0x100>
    {
      Error_Handler();
 8005a3c:	f7ff faec 	bl	8005018 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a24      	ldr	r2, [pc, #144]	; (8005ad4 <HAL_I2C_MspInit+0x194>)
 8005a44:	63da      	str	r2, [r3, #60]	; 0x3c
 8005a46:	4a23      	ldr	r2, [pc, #140]	; (8005ad4 <HAL_I2C_MspInit+0x194>)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8005a4c:	4b23      	ldr	r3, [pc, #140]	; (8005adc <HAL_I2C_MspInit+0x19c>)
 8005a4e:	4a24      	ldr	r2, [pc, #144]	; (8005ae0 <HAL_I2C_MspInit+0x1a0>)
 8005a50:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 8005a52:	4b22      	ldr	r3, [pc, #136]	; (8005adc <HAL_I2C_MspInit+0x19c>)
 8005a54:	2203      	movs	r2, #3
 8005a56:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005a58:	4b20      	ldr	r3, [pc, #128]	; (8005adc <HAL_I2C_MspInit+0x19c>)
 8005a5a:	2210      	movs	r2, #16
 8005a5c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a5e:	4b1f      	ldr	r3, [pc, #124]	; (8005adc <HAL_I2C_MspInit+0x19c>)
 8005a60:	2200      	movs	r2, #0
 8005a62:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005a64:	4b1d      	ldr	r3, [pc, #116]	; (8005adc <HAL_I2C_MspInit+0x19c>)
 8005a66:	2280      	movs	r2, #128	; 0x80
 8005a68:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005a6a:	4b1c      	ldr	r3, [pc, #112]	; (8005adc <HAL_I2C_MspInit+0x19c>)
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005a70:	4b1a      	ldr	r3, [pc, #104]	; (8005adc <HAL_I2C_MspInit+0x19c>)
 8005a72:	2200      	movs	r2, #0
 8005a74:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8005a76:	4b19      	ldr	r3, [pc, #100]	; (8005adc <HAL_I2C_MspInit+0x19c>)
 8005a78:	2200      	movs	r2, #0
 8005a7a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005a7c:	4b17      	ldr	r3, [pc, #92]	; (8005adc <HAL_I2C_MspInit+0x19c>)
 8005a7e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005a82:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8005a84:	4815      	ldr	r0, [pc, #84]	; (8005adc <HAL_I2C_MspInit+0x19c>)
 8005a86:	f001 fbd7 	bl	8007238 <HAL_DMA_Init>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d001      	beq.n	8005a94 <HAL_I2C_MspInit+0x154>
    {
      Error_Handler();
 8005a90:	f7ff fac2 	bl	8005018 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a11      	ldr	r2, [pc, #68]	; (8005adc <HAL_I2C_MspInit+0x19c>)
 8005a98:	639a      	str	r2, [r3, #56]	; 0x38
 8005a9a:	4a10      	ldr	r2, [pc, #64]	; (8005adc <HAL_I2C_MspInit+0x19c>)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	2100      	movs	r1, #0
 8005aa4:	201f      	movs	r0, #31
 8005aa6:	f001 fb82 	bl	80071ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8005aaa:	201f      	movs	r0, #31
 8005aac:	f001 fb9b 	bl	80071e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	2100      	movs	r1, #0
 8005ab4:	2020      	movs	r0, #32
 8005ab6:	f001 fb7a 	bl	80071ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8005aba:	2020      	movs	r0, #32
 8005abc:	f001 fb93 	bl	80071e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005ac0:	bf00      	nop
 8005ac2:	37b0      	adds	r7, #176	; 0xb0
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}
 8005ac8:	40005400 	.word	0x40005400
 8005acc:	40021000 	.word	0x40021000
 8005ad0:	48000400 	.word	0x48000400
 8005ad4:	2000088c 	.word	0x2000088c
 8005ad8:	4002046c 	.word	0x4002046c
 8005adc:	200008d4 	.word	0x200008d4
 8005ae0:	4002006c 	.word	0x4002006c

08005ae4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b0a4      	sub	sp, #144	; 0x90
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005aec:	f107 0308 	add.w	r3, r7, #8
 8005af0:	2288      	movs	r2, #136	; 0x88
 8005af2:	2100      	movs	r1, #0
 8005af4:	4618      	mov	r0, r3
 8005af6:	f009 fa31 	bl	800ef5c <memset>
  if(hrtc->Instance==RTC)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a10      	ldr	r2, [pc, #64]	; (8005b40 <HAL_RTC_MspInit+0x5c>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d118      	bne.n	8005b36 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005b04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005b08:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8005b0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b0e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005b12:	f107 0308 	add.w	r3, r7, #8
 8005b16:	4618      	mov	r0, r3
 8005b18:	f004 fb98 	bl	800a24c <HAL_RCCEx_PeriphCLKConfig>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d001      	beq.n	8005b26 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8005b22:	f7ff fa79 	bl	8005018 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005b26:	4b07      	ldr	r3, [pc, #28]	; (8005b44 <HAL_RTC_MspInit+0x60>)
 8005b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b2c:	4a05      	ldr	r2, [pc, #20]	; (8005b44 <HAL_RTC_MspInit+0x60>)
 8005b2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8005b36:	bf00      	nop
 8005b38:	3790      	adds	r7, #144	; 0x90
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	40002800 	.word	0x40002800
 8005b44:	40021000 	.word	0x40021000

08005b48 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b08c      	sub	sp, #48	; 0x30
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b50:	f107 031c 	add.w	r3, r7, #28
 8005b54:	2200      	movs	r2, #0
 8005b56:	601a      	str	r2, [r3, #0]
 8005b58:	605a      	str	r2, [r3, #4]
 8005b5a:	609a      	str	r2, [r3, #8]
 8005b5c:	60da      	str	r2, [r3, #12]
 8005b5e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a76      	ldr	r2, [pc, #472]	; (8005d40 <HAL_SPI_MspInit+0x1f8>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d15b      	bne.n	8005c22 <HAL_SPI_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005b6a:	4b76      	ldr	r3, [pc, #472]	; (8005d44 <HAL_SPI_MspInit+0x1fc>)
 8005b6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b6e:	4a75      	ldr	r2, [pc, #468]	; (8005d44 <HAL_SPI_MspInit+0x1fc>)
 8005b70:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005b74:	6613      	str	r3, [r2, #96]	; 0x60
 8005b76:	4b73      	ldr	r3, [pc, #460]	; (8005d44 <HAL_SPI_MspInit+0x1fc>)
 8005b78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b7e:	61bb      	str	r3, [r7, #24]
 8005b80:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b82:	4b70      	ldr	r3, [pc, #448]	; (8005d44 <HAL_SPI_MspInit+0x1fc>)
 8005b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b86:	4a6f      	ldr	r2, [pc, #444]	; (8005d44 <HAL_SPI_MspInit+0x1fc>)
 8005b88:	f043 0301 	orr.w	r3, r3, #1
 8005b8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005b8e:	4b6d      	ldr	r3, [pc, #436]	; (8005d44 <HAL_SPI_MspInit+0x1fc>)
 8005b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b92:	f003 0301 	and.w	r3, r3, #1
 8005b96:	617b      	str	r3, [r7, #20]
 8005b98:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8005b9a:	23a0      	movs	r3, #160	; 0xa0
 8005b9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b9e:	2302      	movs	r3, #2
 8005ba0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ba6:	2303      	movs	r3, #3
 8005ba8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005baa:	2305      	movs	r3, #5
 8005bac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005bae:	f107 031c 	add.w	r3, r7, #28
 8005bb2:	4619      	mov	r1, r3
 8005bb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005bb8:	f001 fdc2 	bl	8007740 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Channel4;
 8005bbc:	4b62      	ldr	r3, [pc, #392]	; (8005d48 <HAL_SPI_MspInit+0x200>)
 8005bbe:	4a63      	ldr	r2, [pc, #396]	; (8005d4c <HAL_SPI_MspInit+0x204>)
 8005bc0:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_4;
 8005bc2:	4b61      	ldr	r3, [pc, #388]	; (8005d48 <HAL_SPI_MspInit+0x200>)
 8005bc4:	2204      	movs	r2, #4
 8005bc6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005bc8:	4b5f      	ldr	r3, [pc, #380]	; (8005d48 <HAL_SPI_MspInit+0x200>)
 8005bca:	2210      	movs	r2, #16
 8005bcc:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005bce:	4b5e      	ldr	r3, [pc, #376]	; (8005d48 <HAL_SPI_MspInit+0x200>)
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005bd4:	4b5c      	ldr	r3, [pc, #368]	; (8005d48 <HAL_SPI_MspInit+0x200>)
 8005bd6:	2280      	movs	r2, #128	; 0x80
 8005bd8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005bda:	4b5b      	ldr	r3, [pc, #364]	; (8005d48 <HAL_SPI_MspInit+0x200>)
 8005bdc:	2200      	movs	r2, #0
 8005bde:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005be0:	4b59      	ldr	r3, [pc, #356]	; (8005d48 <HAL_SPI_MspInit+0x200>)
 8005be2:	2200      	movs	r2, #0
 8005be4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8005be6:	4b58      	ldr	r3, [pc, #352]	; (8005d48 <HAL_SPI_MspInit+0x200>)
 8005be8:	2200      	movs	r2, #0
 8005bea:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005bec:	4b56      	ldr	r3, [pc, #344]	; (8005d48 <HAL_SPI_MspInit+0x200>)
 8005bee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005bf2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8005bf4:	4854      	ldr	r0, [pc, #336]	; (8005d48 <HAL_SPI_MspInit+0x200>)
 8005bf6:	f001 fb1f 	bl	8007238 <HAL_DMA_Init>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d001      	beq.n	8005c04 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8005c00:	f7ff fa0a 	bl	8005018 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	4a50      	ldr	r2, [pc, #320]	; (8005d48 <HAL_SPI_MspInit+0x200>)
 8005c08:	655a      	str	r2, [r3, #84]	; 0x54
 8005c0a:	4a4f      	ldr	r2, [pc, #316]	; (8005d48 <HAL_SPI_MspInit+0x200>)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8005c10:	2200      	movs	r2, #0
 8005c12:	2100      	movs	r1, #0
 8005c14:	2023      	movs	r0, #35	; 0x23
 8005c16:	f001 faca 	bl	80071ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8005c1a:	2023      	movs	r0, #35	; 0x23
 8005c1c:	f001 fae3 	bl	80071e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005c20:	e08a      	b.n	8005d38 <HAL_SPI_MspInit+0x1f0>
  else if(hspi->Instance==SPI2)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a4a      	ldr	r2, [pc, #296]	; (8005d50 <HAL_SPI_MspInit+0x208>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	f040 8085 	bne.w	8005d38 <HAL_SPI_MspInit+0x1f0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005c2e:	4b45      	ldr	r3, [pc, #276]	; (8005d44 <HAL_SPI_MspInit+0x1fc>)
 8005c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c32:	4a44      	ldr	r2, [pc, #272]	; (8005d44 <HAL_SPI_MspInit+0x1fc>)
 8005c34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c38:	6593      	str	r3, [r2, #88]	; 0x58
 8005c3a:	4b42      	ldr	r3, [pc, #264]	; (8005d44 <HAL_SPI_MspInit+0x1fc>)
 8005c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c42:	613b      	str	r3, [r7, #16]
 8005c44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c46:	4b3f      	ldr	r3, [pc, #252]	; (8005d44 <HAL_SPI_MspInit+0x1fc>)
 8005c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c4a:	4a3e      	ldr	r2, [pc, #248]	; (8005d44 <HAL_SPI_MspInit+0x1fc>)
 8005c4c:	f043 0302 	orr.w	r3, r3, #2
 8005c50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005c52:	4b3c      	ldr	r3, [pc, #240]	; (8005d44 <HAL_SPI_MspInit+0x1fc>)
 8005c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c56:	f003 0302 	and.w	r3, r3, #2
 8005c5a:	60fb      	str	r3, [r7, #12]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005c5e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005c62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c64:	2302      	movs	r3, #2
 8005c66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005c70:	2305      	movs	r3, #5
 8005c72:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c74:	f107 031c 	add.w	r3, r7, #28
 8005c78:	4619      	mov	r1, r3
 8005c7a:	4836      	ldr	r0, [pc, #216]	; (8005d54 <HAL_SPI_MspInit+0x20c>)
 8005c7c:	f001 fd60 	bl	8007740 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8005c80:	4b35      	ldr	r3, [pc, #212]	; (8005d58 <HAL_SPI_MspInit+0x210>)
 8005c82:	4a36      	ldr	r2, [pc, #216]	; (8005d5c <HAL_SPI_MspInit+0x214>)
 8005c84:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 8005c86:	4b34      	ldr	r3, [pc, #208]	; (8005d58 <HAL_SPI_MspInit+0x210>)
 8005c88:	2201      	movs	r2, #1
 8005c8a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005c8c:	4b32      	ldr	r3, [pc, #200]	; (8005d58 <HAL_SPI_MspInit+0x210>)
 8005c8e:	2200      	movs	r2, #0
 8005c90:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005c92:	4b31      	ldr	r3, [pc, #196]	; (8005d58 <HAL_SPI_MspInit+0x210>)
 8005c94:	2200      	movs	r2, #0
 8005c96:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005c98:	4b2f      	ldr	r3, [pc, #188]	; (8005d58 <HAL_SPI_MspInit+0x210>)
 8005c9a:	2280      	movs	r2, #128	; 0x80
 8005c9c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005c9e:	4b2e      	ldr	r3, [pc, #184]	; (8005d58 <HAL_SPI_MspInit+0x210>)
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005ca4:	4b2c      	ldr	r3, [pc, #176]	; (8005d58 <HAL_SPI_MspInit+0x210>)
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8005caa:	4b2b      	ldr	r3, [pc, #172]	; (8005d58 <HAL_SPI_MspInit+0x210>)
 8005cac:	2200      	movs	r2, #0
 8005cae:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005cb0:	4b29      	ldr	r3, [pc, #164]	; (8005d58 <HAL_SPI_MspInit+0x210>)
 8005cb2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005cb6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8005cb8:	4827      	ldr	r0, [pc, #156]	; (8005d58 <HAL_SPI_MspInit+0x210>)
 8005cba:	f001 fabd 	bl	8007238 <HAL_DMA_Init>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d001      	beq.n	8005cc8 <HAL_SPI_MspInit+0x180>
      Error_Handler();
 8005cc4:	f7ff f9a8 	bl	8005018 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	4a23      	ldr	r2, [pc, #140]	; (8005d58 <HAL_SPI_MspInit+0x210>)
 8005ccc:	659a      	str	r2, [r3, #88]	; 0x58
 8005cce:	4a22      	ldr	r2, [pc, #136]	; (8005d58 <HAL_SPI_MspInit+0x210>)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8005cd4:	4b22      	ldr	r3, [pc, #136]	; (8005d60 <HAL_SPI_MspInit+0x218>)
 8005cd6:	4a23      	ldr	r2, [pc, #140]	; (8005d64 <HAL_SPI_MspInit+0x21c>)
 8005cd8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8005cda:	4b21      	ldr	r3, [pc, #132]	; (8005d60 <HAL_SPI_MspInit+0x218>)
 8005cdc:	2201      	movs	r2, #1
 8005cde:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005ce0:	4b1f      	ldr	r3, [pc, #124]	; (8005d60 <HAL_SPI_MspInit+0x218>)
 8005ce2:	2210      	movs	r2, #16
 8005ce4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005ce6:	4b1e      	ldr	r3, [pc, #120]	; (8005d60 <HAL_SPI_MspInit+0x218>)
 8005ce8:	2200      	movs	r2, #0
 8005cea:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005cec:	4b1c      	ldr	r3, [pc, #112]	; (8005d60 <HAL_SPI_MspInit+0x218>)
 8005cee:	2280      	movs	r2, #128	; 0x80
 8005cf0:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005cf2:	4b1b      	ldr	r3, [pc, #108]	; (8005d60 <HAL_SPI_MspInit+0x218>)
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005cf8:	4b19      	ldr	r3, [pc, #100]	; (8005d60 <HAL_SPI_MspInit+0x218>)
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8005cfe:	4b18      	ldr	r3, [pc, #96]	; (8005d60 <HAL_SPI_MspInit+0x218>)
 8005d00:	2200      	movs	r2, #0
 8005d02:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005d04:	4b16      	ldr	r3, [pc, #88]	; (8005d60 <HAL_SPI_MspInit+0x218>)
 8005d06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005d0a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8005d0c:	4814      	ldr	r0, [pc, #80]	; (8005d60 <HAL_SPI_MspInit+0x218>)
 8005d0e:	f001 fa93 	bl	8007238 <HAL_DMA_Init>
 8005d12:	4603      	mov	r3, r0
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d001      	beq.n	8005d1c <HAL_SPI_MspInit+0x1d4>
      Error_Handler();
 8005d18:	f7ff f97e 	bl	8005018 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	4a10      	ldr	r2, [pc, #64]	; (8005d60 <HAL_SPI_MspInit+0x218>)
 8005d20:	655a      	str	r2, [r3, #84]	; 0x54
 8005d22:	4a0f      	ldr	r2, [pc, #60]	; (8005d60 <HAL_SPI_MspInit+0x218>)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8005d28:	2200      	movs	r2, #0
 8005d2a:	2100      	movs	r1, #0
 8005d2c:	2024      	movs	r0, #36	; 0x24
 8005d2e:	f001 fa3e 	bl	80071ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8005d32:	2024      	movs	r0, #36	; 0x24
 8005d34:	f001 fa57 	bl	80071e6 <HAL_NVIC_EnableIRQ>
}
 8005d38:	bf00      	nop
 8005d3a:	3730      	adds	r7, #48	; 0x30
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	40013000 	.word	0x40013000
 8005d44:	40021000 	.word	0x40021000
 8005d48:	20000a08 	.word	0x20000a08
 8005d4c:	40020444 	.word	0x40020444
 8005d50:	40003800 	.word	0x40003800
 8005d54:	48000400 	.word	0x48000400
 8005d58:	20000a50 	.word	0x20000a50
 8005d5c:	40020044 	.word	0x40020044
 8005d60:	20000a98 	.word	0x20000a98
 8005d64:	40020058 	.word	0x40020058

08005d68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b084      	sub	sp, #16
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a0d      	ldr	r2, [pc, #52]	; (8005dac <HAL_TIM_Base_MspInit+0x44>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d113      	bne.n	8005da2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005d7a:	4b0d      	ldr	r3, [pc, #52]	; (8005db0 <HAL_TIM_Base_MspInit+0x48>)
 8005d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d7e:	4a0c      	ldr	r2, [pc, #48]	; (8005db0 <HAL_TIM_Base_MspInit+0x48>)
 8005d80:	f043 0304 	orr.w	r3, r3, #4
 8005d84:	6593      	str	r3, [r2, #88]	; 0x58
 8005d86:	4b0a      	ldr	r3, [pc, #40]	; (8005db0 <HAL_TIM_Base_MspInit+0x48>)
 8005d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d8a:	f003 0304 	and.w	r3, r3, #4
 8005d8e:	60fb      	str	r3, [r7, #12]
 8005d90:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 8005d92:	2200      	movs	r2, #0
 8005d94:	2102      	movs	r1, #2
 8005d96:	201e      	movs	r0, #30
 8005d98:	f001 fa09 	bl	80071ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005d9c:	201e      	movs	r0, #30
 8005d9e:	f001 fa22 	bl	80071e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005da2:	bf00      	nop
 8005da4:	3710      	adds	r7, #16
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	bf00      	nop
 8005dac:	40000800 	.word	0x40000800
 8005db0:	40021000 	.word	0x40021000

08005db4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b0ae      	sub	sp, #184	; 0xb8
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005dbc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	601a      	str	r2, [r3, #0]
 8005dc4:	605a      	str	r2, [r3, #4]
 8005dc6:	609a      	str	r2, [r3, #8]
 8005dc8:	60da      	str	r2, [r3, #12]
 8005dca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005dcc:	f107 031c 	add.w	r3, r7, #28
 8005dd0:	2288      	movs	r2, #136	; 0x88
 8005dd2:	2100      	movs	r1, #0
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f009 f8c1 	bl	800ef5c <memset>
  if(huart->Instance==USART2)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a74      	ldr	r2, [pc, #464]	; (8005fb0 <HAL_UART_MspInit+0x1fc>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d16e      	bne.n	8005ec2 <HAL_UART_MspInit+0x10e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005de4:	2302      	movs	r3, #2
 8005de6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005de8:	2300      	movs	r3, #0
 8005dea:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005dec:	f107 031c 	add.w	r3, r7, #28
 8005df0:	4618      	mov	r0, r3
 8005df2:	f004 fa2b 	bl	800a24c <HAL_RCCEx_PeriphCLKConfig>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d001      	beq.n	8005e00 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005dfc:	f7ff f90c 	bl	8005018 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005e00:	4b6c      	ldr	r3, [pc, #432]	; (8005fb4 <HAL_UART_MspInit+0x200>)
 8005e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e04:	4a6b      	ldr	r2, [pc, #428]	; (8005fb4 <HAL_UART_MspInit+0x200>)
 8005e06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e0a:	6593      	str	r3, [r2, #88]	; 0x58
 8005e0c:	4b69      	ldr	r3, [pc, #420]	; (8005fb4 <HAL_UART_MspInit+0x200>)
 8005e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e14:	61bb      	str	r3, [r7, #24]
 8005e16:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e18:	4b66      	ldr	r3, [pc, #408]	; (8005fb4 <HAL_UART_MspInit+0x200>)
 8005e1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e1c:	4a65      	ldr	r2, [pc, #404]	; (8005fb4 <HAL_UART_MspInit+0x200>)
 8005e1e:	f043 0301 	orr.w	r3, r3, #1
 8005e22:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005e24:	4b63      	ldr	r3, [pc, #396]	; (8005fb4 <HAL_UART_MspInit+0x200>)
 8005e26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e28:	f003 0301 	and.w	r3, r3, #1
 8005e2c:	617b      	str	r3, [r7, #20]
 8005e2e:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = LOG_TX_Pin|LOG_RX_Pin;
 8005e30:	230c      	movs	r3, #12
 8005e32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e36:	2302      	movs	r3, #2
 8005e38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e42:	2303      	movs	r3, #3
 8005e44:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005e48:	2307      	movs	r3, #7
 8005e4a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e4e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005e52:	4619      	mov	r1, r3
 8005e54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005e58:	f001 fc72 	bl	8007740 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8005e5c:	4b56      	ldr	r3, [pc, #344]	; (8005fb8 <HAL_UART_MspInit+0x204>)
 8005e5e:	4a57      	ldr	r2, [pc, #348]	; (8005fbc <HAL_UART_MspInit+0x208>)
 8005e60:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8005e62:	4b55      	ldr	r3, [pc, #340]	; (8005fb8 <HAL_UART_MspInit+0x204>)
 8005e64:	2202      	movs	r2, #2
 8005e66:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005e68:	4b53      	ldr	r3, [pc, #332]	; (8005fb8 <HAL_UART_MspInit+0x204>)
 8005e6a:	2210      	movs	r2, #16
 8005e6c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e6e:	4b52      	ldr	r3, [pc, #328]	; (8005fb8 <HAL_UART_MspInit+0x204>)
 8005e70:	2200      	movs	r2, #0
 8005e72:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005e74:	4b50      	ldr	r3, [pc, #320]	; (8005fb8 <HAL_UART_MspInit+0x204>)
 8005e76:	2280      	movs	r2, #128	; 0x80
 8005e78:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005e7a:	4b4f      	ldr	r3, [pc, #316]	; (8005fb8 <HAL_UART_MspInit+0x204>)
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005e80:	4b4d      	ldr	r3, [pc, #308]	; (8005fb8 <HAL_UART_MspInit+0x204>)
 8005e82:	2200      	movs	r2, #0
 8005e84:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005e86:	4b4c      	ldr	r3, [pc, #304]	; (8005fb8 <HAL_UART_MspInit+0x204>)
 8005e88:	2200      	movs	r2, #0
 8005e8a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005e8c:	4b4a      	ldr	r3, [pc, #296]	; (8005fb8 <HAL_UART_MspInit+0x204>)
 8005e8e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005e92:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005e94:	4848      	ldr	r0, [pc, #288]	; (8005fb8 <HAL_UART_MspInit+0x204>)
 8005e96:	f001 f9cf 	bl	8007238 <HAL_DMA_Init>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d001      	beq.n	8005ea4 <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 8005ea0:	f7ff f8ba 	bl	8005018 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a44      	ldr	r2, [pc, #272]	; (8005fb8 <HAL_UART_MspInit+0x204>)
 8005ea8:	66da      	str	r2, [r3, #108]	; 0x6c
 8005eaa:	4a43      	ldr	r2, [pc, #268]	; (8005fb8 <HAL_UART_MspInit+0x204>)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	2101      	movs	r1, #1
 8005eb4:	2026      	movs	r0, #38	; 0x26
 8005eb6:	f001 f97a 	bl	80071ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005eba:	2026      	movs	r0, #38	; 0x26
 8005ebc:	f001 f993 	bl	80071e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005ec0:	e071      	b.n	8005fa6 <HAL_UART_MspInit+0x1f2>
  else if(huart->Instance==USART3)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a3e      	ldr	r2, [pc, #248]	; (8005fc0 <HAL_UART_MspInit+0x20c>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d16c      	bne.n	8005fa6 <HAL_UART_MspInit+0x1f2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005ecc:	2304      	movs	r3, #4
 8005ece:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005ed4:	f107 031c 	add.w	r3, r7, #28
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f004 f9b7 	bl	800a24c <HAL_RCCEx_PeriphCLKConfig>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d001      	beq.n	8005ee8 <HAL_UART_MspInit+0x134>
      Error_Handler();
 8005ee4:	f7ff f898 	bl	8005018 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005ee8:	4b32      	ldr	r3, [pc, #200]	; (8005fb4 <HAL_UART_MspInit+0x200>)
 8005eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005eec:	4a31      	ldr	r2, [pc, #196]	; (8005fb4 <HAL_UART_MspInit+0x200>)
 8005eee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ef2:	6593      	str	r3, [r2, #88]	; 0x58
 8005ef4:	4b2f      	ldr	r3, [pc, #188]	; (8005fb4 <HAL_UART_MspInit+0x200>)
 8005ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ef8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005efc:	613b      	str	r3, [r7, #16]
 8005efe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f00:	4b2c      	ldr	r3, [pc, #176]	; (8005fb4 <HAL_UART_MspInit+0x200>)
 8005f02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f04:	4a2b      	ldr	r2, [pc, #172]	; (8005fb4 <HAL_UART_MspInit+0x200>)
 8005f06:	f043 0304 	orr.w	r3, r3, #4
 8005f0a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005f0c:	4b29      	ldr	r3, [pc, #164]	; (8005fb4 <HAL_UART_MspInit+0x200>)
 8005f0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f10:	f003 0304 	and.w	r3, r3, #4
 8005f14:	60fb      	str	r3, [r7, #12]
 8005f16:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005f18:	2330      	movs	r3, #48	; 0x30
 8005f1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f1e:	2302      	movs	r3, #2
 8005f20:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f24:	2300      	movs	r3, #0
 8005f26:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f2a:	2303      	movs	r3, #3
 8005f2c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005f30:	2307      	movs	r3, #7
 8005f32:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f36:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005f3a:	4619      	mov	r1, r3
 8005f3c:	4821      	ldr	r0, [pc, #132]	; (8005fc4 <HAL_UART_MspInit+0x210>)
 8005f3e:	f001 fbff 	bl	8007740 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8005f42:	4b21      	ldr	r3, [pc, #132]	; (8005fc8 <HAL_UART_MspInit+0x214>)
 8005f44:	4a21      	ldr	r2, [pc, #132]	; (8005fcc <HAL_UART_MspInit+0x218>)
 8005f46:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_2;
 8005f48:	4b1f      	ldr	r3, [pc, #124]	; (8005fc8 <HAL_UART_MspInit+0x214>)
 8005f4a:	2202      	movs	r2, #2
 8005f4c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005f4e:	4b1e      	ldr	r3, [pc, #120]	; (8005fc8 <HAL_UART_MspInit+0x214>)
 8005f50:	2210      	movs	r2, #16
 8005f52:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f54:	4b1c      	ldr	r3, [pc, #112]	; (8005fc8 <HAL_UART_MspInit+0x214>)
 8005f56:	2200      	movs	r2, #0
 8005f58:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005f5a:	4b1b      	ldr	r3, [pc, #108]	; (8005fc8 <HAL_UART_MspInit+0x214>)
 8005f5c:	2280      	movs	r2, #128	; 0x80
 8005f5e:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005f60:	4b19      	ldr	r3, [pc, #100]	; (8005fc8 <HAL_UART_MspInit+0x214>)
 8005f62:	2200      	movs	r2, #0
 8005f64:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005f66:	4b18      	ldr	r3, [pc, #96]	; (8005fc8 <HAL_UART_MspInit+0x214>)
 8005f68:	2200      	movs	r2, #0
 8005f6a:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005f6c:	4b16      	ldr	r3, [pc, #88]	; (8005fc8 <HAL_UART_MspInit+0x214>)
 8005f6e:	2200      	movs	r2, #0
 8005f70:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005f72:	4b15      	ldr	r3, [pc, #84]	; (8005fc8 <HAL_UART_MspInit+0x214>)
 8005f74:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005f78:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005f7a:	4813      	ldr	r0, [pc, #76]	; (8005fc8 <HAL_UART_MspInit+0x214>)
 8005f7c:	f001 f95c 	bl	8007238 <HAL_DMA_Init>
 8005f80:	4603      	mov	r3, r0
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d001      	beq.n	8005f8a <HAL_UART_MspInit+0x1d6>
      Error_Handler();
 8005f86:	f7ff f847 	bl	8005018 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a0e      	ldr	r2, [pc, #56]	; (8005fc8 <HAL_UART_MspInit+0x214>)
 8005f8e:	66da      	str	r2, [r3, #108]	; 0x6c
 8005f90:	4a0d      	ldr	r2, [pc, #52]	; (8005fc8 <HAL_UART_MspInit+0x214>)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005f96:	2200      	movs	r2, #0
 8005f98:	2100      	movs	r1, #0
 8005f9a:	2027      	movs	r0, #39	; 0x27
 8005f9c:	f001 f907 	bl	80071ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005fa0:	2027      	movs	r0, #39	; 0x27
 8005fa2:	f001 f920 	bl	80071e6 <HAL_NVIC_EnableIRQ>
}
 8005fa6:	bf00      	nop
 8005fa8:	37b8      	adds	r7, #184	; 0xb8
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	40004400 	.word	0x40004400
 8005fb4:	40021000 	.word	0x40021000
 8005fb8:	20000c34 	.word	0x20000c34
 8005fbc:	40020080 	.word	0x40020080
 8005fc0:	40004800 	.word	0x40004800
 8005fc4:	48000800 	.word	0x48000800
 8005fc8:	20000c7c 	.word	0x20000c7c
 8005fcc:	4002001c 	.word	0x4002001c

08005fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005fd4:	e7fe      	b.n	8005fd4 <NMI_Handler+0x4>

08005fd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005fd6:	b480      	push	{r7}
 8005fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005fda:	e7fe      	b.n	8005fda <HardFault_Handler+0x4>

08005fdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005fe0:	e7fe      	b.n	8005fe0 <MemManage_Handler+0x4>

08005fe2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005fe2:	b480      	push	{r7}
 8005fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005fe6:	e7fe      	b.n	8005fe6 <BusFault_Handler+0x4>

08005fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005fec:	e7fe      	b.n	8005fec <UsageFault_Handler+0x4>

08005fee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005fee:	b480      	push	{r7}
 8005ff0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005ff2:	bf00      	nop
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006000:	bf00      	nop
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr

0800600a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800600a:	b480      	push	{r7}
 800600c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800600e:	bf00      	nop
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr

08006018 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800601c:	f000 ff64 	bl	8006ee8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006020:	bf00      	nop
 8006022:	bd80      	pop	{r7, pc}

08006024 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY0_Pin);
 8006028:	2002      	movs	r0, #2
 800602a:	f001 fd7d 	bl	8007b28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800602e:	bf00      	nop
 8006030:	bd80      	pop	{r7, pc}

08006032 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8006032:	b580      	push	{r7, lr}
 8006034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 8006036:	2004      	movs	r0, #4
 8006038:	f001 fd76 	bl	8007b28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800603c:	bf00      	nop
 800603e:	bd80      	pop	{r7, pc}

08006040 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8006044:	4802      	ldr	r0, [pc, #8]	; (8006050 <DMA1_Channel2_IRQHandler+0x10>)
 8006046:	f001 fa8e 	bl	8007566 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800604a:	bf00      	nop
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	20000c7c 	.word	0x20000c7c

08006054 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8006058:	4802      	ldr	r0, [pc, #8]	; (8006064 <DMA1_Channel4_IRQHandler+0x10>)
 800605a:	f001 fa84 	bl	8007566 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800605e:	bf00      	nop
 8006060:	bd80      	pop	{r7, pc}
 8006062:	bf00      	nop
 8006064:	20000a50 	.word	0x20000a50

08006068 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800606c:	4802      	ldr	r0, [pc, #8]	; (8006078 <DMA1_Channel5_IRQHandler+0x10>)
 800606e:	f001 fa7a 	bl	8007566 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8006072:	bf00      	nop
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	20000a98 	.word	0x20000a98

0800607c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8006080:	4802      	ldr	r0, [pc, #8]	; (800608c <DMA1_Channel6_IRQHandler+0x10>)
 8006082:	f001 fa70 	bl	8007566 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8006086:	bf00      	nop
 8006088:	bd80      	pop	{r7, pc}
 800608a:	bf00      	nop
 800608c:	200008d4 	.word	0x200008d4

08006090 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8006094:	4802      	ldr	r0, [pc, #8]	; (80060a0 <DMA1_Channel7_IRQHandler+0x10>)
 8006096:	f001 fa66 	bl	8007566 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800609a:	bf00      	nop
 800609c:	bd80      	pop	{r7, pc}
 800609e:	bf00      	nop
 80060a0:	20000c34 	.word	0x20000c34

080060a4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80060a8:	4802      	ldr	r0, [pc, #8]	; (80060b4 <TIM4_IRQHandler+0x10>)
 80060aa:	f006 fda6 	bl	800cbfa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80060ae:	bf00      	nop
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	20000ae0 	.word	0x20000ae0

080060b8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80060bc:	4802      	ldr	r0, [pc, #8]	; (80060c8 <I2C1_EV_IRQHandler+0x10>)
 80060be:	f002 f8fd 	bl	80082bc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80060c2:	bf00      	nop
 80060c4:	bd80      	pop	{r7, pc}
 80060c6:	bf00      	nop
 80060c8:	20000838 	.word	0x20000838

080060cc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80060d0:	4802      	ldr	r0, [pc, #8]	; (80060dc <I2C1_ER_IRQHandler+0x10>)
 80060d2:	f002 f90d 	bl	80082f0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80060d6:	bf00      	nop
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	20000838 	.word	0x20000838

080060e0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80060e4:	4802      	ldr	r0, [pc, #8]	; (80060f0 <SPI1_IRQHandler+0x10>)
 80060e6:	f006 f85b 	bl	800c1a0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80060ea:	bf00      	nop
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	20000940 	.word	0x20000940

080060f4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80060f8:	4802      	ldr	r0, [pc, #8]	; (8006104 <SPI2_IRQHandler+0x10>)
 80060fa:	f006 f851 	bl	800c1a0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80060fe:	bf00      	nop
 8006100:	bd80      	pop	{r7, pc}
 8006102:	bf00      	nop
 8006104:	200009a4 	.word	0x200009a4

08006108 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800610c:	4802      	ldr	r0, [pc, #8]	; (8006118 <USART2_IRQHandler+0x10>)
 800610e:	f007 fb27 	bl	800d760 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8006112:	bf00      	nop
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	20000b2c 	.word	0x20000b2c

0800611c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006120:	4802      	ldr	r0, [pc, #8]	; (800612c <USART3_IRQHandler+0x10>)
 8006122:	f007 fb1d 	bl	800d760 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8006126:	bf00      	nop
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop
 800612c:	20000bb0 	.word	0x20000bb0

08006130 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8006134:	4802      	ldr	r0, [pc, #8]	; (8006140 <DMA2_Channel4_IRQHandler+0x10>)
 8006136:	f001 fa16 	bl	8007566 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 800613a:	bf00      	nop
 800613c:	bd80      	pop	{r7, pc}
 800613e:	bf00      	nop
 8006140:	20000a08 	.word	0x20000a08

08006144 <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8006148:	4802      	ldr	r0, [pc, #8]	; (8006154 <DMA2_Channel6_IRQHandler+0x10>)
 800614a:	f001 fa0c 	bl	8007566 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 800614e:	bf00      	nop
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	2000088c 	.word	0x2000088c

08006158 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006158:	b480      	push	{r7}
 800615a:	af00      	add	r7, sp, #0
	return 1;
 800615c:	2301      	movs	r3, #1
}
 800615e:	4618      	mov	r0, r3
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr

08006168 <_kill>:

int _kill(int pid, int sig)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b082      	sub	sp, #8
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8006172:	f008 fdff 	bl	800ed74 <__errno>
 8006176:	4603      	mov	r3, r0
 8006178:	2216      	movs	r2, #22
 800617a:	601a      	str	r2, [r3, #0]
	return -1;
 800617c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8006180:	4618      	mov	r0, r3
 8006182:	3708      	adds	r7, #8
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}

08006188 <_exit>:

void _exit (int status)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b082      	sub	sp, #8
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006190:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f7ff ffe7 	bl	8006168 <_kill>
	while (1) {}		/* Make sure we hang here */
 800619a:	e7fe      	b.n	800619a <_exit+0x12>

0800619c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b086      	sub	sp, #24
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80061a8:	2300      	movs	r3, #0
 80061aa:	617b      	str	r3, [r7, #20]
 80061ac:	e00a      	b.n	80061c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80061ae:	f3af 8000 	nop.w
 80061b2:	4601      	mov	r1, r0
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	1c5a      	adds	r2, r3, #1
 80061b8:	60ba      	str	r2, [r7, #8]
 80061ba:	b2ca      	uxtb	r2, r1
 80061bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	3301      	adds	r3, #1
 80061c2:	617b      	str	r3, [r7, #20]
 80061c4:	697a      	ldr	r2, [r7, #20]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	dbf0      	blt.n	80061ae <_read+0x12>
	}

return len;
 80061cc:	687b      	ldr	r3, [r7, #4]
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3718      	adds	r7, #24
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}

080061d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80061d6:	b580      	push	{r7, lr}
 80061d8:	b086      	sub	sp, #24
 80061da:	af00      	add	r7, sp, #0
 80061dc:	60f8      	str	r0, [r7, #12]
 80061de:	60b9      	str	r1, [r7, #8]
 80061e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80061e2:	2300      	movs	r3, #0
 80061e4:	617b      	str	r3, [r7, #20]
 80061e6:	e009      	b.n	80061fc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	1c5a      	adds	r2, r3, #1
 80061ec:	60ba      	str	r2, [r7, #8]
 80061ee:	781b      	ldrb	r3, [r3, #0]
 80061f0:	4618      	mov	r0, r3
 80061f2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	3301      	adds	r3, #1
 80061fa:	617b      	str	r3, [r7, #20]
 80061fc:	697a      	ldr	r2, [r7, #20]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	429a      	cmp	r2, r3
 8006202:	dbf1      	blt.n	80061e8 <_write+0x12>
	}
	return len;
 8006204:	687b      	ldr	r3, [r7, #4]
}
 8006206:	4618      	mov	r0, r3
 8006208:	3718      	adds	r7, #24
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}

0800620e <_close>:

int _close(int file)
{
 800620e:	b480      	push	{r7}
 8006210:	b083      	sub	sp, #12
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
	return -1;
 8006216:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800621a:	4618      	mov	r0, r3
 800621c:	370c      	adds	r7, #12
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr

08006226 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006226:	b480      	push	{r7}
 8006228:	b083      	sub	sp, #12
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
 800622e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006236:	605a      	str	r2, [r3, #4]
	return 0;
 8006238:	2300      	movs	r3, #0
}
 800623a:	4618      	mov	r0, r3
 800623c:	370c      	adds	r7, #12
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr

08006246 <_isatty>:

int _isatty(int file)
{
 8006246:	b480      	push	{r7}
 8006248:	b083      	sub	sp, #12
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
	return 1;
 800624e:	2301      	movs	r3, #1
}
 8006250:	4618      	mov	r0, r3
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr

0800625c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800625c:	b480      	push	{r7}
 800625e:	b085      	sub	sp, #20
 8006260:	af00      	add	r7, sp, #0
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	607a      	str	r2, [r7, #4]
	return 0;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3714      	adds	r7, #20
 800626e:	46bd      	mov	sp, r7
 8006270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006274:	4770      	bx	lr
	...

08006278 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b086      	sub	sp, #24
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006280:	4a14      	ldr	r2, [pc, #80]	; (80062d4 <_sbrk+0x5c>)
 8006282:	4b15      	ldr	r3, [pc, #84]	; (80062d8 <_sbrk+0x60>)
 8006284:	1ad3      	subs	r3, r2, r3
 8006286:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800628c:	4b13      	ldr	r3, [pc, #76]	; (80062dc <_sbrk+0x64>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d102      	bne.n	800629a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006294:	4b11      	ldr	r3, [pc, #68]	; (80062dc <_sbrk+0x64>)
 8006296:	4a12      	ldr	r2, [pc, #72]	; (80062e0 <_sbrk+0x68>)
 8006298:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800629a:	4b10      	ldr	r3, [pc, #64]	; (80062dc <_sbrk+0x64>)
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4413      	add	r3, r2
 80062a2:	693a      	ldr	r2, [r7, #16]
 80062a4:	429a      	cmp	r2, r3
 80062a6:	d207      	bcs.n	80062b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80062a8:	f008 fd64 	bl	800ed74 <__errno>
 80062ac:	4603      	mov	r3, r0
 80062ae:	220c      	movs	r2, #12
 80062b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80062b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80062b6:	e009      	b.n	80062cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80062b8:	4b08      	ldr	r3, [pc, #32]	; (80062dc <_sbrk+0x64>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80062be:	4b07      	ldr	r3, [pc, #28]	; (80062dc <_sbrk+0x64>)
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4413      	add	r3, r2
 80062c6:	4a05      	ldr	r2, [pc, #20]	; (80062dc <_sbrk+0x64>)
 80062c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80062ca:	68fb      	ldr	r3, [r7, #12]
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3718      	adds	r7, #24
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}
 80062d4:	20018000 	.word	0x20018000
 80062d8:	00000c00 	.word	0x00000c00
 80062dc:	200035a0 	.word	0x200035a0
 80062e0:	200036e8 	.word	0x200036e8

080062e4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80062e4:	b480      	push	{r7}
 80062e6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80062e8:	4b06      	ldr	r3, [pc, #24]	; (8006304 <SystemInit+0x20>)
 80062ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ee:	4a05      	ldr	r2, [pc, #20]	; (8006304 <SystemInit+0x20>)
 80062f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80062f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80062f8:	bf00      	nop
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop
 8006304:	e000ed00 	.word	0xe000ed00

08006308 <W25_SELECT>:

extern void Report(const uint8_t addTime, const char *fmt, ...);

//------------------------------------------------------------------------------------------

void W25_SELECT()   { W25_SEL(); } //HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_RESET);//set to 0
 8006308:	b580      	push	{r7, lr}
 800630a:	af00      	add	r7, sp, #0
 800630c:	2200      	movs	r2, #0
 800630e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006312:	4802      	ldr	r0, [pc, #8]	; (800631c <W25_SELECT+0x14>)
 8006314:	f001 fbd6 	bl	8007ac4 <HAL_GPIO_WritePin>
 8006318:	bf00      	nop
 800631a:	bd80      	pop	{r7, pc}
 800631c:	48000400 	.word	0x48000400

08006320 <W25_UNSELECT>:
void W25_UNSELECT() { W25_UNSEL(); } //HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_SET);//set to 1
 8006320:	b580      	push	{r7, lr}
 8006322:	af00      	add	r7, sp, #0
 8006324:	2201      	movs	r2, #1
 8006326:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800632a:	4802      	ldr	r0, [pc, #8]	; (8006334 <W25_UNSELECT+0x14>)
 800632c:	f001 fbca 	bl	8007ac4 <HAL_GPIO_WritePin>
 8006330:	bf00      	nop
 8006332:	bd80      	pop	{r7, pc}
 8006334:	48000400 	.word	0x48000400

08006338 <W25qxx_Spi>:
//void W25_SELECT()   { HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_RESET); }//set to 0
//void W25_UNSELECT() { HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_SET); }//set to 1

//------------------------------------------------------------------------------------------
uint8_t W25qxx_Spi(uint8_t Data)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b086      	sub	sp, #24
 800633c:	af02      	add	r7, sp, #8
 800633e:	4603      	mov	r3, r0
 8006340:	71fb      	strb	r3, [r7, #7]
uint8_t ret;

    if (HAL_SPI_TransmitReceive(portFLASH, &Data, &ret, 1, min_wait_ms) != HAL_OK) devError |= devSPI;
 8006342:	4b0c      	ldr	r3, [pc, #48]	; (8006374 <W25qxx_Spi+0x3c>)
 8006344:	6818      	ldr	r0, [r3, #0]
 8006346:	23fa      	movs	r3, #250	; 0xfa
 8006348:	f107 020f 	add.w	r2, r7, #15
 800634c:	1df9      	adds	r1, r7, #7
 800634e:	9300      	str	r3, [sp, #0]
 8006350:	2301      	movs	r3, #1
 8006352:	f005 fa92 	bl	800b87a <HAL_SPI_TransmitReceive>
 8006356:	4603      	mov	r3, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d006      	beq.n	800636a <W25qxx_Spi+0x32>
 800635c:	4b06      	ldr	r3, [pc, #24]	; (8006378 <W25qxx_Spi+0x40>)
 800635e:	881b      	ldrh	r3, [r3, #0]
 8006360:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006364:	b29a      	uxth	r2, r3
 8006366:	4b04      	ldr	r3, [pc, #16]	; (8006378 <W25qxx_Spi+0x40>)
 8006368:	801a      	strh	r2, [r3, #0]

    return ret;
 800636a:	7bfb      	ldrb	r3, [r7, #15]
}
 800636c:	4618      	mov	r0, r3
 800636e:	3710      	adds	r7, #16
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}
 8006374:	2000000c 	.word	0x2000000c
 8006378:	20001944 	.word	0x20001944

0800637c <W25qxx_Reset>:
//------------------------------------------------------------------------------------------
void W25qxx_Reset(void)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	af00      	add	r7, sp, #0
	W25qxx_Delay(100);
 8006380:	2064      	movs	r0, #100	; 0x64
 8006382:	f000 fdd1 	bl	8006f28 <HAL_Delay>

	W25_SELECT();
 8006386:	f7ff ffbf 	bl	8006308 <W25_SELECT>
		W25qxx_Spi(EN_RESET);
 800638a:	2066      	movs	r0, #102	; 0x66
 800638c:	f7ff ffd4 	bl	8006338 <W25qxx_Spi>
		W25qxx_Spi(CHIP_RESET);
 8006390:	2099      	movs	r0, #153	; 0x99
 8006392:	f7ff ffd1 	bl	8006338 <W25qxx_Spi>
	W25_UNSELECT();
 8006396:	f7ff ffc3 	bl	8006320 <W25_UNSELECT>

	W25qxx_Delay(100);
 800639a:	2064      	movs	r0, #100	; 0x64
 800639c:	f000 fdc4 	bl	8006f28 <HAL_Delay>
}
 80063a0:	bf00      	nop
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <W25qxx_ReadID>:
//------------------------------------------------------------------------------------------
uint32_t W25qxx_ReadID(void)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
uint32_t Temp[3] = {0};
 80063aa:	1d3b      	adds	r3, r7, #4
 80063ac:	2200      	movs	r2, #0
 80063ae:	601a      	str	r2, [r3, #0]
 80063b0:	605a      	str	r2, [r3, #4]
 80063b2:	609a      	str	r2, [r3, #8]

    W25_SELECT();//set to 0
 80063b4:	f7ff ffa8 	bl	8006308 <W25_SELECT>

    W25qxx_Spi(JEDEC_ID);
 80063b8:	209f      	movs	r0, #159	; 0x9f
 80063ba:	f7ff ffbd 	bl	8006338 <W25qxx_Spi>
    Temp[0] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80063be:	20a5      	movs	r0, #165	; 0xa5
 80063c0:	f7ff ffba 	bl	8006338 <W25qxx_Spi>
 80063c4:	4603      	mov	r3, r0
 80063c6:	607b      	str	r3, [r7, #4]
    Temp[1] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80063c8:	20a5      	movs	r0, #165	; 0xa5
 80063ca:	f7ff ffb5 	bl	8006338 <W25qxx_Spi>
 80063ce:	4603      	mov	r3, r0
 80063d0:	60bb      	str	r3, [r7, #8]
    Temp[2] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80063d2:	20a5      	movs	r0, #165	; 0xa5
 80063d4:	f7ff ffb0 	bl	8006338 <W25qxx_Spi>
 80063d8:	4603      	mov	r3, r0
 80063da:	60fb      	str	r3, [r7, #12]

    W25_UNSELECT();//set to 1
 80063dc:	f7ff ffa0 	bl	8006320 <W25_UNSELECT>

    return ((Temp[0] << 16) | (Temp[1] << 8) | Temp[2]);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	041a      	lsls	r2, r3, #16
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	021b      	lsls	r3, r3, #8
 80063e8:	431a      	orrs	r2, r3
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	4313      	orrs	r3, r2
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3710      	adds	r7, #16
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
	...

080063f8 <W25qxx_ReadUniqID>:
//------------------------------------------------------------------------------------------
void W25qxx_ReadUniqID(void)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
	uint8_t dat[] = {READ_UID, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE};
 80063fe:	4a18      	ldr	r2, [pc, #96]	; (8006460 <W25qxx_ReadUniqID+0x68>)
 8006400:	463b      	mov	r3, r7
 8006402:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006406:	6018      	str	r0, [r3, #0]
 8006408:	3304      	adds	r3, #4
 800640a:	7019      	strb	r1, [r3, #0]
    W25_SELECT();
 800640c:	f7ff ff7c 	bl	8006308 <W25_SELECT>

    //W25qxx_Spi(READ_UID);
    //for (uint8_t i = 0; i < 4; i++) W25qxx_Spi(W25QXX_DUMMY_BYTE);
    //for (uint8_t i = 0; i < 8; i++) w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
    if (HAL_SPI_Transmit(portFLASH, dat, sizeof(dat), min_wait_ms) != HAL_OK) devError |= devSPI;
 8006410:	4b14      	ldr	r3, [pc, #80]	; (8006464 <W25qxx_ReadUniqID+0x6c>)
 8006412:	6818      	ldr	r0, [r3, #0]
 8006414:	23fa      	movs	r3, #250	; 0xfa
 8006416:	4639      	mov	r1, r7
 8006418:	2205      	movs	r2, #5
 800641a:	f004 ff90 	bl	800b33e <HAL_SPI_Transmit>
 800641e:	4603      	mov	r3, r0
 8006420:	2b00      	cmp	r3, #0
 8006422:	d006      	beq.n	8006432 <W25qxx_ReadUniqID+0x3a>
 8006424:	4b10      	ldr	r3, [pc, #64]	; (8006468 <W25qxx_ReadUniqID+0x70>)
 8006426:	881b      	ldrh	r3, [r3, #0]
 8006428:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800642c:	b29a      	uxth	r2, r3
 800642e:	4b0e      	ldr	r3, [pc, #56]	; (8006468 <W25qxx_ReadUniqID+0x70>)
 8006430:	801a      	strh	r2, [r3, #0]
    if (HAL_SPI_Receive(portFLASH, w25qxx.UniqID, 8, min_wait_ms) != HAL_OK) devError |= devSPI;
 8006432:	4b0c      	ldr	r3, [pc, #48]	; (8006464 <W25qxx_ReadUniqID+0x6c>)
 8006434:	6818      	ldr	r0, [r3, #0]
 8006436:	23fa      	movs	r3, #250	; 0xfa
 8006438:	2208      	movs	r2, #8
 800643a:	490c      	ldr	r1, [pc, #48]	; (800646c <W25qxx_ReadUniqID+0x74>)
 800643c:	f005 f8ed 	bl	800b61a <HAL_SPI_Receive>
 8006440:	4603      	mov	r3, r0
 8006442:	2b00      	cmp	r3, #0
 8006444:	d006      	beq.n	8006454 <W25qxx_ReadUniqID+0x5c>
 8006446:	4b08      	ldr	r3, [pc, #32]	; (8006468 <W25qxx_ReadUniqID+0x70>)
 8006448:	881b      	ldrh	r3, [r3, #0]
 800644a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800644e:	b29a      	uxth	r2, r3
 8006450:	4b05      	ldr	r3, [pc, #20]	; (8006468 <W25qxx_ReadUniqID+0x70>)
 8006452:	801a      	strh	r2, [r3, #0]

    W25_UNSELECT();
 8006454:	f7ff ff64 	bl	8006320 <W25_UNSELECT>
}
 8006458:	bf00      	nop
 800645a:	3708      	adds	r7, #8
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}
 8006460:	08013c2c 	.word	0x08013c2c
 8006464:	2000000c 	.word	0x2000000c
 8006468:	20001944 	.word	0x20001944
 800646c:	200035a5 	.word	0x200035a5

08006470 <W25qxx_WriteEnable>:
//------------------------------------------------------------------------------------------
void W25qxx_WriteEnable(void)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	af00      	add	r7, sp, #0
    W25_SELECT();
 8006474:	f7ff ff48 	bl	8006308 <W25_SELECT>

    W25qxx_Spi(WRITE_ENABLE);
 8006478:	2006      	movs	r0, #6
 800647a:	f7ff ff5d 	bl	8006338 <W25qxx_Spi>

    W25_UNSELECT();
 800647e:	f7ff ff4f 	bl	8006320 <W25_UNSELECT>

    W25qxx_Delay(1);
 8006482:	2001      	movs	r0, #1
 8006484:	f000 fd50 	bl	8006f28 <HAL_Delay>
}
 8006488:	bf00      	nop
 800648a:	bd80      	pop	{r7, pc}

0800648c <W25qxx_ReadStatusRegister>:

    W25qxx_Delay(1);
}
//------------------------------------------------------------------------------------------
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusReg)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b084      	sub	sp, #16
 8006490:	af00      	add	r7, sp, #0
 8006492:	4603      	mov	r3, r0
 8006494:	71fb      	strb	r3, [r7, #7]
uint8_t status = 0;
 8006496:	2300      	movs	r3, #0
 8006498:	73fb      	strb	r3, [r7, #15]

    W25_SELECT();
 800649a:	f7ff ff35 	bl	8006308 <W25_SELECT>

    switch (SelectStatusReg) {
 800649e:	79fb      	ldrb	r3, [r7, #7]
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d002      	beq.n	80064aa <W25qxx_ReadStatusRegister+0x1e>
 80064a4:	2b02      	cmp	r3, #2
 80064a6:	d00d      	beq.n	80064c4 <W25qxx_ReadStatusRegister+0x38>
 80064a8:	e019      	b.n	80064de <W25qxx_ReadStatusRegister+0x52>
        case 1:
            W25qxx_Spi(READ_STAT_REG1);
 80064aa:	2005      	movs	r0, #5
 80064ac:	f7ff ff44 	bl	8006338 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80064b0:	20a5      	movs	r0, #165	; 0xa5
 80064b2:	f7ff ff41 	bl	8006338 <W25qxx_Spi>
 80064b6:	4603      	mov	r3, r0
 80064b8:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister1 = status;
 80064ba:	4a12      	ldr	r2, [pc, #72]	; (8006504 <W25qxx_ReadStatusRegister+0x78>)
 80064bc:	7bfb      	ldrb	r3, [r7, #15]
 80064be:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
        break;
 80064c2:	e018      	b.n	80064f6 <W25qxx_ReadStatusRegister+0x6a>
        case 2:
            W25qxx_Spi(READ_STAT_REG2);
 80064c4:	2035      	movs	r0, #53	; 0x35
 80064c6:	f7ff ff37 	bl	8006338 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80064ca:	20a5      	movs	r0, #165	; 0xa5
 80064cc:	f7ff ff34 	bl	8006338 <W25qxx_Spi>
 80064d0:	4603      	mov	r3, r0
 80064d2:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister2 = status;
 80064d4:	4a0b      	ldr	r2, [pc, #44]	; (8006504 <W25qxx_ReadStatusRegister+0x78>)
 80064d6:	7bfb      	ldrb	r3, [r7, #15]
 80064d8:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
        break;
 80064dc:	e00b      	b.n	80064f6 <W25qxx_ReadStatusRegister+0x6a>
        default : {
            W25qxx_Spi(READ_STAT_REG3);
 80064de:	2015      	movs	r0, #21
 80064e0:	f7ff ff2a 	bl	8006338 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80064e4:	20a5      	movs	r0, #165	; 0xa5
 80064e6:	f7ff ff27 	bl	8006338 <W25qxx_Spi>
 80064ea:	4603      	mov	r3, r0
 80064ec:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister3 = status;
 80064ee:	4a05      	ldr	r2, [pc, #20]	; (8006504 <W25qxx_ReadStatusRegister+0x78>)
 80064f0:	7bfb      	ldrb	r3, [r7, #15]
 80064f2:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
        }
    }

    W25_UNSELECT();
 80064f6:	f7ff ff13 	bl	8006320 <W25_UNSELECT>

    return status;
 80064fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3710      	adds	r7, #16
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}
 8006504:	200035a4 	.word	0x200035a4

08006508 <W25qxx_WaitForWriteEnd>:

    W25_UNSELECT();
}
//------------------------------------------------------------------------------------------
void W25qxx_WaitForWriteEnd(void)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	af00      	add	r7, sp, #0
    W25qxx_Delay(1);
 800650c:	2001      	movs	r0, #1
 800650e:	f000 fd0b 	bl	8006f28 <HAL_Delay>

    W25_SELECT();
 8006512:	f7ff fef9 	bl	8006308 <W25_SELECT>

    W25qxx_Spi(READ_STAT_REG1);
 8006516:	2005      	movs	r0, #5
 8006518:	f7ff ff0e 	bl	8006338 <W25qxx_Spi>
    do
    {
        w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800651c:	20a5      	movs	r0, #165	; 0xa5
 800651e:	f7ff ff0b 	bl	8006338 <W25qxx_Spi>
 8006522:	4603      	mov	r3, r0
 8006524:	461a      	mov	r2, r3
 8006526:	4b08      	ldr	r3, [pc, #32]	; (8006548 <W25qxx_WaitForWriteEnd+0x40>)
 8006528:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        W25qxx_Delay(1);
 800652c:	2001      	movs	r0, #1
 800652e:	f000 fcfb 	bl	8006f28 <HAL_Delay>
    } while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8006532:	4b05      	ldr	r3, [pc, #20]	; (8006548 <W25qxx_WaitForWriteEnd+0x40>)
 8006534:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8006538:	f003 0301 	and.w	r3, r3, #1
 800653c:	2b00      	cmp	r3, #0
 800653e:	d1ed      	bne.n	800651c <W25qxx_WaitForWriteEnd+0x14>

    W25_UNSELECT();
 8006540:	f7ff feee 	bl	8006320 <W25_UNSELECT>
}
 8006544:	bf00      	nop
 8006546:	bd80      	pop	{r7, pc}
 8006548:	200035a4 	.word	0x200035a4

0800654c <W25qxx_Init>:
//------------------------------------------------------------------------------------------
bool W25qxx_Init(void)
{
 800654c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800654e:	b089      	sub	sp, #36	; 0x24
 8006550:	af06      	add	r7, sp, #24

	W25qxx_Reset();
 8006552:	f7ff ff13 	bl	800637c <W25qxx_Reset>


    w25qxx.Lock = 1;
 8006556:	4b54      	ldr	r3, [pc, #336]	; (80066a8 <W25qxx_Init+0x15c>)
 8006558:	2201      	movs	r2, #1
 800655a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    bool ret = false;
 800655e:	2300      	movs	r3, #0
 8006560:	71fb      	strb	r3, [r7, #7]

    W25_UNSELECT();
 8006562:	f7ff fedd 	bl	8006320 <W25_UNSELECT>

    uint32_t id = W25qxx_ReadID() & 0xffff;
 8006566:	f7ff ff1d 	bl	80063a4 <W25qxx_ReadID>
 800656a:	4603      	mov	r3, r0
 800656c:	b29b      	uxth	r3, r3
 800656e:	603b      	str	r3, [r7, #0]
//#ifdef W25QXX_DEBUG
    Report(1, "w25qxx Init Begin... Chip ID:0x%X\r\n", id);
 8006570:	683a      	ldr	r2, [r7, #0]
 8006572:	494e      	ldr	r1, [pc, #312]	; (80066ac <W25qxx_Init+0x160>)
 8006574:	2001      	movs	r0, #1
 8006576:	f7fe f81f 	bl	80045b8 <Report>
//#endif
    id &= 0xff;
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	b2db      	uxtb	r3, r3
 800657e:	603b      	str	r3, [r7, #0]
    id -= 0x10;//0x4010;
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	3b10      	subs	r3, #16
 8006584:	603b      	str	r3, [r7, #0]
    if (id > 0x0a) id = 0;
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	2b0a      	cmp	r3, #10
 800658a:	d901      	bls.n	8006590 <W25qxx_Init+0x44>
 800658c:	2300      	movs	r3, #0
 800658e:	603b      	str	r3, [r7, #0]
    w25qxx.ID         = id;              //W25Q10..W25Q512
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	b2da      	uxtb	r2, r3
 8006594:	4b44      	ldr	r3, [pc, #272]	; (80066a8 <W25qxx_Init+0x15c>)
 8006596:	701a      	strb	r2, [r3, #0]
    w25qxx.BlockCount = all_chipBLK[id]; //0..1024;
 8006598:	4a45      	ldr	r2, [pc, #276]	; (80066b0 <W25qxx_Init+0x164>)
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065a0:	4a41      	ldr	r2, [pc, #260]	; (80066a8 <W25qxx_Init+0x15c>)
 80065a2:	f8c2 301b 	str.w	r3, [r2, #27]
//#ifdef W25QXX_DEBUG
    Report(1, "Chip %s\r\n", all_chipID[id]);
 80065a6:	4a43      	ldr	r2, [pc, #268]	; (80066b4 <W25qxx_Init+0x168>)
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065ae:	461a      	mov	r2, r3
 80065b0:	4941      	ldr	r1, [pc, #260]	; (80066b8 <W25qxx_Init+0x16c>)
 80065b2:	2001      	movs	r0, #1
 80065b4:	f7fe f800 	bl	80045b8 <Report>
//#endif

    if (id) {
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d06b      	beq.n	8006696 <W25qxx_Init+0x14a>
    	w25qxx.PageSize = 256;
 80065be:	4b3a      	ldr	r3, [pc, #232]	; (80066a8 <W25qxx_Init+0x15c>)
 80065c0:	2200      	movs	r2, #0
 80065c2:	725a      	strb	r2, [r3, #9]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f042 0201 	orr.w	r2, r2, #1
 80065ca:	729a      	strb	r2, [r3, #10]
    	w25qxx.SectorSize = 0x1000;
 80065cc:	4b36      	ldr	r3, [pc, #216]	; (80066a8 <W25qxx_Init+0x15c>)
 80065ce:	2200      	movs	r2, #0
 80065d0:	73da      	strb	r2, [r3, #15]
 80065d2:	2200      	movs	r2, #0
 80065d4:	f042 0210 	orr.w	r2, r2, #16
 80065d8:	741a      	strb	r2, [r3, #16]
 80065da:	2200      	movs	r2, #0
 80065dc:	745a      	strb	r2, [r3, #17]
 80065de:	2200      	movs	r2, #0
 80065e0:	749a      	strb	r2, [r3, #18]
    	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 80065e2:	4b31      	ldr	r3, [pc, #196]	; (80066a8 <W25qxx_Init+0x15c>)
 80065e4:	f8d3 301b 	ldr.w	r3, [r3, #27]
 80065e8:	011b      	lsls	r3, r3, #4
 80065ea:	4a2f      	ldr	r2, [pc, #188]	; (80066a8 <W25qxx_Init+0x15c>)
 80065ec:	f8c2 3013 	str.w	r3, [r2, #19]
    	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 80065f0:	4b2d      	ldr	r3, [pc, #180]	; (80066a8 <W25qxx_Init+0x15c>)
 80065f2:	f8d3 3013 	ldr.w	r3, [r3, #19]
 80065f6:	4a2c      	ldr	r2, [pc, #176]	; (80066a8 <W25qxx_Init+0x15c>)
 80065f8:	f8d2 200f 	ldr.w	r2, [r2, #15]
 80065fc:	fb02 f303 	mul.w	r3, r2, r3
 8006600:	4a29      	ldr	r2, [pc, #164]	; (80066a8 <W25qxx_Init+0x15c>)
 8006602:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8006606:	b292      	uxth	r2, r2
 8006608:	fbb3 f3f2 	udiv	r3, r3, r2
 800660c:	4a26      	ldr	r2, [pc, #152]	; (80066a8 <W25qxx_Init+0x15c>)
 800660e:	f8c2 300b 	str.w	r3, [r2, #11]
    	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8006612:	4b25      	ldr	r3, [pc, #148]	; (80066a8 <W25qxx_Init+0x15c>)
 8006614:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006618:	011b      	lsls	r3, r3, #4
 800661a:	4a23      	ldr	r2, [pc, #140]	; (80066a8 <W25qxx_Init+0x15c>)
 800661c:	f8c2 3017 	str.w	r3, [r2, #23]
    	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8006620:	4b21      	ldr	r3, [pc, #132]	; (80066a8 <W25qxx_Init+0x15c>)
 8006622:	f8d3 3013 	ldr.w	r3, [r3, #19]
 8006626:	4a20      	ldr	r2, [pc, #128]	; (80066a8 <W25qxx_Init+0x15c>)
 8006628:	f8d2 200f 	ldr.w	r2, [r2, #15]
 800662c:	fb02 f303 	mul.w	r3, r2, r3
 8006630:	0a9b      	lsrs	r3, r3, #10
 8006632:	4a1d      	ldr	r2, [pc, #116]	; (80066a8 <W25qxx_Init+0x15c>)
 8006634:	f8c2 301f 	str.w	r3, [r2, #31]
    	W25qxx_ReadUniqID();
 8006638:	f7ff fede 	bl	80063f8 <W25qxx_ReadUniqID>
    	W25qxx_ReadStatusRegister(1);
 800663c:	2001      	movs	r0, #1
 800663e:	f7ff ff25 	bl	800648c <W25qxx_ReadStatusRegister>
    	W25qxx_ReadStatusRegister(2);
 8006642:	2002      	movs	r0, #2
 8006644:	f7ff ff22 	bl	800648c <W25qxx_ReadStatusRegister>
    	W25qxx_ReadStatusRegister(3);
 8006648:	2003      	movs	r0, #3
 800664a:	f7ff ff1f 	bl	800648c <W25qxx_ReadStatusRegister>
    	ret = true;
 800664e:	2301      	movs	r3, #1
 8006650:	71fb      	strb	r3, [r7, #7]
                 "\tSector Size:\t%u bytes\r\n"
                 "\tSector Count:\t%u\r\n"
                 "\tBlock Size:\t%u bytes\r\n"
                 "\tBlock Count:\t%u\r\n"
                 "\tCapacity:\t%u KBytes\r\n",
                 w25qxx.PageSize,
 8006652:	4b15      	ldr	r3, [pc, #84]	; (80066a8 <W25qxx_Init+0x15c>)
 8006654:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006658:	b29b      	uxth	r3, r3
    	Report(0,"\tPage Size:\t%u bytes\r\n"
 800665a:	461e      	mov	r6, r3
 800665c:	4b12      	ldr	r3, [pc, #72]	; (80066a8 <W25qxx_Init+0x15c>)
 800665e:	f8d3 500b 	ldr.w	r5, [r3, #11]
 8006662:	4b11      	ldr	r3, [pc, #68]	; (80066a8 <W25qxx_Init+0x15c>)
 8006664:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006668:	4a0f      	ldr	r2, [pc, #60]	; (80066a8 <W25qxx_Init+0x15c>)
 800666a:	f8d2 2013 	ldr.w	r2, [r2, #19]
 800666e:	490e      	ldr	r1, [pc, #56]	; (80066a8 <W25qxx_Init+0x15c>)
 8006670:	f8d1 1017 	ldr.w	r1, [r1, #23]
 8006674:	480c      	ldr	r0, [pc, #48]	; (80066a8 <W25qxx_Init+0x15c>)
 8006676:	f8d0 001b 	ldr.w	r0, [r0, #27]
 800667a:	4c0b      	ldr	r4, [pc, #44]	; (80066a8 <W25qxx_Init+0x15c>)
 800667c:	f8d4 401f 	ldr.w	r4, [r4, #31]
 8006680:	9404      	str	r4, [sp, #16]
 8006682:	9003      	str	r0, [sp, #12]
 8006684:	9102      	str	r1, [sp, #8]
 8006686:	9201      	str	r2, [sp, #4]
 8006688:	9300      	str	r3, [sp, #0]
 800668a:	462b      	mov	r3, r5
 800668c:	4632      	mov	r2, r6
 800668e:	490b      	ldr	r1, [pc, #44]	; (80066bc <W25qxx_Init+0x170>)
 8006690:	2000      	movs	r0, #0
 8006692:	f7fd ff91 	bl	80045b8 <Report>
                 w25qxx.BlockCount,
                 w25qxx.CapacityInKiloByte);
//#endif
    }

    w25qxx.Lock = 0;
 8006696:	4b04      	ldr	r3, [pc, #16]	; (80066a8 <W25qxx_Init+0x15c>)
 8006698:	2200      	movs	r2, #0
 800669a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return ret;
 800669e:	79fb      	ldrb	r3, [r7, #7]
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066a8:	200035a4 	.word	0x200035a4
 80066ac:	08013c34 	.word	0x08013c34
 80066b0:	08014b7c 	.word	0x08014b7c
 80066b4:	20000210 	.word	0x20000210
 80066b8:	08013c58 	.word	0x08013c58
 80066bc:	08013c64 	.word	0x08013c64

080066c0 <W25qxx_getChipID>:
//------------------------------------------------------------------------------------------
uint32_t W25qxx_getChipID()
{
 80066c0:	b480      	push	{r7}
 80066c2:	af00      	add	r7, sp, #0
	return (uint32_t)w25qxx.ID;
 80066c4:	4b03      	ldr	r3, [pc, #12]	; (80066d4 <W25qxx_getChipID+0x14>)
 80066c6:	781b      	ldrb	r3, [r3, #0]
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr
 80066d2:	bf00      	nop
 80066d4:	200035a4 	.word	0x200035a4

080066d8 <W25qxx_getSectorCount>:
uint32_t W25qxx_getSectorCount()
{
 80066d8:	b480      	push	{r7}
 80066da:	af00      	add	r7, sp, #0
	return w25qxx.SectorCount;
 80066dc:	4b03      	ldr	r3, [pc, #12]	; (80066ec <W25qxx_getSectorCount+0x14>)
 80066de:	f8d3 3013 	ldr.w	r3, [r3, #19]
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr
 80066ec:	200035a4 	.word	0x200035a4

080066f0 <W25qxx_getSectorSize>:
uint32_t W25qxx_getSectorSize()
{
 80066f0:	b480      	push	{r7}
 80066f2:	af00      	add	r7, sp, #0
	return w25qxx.SectorSize;
 80066f4:	4b03      	ldr	r3, [pc, #12]	; (8006704 <W25qxx_getSectorSize+0x14>)
 80066f6:	f8d3 300f 	ldr.w	r3, [r3, #15]
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr
 8006704:	200035a4 	.word	0x200035a4

08006708 <W25qxx_getPageSize>:
uint32_t W25qxx_getPageCount()
{
	return w25qxx.PageCount;
}
uint32_t W25qxx_getPageSize()
{
 8006708:	b480      	push	{r7}
 800670a:	af00      	add	r7, sp, #0
	return w25qxx.PageSize;
 800670c:	4b04      	ldr	r3, [pc, #16]	; (8006720 <W25qxx_getPageSize+0x18>)
 800670e:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006712:	b29b      	uxth	r3, r3
}
 8006714:	4618      	mov	r0, r3
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr
 800671e:	bf00      	nop
 8006720:	200035a4 	.word	0x200035a4

08006724 <W25qxx_EraseSector>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b082      	sub	sp, #8
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
    while (w25qxx.Lock) W25qxx_Delay(1);
 800672c:	e002      	b.n	8006734 <W25qxx_EraseSector+0x10>
 800672e:	2001      	movs	r0, #1
 8006730:	f000 fbfa 	bl	8006f28 <HAL_Delay>
 8006734:	4b1c      	ldr	r3, [pc, #112]	; (80067a8 <W25qxx_EraseSector+0x84>)
 8006736:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800673a:	2b00      	cmp	r3, #0
 800673c:	d1f7      	bne.n	800672e <W25qxx_EraseSector+0xa>

    w25qxx.Lock = 1;
 800673e:	4b1a      	ldr	r3, [pc, #104]	; (80067a8 <W25qxx_EraseSector+0x84>)
 8006740:	2201      	movs	r2, #1
 8006742:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
#ifdef W25QXX_DEBUG
    uint32_t StartTime = HAL_GetTick();
    Report(1, "%u Begin...", SectorAddr);
#endif

    W25qxx_WaitForWriteEnd();
 8006746:	f7ff fedf 	bl	8006508 <W25qxx_WaitForWriteEnd>
    SectorAddr = SectorAddr * w25qxx.SectorSize;
 800674a:	4b17      	ldr	r3, [pc, #92]	; (80067a8 <W25qxx_EraseSector+0x84>)
 800674c:	f8d3 200f 	ldr.w	r2, [r3, #15]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	fb02 f303 	mul.w	r3, r2, r3
 8006756:	607b      	str	r3, [r7, #4]
    W25qxx_WriteEnable();
 8006758:	f7ff fe8a 	bl	8006470 <W25qxx_WriteEnable>

    W25_SELECT();
 800675c:	f7ff fdd4 	bl	8006308 <W25_SELECT>
    W25qxx_Spi(SECTOR_ERASE);
 8006760:	2020      	movs	r0, #32
 8006762:	f7ff fde9 	bl	8006338 <W25qxx_Spi>
    //if (w25qxx.ID >= W25Q256) W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
    W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	0c1b      	lsrs	r3, r3, #16
 800676a:	b2db      	uxtb	r3, r3
 800676c:	4618      	mov	r0, r3
 800676e:	f7ff fde3 	bl	8006338 <W25qxx_Spi>
    W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	0a1b      	lsrs	r3, r3, #8
 8006776:	b2db      	uxtb	r3, r3
 8006778:	4618      	mov	r0, r3
 800677a:	f7ff fddd 	bl	8006338 <W25qxx_Spi>
    W25qxx_Spi(SectorAddr & 0xFF);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	b2db      	uxtb	r3, r3
 8006782:	4618      	mov	r0, r3
 8006784:	f7ff fdd8 	bl	8006338 <W25qxx_Spi>
    W25_UNSELECT();
 8006788:	f7ff fdca 	bl	8006320 <W25_UNSELECT>

    W25qxx_WaitForWriteEnd();
 800678c:	f7ff febc 	bl	8006508 <W25qxx_WaitForWriteEnd>

#ifdef W25QXX_DEBUG
    uint32_t dur = HAL_GetTick() - StartTime;
    Report(0, " done after %u ms (%u sec)!\r\n", dur, dur / 1000);
#endif
    W25qxx_Delay(1);
 8006790:	2001      	movs	r0, #1
 8006792:	f000 fbc9 	bl	8006f28 <HAL_Delay>

    w25qxx.Lock = 0;
 8006796:	4b04      	ldr	r3, [pc, #16]	; (80067a8 <W25qxx_EraseSector+0x84>)
 8006798:	2200      	movs	r2, #0
 800679a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 800679e:	bf00      	nop
 80067a0:	3708      	adds	r7, #8
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
 80067a6:	bf00      	nop
 80067a8:	200035a4 	.word	0x200035a4

080067ac <W25qxx_SectorToPage>:
{
    return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//------------------------------------------------------------------------------------------
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
    return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 80067b4:	4b08      	ldr	r3, [pc, #32]	; (80067d8 <W25qxx_SectorToPage+0x2c>)
 80067b6:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80067ba:	687a      	ldr	r2, [r7, #4]
 80067bc:	fb02 f303 	mul.w	r3, r2, r3
 80067c0:	4a05      	ldr	r2, [pc, #20]	; (80067d8 <W25qxx_SectorToPage+0x2c>)
 80067c2:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 80067c6:	b292      	uxth	r2, r2
 80067c8:	fbb3 f3f2 	udiv	r3, r3, r2
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	370c      	adds	r7, #12
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr
 80067d8:	200035a4 	.word	0x200035a4

080067dc <W25qxx_IsEmptySector>:

    return false;
}
//------------------------------------------------------------------------------------------
bool W25qxx_IsEmptySector(uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToCheck_up_to_SectorSize)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b090      	sub	sp, #64	; 0x40
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	607a      	str	r2, [r7, #4]
    while (w25qxx.Lock) W25qxx_Delay(1);
 80067e8:	e002      	b.n	80067f0 <W25qxx_IsEmptySector+0x14>
 80067ea:	2001      	movs	r0, #1
 80067ec:	f000 fb9c 	bl	8006f28 <HAL_Delay>
 80067f0:	4b59      	ldr	r3, [pc, #356]	; (8006958 <W25qxx_IsEmptySector+0x17c>)
 80067f2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d1f7      	bne.n	80067ea <W25qxx_IsEmptySector+0xe>

    w25qxx.Lock = 1;
 80067fa:	4b57      	ldr	r3, [pc, #348]	; (8006958 <W25qxx_IsEmptySector+0x17c>)
 80067fc:	2201      	movs	r2, #1
 80067fe:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ( (NumByteToCheck_up_to_SectorSize > w25qxx.SectorSize) || (!NumByteToCheck_up_to_SectorSize) )
 8006802:	4b55      	ldr	r3, [pc, #340]	; (8006958 <W25qxx_IsEmptySector+0x17c>)
 8006804:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	429a      	cmp	r2, r3
 800680c:	d802      	bhi.n	8006814 <W25qxx_IsEmptySector+0x38>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d103      	bne.n	800681c <W25qxx_IsEmptySector+0x40>
                NumByteToCheck_up_to_SectorSize = w25qxx.SectorSize;
 8006814:	4b50      	ldr	r3, [pc, #320]	; (8006958 <W25qxx_IsEmptySector+0x17c>)
 8006816:	f8d3 300f 	ldr.w	r3, [r3, #15]
 800681a:	607b      	str	r3, [r7, #4]
    uint32_t StartTime = HAL_GetTick();
#endif

    uint8_t pBuffer[32];
    uint32_t i, WorkAddress;
    for ( i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer)) {
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006820:	e040      	b.n	80068a4 <W25qxx_IsEmptySector+0xc8>

    	W25_SELECT();
 8006822:	f7ff fd71 	bl	8006308 <W25_SELECT>
        WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 8006826:	4b4c      	ldr	r3, [pc, #304]	; (8006958 <W25qxx_IsEmptySector+0x17c>)
 8006828:	f8d3 300f 	ldr.w	r3, [r3, #15]
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	fb02 f303 	mul.w	r3, r2, r3
 8006832:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006834:	4413      	add	r3, r2
 8006836:	637b      	str	r3, [r7, #52]	; 0x34
        W25qxx_Spi(DATA_READ);//FAST_READ);
 8006838:	2003      	movs	r0, #3
 800683a:	f7ff fd7d 	bl	8006338 <W25qxx_Spi>
        //if (w25qxx.ID >= W25Q256) W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
        W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 800683e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006840:	0c1b      	lsrs	r3, r3, #16
 8006842:	b2db      	uxtb	r3, r3
 8006844:	4618      	mov	r0, r3
 8006846:	f7ff fd77 	bl	8006338 <W25qxx_Spi>
        W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 800684a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800684c:	0a1b      	lsrs	r3, r3, #8
 800684e:	b2db      	uxtb	r3, r3
 8006850:	4618      	mov	r0, r3
 8006852:	f7ff fd71 	bl	8006338 <W25qxx_Spi>
        W25qxx_Spi(WorkAddress & 0xFF);
 8006856:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006858:	b2db      	uxtb	r3, r3
 800685a:	4618      	mov	r0, r3
 800685c:	f7ff fd6c 	bl	8006338 <W25qxx_Spi>
        //W25qxx_Spi(0);
        HAL_SPI_Receive(portFLASH, pBuffer, sizeof(pBuffer), min_wait_ms);
 8006860:	4b3e      	ldr	r3, [pc, #248]	; (800695c <W25qxx_IsEmptySector+0x180>)
 8006862:	6818      	ldr	r0, [r3, #0]
 8006864:	23fa      	movs	r3, #250	; 0xfa
 8006866:	f107 0114 	add.w	r1, r7, #20
 800686a:	2220      	movs	r2, #32
 800686c:	f004 fed5 	bl	800b61a <HAL_SPI_Receive>
        W25_UNSELECT();
 8006870:	f7ff fd56 	bl	8006320 <W25_UNSELECT>

        for (uint8_t x = 0; x < sizeof(pBuffer); x++) {
 8006874:	2300      	movs	r3, #0
 8006876:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800687a:	e00c      	b.n	8006896 <W25qxx_IsEmptySector+0xba>
            if (pBuffer[x] != 0xFF) goto NOT_EMPTY;
 800687c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006880:	3340      	adds	r3, #64	; 0x40
 8006882:	443b      	add	r3, r7
 8006884:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8006888:	2bff      	cmp	r3, #255	; 0xff
 800688a:	d159      	bne.n	8006940 <W25qxx_IsEmptySector+0x164>
        for (uint8_t x = 0; x < sizeof(pBuffer); x++) {
 800688c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006890:	3301      	adds	r3, #1
 8006892:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8006896:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800689a:	2b1f      	cmp	r3, #31
 800689c:	d9ee      	bls.n	800687c <W25qxx_IsEmptySector+0xa0>
    for ( i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer)) {
 800689e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068a0:	3320      	adds	r3, #32
 80068a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068a4:	4b2c      	ldr	r3, [pc, #176]	; (8006958 <W25qxx_IsEmptySector+0x17c>)
 80068a6:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80068aa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d3b8      	bcc.n	8006822 <W25qxx_IsEmptySector+0x46>
        }
    }
    if ((w25qxx.SectorSize + OffsetInByte) % sizeof(pBuffer) != 0) {
 80068b0:	4b29      	ldr	r3, [pc, #164]	; (8006958 <W25qxx_IsEmptySector+0x17c>)
 80068b2:	f8d3 200f 	ldr.w	r2, [r3, #15]
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	4413      	add	r3, r2
 80068ba:	f003 031f 	and.w	r3, r3, #31
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d038      	beq.n	8006934 <W25qxx_IsEmptySector+0x158>
        i -= sizeof(pBuffer);
 80068c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068c4:	3b20      	subs	r3, #32
 80068c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        for( ; i < w25qxx.SectorSize; i++) {
 80068c8:	e02e      	b.n	8006928 <W25qxx_IsEmptySector+0x14c>

            W25_SELECT();
 80068ca:	f7ff fd1d 	bl	8006308 <W25_SELECT>
            WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 80068ce:	4b22      	ldr	r3, [pc, #136]	; (8006958 <W25qxx_IsEmptySector+0x17c>)
 80068d0:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80068d4:	68fa      	ldr	r2, [r7, #12]
 80068d6:	fb02 f303 	mul.w	r3, r2, r3
 80068da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80068dc:	4413      	add	r3, r2
 80068de:	637b      	str	r3, [r7, #52]	; 0x34
            W25qxx_Spi(DATA_READ);//FAST_READ);
 80068e0:	2003      	movs	r0, #3
 80068e2:	f7ff fd29 	bl	8006338 <W25qxx_Spi>
            //if (w25qxx.ID >= W25Q256) W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
            W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 80068e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068e8:	0c1b      	lsrs	r3, r3, #16
 80068ea:	b2db      	uxtb	r3, r3
 80068ec:	4618      	mov	r0, r3
 80068ee:	f7ff fd23 	bl	8006338 <W25qxx_Spi>
            W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 80068f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068f4:	0a1b      	lsrs	r3, r3, #8
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	4618      	mov	r0, r3
 80068fa:	f7ff fd1d 	bl	8006338 <W25qxx_Spi>
            W25qxx_Spi(WorkAddress & 0xFF);
 80068fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006900:	b2db      	uxtb	r3, r3
 8006902:	4618      	mov	r0, r3
 8006904:	f7ff fd18 	bl	8006338 <W25qxx_Spi>
            //W25qxx_Spi(0);
            HAL_SPI_Receive(portFLASH, pBuffer, 1, min_wait_ms);
 8006908:	4b14      	ldr	r3, [pc, #80]	; (800695c <W25qxx_IsEmptySector+0x180>)
 800690a:	6818      	ldr	r0, [r3, #0]
 800690c:	23fa      	movs	r3, #250	; 0xfa
 800690e:	f107 0114 	add.w	r1, r7, #20
 8006912:	2201      	movs	r2, #1
 8006914:	f004 fe81 	bl	800b61a <HAL_SPI_Receive>
            W25_UNSELECT();
 8006918:	f7ff fd02 	bl	8006320 <W25_UNSELECT>

            if (pBuffer[0] != 0xFF) goto NOT_EMPTY;
 800691c:	7d3b      	ldrb	r3, [r7, #20]
 800691e:	2bff      	cmp	r3, #255	; 0xff
 8006920:	d110      	bne.n	8006944 <W25qxx_IsEmptySector+0x168>
        for( ; i < w25qxx.SectorSize; i++) {
 8006922:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006924:	3301      	adds	r3, #1
 8006926:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006928:	4b0b      	ldr	r3, [pc, #44]	; (8006958 <W25qxx_IsEmptySector+0x17c>)
 800692a:	f8d3 300f 	ldr.w	r3, [r3, #15]
 800692e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006930:	429a      	cmp	r2, r3
 8006932:	d3ca      	bcc.n	80068ca <W25qxx_IsEmptySector+0xee>
#ifdef W25QXX_DEBUG
    Report(1, "w25qxx CheckSector is Empty in %u ms\r\n", HAL_GetTick() - StartTime);
    //W25qxx_Delay(100);
#endif

    w25qxx.Lock = 0;
 8006934:	4b08      	ldr	r3, [pc, #32]	; (8006958 <W25qxx_IsEmptySector+0x17c>)
 8006936:	2200      	movs	r2, #0
 8006938:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return true;
 800693c:	2301      	movs	r3, #1
 800693e:	e007      	b.n	8006950 <W25qxx_IsEmptySector+0x174>
            if (pBuffer[x] != 0xFF) goto NOT_EMPTY;
 8006940:	bf00      	nop
 8006942:	e000      	b.n	8006946 <W25qxx_IsEmptySector+0x16a>
            if (pBuffer[0] != 0xFF) goto NOT_EMPTY;
 8006944:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "w25qxx CheckSector is Not Empty in %u ms\r\n", HAL_GetTick() - StartTime);
    //W25qxx_Delay(100);
#endif

    w25qxx.Lock = 0;
 8006946:	4b04      	ldr	r3, [pc, #16]	; (8006958 <W25qxx_IsEmptySector+0x17c>)
 8006948:	2200      	movs	r2, #0
 800694a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return false;
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	3740      	adds	r7, #64	; 0x40
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}
 8006958:	200035a4 	.word	0x200035a4
 800695c:	2000000c 	.word	0x2000000c

08006960 <W25qxx_WritePage>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b086      	sub	sp, #24
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]
 800696c:	603b      	str	r3, [r7, #0]
    while (w25qxx.Lock) W25qxx_Delay(1);
 800696e:	e002      	b.n	8006976 <W25qxx_WritePage+0x16>
 8006970:	2001      	movs	r0, #1
 8006972:	f000 fad9 	bl	8006f28 <HAL_Delay>
 8006976:	4b4d      	ldr	r3, [pc, #308]	; (8006aac <W25qxx_WritePage+0x14c>)
 8006978:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800697c:	2b00      	cmp	r3, #0
 800697e:	d1f7      	bne.n	8006970 <W25qxx_WritePage+0x10>

    w25qxx.Lock = 1;
 8006980:	4b4a      	ldr	r3, [pc, #296]	; (8006aac <W25qxx_WritePage+0x14c>)
 8006982:	2201      	movs	r2, #1
 8006984:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ( ((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || !NumByteToWrite_up_to_PageSize )
 8006988:	683a      	ldr	r2, [r7, #0]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4413      	add	r3, r2
 800698e:	4a47      	ldr	r2, [pc, #284]	; (8006aac <W25qxx_WritePage+0x14c>)
 8006990:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8006994:	b292      	uxth	r2, r2
 8006996:	4293      	cmp	r3, r2
 8006998:	d802      	bhi.n	80069a0 <W25qxx_WritePage+0x40>
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d107      	bne.n	80069b0 <W25qxx_WritePage+0x50>
                NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80069a0:	4b42      	ldr	r3, [pc, #264]	; (8006aac <W25qxx_WritePage+0x14c>)
 80069a2:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	461a      	mov	r2, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	603b      	str	r3, [r7, #0]
    if ( (OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize )
 80069b0:	687a      	ldr	r2, [r7, #4]
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	4413      	add	r3, r2
 80069b6:	4a3d      	ldr	r2, [pc, #244]	; (8006aac <W25qxx_WritePage+0x14c>)
 80069b8:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 80069bc:	b292      	uxth	r2, r2
 80069be:	4293      	cmp	r3, r2
 80069c0:	d907      	bls.n	80069d2 <W25qxx_WritePage+0x72>
                NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80069c2:	4b3a      	ldr	r3, [pc, #232]	; (8006aac <W25qxx_WritePage+0x14c>)
 80069c4:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80069c8:	b29b      	uxth	r3, r3
 80069ca:	461a      	mov	r2, r3
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	1ad3      	subs	r3, r2, r3
 80069d0:	603b      	str	r3, [r7, #0]
    Report(1, "%s WritePage:0x%X(%u), Offset:%u ,Writes %u Bytes, begin...\r\n",
                 __func__, Page_Address, Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
    uint32_t StartTime = HAL_GetTick();
#endif

    W25qxx_WaitForWriteEnd();
 80069d2:	f7ff fd99 	bl	8006508 <W25qxx_WaitForWriteEnd>
    W25qxx_WriteEnable();
 80069d6:	f7ff fd4b 	bl	8006470 <W25qxx_WriteEnable>

    Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 80069da:	4b34      	ldr	r3, [pc, #208]	; (8006aac <W25qxx_WritePage+0x14c>)
 80069dc:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	461a      	mov	r2, r3
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	fb02 f303 	mul.w	r3, r2, r3
 80069ea:	687a      	ldr	r2, [r7, #4]
 80069ec:	4413      	add	r3, r2
 80069ee:	60bb      	str	r3, [r7, #8]
    W25qxx_Spi((Page_Address & 0xFF00) >> 8);
    W25qxx_Spi(Page_Address&0xFF);
    HAL_SPI_Transmit(portFLASH, pBuffer, NumByteToWrite_up_to_PageSize, min_wait_ms);
    W25_UNSELECT();*/

    uint16_t lens = NumByteToWrite_up_to_PageSize + PAGE_HDR_BYTES;
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	3304      	adds	r3, #4
 80069f6:	82fb      	strh	r3, [r7, #22]
    int idx = 0;
 80069f8:	2300      	movs	r3, #0
 80069fa:	613b      	str	r3, [r7, #16]
    pageTmp[idx++] = PAGE_PROG;
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	1c5a      	adds	r2, r3, #1
 8006a00:	613a      	str	r2, [r7, #16]
 8006a02:	4a2b      	ldr	r2, [pc, #172]	; (8006ab0 <W25qxx_WritePage+0x150>)
 8006a04:	2102      	movs	r1, #2
 8006a06:	54d1      	strb	r1, [r2, r3]
    //if (w25qxx.ID >= W25Q256) pageTmp[idx++] = (Page_Address & 0xFF000000) >> 24;
    pageTmp[idx++] = (Page_Address & 0xFF0000) >> 16;
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	0c19      	lsrs	r1, r3, #16
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	1c5a      	adds	r2, r3, #1
 8006a10:	613a      	str	r2, [r7, #16]
 8006a12:	b2c9      	uxtb	r1, r1
 8006a14:	4a26      	ldr	r2, [pc, #152]	; (8006ab0 <W25qxx_WritePage+0x150>)
 8006a16:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = (Page_Address& 0xFF00) >> 8;
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	0a19      	lsrs	r1, r3, #8
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	1c5a      	adds	r2, r3, #1
 8006a20:	613a      	str	r2, [r7, #16]
 8006a22:	b2c9      	uxtb	r1, r1
 8006a24:	4a22      	ldr	r2, [pc, #136]	; (8006ab0 <W25qxx_WritePage+0x150>)
 8006a26:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = Page_Address & 0xFF;
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	1c5a      	adds	r2, r3, #1
 8006a2c:	613a      	str	r2, [r7, #16]
 8006a2e:	68ba      	ldr	r2, [r7, #8]
 8006a30:	b2d1      	uxtb	r1, r2
 8006a32:	4a1f      	ldr	r2, [pc, #124]	; (8006ab0 <W25qxx_WritePage+0x150>)
 8006a34:	54d1      	strb	r1, [r2, r3]
    memcpy(&pageTmp[PAGE_HDR_BYTES], pBuffer, NumByteToWrite_up_to_PageSize);//w25qxx.PageSize);
 8006a36:	683a      	ldr	r2, [r7, #0]
 8006a38:	68f9      	ldr	r1, [r7, #12]
 8006a3a:	481e      	ldr	r0, [pc, #120]	; (8006ab4 <W25qxx_WritePage+0x154>)
 8006a3c:	f008 fa80 	bl	800ef40 <memcpy>

    spiRdy = 0;
 8006a40:	4b1d      	ldr	r3, [pc, #116]	; (8006ab8 <W25qxx_WritePage+0x158>)
 8006a42:	2200      	movs	r2, #0
 8006a44:	701a      	strb	r2, [r3, #0]

w25_withDMA = 1;
 8006a46:	4b1d      	ldr	r3, [pc, #116]	; (8006abc <W25qxx_WritePage+0x15c>)
 8006a48:	2201      	movs	r2, #1
 8006a4a:	701a      	strb	r2, [r3, #0]
    W25_SELECT();
 8006a4c:	f7ff fc5c 	bl	8006308 <W25_SELECT>
    if (w25_withDMA) {
 8006a50:	4b1a      	ldr	r3, [pc, #104]	; (8006abc <W25qxx_WritePage+0x15c>)
 8006a52:	781b      	ldrb	r3, [r3, #0]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d012      	beq.n	8006a7e <W25qxx_WritePage+0x11e>
    	HAL_SPI_Transmit_DMA(portFLASH, pageTmp, lens);
 8006a58:	4b19      	ldr	r3, [pc, #100]	; (8006ac0 <W25qxx_WritePage+0x160>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	8afa      	ldrh	r2, [r7, #22]
 8006a5e:	4914      	ldr	r1, [pc, #80]	; (8006ab0 <W25qxx_WritePage+0x150>)
 8006a60:	4618      	mov	r0, r3
 8006a62:	f005 f91d 	bl	800bca0 <HAL_SPI_Transmit_DMA>
    	while (!spiRdy) {
 8006a66:	e002      	b.n	8006a6e <W25qxx_WritePage+0x10e>
    		W25qxx_Delay(1);
 8006a68:	2001      	movs	r0, #1
 8006a6a:	f000 fa5d 	bl	8006f28 <HAL_Delay>
    	while (!spiRdy) {
 8006a6e:	4b12      	ldr	r3, [pc, #72]	; (8006ab8 <W25qxx_WritePage+0x158>)
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d0f8      	beq.n	8006a68 <W25qxx_WritePage+0x108>
    	}
w25_withDMA = 0;
 8006a76:	4b11      	ldr	r3, [pc, #68]	; (8006abc <W25qxx_WritePage+0x15c>)
 8006a78:	2200      	movs	r2, #0
 8006a7a:	701a      	strb	r2, [r3, #0]
 8006a7c:	e00d      	b.n	8006a9a <W25qxx_WritePage+0x13a>
    } else {
    	HAL_SPI_Transmit(portFLASH, pageTmp, lens, min_wait_ms);
 8006a7e:	4b10      	ldr	r3, [pc, #64]	; (8006ac0 <W25qxx_WritePage+0x160>)
 8006a80:	6818      	ldr	r0, [r3, #0]
 8006a82:	23fa      	movs	r3, #250	; 0xfa
 8006a84:	8afa      	ldrh	r2, [r7, #22]
 8006a86:	490a      	ldr	r1, [pc, #40]	; (8006ab0 <W25qxx_WritePage+0x150>)
 8006a88:	f004 fc59 	bl	800b33e <HAL_SPI_Transmit>

    	W25_UNSELECT();
 8006a8c:	f7ff fc48 	bl	8006320 <W25_UNSELECT>

    	W25qxx_WaitForWriteEnd();
 8006a90:	f7ff fd3a 	bl	8006508 <W25qxx_WaitForWriteEnd>

    	spiRdy = 1;
 8006a94:	4b08      	ldr	r3, [pc, #32]	; (8006ab8 <W25qxx_WritePage+0x158>)
 8006a96:	2201      	movs	r2, #1
 8006a98:	701a      	strb	r2, [r3, #0]
    	Report(0, "\r\n");
    	Report(1, "%s done after %u ms\r\n", __func__, StartTime);
#endif
    }

    w25qxx.Lock = 0;
 8006a9a:	4b04      	ldr	r3, [pc, #16]	; (8006aac <W25qxx_WritePage+0x14c>)
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8006aa2:	bf00      	nop
 8006aa4:	3718      	adds	r7, #24
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	200035a4 	.word	0x200035a4
 8006ab0:	200035cc 	.word	0x200035cc
 8006ab4:	200035d0 	.word	0x200035d0
 8006ab8:	200001cc 	.word	0x200001cc
 8006abc:	200036d1 	.word	0x200036d1
 8006ac0:	2000000c 	.word	0x2000000c

08006ac4 <W25qxx_WriteSector>:
//------------------------------------------------------------------------------------------
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b088      	sub	sp, #32
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	60b9      	str	r1, [r7, #8]
 8006ace:	607a      	str	r2, [r7, #4]
 8006ad0:	603b      	str	r3, [r7, #0]
    if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || !NumByteToWrite_up_to_SectorSize)
 8006ad2:	4b31      	ldr	r3, [pc, #196]	; (8006b98 <W25qxx_WriteSector+0xd4>)
 8006ad4:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006ad8:	683a      	ldr	r2, [r7, #0]
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d802      	bhi.n	8006ae4 <W25qxx_WriteSector+0x20>
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d103      	bne.n	8006aec <W25qxx_WriteSector+0x28>
                NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8006ae4:	4b2c      	ldr	r3, [pc, #176]	; (8006b98 <W25qxx_WriteSector+0xd4>)
 8006ae6:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006aea:	603b      	str	r3, [r7, #0]
    Report(1, "%s WriteSector:0x%X(%u), Offset:%u ,Write %u Bytes, begin...\r\n",
                 __func__, Sector_Address, Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
    //W25qxx_Delay(100);
#endif

    if (OffsetInByte >= w25qxx.SectorSize) {
 8006aec:	4b2a      	ldr	r3, [pc, #168]	; (8006b98 <W25qxx_WriteSector+0xd4>)
 8006aee:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d24b      	bcs.n	8006b90 <W25qxx_WriteSector+0xcc>
        return;
    }

    int32_t BytesToWrite;
    uint32_t LocalOffset, StartPage;
    if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	441a      	add	r2, r3
 8006afe:	4b26      	ldr	r3, [pc, #152]	; (8006b98 <W25qxx_WriteSector+0xd4>)
 8006b00:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d906      	bls.n	8006b16 <W25qxx_WriteSector+0x52>
        BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8006b08:	4b23      	ldr	r3, [pc, #140]	; (8006b98 <W25qxx_WriteSector+0xd4>)
 8006b0a:	f8d3 200f 	ldr.w	r2, [r3, #15]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	1ad3      	subs	r3, r2, r3
 8006b12:	61fb      	str	r3, [r7, #28]
 8006b14:	e001      	b.n	8006b1a <W25qxx_WriteSector+0x56>
    else
        BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	61fb      	str	r3, [r7, #28]
    StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8006b1a:	68b8      	ldr	r0, [r7, #8]
 8006b1c:	f7ff fe46 	bl	80067ac <W25qxx_SectorToPage>
 8006b20:	4602      	mov	r2, r0
 8006b22:	4b1d      	ldr	r3, [pc, #116]	; (8006b98 <W25qxx_WriteSector+0xd4>)
 8006b24:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	4619      	mov	r1, r3
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006b32:	4413      	add	r3, r2
 8006b34:	617b      	str	r3, [r7, #20]
    LocalOffset = OffsetInByte % w25qxx.PageSize;
 8006b36:	4b18      	ldr	r3, [pc, #96]	; (8006b98 <W25qxx_WriteSector+0xd4>)
 8006b38:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	461a      	mov	r2, r3
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	fbb3 f1f2 	udiv	r1, r3, r2
 8006b46:	fb01 f202 	mul.w	r2, r1, r2
 8006b4a:	1a9b      	subs	r3, r3, r2
 8006b4c:	61bb      	str	r3, [r7, #24]

    do
    {
        W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	69ba      	ldr	r2, [r7, #24]
 8006b52:	6979      	ldr	r1, [r7, #20]
 8006b54:	68f8      	ldr	r0, [r7, #12]
 8006b56:	f7ff ff03 	bl	8006960 <W25qxx_WritePage>
        StartPage++;
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	617b      	str	r3, [r7, #20]
        BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8006b60:	4b0d      	ldr	r3, [pc, #52]	; (8006b98 <W25qxx_WriteSector+0xd4>)
 8006b62:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	461a      	mov	r2, r3
 8006b6a:	69bb      	ldr	r3, [r7, #24]
 8006b6c:	1a9a      	subs	r2, r3, r2
 8006b6e:	69fb      	ldr	r3, [r7, #28]
 8006b70:	4413      	add	r3, r2
 8006b72:	61fb      	str	r3, [r7, #28]
        pBuffer += w25qxx.PageSize;
 8006b74:	4b08      	ldr	r3, [pc, #32]	; (8006b98 <W25qxx_WriteSector+0xd4>)
 8006b76:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	4413      	add	r3, r2
 8006b82:	60fb      	str	r3, [r7, #12]
        LocalOffset = 0;
 8006b84:	2300      	movs	r3, #0
 8006b86:	61bb      	str	r3, [r7, #24]
    } while(BytesToWrite > 0);
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	dcdf      	bgt.n	8006b4e <W25qxx_WriteSector+0x8a>
 8006b8e:	e000      	b.n	8006b92 <W25qxx_WriteSector+0xce>
        return;
 8006b90:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "%s Done\r\n", __func__);
    //W25qxx_Delay(100);
#endif

}
 8006b92:	3720      	adds	r7, #32
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}
 8006b98:	200035a4 	.word	0x200035a4

08006b9c <W25qxx_ReadPage>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b088      	sub	sp, #32
 8006ba0:	af02      	add	r7, sp, #8
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	60b9      	str	r1, [r7, #8]
 8006ba6:	607a      	str	r2, [r7, #4]
 8006ba8:	603b      	str	r3, [r7, #0]
    while (w25qxx.Lock) W25qxx_Delay(1);
 8006baa:	e002      	b.n	8006bb2 <W25qxx_ReadPage+0x16>
 8006bac:	2001      	movs	r0, #1
 8006bae:	f000 f9bb 	bl	8006f28 <HAL_Delay>
 8006bb2:	4b51      	ldr	r3, [pc, #324]	; (8006cf8 <W25qxx_ReadPage+0x15c>)
 8006bb4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d1f7      	bne.n	8006bac <W25qxx_ReadPage+0x10>

    w25qxx.Lock = 1;
 8006bbc:	4b4e      	ldr	r3, [pc, #312]	; (8006cf8 <W25qxx_ReadPage+0x15c>)
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || !NumByteToRead_up_to_PageSize)
 8006bc4:	4b4c      	ldr	r3, [pc, #304]	; (8006cf8 <W25qxx_ReadPage+0x15c>)
 8006bc6:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	461a      	mov	r2, r3
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d802      	bhi.n	8006bda <W25qxx_ReadPage+0x3e>
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d104      	bne.n	8006be4 <W25qxx_ReadPage+0x48>
        NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8006bda:	4b47      	ldr	r3, [pc, #284]	; (8006cf8 <W25qxx_ReadPage+0x15c>)
 8006bdc:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	603b      	str	r3, [r7, #0]
    if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	4413      	add	r3, r2
 8006bea:	4a43      	ldr	r2, [pc, #268]	; (8006cf8 <W25qxx_ReadPage+0x15c>)
 8006bec:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8006bf0:	b292      	uxth	r2, r2
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d907      	bls.n	8006c06 <W25qxx_ReadPage+0x6a>
        NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8006bf6:	4b40      	ldr	r3, [pc, #256]	; (8006cf8 <W25qxx_ReadPage+0x15c>)
 8006bf8:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	461a      	mov	r2, r3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	1ad3      	subs	r3, r2, r3
 8006c04:	603b      	str	r3, [r7, #0]
                 __func__, Page_Address, Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
    //W25qxx_Delay(100);
    uint32_t StartTime = HAL_GetTick();
#endif

    Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8006c06:	4b3c      	ldr	r3, [pc, #240]	; (8006cf8 <W25qxx_ReadPage+0x15c>)
 8006c08:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	461a      	mov	r2, r3
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	fb02 f303 	mul.w	r3, r2, r3
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	4413      	add	r3, r2
 8006c1a:	60bb      	str	r3, [r7, #8]
    W25qxx_Spi(Page_Address & 0xFF);
    //W25qxx_Spi(0);
    HAL_SPI_Receive(portFLASH, pBuffer, NumByteToRead_up_to_PageSize, min_wait_ms);
    W25_UNSELECT();
    */
    memset(pageTmp, 0, sizeof(pageTmp));
 8006c1c:	f240 1205 	movw	r2, #261	; 0x105
 8006c20:	2100      	movs	r1, #0
 8006c22:	4836      	ldr	r0, [pc, #216]	; (8006cfc <W25qxx_ReadPage+0x160>)
 8006c24:	f008 f99a 	bl	800ef5c <memset>
    uint16_t lens = NumByteToRead_up_to_PageSize + PAGE_HDR_BYTES;// + 1;
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	3304      	adds	r3, #4
 8006c2e:	82fb      	strh	r3, [r7, #22]
    int idx = 0;
 8006c30:	2300      	movs	r3, #0
 8006c32:	613b      	str	r3, [r7, #16]
    pageTmp[idx++] = DATA_READ;//FAST_READ;
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	1c5a      	adds	r2, r3, #1
 8006c38:	613a      	str	r2, [r7, #16]
 8006c3a:	4a30      	ldr	r2, [pc, #192]	; (8006cfc <W25qxx_ReadPage+0x160>)
 8006c3c:	2103      	movs	r1, #3
 8006c3e:	54d1      	strb	r1, [r2, r3]
    //if (w25qxx.ID >= W25Q256) pageTmp[idx++] = (Page_Address & 0xFF000000) >> 24;
    pageTmp[idx++] = (Page_Address & 0xFF0000) >> 16;
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	0c19      	lsrs	r1, r3, #16
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	1c5a      	adds	r2, r3, #1
 8006c48:	613a      	str	r2, [r7, #16]
 8006c4a:	b2c9      	uxtb	r1, r1
 8006c4c:	4a2b      	ldr	r2, [pc, #172]	; (8006cfc <W25qxx_ReadPage+0x160>)
 8006c4e:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = (Page_Address& 0xFF00) >> 8;
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	0a19      	lsrs	r1, r3, #8
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	1c5a      	adds	r2, r3, #1
 8006c58:	613a      	str	r2, [r7, #16]
 8006c5a:	b2c9      	uxtb	r1, r1
 8006c5c:	4a27      	ldr	r2, [pc, #156]	; (8006cfc <W25qxx_ReadPage+0x160>)
 8006c5e:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = Page_Address & 0xFF;
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	1c5a      	adds	r2, r3, #1
 8006c64:	613a      	str	r2, [r7, #16]
 8006c66:	68ba      	ldr	r2, [r7, #8]
 8006c68:	b2d1      	uxtb	r1, r2
 8006c6a:	4a24      	ldr	r2, [pc, #144]	; (8006cfc <W25qxx_ReadPage+0x160>)
 8006c6c:	54d1      	strb	r1, [r2, r3]
    //pageTmp[idx++] = 0;
    spiRdy = 0;
 8006c6e:	4b24      	ldr	r3, [pc, #144]	; (8006d00 <W25qxx_ReadPage+0x164>)
 8006c70:	2200      	movs	r2, #0
 8006c72:	701a      	strb	r2, [r3, #0]

w25_withDMA = 1;
 8006c74:	4b23      	ldr	r3, [pc, #140]	; (8006d04 <W25qxx_ReadPage+0x168>)
 8006c76:	2201      	movs	r2, #1
 8006c78:	701a      	strb	r2, [r3, #0]
    W25_SELECT();
 8006c7a:	f7ff fb45 	bl	8006308 <W25_SELECT>
    if (w25_withDMA) {
 8006c7e:	4b21      	ldr	r3, [pc, #132]	; (8006d04 <W25qxx_ReadPage+0x168>)
 8006c80:	781b      	ldrb	r3, [r3, #0]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d012      	beq.n	8006cac <W25qxx_ReadPage+0x110>
    	HAL_SPI_TransmitReceive_DMA(portFLASH, pageTmp, pageTmp, lens);
 8006c86:	4b20      	ldr	r3, [pc, #128]	; (8006d08 <W25qxx_ReadPage+0x16c>)
 8006c88:	6818      	ldr	r0, [r3, #0]
 8006c8a:	8afb      	ldrh	r3, [r7, #22]
 8006c8c:	4a1b      	ldr	r2, [pc, #108]	; (8006cfc <W25qxx_ReadPage+0x160>)
 8006c8e:	491b      	ldr	r1, [pc, #108]	; (8006cfc <W25qxx_ReadPage+0x160>)
 8006c90:	f005 f8fa 	bl	800be88 <HAL_SPI_TransmitReceive_DMA>
    	while (!spiRdy) {
 8006c94:	e002      	b.n	8006c9c <W25qxx_ReadPage+0x100>
    		W25qxx_Delay(1);
 8006c96:	2001      	movs	r0, #1
 8006c98:	f000 f946 	bl	8006f28 <HAL_Delay>
    	while (!spiRdy) {
 8006c9c:	4b18      	ldr	r3, [pc, #96]	; (8006d00 <W25qxx_ReadPage+0x164>)
 8006c9e:	781b      	ldrb	r3, [r3, #0]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d0f8      	beq.n	8006c96 <W25qxx_ReadPage+0xfa>
    	}
w25_withDMA = 0;
 8006ca4:	4b17      	ldr	r3, [pc, #92]	; (8006d04 <W25qxx_ReadPage+0x168>)
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	701a      	strb	r2, [r3, #0]
 8006caa:	e017      	b.n	8006cdc <W25qxx_ReadPage+0x140>
    } else {
    	if (HAL_SPI_TransmitReceive(portFLASH, pageTmp, pageTmp, lens, min_wait_ms) != HAL_OK) devError |= devSPI;
 8006cac:	4b16      	ldr	r3, [pc, #88]	; (8006d08 <W25qxx_ReadPage+0x16c>)
 8006cae:	6818      	ldr	r0, [r3, #0]
 8006cb0:	22fa      	movs	r2, #250	; 0xfa
 8006cb2:	8afb      	ldrh	r3, [r7, #22]
 8006cb4:	9200      	str	r2, [sp, #0]
 8006cb6:	4a11      	ldr	r2, [pc, #68]	; (8006cfc <W25qxx_ReadPage+0x160>)
 8006cb8:	4910      	ldr	r1, [pc, #64]	; (8006cfc <W25qxx_ReadPage+0x160>)
 8006cba:	f004 fdde 	bl	800b87a <HAL_SPI_TransmitReceive>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d006      	beq.n	8006cd2 <W25qxx_ReadPage+0x136>
 8006cc4:	4b11      	ldr	r3, [pc, #68]	; (8006d0c <W25qxx_ReadPage+0x170>)
 8006cc6:	881b      	ldrh	r3, [r3, #0]
 8006cc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ccc:	b29a      	uxth	r2, r3
 8006cce:	4b0f      	ldr	r3, [pc, #60]	; (8006d0c <W25qxx_ReadPage+0x170>)
 8006cd0:	801a      	strh	r2, [r3, #0]
    	W25_UNSELECT();
 8006cd2:	f7ff fb25 	bl	8006320 <W25_UNSELECT>

    	spiRdy = 1;
 8006cd6:	4b0a      	ldr	r3, [pc, #40]	; (8006d00 <W25qxx_ReadPage+0x164>)
 8006cd8:	2201      	movs	r2, #1
 8006cda:	701a      	strb	r2, [r3, #0]
    }
	memcpy(pBuffer, &pageTmp[PAGE_HDR_BYTES], NumByteToRead_up_to_PageSize);//w25qxx.PageSize);
 8006cdc:	683a      	ldr	r2, [r7, #0]
 8006cde:	490c      	ldr	r1, [pc, #48]	; (8006d10 <W25qxx_ReadPage+0x174>)
 8006ce0:	68f8      	ldr	r0, [r7, #12]
 8006ce2:	f008 f92d 	bl	800ef40 <memcpy>
    	Report(0, "\r\n");
    	Report(1, "%s done after %u ms\r\n", __func__, StartTime);
#endif


    w25qxx.Lock = 0;
 8006ce6:	4b04      	ldr	r3, [pc, #16]	; (8006cf8 <W25qxx_ReadPage+0x15c>)
 8006ce8:	2200      	movs	r2, #0
 8006cea:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8006cee:	bf00      	nop
 8006cf0:	3718      	adds	r7, #24
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	200035a4 	.word	0x200035a4
 8006cfc:	200035cc 	.word	0x200035cc
 8006d00:	200001cc 	.word	0x200001cc
 8006d04:	200036d1 	.word	0x200036d1
 8006d08:	2000000c 	.word	0x2000000c
 8006d0c:	20001944 	.word	0x20001944
 8006d10:	200035d0 	.word	0x200035d0

08006d14 <W25qxx_ReadSector>:
//------------------------------------------------------------------------------------------
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b088      	sub	sp, #32
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	60f8      	str	r0, [r7, #12]
 8006d1c:	60b9      	str	r1, [r7, #8]
 8006d1e:	607a      	str	r2, [r7, #4]
 8006d20:	603b      	str	r3, [r7, #0]
    if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || !NumByteToRead_up_to_SectorSize)
 8006d22:	4b31      	ldr	r3, [pc, #196]	; (8006de8 <W25qxx_ReadSector+0xd4>)
 8006d24:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006d28:	683a      	ldr	r2, [r7, #0]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d802      	bhi.n	8006d34 <W25qxx_ReadSector+0x20>
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d103      	bne.n	8006d3c <W25qxx_ReadSector+0x28>
                NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8006d34:	4b2c      	ldr	r3, [pc, #176]	; (8006de8 <W25qxx_ReadSector+0xd4>)
 8006d36:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006d3a:	603b      	str	r3, [r7, #0]
    Report(1, "%s:0x%X(%u), Offset:%u ,Read %u Bytes, begin...\r\n",
                 __func__, Sector_Address, Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
    //W25qxx_Delay(100);
#endif

    if (OffsetInByte >= w25qxx.SectorSize) {
 8006d3c:	4b2a      	ldr	r3, [pc, #168]	; (8006de8 <W25qxx_ReadSector+0xd4>)
 8006d3e:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	429a      	cmp	r2, r3
 8006d46:	d24b      	bcs.n	8006de0 <W25qxx_ReadSector+0xcc>
        return;
    }

    int32_t BytesToRead;
    uint32_t LocalOffset, StartPage;
    if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	441a      	add	r2, r3
 8006d4e:	4b26      	ldr	r3, [pc, #152]	; (8006de8 <W25qxx_ReadSector+0xd4>)
 8006d50:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d906      	bls.n	8006d66 <W25qxx_ReadSector+0x52>
        BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8006d58:	4b23      	ldr	r3, [pc, #140]	; (8006de8 <W25qxx_ReadSector+0xd4>)
 8006d5a:	f8d3 200f 	ldr.w	r2, [r3, #15]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	1ad3      	subs	r3, r2, r3
 8006d62:	61fb      	str	r3, [r7, #28]
 8006d64:	e001      	b.n	8006d6a <W25qxx_ReadSector+0x56>
    else
        BytesToRead = NumByteToRead_up_to_SectorSize;
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	61fb      	str	r3, [r7, #28]
    StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8006d6a:	68b8      	ldr	r0, [r7, #8]
 8006d6c:	f7ff fd1e 	bl	80067ac <W25qxx_SectorToPage>
 8006d70:	4602      	mov	r2, r0
 8006d72:	4b1d      	ldr	r3, [pc, #116]	; (8006de8 <W25qxx_ReadSector+0xd4>)
 8006d74:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	4619      	mov	r1, r3
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006d82:	4413      	add	r3, r2
 8006d84:	617b      	str	r3, [r7, #20]
    LocalOffset = OffsetInByte % w25qxx.PageSize;
 8006d86:	4b18      	ldr	r3, [pc, #96]	; (8006de8 <W25qxx_ReadSector+0xd4>)
 8006d88:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	461a      	mov	r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	fbb3 f1f2 	udiv	r1, r3, r2
 8006d96:	fb01 f202 	mul.w	r2, r1, r2
 8006d9a:	1a9b      	subs	r3, r3, r2
 8006d9c:	61bb      	str	r3, [r7, #24]
    do {
        W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8006d9e:	69fb      	ldr	r3, [r7, #28]
 8006da0:	69ba      	ldr	r2, [r7, #24]
 8006da2:	6979      	ldr	r1, [r7, #20]
 8006da4:	68f8      	ldr	r0, [r7, #12]
 8006da6:	f7ff fef9 	bl	8006b9c <W25qxx_ReadPage>
        StartPage++;
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	3301      	adds	r3, #1
 8006dae:	617b      	str	r3, [r7, #20]
        BytesToRead -= w25qxx.PageSize - LocalOffset;
 8006db0:	4b0d      	ldr	r3, [pc, #52]	; (8006de8 <W25qxx_ReadSector+0xd4>)
 8006db2:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	461a      	mov	r2, r3
 8006dba:	69bb      	ldr	r3, [r7, #24]
 8006dbc:	1a9a      	subs	r2, r3, r2
 8006dbe:	69fb      	ldr	r3, [r7, #28]
 8006dc0:	4413      	add	r3, r2
 8006dc2:	61fb      	str	r3, [r7, #28]
        pBuffer += w25qxx.PageSize;
 8006dc4:	4b08      	ldr	r3, [pc, #32]	; (8006de8 <W25qxx_ReadSector+0xd4>)
 8006dc6:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	461a      	mov	r2, r3
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	4413      	add	r3, r2
 8006dd2:	60fb      	str	r3, [r7, #12]
        LocalOffset = 0;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	61bb      	str	r3, [r7, #24]
    } while(BytesToRead > 0);
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	dcdf      	bgt.n	8006d9e <W25qxx_ReadSector+0x8a>
 8006dde:	e000      	b.n	8006de2 <W25qxx_ReadSector+0xce>
        return;
 8006de0:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "%s done\r\n", __func__);
    //W25qxx_Delay(100);
#endif

}
 8006de2:	3720      	adds	r7, #32
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	200035a4 	.word	0x200035a4

08006dec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8006dec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006e24 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006df0:	f7ff fa78 	bl	80062e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006df4:	480c      	ldr	r0, [pc, #48]	; (8006e28 <LoopForever+0x6>)
  ldr r1, =_edata
 8006df6:	490d      	ldr	r1, [pc, #52]	; (8006e2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8006df8:	4a0d      	ldr	r2, [pc, #52]	; (8006e30 <LoopForever+0xe>)
  movs r3, #0
 8006dfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006dfc:	e002      	b.n	8006e04 <LoopCopyDataInit>

08006dfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006dfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006e00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006e02:	3304      	adds	r3, #4

08006e04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006e04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006e06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006e08:	d3f9      	bcc.n	8006dfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006e0a:	4a0a      	ldr	r2, [pc, #40]	; (8006e34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006e0c:	4c0a      	ldr	r4, [pc, #40]	; (8006e38 <LoopForever+0x16>)
  movs r3, #0
 8006e0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006e10:	e001      	b.n	8006e16 <LoopFillZerobss>

08006e12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006e12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006e14:	3204      	adds	r2, #4

08006e16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006e16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006e18:	d3fb      	bcc.n	8006e12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006e1a:	f008 f85d 	bl	800eed8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006e1e:	f7fb f93d 	bl	800209c <main>

08006e22 <LoopForever>:

LoopForever:
    b LoopForever
 8006e22:	e7fe      	b.n	8006e22 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8006e24:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8006e28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006e2c:	20000418 	.word	0x20000418
  ldr r2, =_sidata
 8006e30:	0801505c 	.word	0x0801505c
  ldr r2, =_sbss
 8006e34:	20000418 	.word	0x20000418
  ldr r4, =_ebss
 8006e38:	200036e8 	.word	0x200036e8

08006e3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006e3c:	e7fe      	b.n	8006e3c <ADC1_2_IRQHandler>

08006e3e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006e3e:	b580      	push	{r7, lr}
 8006e40:	b082      	sub	sp, #8
 8006e42:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006e44:	2300      	movs	r3, #0
 8006e46:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006e48:	2003      	movs	r0, #3
 8006e4a:	f000 f9a5 	bl	8007198 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006e4e:	200f      	movs	r0, #15
 8006e50:	f000 f80e 	bl	8006e70 <HAL_InitTick>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d002      	beq.n	8006e60 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	71fb      	strb	r3, [r7, #7]
 8006e5e:	e001      	b.n	8006e64 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006e60:	f7fe fd4a 	bl	80058f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006e64:	79fb      	ldrb	r3, [r7, #7]
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3708      	adds	r7, #8
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd80      	pop	{r7, pc}
	...

08006e70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b084      	sub	sp, #16
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8006e7c:	4b17      	ldr	r3, [pc, #92]	; (8006edc <HAL_InitTick+0x6c>)
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d023      	beq.n	8006ecc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8006e84:	4b16      	ldr	r3, [pc, #88]	; (8006ee0 <HAL_InitTick+0x70>)
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	4b14      	ldr	r3, [pc, #80]	; (8006edc <HAL_InitTick+0x6c>)
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e92:	fbb3 f3f1 	udiv	r3, r3, r1
 8006e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f000 f9bf 	bl	800721e <HAL_SYSTICK_Config>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d10f      	bne.n	8006ec6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2b0f      	cmp	r3, #15
 8006eaa:	d809      	bhi.n	8006ec0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006eac:	2200      	movs	r2, #0
 8006eae:	6879      	ldr	r1, [r7, #4]
 8006eb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006eb4:	f000 f97b 	bl	80071ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006eb8:	4a0a      	ldr	r2, [pc, #40]	; (8006ee4 <HAL_InitTick+0x74>)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6013      	str	r3, [r2, #0]
 8006ebe:	e007      	b.n	8006ed0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	73fb      	strb	r3, [r7, #15]
 8006ec4:	e004      	b.n	8006ed0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	73fb      	strb	r3, [r7, #15]
 8006eca:	e001      	b.n	8006ed0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3710      	adds	r7, #16
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
 8006eda:	bf00      	nop
 8006edc:	20000240 	.word	0x20000240
 8006ee0:	2000020c 	.word	0x2000020c
 8006ee4:	2000023c 	.word	0x2000023c

08006ee8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006eec:	4b06      	ldr	r3, [pc, #24]	; (8006f08 <HAL_IncTick+0x20>)
 8006eee:	781b      	ldrb	r3, [r3, #0]
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	4b06      	ldr	r3, [pc, #24]	; (8006f0c <HAL_IncTick+0x24>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4413      	add	r3, r2
 8006ef8:	4a04      	ldr	r2, [pc, #16]	; (8006f0c <HAL_IncTick+0x24>)
 8006efa:	6013      	str	r3, [r2, #0]
}
 8006efc:	bf00      	nop
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr
 8006f06:	bf00      	nop
 8006f08:	20000240 	.word	0x20000240
 8006f0c:	200036d4 	.word	0x200036d4

08006f10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006f10:	b480      	push	{r7}
 8006f12:	af00      	add	r7, sp, #0
  return uwTick;
 8006f14:	4b03      	ldr	r3, [pc, #12]	; (8006f24 <HAL_GetTick+0x14>)
 8006f16:	681b      	ldr	r3, [r3, #0]
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop
 8006f24:	200036d4 	.word	0x200036d4

08006f28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b084      	sub	sp, #16
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006f30:	f7ff ffee 	bl	8006f10 <HAL_GetTick>
 8006f34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f40:	d005      	beq.n	8006f4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8006f42:	4b0a      	ldr	r3, [pc, #40]	; (8006f6c <HAL_Delay+0x44>)
 8006f44:	781b      	ldrb	r3, [r3, #0]
 8006f46:	461a      	mov	r2, r3
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	4413      	add	r3, r2
 8006f4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006f4e:	bf00      	nop
 8006f50:	f7ff ffde 	bl	8006f10 <HAL_GetTick>
 8006f54:	4602      	mov	r2, r0
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	1ad3      	subs	r3, r2, r3
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d8f7      	bhi.n	8006f50 <HAL_Delay+0x28>
  {
  }
}
 8006f60:	bf00      	nop
 8006f62:	bf00      	nop
 8006f64:	3710      	adds	r7, #16
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
 8006f6a:	bf00      	nop
 8006f6c:	20000240 	.word	0x20000240

08006f70 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8006f70:	b480      	push	{r7}
 8006f72:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8006f74:	4b05      	ldr	r3, [pc, #20]	; (8006f8c <HAL_SuspendTick+0x1c>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a04      	ldr	r2, [pc, #16]	; (8006f8c <HAL_SuspendTick+0x1c>)
 8006f7a:	f023 0302 	bic.w	r3, r3, #2
 8006f7e:	6013      	str	r3, [r2, #0]
}
 8006f80:	bf00      	nop
 8006f82:	46bd      	mov	sp, r7
 8006f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop
 8006f8c:	e000e010 	.word	0xe000e010

08006f90 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8006f90:	b480      	push	{r7}
 8006f92:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8006f94:	4b05      	ldr	r3, [pc, #20]	; (8006fac <HAL_ResumeTick+0x1c>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a04      	ldr	r2, [pc, #16]	; (8006fac <HAL_ResumeTick+0x1c>)
 8006f9a:	f043 0302 	orr.w	r3, r3, #2
 8006f9e:	6013      	str	r3, [r2, #0]
}
 8006fa0:	bf00      	nop
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr
 8006faa:	bf00      	nop
 8006fac:	e000e010 	.word	0xe000e010

08006fb0 <__NVIC_SetPriorityGrouping>:
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b085      	sub	sp, #20
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f003 0307 	and.w	r3, r3, #7
 8006fbe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006fc0:	4b0c      	ldr	r3, [pc, #48]	; (8006ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8006fc2:	68db      	ldr	r3, [r3, #12]
 8006fc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006fc6:	68ba      	ldr	r2, [r7, #8]
 8006fc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006fcc:	4013      	ands	r3, r2
 8006fce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006fd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006fdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006fe0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006fe2:	4a04      	ldr	r2, [pc, #16]	; (8006ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	60d3      	str	r3, [r2, #12]
}
 8006fe8:	bf00      	nop
 8006fea:	3714      	adds	r7, #20
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr
 8006ff4:	e000ed00 	.word	0xe000ed00

08006ff8 <__NVIC_GetPriorityGrouping>:
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006ffc:	4b04      	ldr	r3, [pc, #16]	; (8007010 <__NVIC_GetPriorityGrouping+0x18>)
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	0a1b      	lsrs	r3, r3, #8
 8007002:	f003 0307 	and.w	r3, r3, #7
}
 8007006:	4618      	mov	r0, r3
 8007008:	46bd      	mov	sp, r7
 800700a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700e:	4770      	bx	lr
 8007010:	e000ed00 	.word	0xe000ed00

08007014 <__NVIC_EnableIRQ>:
{
 8007014:	b480      	push	{r7}
 8007016:	b083      	sub	sp, #12
 8007018:	af00      	add	r7, sp, #0
 800701a:	4603      	mov	r3, r0
 800701c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800701e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007022:	2b00      	cmp	r3, #0
 8007024:	db0b      	blt.n	800703e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007026:	79fb      	ldrb	r3, [r7, #7]
 8007028:	f003 021f 	and.w	r2, r3, #31
 800702c:	4907      	ldr	r1, [pc, #28]	; (800704c <__NVIC_EnableIRQ+0x38>)
 800702e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007032:	095b      	lsrs	r3, r3, #5
 8007034:	2001      	movs	r0, #1
 8007036:	fa00 f202 	lsl.w	r2, r0, r2
 800703a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800703e:	bf00      	nop
 8007040:	370c      	adds	r7, #12
 8007042:	46bd      	mov	sp, r7
 8007044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007048:	4770      	bx	lr
 800704a:	bf00      	nop
 800704c:	e000e100 	.word	0xe000e100

08007050 <__NVIC_DisableIRQ>:
{
 8007050:	b480      	push	{r7}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	4603      	mov	r3, r0
 8007058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800705a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800705e:	2b00      	cmp	r3, #0
 8007060:	db12      	blt.n	8007088 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007062:	79fb      	ldrb	r3, [r7, #7]
 8007064:	f003 021f 	and.w	r2, r3, #31
 8007068:	490a      	ldr	r1, [pc, #40]	; (8007094 <__NVIC_DisableIRQ+0x44>)
 800706a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800706e:	095b      	lsrs	r3, r3, #5
 8007070:	2001      	movs	r0, #1
 8007072:	fa00 f202 	lsl.w	r2, r0, r2
 8007076:	3320      	adds	r3, #32
 8007078:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800707c:	f3bf 8f4f 	dsb	sy
}
 8007080:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007082:	f3bf 8f6f 	isb	sy
}
 8007086:	bf00      	nop
}
 8007088:	bf00      	nop
 800708a:	370c      	adds	r7, #12
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr
 8007094:	e000e100 	.word	0xe000e100

08007098 <__NVIC_SetPriority>:
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	4603      	mov	r3, r0
 80070a0:	6039      	str	r1, [r7, #0]
 80070a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80070a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	db0a      	blt.n	80070c2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	b2da      	uxtb	r2, r3
 80070b0:	490c      	ldr	r1, [pc, #48]	; (80070e4 <__NVIC_SetPriority+0x4c>)
 80070b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070b6:	0112      	lsls	r2, r2, #4
 80070b8:	b2d2      	uxtb	r2, r2
 80070ba:	440b      	add	r3, r1
 80070bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80070c0:	e00a      	b.n	80070d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	b2da      	uxtb	r2, r3
 80070c6:	4908      	ldr	r1, [pc, #32]	; (80070e8 <__NVIC_SetPriority+0x50>)
 80070c8:	79fb      	ldrb	r3, [r7, #7]
 80070ca:	f003 030f 	and.w	r3, r3, #15
 80070ce:	3b04      	subs	r3, #4
 80070d0:	0112      	lsls	r2, r2, #4
 80070d2:	b2d2      	uxtb	r2, r2
 80070d4:	440b      	add	r3, r1
 80070d6:	761a      	strb	r2, [r3, #24]
}
 80070d8:	bf00      	nop
 80070da:	370c      	adds	r7, #12
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr
 80070e4:	e000e100 	.word	0xe000e100
 80070e8:	e000ed00 	.word	0xe000ed00

080070ec <NVIC_EncodePriority>:
{
 80070ec:	b480      	push	{r7}
 80070ee:	b089      	sub	sp, #36	; 0x24
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	60f8      	str	r0, [r7, #12]
 80070f4:	60b9      	str	r1, [r7, #8]
 80070f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f003 0307 	and.w	r3, r3, #7
 80070fe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	f1c3 0307 	rsb	r3, r3, #7
 8007106:	2b04      	cmp	r3, #4
 8007108:	bf28      	it	cs
 800710a:	2304      	movcs	r3, #4
 800710c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800710e:	69fb      	ldr	r3, [r7, #28]
 8007110:	3304      	adds	r3, #4
 8007112:	2b06      	cmp	r3, #6
 8007114:	d902      	bls.n	800711c <NVIC_EncodePriority+0x30>
 8007116:	69fb      	ldr	r3, [r7, #28]
 8007118:	3b03      	subs	r3, #3
 800711a:	e000      	b.n	800711e <NVIC_EncodePriority+0x32>
 800711c:	2300      	movs	r3, #0
 800711e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007120:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007124:	69bb      	ldr	r3, [r7, #24]
 8007126:	fa02 f303 	lsl.w	r3, r2, r3
 800712a:	43da      	mvns	r2, r3
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	401a      	ands	r2, r3
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007134:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	fa01 f303 	lsl.w	r3, r1, r3
 800713e:	43d9      	mvns	r1, r3
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007144:	4313      	orrs	r3, r2
}
 8007146:	4618      	mov	r0, r3
 8007148:	3724      	adds	r7, #36	; 0x24
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr
	...

08007154 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b082      	sub	sp, #8
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	3b01      	subs	r3, #1
 8007160:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007164:	d301      	bcc.n	800716a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007166:	2301      	movs	r3, #1
 8007168:	e00f      	b.n	800718a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800716a:	4a0a      	ldr	r2, [pc, #40]	; (8007194 <SysTick_Config+0x40>)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	3b01      	subs	r3, #1
 8007170:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007172:	210f      	movs	r1, #15
 8007174:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007178:	f7ff ff8e 	bl	8007098 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800717c:	4b05      	ldr	r3, [pc, #20]	; (8007194 <SysTick_Config+0x40>)
 800717e:	2200      	movs	r2, #0
 8007180:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007182:	4b04      	ldr	r3, [pc, #16]	; (8007194 <SysTick_Config+0x40>)
 8007184:	2207      	movs	r2, #7
 8007186:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007188:	2300      	movs	r3, #0
}
 800718a:	4618      	mov	r0, r3
 800718c:	3708      	adds	r7, #8
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	e000e010 	.word	0xe000e010

08007198 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b082      	sub	sp, #8
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f7ff ff05 	bl	8006fb0 <__NVIC_SetPriorityGrouping>
}
 80071a6:	bf00      	nop
 80071a8:	3708      	adds	r7, #8
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}

080071ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80071ae:	b580      	push	{r7, lr}
 80071b0:	b086      	sub	sp, #24
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	4603      	mov	r3, r0
 80071b6:	60b9      	str	r1, [r7, #8]
 80071b8:	607a      	str	r2, [r7, #4]
 80071ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80071bc:	2300      	movs	r3, #0
 80071be:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80071c0:	f7ff ff1a 	bl	8006ff8 <__NVIC_GetPriorityGrouping>
 80071c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	68b9      	ldr	r1, [r7, #8]
 80071ca:	6978      	ldr	r0, [r7, #20]
 80071cc:	f7ff ff8e 	bl	80070ec <NVIC_EncodePriority>
 80071d0:	4602      	mov	r2, r0
 80071d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80071d6:	4611      	mov	r1, r2
 80071d8:	4618      	mov	r0, r3
 80071da:	f7ff ff5d 	bl	8007098 <__NVIC_SetPriority>
}
 80071de:	bf00      	nop
 80071e0:	3718      	adds	r7, #24
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	b082      	sub	sp, #8
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	4603      	mov	r3, r0
 80071ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80071f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071f4:	4618      	mov	r0, r3
 80071f6:	f7ff ff0d 	bl	8007014 <__NVIC_EnableIRQ>
}
 80071fa:	bf00      	nop
 80071fc:	3708      	adds	r7, #8
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007202:	b580      	push	{r7, lr}
 8007204:	b082      	sub	sp, #8
 8007206:	af00      	add	r7, sp, #0
 8007208:	4603      	mov	r3, r0
 800720a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800720c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007210:	4618      	mov	r0, r3
 8007212:	f7ff ff1d 	bl	8007050 <__NVIC_DisableIRQ>
}
 8007216:	bf00      	nop
 8007218:	3708      	adds	r7, #8
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}

0800721e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800721e:	b580      	push	{r7, lr}
 8007220:	b082      	sub	sp, #8
 8007222:	af00      	add	r7, sp, #0
 8007224:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f7ff ff94 	bl	8007154 <SysTick_Config>
 800722c:	4603      	mov	r3, r0
}
 800722e:	4618      	mov	r0, r3
 8007230:	3708      	adds	r7, #8
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
	...

08007238 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007238:	b480      	push	{r7}
 800723a:	b085      	sub	sp, #20
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d101      	bne.n	800724a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007246:	2301      	movs	r3, #1
 8007248:	e098      	b.n	800737c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	461a      	mov	r2, r3
 8007250:	4b4d      	ldr	r3, [pc, #308]	; (8007388 <HAL_DMA_Init+0x150>)
 8007252:	429a      	cmp	r2, r3
 8007254:	d80f      	bhi.n	8007276 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	461a      	mov	r2, r3
 800725c:	4b4b      	ldr	r3, [pc, #300]	; (800738c <HAL_DMA_Init+0x154>)
 800725e:	4413      	add	r3, r2
 8007260:	4a4b      	ldr	r2, [pc, #300]	; (8007390 <HAL_DMA_Init+0x158>)
 8007262:	fba2 2303 	umull	r2, r3, r2, r3
 8007266:	091b      	lsrs	r3, r3, #4
 8007268:	009a      	lsls	r2, r3, #2
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4a48      	ldr	r2, [pc, #288]	; (8007394 <HAL_DMA_Init+0x15c>)
 8007272:	641a      	str	r2, [r3, #64]	; 0x40
 8007274:	e00e      	b.n	8007294 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	461a      	mov	r2, r3
 800727c:	4b46      	ldr	r3, [pc, #280]	; (8007398 <HAL_DMA_Init+0x160>)
 800727e:	4413      	add	r3, r2
 8007280:	4a43      	ldr	r2, [pc, #268]	; (8007390 <HAL_DMA_Init+0x158>)
 8007282:	fba2 2303 	umull	r2, r3, r2, r3
 8007286:	091b      	lsrs	r3, r3, #4
 8007288:	009a      	lsls	r2, r3, #2
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	4a42      	ldr	r2, [pc, #264]	; (800739c <HAL_DMA_Init+0x164>)
 8007292:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2202      	movs	r2, #2
 8007298:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80072aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80072b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	691b      	ldr	r3, [r3, #16]
 80072be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80072c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	699b      	ldr	r3, [r3, #24]
 80072ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80072d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6a1b      	ldr	r3, [r3, #32]
 80072d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80072d8:	68fa      	ldr	r2, [r7, #12]
 80072da:	4313      	orrs	r3, r2
 80072dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	68fa      	ldr	r2, [r7, #12]
 80072e4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80072ee:	d039      	beq.n	8007364 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f4:	4a27      	ldr	r2, [pc, #156]	; (8007394 <HAL_DMA_Init+0x15c>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d11a      	bne.n	8007330 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80072fa:	4b29      	ldr	r3, [pc, #164]	; (80073a0 <HAL_DMA_Init+0x168>)
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007302:	f003 031c 	and.w	r3, r3, #28
 8007306:	210f      	movs	r1, #15
 8007308:	fa01 f303 	lsl.w	r3, r1, r3
 800730c:	43db      	mvns	r3, r3
 800730e:	4924      	ldr	r1, [pc, #144]	; (80073a0 <HAL_DMA_Init+0x168>)
 8007310:	4013      	ands	r3, r2
 8007312:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007314:	4b22      	ldr	r3, [pc, #136]	; (80073a0 <HAL_DMA_Init+0x168>)
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6859      	ldr	r1, [r3, #4]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007320:	f003 031c 	and.w	r3, r3, #28
 8007324:	fa01 f303 	lsl.w	r3, r1, r3
 8007328:	491d      	ldr	r1, [pc, #116]	; (80073a0 <HAL_DMA_Init+0x168>)
 800732a:	4313      	orrs	r3, r2
 800732c:	600b      	str	r3, [r1, #0]
 800732e:	e019      	b.n	8007364 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007330:	4b1c      	ldr	r3, [pc, #112]	; (80073a4 <HAL_DMA_Init+0x16c>)
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007338:	f003 031c 	and.w	r3, r3, #28
 800733c:	210f      	movs	r1, #15
 800733e:	fa01 f303 	lsl.w	r3, r1, r3
 8007342:	43db      	mvns	r3, r3
 8007344:	4917      	ldr	r1, [pc, #92]	; (80073a4 <HAL_DMA_Init+0x16c>)
 8007346:	4013      	ands	r3, r2
 8007348:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800734a:	4b16      	ldr	r3, [pc, #88]	; (80073a4 <HAL_DMA_Init+0x16c>)
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6859      	ldr	r1, [r3, #4]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007356:	f003 031c 	and.w	r3, r3, #28
 800735a:	fa01 f303 	lsl.w	r3, r1, r3
 800735e:	4911      	ldr	r1, [pc, #68]	; (80073a4 <HAL_DMA_Init+0x16c>)
 8007360:	4313      	orrs	r3, r2
 8007362:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2201      	movs	r2, #1
 800736e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2200      	movs	r2, #0
 8007376:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800737a:	2300      	movs	r3, #0
}
 800737c:	4618      	mov	r0, r3
 800737e:	3714      	adds	r7, #20
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr
 8007388:	40020407 	.word	0x40020407
 800738c:	bffdfff8 	.word	0xbffdfff8
 8007390:	cccccccd 	.word	0xcccccccd
 8007394:	40020000 	.word	0x40020000
 8007398:	bffdfbf8 	.word	0xbffdfbf8
 800739c:	40020400 	.word	0x40020400
 80073a0:	400200a8 	.word	0x400200a8
 80073a4:	400204a8 	.word	0x400204a8

080073a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b086      	sub	sp, #24
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	60f8      	str	r0, [r7, #12]
 80073b0:	60b9      	str	r1, [r7, #8]
 80073b2:	607a      	str	r2, [r7, #4]
 80073b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073b6:	2300      	movs	r3, #0
 80073b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d101      	bne.n	80073c8 <HAL_DMA_Start_IT+0x20>
 80073c4:	2302      	movs	r3, #2
 80073c6:	e04b      	b.n	8007460 <HAL_DMA_Start_IT+0xb8>
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80073d6:	b2db      	uxtb	r3, r3
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d13a      	bne.n	8007452 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2202      	movs	r2, #2
 80073e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2200      	movs	r2, #0
 80073e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f022 0201 	bic.w	r2, r2, #1
 80073f8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	68b9      	ldr	r1, [r7, #8]
 8007400:	68f8      	ldr	r0, [r7, #12]
 8007402:	f000 f96d 	bl	80076e0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800740a:	2b00      	cmp	r3, #0
 800740c:	d008      	beq.n	8007420 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f042 020e 	orr.w	r2, r2, #14
 800741c:	601a      	str	r2, [r3, #0]
 800741e:	e00f      	b.n	8007440 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f022 0204 	bic.w	r2, r2, #4
 800742e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f042 020a 	orr.w	r2, r2, #10
 800743e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f042 0201 	orr.w	r2, r2, #1
 800744e:	601a      	str	r2, [r3, #0]
 8007450:	e005      	b.n	800745e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2200      	movs	r2, #0
 8007456:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800745a:	2302      	movs	r3, #2
 800745c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800745e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007460:	4618      	mov	r0, r3
 8007462:	3718      	adds	r7, #24
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}

08007468 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007468:	b480      	push	{r7}
 800746a:	b085      	sub	sp, #20
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007470:	2300      	movs	r3, #0
 8007472:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800747a:	b2db      	uxtb	r3, r3
 800747c:	2b02      	cmp	r3, #2
 800747e:	d008      	beq.n	8007492 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2204      	movs	r2, #4
 8007484:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2200      	movs	r2, #0
 800748a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800748e:	2301      	movs	r3, #1
 8007490:	e022      	b.n	80074d8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	681a      	ldr	r2, [r3, #0]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f022 020e 	bic.w	r2, r2, #14
 80074a0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f022 0201 	bic.w	r2, r2, #1
 80074b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074b6:	f003 021c 	and.w	r2, r3, #28
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074be:	2101      	movs	r1, #1
 80074c0:	fa01 f202 	lsl.w	r2, r1, r2
 80074c4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2201      	movs	r2, #1
 80074ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80074d6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3714      	adds	r7, #20
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr

080074e4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b084      	sub	sp, #16
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074ec:	2300      	movs	r3, #0
 80074ee:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	2b02      	cmp	r3, #2
 80074fa:	d005      	beq.n	8007508 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2204      	movs	r2, #4
 8007500:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	73fb      	strb	r3, [r7, #15]
 8007506:	e029      	b.n	800755c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	681a      	ldr	r2, [r3, #0]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f022 020e 	bic.w	r2, r2, #14
 8007516:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f022 0201 	bic.w	r2, r2, #1
 8007526:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800752c:	f003 021c 	and.w	r2, r3, #28
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007534:	2101      	movs	r1, #1
 8007536:	fa01 f202 	lsl.w	r2, r1, r2
 800753a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2201      	movs	r2, #1
 8007540:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2200      	movs	r2, #0
 8007548:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007550:	2b00      	cmp	r3, #0
 8007552:	d003      	beq.n	800755c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	4798      	blx	r3
    }
  }
  return status;
 800755c:	7bfb      	ldrb	r3, [r7, #15]
}
 800755e:	4618      	mov	r0, r3
 8007560:	3710      	adds	r7, #16
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}

08007566 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007566:	b580      	push	{r7, lr}
 8007568:	b084      	sub	sp, #16
 800756a:	af00      	add	r7, sp, #0
 800756c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007582:	f003 031c 	and.w	r3, r3, #28
 8007586:	2204      	movs	r2, #4
 8007588:	409a      	lsls	r2, r3
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	4013      	ands	r3, r2
 800758e:	2b00      	cmp	r3, #0
 8007590:	d026      	beq.n	80075e0 <HAL_DMA_IRQHandler+0x7a>
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	f003 0304 	and.w	r3, r3, #4
 8007598:	2b00      	cmp	r3, #0
 800759a:	d021      	beq.n	80075e0 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f003 0320 	and.w	r3, r3, #32
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d107      	bne.n	80075ba <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f022 0204 	bic.w	r2, r2, #4
 80075b8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075be:	f003 021c 	and.w	r2, r3, #28
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075c6:	2104      	movs	r1, #4
 80075c8:	fa01 f202 	lsl.w	r2, r1, r2
 80075cc:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d071      	beq.n	80076ba <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80075de:	e06c      	b.n	80076ba <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075e4:	f003 031c 	and.w	r3, r3, #28
 80075e8:	2202      	movs	r2, #2
 80075ea:	409a      	lsls	r2, r3
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	4013      	ands	r3, r2
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d02e      	beq.n	8007652 <HAL_DMA_IRQHandler+0xec>
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	f003 0302 	and.w	r3, r3, #2
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d029      	beq.n	8007652 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f003 0320 	and.w	r3, r3, #32
 8007608:	2b00      	cmp	r3, #0
 800760a:	d10b      	bne.n	8007624 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f022 020a 	bic.w	r2, r2, #10
 800761a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2201      	movs	r2, #1
 8007620:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007628:	f003 021c 	and.w	r2, r3, #28
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007630:	2102      	movs	r1, #2
 8007632:	fa01 f202 	lsl.w	r2, r1, r2
 8007636:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2200      	movs	r2, #0
 800763c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007644:	2b00      	cmp	r3, #0
 8007646:	d038      	beq.n	80076ba <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007650:	e033      	b.n	80076ba <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007656:	f003 031c 	and.w	r3, r3, #28
 800765a:	2208      	movs	r2, #8
 800765c:	409a      	lsls	r2, r3
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	4013      	ands	r3, r2
 8007662:	2b00      	cmp	r3, #0
 8007664:	d02a      	beq.n	80076bc <HAL_DMA_IRQHandler+0x156>
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	f003 0308 	and.w	r3, r3, #8
 800766c:	2b00      	cmp	r3, #0
 800766e:	d025      	beq.n	80076bc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f022 020e 	bic.w	r2, r2, #14
 800767e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007684:	f003 021c 	and.w	r2, r3, #28
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800768c:	2101      	movs	r1, #1
 800768e:	fa01 f202 	lsl.w	r2, r1, r2
 8007692:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2201      	movs	r2, #1
 8007698:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2201      	movs	r2, #1
 800769e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d004      	beq.n	80076bc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80076ba:	bf00      	nop
 80076bc:	bf00      	nop
}
 80076be:	3710      	adds	r7, #16
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}

080076c4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b083      	sub	sp, #12
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80076d2:	b2db      	uxtb	r3, r3
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	370c      	adds	r7, #12
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b085      	sub	sp, #20
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	607a      	str	r2, [r7, #4]
 80076ec:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076f2:	f003 021c 	and.w	r2, r3, #28
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076fa:	2101      	movs	r1, #1
 80076fc:	fa01 f202 	lsl.w	r2, r1, r2
 8007700:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	2b10      	cmp	r3, #16
 8007710:	d108      	bne.n	8007724 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	687a      	ldr	r2, [r7, #4]
 8007718:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	68ba      	ldr	r2, [r7, #8]
 8007720:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007722:	e007      	b.n	8007734 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	68ba      	ldr	r2, [r7, #8]
 800772a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	60da      	str	r2, [r3, #12]
}
 8007734:	bf00      	nop
 8007736:	3714      	adds	r7, #20
 8007738:	46bd      	mov	sp, r7
 800773a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773e:	4770      	bx	lr

08007740 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007740:	b480      	push	{r7}
 8007742:	b087      	sub	sp, #28
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800774a:	2300      	movs	r3, #0
 800774c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800774e:	e17f      	b.n	8007a50 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	2101      	movs	r1, #1
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	fa01 f303 	lsl.w	r3, r1, r3
 800775c:	4013      	ands	r3, r2
 800775e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2b00      	cmp	r3, #0
 8007764:	f000 8171 	beq.w	8007a4a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	f003 0303 	and.w	r3, r3, #3
 8007770:	2b01      	cmp	r3, #1
 8007772:	d005      	beq.n	8007780 <HAL_GPIO_Init+0x40>
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	f003 0303 	and.w	r3, r3, #3
 800777c:	2b02      	cmp	r3, #2
 800777e:	d130      	bne.n	80077e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	005b      	lsls	r3, r3, #1
 800778a:	2203      	movs	r2, #3
 800778c:	fa02 f303 	lsl.w	r3, r2, r3
 8007790:	43db      	mvns	r3, r3
 8007792:	693a      	ldr	r2, [r7, #16]
 8007794:	4013      	ands	r3, r2
 8007796:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	68da      	ldr	r2, [r3, #12]
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	005b      	lsls	r3, r3, #1
 80077a0:	fa02 f303 	lsl.w	r3, r2, r3
 80077a4:	693a      	ldr	r2, [r7, #16]
 80077a6:	4313      	orrs	r3, r2
 80077a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	693a      	ldr	r2, [r7, #16]
 80077ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80077b6:	2201      	movs	r2, #1
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	fa02 f303 	lsl.w	r3, r2, r3
 80077be:	43db      	mvns	r3, r3
 80077c0:	693a      	ldr	r2, [r7, #16]
 80077c2:	4013      	ands	r3, r2
 80077c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	091b      	lsrs	r3, r3, #4
 80077cc:	f003 0201 	and.w	r2, r3, #1
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	fa02 f303 	lsl.w	r3, r2, r3
 80077d6:	693a      	ldr	r2, [r7, #16]
 80077d8:	4313      	orrs	r3, r2
 80077da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	693a      	ldr	r2, [r7, #16]
 80077e0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	f003 0303 	and.w	r3, r3, #3
 80077ea:	2b03      	cmp	r3, #3
 80077ec:	d118      	bne.n	8007820 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80077f4:	2201      	movs	r2, #1
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	fa02 f303 	lsl.w	r3, r2, r3
 80077fc:	43db      	mvns	r3, r3
 80077fe:	693a      	ldr	r2, [r7, #16]
 8007800:	4013      	ands	r3, r2
 8007802:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	08db      	lsrs	r3, r3, #3
 800780a:	f003 0201 	and.w	r2, r3, #1
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	fa02 f303 	lsl.w	r3, r2, r3
 8007814:	693a      	ldr	r2, [r7, #16]
 8007816:	4313      	orrs	r3, r2
 8007818:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	693a      	ldr	r2, [r7, #16]
 800781e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	f003 0303 	and.w	r3, r3, #3
 8007828:	2b03      	cmp	r3, #3
 800782a:	d017      	beq.n	800785c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	005b      	lsls	r3, r3, #1
 8007836:	2203      	movs	r2, #3
 8007838:	fa02 f303 	lsl.w	r3, r2, r3
 800783c:	43db      	mvns	r3, r3
 800783e:	693a      	ldr	r2, [r7, #16]
 8007840:	4013      	ands	r3, r2
 8007842:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	689a      	ldr	r2, [r3, #8]
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	005b      	lsls	r3, r3, #1
 800784c:	fa02 f303 	lsl.w	r3, r2, r3
 8007850:	693a      	ldr	r2, [r7, #16]
 8007852:	4313      	orrs	r3, r2
 8007854:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	693a      	ldr	r2, [r7, #16]
 800785a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	f003 0303 	and.w	r3, r3, #3
 8007864:	2b02      	cmp	r3, #2
 8007866:	d123      	bne.n	80078b0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	08da      	lsrs	r2, r3, #3
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	3208      	adds	r2, #8
 8007870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007874:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	f003 0307 	and.w	r3, r3, #7
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	220f      	movs	r2, #15
 8007880:	fa02 f303 	lsl.w	r3, r2, r3
 8007884:	43db      	mvns	r3, r3
 8007886:	693a      	ldr	r2, [r7, #16]
 8007888:	4013      	ands	r3, r2
 800788a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	691a      	ldr	r2, [r3, #16]
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	f003 0307 	and.w	r3, r3, #7
 8007896:	009b      	lsls	r3, r3, #2
 8007898:	fa02 f303 	lsl.w	r3, r2, r3
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	4313      	orrs	r3, r2
 80078a0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	08da      	lsrs	r2, r3, #3
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	3208      	adds	r2, #8
 80078aa:	6939      	ldr	r1, [r7, #16]
 80078ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	005b      	lsls	r3, r3, #1
 80078ba:	2203      	movs	r2, #3
 80078bc:	fa02 f303 	lsl.w	r3, r2, r3
 80078c0:	43db      	mvns	r3, r3
 80078c2:	693a      	ldr	r2, [r7, #16]
 80078c4:	4013      	ands	r3, r2
 80078c6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	f003 0203 	and.w	r2, r3, #3
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	005b      	lsls	r3, r3, #1
 80078d4:	fa02 f303 	lsl.w	r3, r2, r3
 80078d8:	693a      	ldr	r2, [r7, #16]
 80078da:	4313      	orrs	r3, r2
 80078dc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	693a      	ldr	r2, [r7, #16]
 80078e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	f000 80ac 	beq.w	8007a4a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80078f2:	4b5f      	ldr	r3, [pc, #380]	; (8007a70 <HAL_GPIO_Init+0x330>)
 80078f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078f6:	4a5e      	ldr	r2, [pc, #376]	; (8007a70 <HAL_GPIO_Init+0x330>)
 80078f8:	f043 0301 	orr.w	r3, r3, #1
 80078fc:	6613      	str	r3, [r2, #96]	; 0x60
 80078fe:	4b5c      	ldr	r3, [pc, #368]	; (8007a70 <HAL_GPIO_Init+0x330>)
 8007900:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007902:	f003 0301 	and.w	r3, r3, #1
 8007906:	60bb      	str	r3, [r7, #8]
 8007908:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800790a:	4a5a      	ldr	r2, [pc, #360]	; (8007a74 <HAL_GPIO_Init+0x334>)
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	089b      	lsrs	r3, r3, #2
 8007910:	3302      	adds	r3, #2
 8007912:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007916:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	f003 0303 	and.w	r3, r3, #3
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	220f      	movs	r2, #15
 8007922:	fa02 f303 	lsl.w	r3, r2, r3
 8007926:	43db      	mvns	r3, r3
 8007928:	693a      	ldr	r2, [r7, #16]
 800792a:	4013      	ands	r3, r2
 800792c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007934:	d025      	beq.n	8007982 <HAL_GPIO_Init+0x242>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	4a4f      	ldr	r2, [pc, #316]	; (8007a78 <HAL_GPIO_Init+0x338>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d01f      	beq.n	800797e <HAL_GPIO_Init+0x23e>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4a4e      	ldr	r2, [pc, #312]	; (8007a7c <HAL_GPIO_Init+0x33c>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d019      	beq.n	800797a <HAL_GPIO_Init+0x23a>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4a4d      	ldr	r2, [pc, #308]	; (8007a80 <HAL_GPIO_Init+0x340>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d013      	beq.n	8007976 <HAL_GPIO_Init+0x236>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4a4c      	ldr	r2, [pc, #304]	; (8007a84 <HAL_GPIO_Init+0x344>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d00d      	beq.n	8007972 <HAL_GPIO_Init+0x232>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	4a4b      	ldr	r2, [pc, #300]	; (8007a88 <HAL_GPIO_Init+0x348>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d007      	beq.n	800796e <HAL_GPIO_Init+0x22e>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4a4a      	ldr	r2, [pc, #296]	; (8007a8c <HAL_GPIO_Init+0x34c>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d101      	bne.n	800796a <HAL_GPIO_Init+0x22a>
 8007966:	2306      	movs	r3, #6
 8007968:	e00c      	b.n	8007984 <HAL_GPIO_Init+0x244>
 800796a:	2307      	movs	r3, #7
 800796c:	e00a      	b.n	8007984 <HAL_GPIO_Init+0x244>
 800796e:	2305      	movs	r3, #5
 8007970:	e008      	b.n	8007984 <HAL_GPIO_Init+0x244>
 8007972:	2304      	movs	r3, #4
 8007974:	e006      	b.n	8007984 <HAL_GPIO_Init+0x244>
 8007976:	2303      	movs	r3, #3
 8007978:	e004      	b.n	8007984 <HAL_GPIO_Init+0x244>
 800797a:	2302      	movs	r3, #2
 800797c:	e002      	b.n	8007984 <HAL_GPIO_Init+0x244>
 800797e:	2301      	movs	r3, #1
 8007980:	e000      	b.n	8007984 <HAL_GPIO_Init+0x244>
 8007982:	2300      	movs	r3, #0
 8007984:	697a      	ldr	r2, [r7, #20]
 8007986:	f002 0203 	and.w	r2, r2, #3
 800798a:	0092      	lsls	r2, r2, #2
 800798c:	4093      	lsls	r3, r2
 800798e:	693a      	ldr	r2, [r7, #16]
 8007990:	4313      	orrs	r3, r2
 8007992:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007994:	4937      	ldr	r1, [pc, #220]	; (8007a74 <HAL_GPIO_Init+0x334>)
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	089b      	lsrs	r3, r3, #2
 800799a:	3302      	adds	r3, #2
 800799c:	693a      	ldr	r2, [r7, #16]
 800799e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80079a2:	4b3b      	ldr	r3, [pc, #236]	; (8007a90 <HAL_GPIO_Init+0x350>)
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	43db      	mvns	r3, r3
 80079ac:	693a      	ldr	r2, [r7, #16]
 80079ae:	4013      	ands	r3, r2
 80079b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d003      	beq.n	80079c6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80079be:	693a      	ldr	r2, [r7, #16]
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80079c6:	4a32      	ldr	r2, [pc, #200]	; (8007a90 <HAL_GPIO_Init+0x350>)
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80079cc:	4b30      	ldr	r3, [pc, #192]	; (8007a90 <HAL_GPIO_Init+0x350>)
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	43db      	mvns	r3, r3
 80079d6:	693a      	ldr	r2, [r7, #16]
 80079d8:	4013      	ands	r3, r2
 80079da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d003      	beq.n	80079f0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80079e8:	693a      	ldr	r2, [r7, #16]
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	4313      	orrs	r3, r2
 80079ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80079f0:	4a27      	ldr	r2, [pc, #156]	; (8007a90 <HAL_GPIO_Init+0x350>)
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80079f6:	4b26      	ldr	r3, [pc, #152]	; (8007a90 <HAL_GPIO_Init+0x350>)
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	43db      	mvns	r3, r3
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	4013      	ands	r3, r2
 8007a04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d003      	beq.n	8007a1a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8007a12:	693a      	ldr	r2, [r7, #16]
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	4313      	orrs	r3, r2
 8007a18:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007a1a:	4a1d      	ldr	r2, [pc, #116]	; (8007a90 <HAL_GPIO_Init+0x350>)
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8007a20:	4b1b      	ldr	r3, [pc, #108]	; (8007a90 <HAL_GPIO_Init+0x350>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	43db      	mvns	r3, r3
 8007a2a:	693a      	ldr	r2, [r7, #16]
 8007a2c:	4013      	ands	r3, r2
 8007a2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d003      	beq.n	8007a44 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8007a3c:	693a      	ldr	r2, [r7, #16]
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	4313      	orrs	r3, r2
 8007a42:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007a44:	4a12      	ldr	r2, [pc, #72]	; (8007a90 <HAL_GPIO_Init+0x350>)
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	fa22 f303 	lsr.w	r3, r2, r3
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	f47f ae78 	bne.w	8007750 <HAL_GPIO_Init+0x10>
  }
}
 8007a60:	bf00      	nop
 8007a62:	bf00      	nop
 8007a64:	371c      	adds	r7, #28
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr
 8007a6e:	bf00      	nop
 8007a70:	40021000 	.word	0x40021000
 8007a74:	40010000 	.word	0x40010000
 8007a78:	48000400 	.word	0x48000400
 8007a7c:	48000800 	.word	0x48000800
 8007a80:	48000c00 	.word	0x48000c00
 8007a84:	48001000 	.word	0x48001000
 8007a88:	48001400 	.word	0x48001400
 8007a8c:	48001800 	.word	0x48001800
 8007a90:	40010400 	.word	0x40010400

08007a94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b085      	sub	sp, #20
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
 8007a9c:	460b      	mov	r3, r1
 8007a9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	691a      	ldr	r2, [r3, #16]
 8007aa4:	887b      	ldrh	r3, [r7, #2]
 8007aa6:	4013      	ands	r3, r2
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d002      	beq.n	8007ab2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007aac:	2301      	movs	r3, #1
 8007aae:	73fb      	strb	r3, [r7, #15]
 8007ab0:	e001      	b.n	8007ab6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3714      	adds	r7, #20
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr

08007ac4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	460b      	mov	r3, r1
 8007ace:	807b      	strh	r3, [r7, #2]
 8007ad0:	4613      	mov	r3, r2
 8007ad2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007ad4:	787b      	ldrb	r3, [r7, #1]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d003      	beq.n	8007ae2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007ada:	887a      	ldrh	r2, [r7, #2]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007ae0:	e002      	b.n	8007ae8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007ae2:	887a      	ldrh	r2, [r7, #2]
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007ae8:	bf00      	nop
 8007aea:	370c      	adds	r7, #12
 8007aec:	46bd      	mov	sp, r7
 8007aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af2:	4770      	bx	lr

08007af4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b085      	sub	sp, #20
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	460b      	mov	r3, r1
 8007afe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	695b      	ldr	r3, [r3, #20]
 8007b04:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007b06:	887a      	ldrh	r2, [r7, #2]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	4013      	ands	r3, r2
 8007b0c:	041a      	lsls	r2, r3, #16
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	43d9      	mvns	r1, r3
 8007b12:	887b      	ldrh	r3, [r7, #2]
 8007b14:	400b      	ands	r3, r1
 8007b16:	431a      	orrs	r2, r3
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	619a      	str	r2, [r3, #24]
}
 8007b1c:	bf00      	nop
 8007b1e:	3714      	adds	r7, #20
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr

08007b28 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b082      	sub	sp, #8
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	4603      	mov	r3, r0
 8007b30:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007b32:	4b08      	ldr	r3, [pc, #32]	; (8007b54 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007b34:	695a      	ldr	r2, [r3, #20]
 8007b36:	88fb      	ldrh	r3, [r7, #6]
 8007b38:	4013      	ands	r3, r2
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d006      	beq.n	8007b4c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007b3e:	4a05      	ldr	r2, [pc, #20]	; (8007b54 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007b40:	88fb      	ldrh	r3, [r7, #6]
 8007b42:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007b44:	88fb      	ldrh	r3, [r7, #6]
 8007b46:	4618      	mov	r0, r3
 8007b48:	f7fd fa44 	bl	8004fd4 <HAL_GPIO_EXTI_Callback>
  }
}
 8007b4c:	bf00      	nop
 8007b4e:	3708      	adds	r7, #8
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}
 8007b54:	40010400 	.word	0x40010400

08007b58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b082      	sub	sp, #8
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d101      	bne.n	8007b6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007b66:	2301      	movs	r3, #1
 8007b68:	e081      	b.n	8007c6e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b70:	b2db      	uxtb	r3, r3
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d106      	bne.n	8007b84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f7fd fede 	bl	8005940 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2224      	movs	r2, #36	; 0x24
 8007b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f022 0201 	bic.w	r2, r2, #1
 8007b9a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	685a      	ldr	r2, [r3, #4]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007ba8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	689a      	ldr	r2, [r3, #8]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007bb8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	68db      	ldr	r3, [r3, #12]
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	d107      	bne.n	8007bd2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	689a      	ldr	r2, [r3, #8]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007bce:	609a      	str	r2, [r3, #8]
 8007bd0:	e006      	b.n	8007be0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	689a      	ldr	r2, [r3, #8]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007bde:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	68db      	ldr	r3, [r3, #12]
 8007be4:	2b02      	cmp	r3, #2
 8007be6:	d104      	bne.n	8007bf2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007bf0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	687a      	ldr	r2, [r7, #4]
 8007bfa:	6812      	ldr	r2, [r2, #0]
 8007bfc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007c00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c04:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	68da      	ldr	r2, [r3, #12]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007c14:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	691a      	ldr	r2, [r3, #16]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	695b      	ldr	r3, [r3, #20]
 8007c1e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	699b      	ldr	r3, [r3, #24]
 8007c26:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	430a      	orrs	r2, r1
 8007c2e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	69d9      	ldr	r1, [r3, #28]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6a1a      	ldr	r2, [r3, #32]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	430a      	orrs	r2, r1
 8007c3e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f042 0201 	orr.w	r2, r2, #1
 8007c4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2220      	movs	r2, #32
 8007c5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007c6c:	2300      	movs	r3, #0
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3708      	adds	r7, #8
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}
	...

08007c78 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b088      	sub	sp, #32
 8007c7c:	af02      	add	r7, sp, #8
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	607a      	str	r2, [r7, #4]
 8007c82:	461a      	mov	r2, r3
 8007c84:	460b      	mov	r3, r1
 8007c86:	817b      	strh	r3, [r7, #10]
 8007c88:	4613      	mov	r3, r2
 8007c8a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c92:	b2db      	uxtb	r3, r3
 8007c94:	2b20      	cmp	r3, #32
 8007c96:	f040 80da 	bne.w	8007e4e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d101      	bne.n	8007ca8 <HAL_I2C_Master_Transmit+0x30>
 8007ca4:	2302      	movs	r3, #2
 8007ca6:	e0d3      	b.n	8007e50 <HAL_I2C_Master_Transmit+0x1d8>
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007cb0:	f7ff f92e 	bl	8006f10 <HAL_GetTick>
 8007cb4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	9300      	str	r3, [sp, #0]
 8007cba:	2319      	movs	r3, #25
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007cc2:	68f8      	ldr	r0, [r7, #12]
 8007cc4:	f001 f8d1 	bl	8008e6a <I2C_WaitOnFlagUntilTimeout>
 8007cc8:	4603      	mov	r3, r0
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d001      	beq.n	8007cd2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e0be      	b.n	8007e50 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2221      	movs	r2, #33	; 0x21
 8007cd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2210      	movs	r2, #16
 8007cde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	687a      	ldr	r2, [r7, #4]
 8007cec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	893a      	ldrh	r2, [r7, #8]
 8007cf2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cfe:	b29b      	uxth	r3, r3
 8007d00:	2bff      	cmp	r3, #255	; 0xff
 8007d02:	d90e      	bls.n	8007d22 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	22ff      	movs	r2, #255	; 0xff
 8007d08:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d0e:	b2da      	uxtb	r2, r3
 8007d10:	8979      	ldrh	r1, [r7, #10]
 8007d12:	4b51      	ldr	r3, [pc, #324]	; (8007e58 <HAL_I2C_Master_Transmit+0x1e0>)
 8007d14:	9300      	str	r3, [sp, #0]
 8007d16:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007d1a:	68f8      	ldr	r0, [r7, #12]
 8007d1c:	f001 fa4e 	bl	80091bc <I2C_TransferConfig>
 8007d20:	e06c      	b.n	8007dfc <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d26:	b29a      	uxth	r2, r3
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d30:	b2da      	uxtb	r2, r3
 8007d32:	8979      	ldrh	r1, [r7, #10]
 8007d34:	4b48      	ldr	r3, [pc, #288]	; (8007e58 <HAL_I2C_Master_Transmit+0x1e0>)
 8007d36:	9300      	str	r3, [sp, #0]
 8007d38:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007d3c:	68f8      	ldr	r0, [r7, #12]
 8007d3e:	f001 fa3d 	bl	80091bc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8007d42:	e05b      	b.n	8007dfc <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d44:	697a      	ldr	r2, [r7, #20]
 8007d46:	6a39      	ldr	r1, [r7, #32]
 8007d48:	68f8      	ldr	r0, [r7, #12]
 8007d4a:	f001 f8ce 	bl	8008eea <I2C_WaitOnTXISFlagUntilTimeout>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d001      	beq.n	8007d58 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8007d54:	2301      	movs	r3, #1
 8007d56:	e07b      	b.n	8007e50 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d5c:	781a      	ldrb	r2, [r3, #0]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d68:	1c5a      	adds	r2, r3, #1
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	3b01      	subs	r3, #1
 8007d76:	b29a      	uxth	r2, r3
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d80:	3b01      	subs	r3, #1
 8007d82:	b29a      	uxth	r2, r3
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d034      	beq.n	8007dfc <HAL_I2C_Master_Transmit+0x184>
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d130      	bne.n	8007dfc <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	9300      	str	r3, [sp, #0]
 8007d9e:	6a3b      	ldr	r3, [r7, #32]
 8007da0:	2200      	movs	r2, #0
 8007da2:	2180      	movs	r1, #128	; 0x80
 8007da4:	68f8      	ldr	r0, [r7, #12]
 8007da6:	f001 f860 	bl	8008e6a <I2C_WaitOnFlagUntilTimeout>
 8007daa:	4603      	mov	r3, r0
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d001      	beq.n	8007db4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8007db0:	2301      	movs	r3, #1
 8007db2:	e04d      	b.n	8007e50 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	2bff      	cmp	r3, #255	; 0xff
 8007dbc:	d90e      	bls.n	8007ddc <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	22ff      	movs	r2, #255	; 0xff
 8007dc2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dc8:	b2da      	uxtb	r2, r3
 8007dca:	8979      	ldrh	r1, [r7, #10]
 8007dcc:	2300      	movs	r3, #0
 8007dce:	9300      	str	r3, [sp, #0]
 8007dd0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007dd4:	68f8      	ldr	r0, [r7, #12]
 8007dd6:	f001 f9f1 	bl	80091bc <I2C_TransferConfig>
 8007dda:	e00f      	b.n	8007dfc <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007de0:	b29a      	uxth	r2, r3
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dea:	b2da      	uxtb	r2, r3
 8007dec:	8979      	ldrh	r1, [r7, #10]
 8007dee:	2300      	movs	r3, #0
 8007df0:	9300      	str	r3, [sp, #0]
 8007df2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007df6:	68f8      	ldr	r0, [r7, #12]
 8007df8:	f001 f9e0 	bl	80091bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e00:	b29b      	uxth	r3, r3
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d19e      	bne.n	8007d44 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e06:	697a      	ldr	r2, [r7, #20]
 8007e08:	6a39      	ldr	r1, [r7, #32]
 8007e0a:	68f8      	ldr	r0, [r7, #12]
 8007e0c:	f001 f8ad 	bl	8008f6a <I2C_WaitOnSTOPFlagUntilTimeout>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d001      	beq.n	8007e1a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e01a      	b.n	8007e50 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	2220      	movs	r2, #32
 8007e20:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	6859      	ldr	r1, [r3, #4]
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	4b0b      	ldr	r3, [pc, #44]	; (8007e5c <HAL_I2C_Master_Transmit+0x1e4>)
 8007e2e:	400b      	ands	r3, r1
 8007e30:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2220      	movs	r2, #32
 8007e36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2200      	movs	r2, #0
 8007e46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	e000      	b.n	8007e50 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8007e4e:	2302      	movs	r3, #2
  }
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	3718      	adds	r7, #24
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}
 8007e58:	80002000 	.word	0x80002000
 8007e5c:	fe00e800 	.word	0xfe00e800

08007e60 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b088      	sub	sp, #32
 8007e64:	af02      	add	r7, sp, #8
 8007e66:	60f8      	str	r0, [r7, #12]
 8007e68:	4608      	mov	r0, r1
 8007e6a:	4611      	mov	r1, r2
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	4603      	mov	r3, r0
 8007e70:	817b      	strh	r3, [r7, #10]
 8007e72:	460b      	mov	r3, r1
 8007e74:	813b      	strh	r3, [r7, #8]
 8007e76:	4613      	mov	r3, r2
 8007e78:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	2b20      	cmp	r3, #32
 8007e84:	f040 80f9 	bne.w	800807a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e88:	6a3b      	ldr	r3, [r7, #32]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d002      	beq.n	8007e94 <HAL_I2C_Mem_Write+0x34>
 8007e8e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d105      	bne.n	8007ea0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e9a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e0ed      	b.n	800807c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d101      	bne.n	8007eae <HAL_I2C_Mem_Write+0x4e>
 8007eaa:	2302      	movs	r3, #2
 8007eac:	e0e6      	b.n	800807c <HAL_I2C_Mem_Write+0x21c>
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007eb6:	f7ff f82b 	bl	8006f10 <HAL_GetTick>
 8007eba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	9300      	str	r3, [sp, #0]
 8007ec0:	2319      	movs	r3, #25
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007ec8:	68f8      	ldr	r0, [r7, #12]
 8007eca:	f000 ffce 	bl	8008e6a <I2C_WaitOnFlagUntilTimeout>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d001      	beq.n	8007ed8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	e0d1      	b.n	800807c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2221      	movs	r2, #33	; 0x21
 8007edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2240      	movs	r2, #64	; 0x40
 8007ee4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2200      	movs	r2, #0
 8007eec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	6a3a      	ldr	r2, [r7, #32]
 8007ef2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007ef8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2200      	movs	r2, #0
 8007efe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007f00:	88f8      	ldrh	r0, [r7, #6]
 8007f02:	893a      	ldrh	r2, [r7, #8]
 8007f04:	8979      	ldrh	r1, [r7, #10]
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	9301      	str	r3, [sp, #4]
 8007f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f0c:	9300      	str	r3, [sp, #0]
 8007f0e:	4603      	mov	r3, r0
 8007f10:	68f8      	ldr	r0, [r7, #12]
 8007f12:	f000 fb87 	bl	8008624 <I2C_RequestMemoryWrite>
 8007f16:	4603      	mov	r3, r0
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d005      	beq.n	8007f28 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007f24:	2301      	movs	r3, #1
 8007f26:	e0a9      	b.n	800807c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f2c:	b29b      	uxth	r3, r3
 8007f2e:	2bff      	cmp	r3, #255	; 0xff
 8007f30:	d90e      	bls.n	8007f50 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	22ff      	movs	r2, #255	; 0xff
 8007f36:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f3c:	b2da      	uxtb	r2, r3
 8007f3e:	8979      	ldrh	r1, [r7, #10]
 8007f40:	2300      	movs	r3, #0
 8007f42:	9300      	str	r3, [sp, #0]
 8007f44:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007f48:	68f8      	ldr	r0, [r7, #12]
 8007f4a:	f001 f937 	bl	80091bc <I2C_TransferConfig>
 8007f4e:	e00f      	b.n	8007f70 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f54:	b29a      	uxth	r2, r3
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f5e:	b2da      	uxtb	r2, r3
 8007f60:	8979      	ldrh	r1, [r7, #10]
 8007f62:	2300      	movs	r3, #0
 8007f64:	9300      	str	r3, [sp, #0]
 8007f66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007f6a:	68f8      	ldr	r0, [r7, #12]
 8007f6c:	f001 f926 	bl	80091bc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f70:	697a      	ldr	r2, [r7, #20]
 8007f72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f74:	68f8      	ldr	r0, [r7, #12]
 8007f76:	f000 ffb8 	bl	8008eea <I2C_WaitOnTXISFlagUntilTimeout>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d001      	beq.n	8007f84 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007f80:	2301      	movs	r3, #1
 8007f82:	e07b      	b.n	800807c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f88:	781a      	ldrb	r2, [r3, #0]
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f94:	1c5a      	adds	r2, r3, #1
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f9e:	b29b      	uxth	r3, r3
 8007fa0:	3b01      	subs	r3, #1
 8007fa2:	b29a      	uxth	r2, r3
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fac:	3b01      	subs	r3, #1
 8007fae:	b29a      	uxth	r2, r3
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fb8:	b29b      	uxth	r3, r3
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d034      	beq.n	8008028 <HAL_I2C_Mem_Write+0x1c8>
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d130      	bne.n	8008028 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	9300      	str	r3, [sp, #0]
 8007fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fcc:	2200      	movs	r2, #0
 8007fce:	2180      	movs	r1, #128	; 0x80
 8007fd0:	68f8      	ldr	r0, [r7, #12]
 8007fd2:	f000 ff4a 	bl	8008e6a <I2C_WaitOnFlagUntilTimeout>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d001      	beq.n	8007fe0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e04d      	b.n	800807c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fe4:	b29b      	uxth	r3, r3
 8007fe6:	2bff      	cmp	r3, #255	; 0xff
 8007fe8:	d90e      	bls.n	8008008 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	22ff      	movs	r2, #255	; 0xff
 8007fee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ff4:	b2da      	uxtb	r2, r3
 8007ff6:	8979      	ldrh	r1, [r7, #10]
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	9300      	str	r3, [sp, #0]
 8007ffc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008000:	68f8      	ldr	r0, [r7, #12]
 8008002:	f001 f8db 	bl	80091bc <I2C_TransferConfig>
 8008006:	e00f      	b.n	8008028 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800800c:	b29a      	uxth	r2, r3
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008016:	b2da      	uxtb	r2, r3
 8008018:	8979      	ldrh	r1, [r7, #10]
 800801a:	2300      	movs	r3, #0
 800801c:	9300      	str	r3, [sp, #0]
 800801e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	f001 f8ca 	bl	80091bc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800802c:	b29b      	uxth	r3, r3
 800802e:	2b00      	cmp	r3, #0
 8008030:	d19e      	bne.n	8007f70 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008032:	697a      	ldr	r2, [r7, #20]
 8008034:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008036:	68f8      	ldr	r0, [r7, #12]
 8008038:	f000 ff97 	bl	8008f6a <I2C_WaitOnSTOPFlagUntilTimeout>
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	d001      	beq.n	8008046 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e01a      	b.n	800807c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	2220      	movs	r2, #32
 800804c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	6859      	ldr	r1, [r3, #4]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681a      	ldr	r2, [r3, #0]
 8008058:	4b0a      	ldr	r3, [pc, #40]	; (8008084 <HAL_I2C_Mem_Write+0x224>)
 800805a:	400b      	ands	r3, r1
 800805c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2220      	movs	r2, #32
 8008062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	2200      	movs	r2, #0
 800806a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2200      	movs	r2, #0
 8008072:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008076:	2300      	movs	r3, #0
 8008078:	e000      	b.n	800807c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800807a:	2302      	movs	r3, #2
  }
}
 800807c:	4618      	mov	r0, r3
 800807e:	3718      	adds	r7, #24
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}
 8008084:	fe00e800 	.word	0xfe00e800

08008088 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b088      	sub	sp, #32
 800808c:	af02      	add	r7, sp, #8
 800808e:	60f8      	str	r0, [r7, #12]
 8008090:	4608      	mov	r0, r1
 8008092:	4611      	mov	r1, r2
 8008094:	461a      	mov	r2, r3
 8008096:	4603      	mov	r3, r0
 8008098:	817b      	strh	r3, [r7, #10]
 800809a:	460b      	mov	r3, r1
 800809c:	813b      	strh	r3, [r7, #8]
 800809e:	4613      	mov	r3, r2
 80080a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080a8:	b2db      	uxtb	r3, r3
 80080aa:	2b20      	cmp	r3, #32
 80080ac:	f040 80fd 	bne.w	80082aa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80080b0:	6a3b      	ldr	r3, [r7, #32]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d002      	beq.n	80080bc <HAL_I2C_Mem_Read+0x34>
 80080b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d105      	bne.n	80080c8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80080c2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80080c4:	2301      	movs	r3, #1
 80080c6:	e0f1      	b.n	80082ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80080ce:	2b01      	cmp	r3, #1
 80080d0:	d101      	bne.n	80080d6 <HAL_I2C_Mem_Read+0x4e>
 80080d2:	2302      	movs	r3, #2
 80080d4:	e0ea      	b.n	80082ac <HAL_I2C_Mem_Read+0x224>
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2201      	movs	r2, #1
 80080da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80080de:	f7fe ff17 	bl	8006f10 <HAL_GetTick>
 80080e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80080e4:	697b      	ldr	r3, [r7, #20]
 80080e6:	9300      	str	r3, [sp, #0]
 80080e8:	2319      	movs	r3, #25
 80080ea:	2201      	movs	r2, #1
 80080ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80080f0:	68f8      	ldr	r0, [r7, #12]
 80080f2:	f000 feba 	bl	8008e6a <I2C_WaitOnFlagUntilTimeout>
 80080f6:	4603      	mov	r3, r0
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d001      	beq.n	8008100 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80080fc:	2301      	movs	r3, #1
 80080fe:	e0d5      	b.n	80082ac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	2222      	movs	r2, #34	; 0x22
 8008104:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2240      	movs	r2, #64	; 0x40
 800810c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2200      	movs	r2, #0
 8008114:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	6a3a      	ldr	r2, [r7, #32]
 800811a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008120:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008128:	88f8      	ldrh	r0, [r7, #6]
 800812a:	893a      	ldrh	r2, [r7, #8]
 800812c:	8979      	ldrh	r1, [r7, #10]
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	9301      	str	r3, [sp, #4]
 8008132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008134:	9300      	str	r3, [sp, #0]
 8008136:	4603      	mov	r3, r0
 8008138:	68f8      	ldr	r0, [r7, #12]
 800813a:	f000 fac7 	bl	80086cc <I2C_RequestMemoryRead>
 800813e:	4603      	mov	r3, r0
 8008140:	2b00      	cmp	r3, #0
 8008142:	d005      	beq.n	8008150 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2200      	movs	r2, #0
 8008148:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800814c:	2301      	movs	r3, #1
 800814e:	e0ad      	b.n	80082ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008154:	b29b      	uxth	r3, r3
 8008156:	2bff      	cmp	r3, #255	; 0xff
 8008158:	d90e      	bls.n	8008178 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	22ff      	movs	r2, #255	; 0xff
 800815e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008164:	b2da      	uxtb	r2, r3
 8008166:	8979      	ldrh	r1, [r7, #10]
 8008168:	4b52      	ldr	r3, [pc, #328]	; (80082b4 <HAL_I2C_Mem_Read+0x22c>)
 800816a:	9300      	str	r3, [sp, #0]
 800816c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008170:	68f8      	ldr	r0, [r7, #12]
 8008172:	f001 f823 	bl	80091bc <I2C_TransferConfig>
 8008176:	e00f      	b.n	8008198 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800817c:	b29a      	uxth	r2, r3
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008186:	b2da      	uxtb	r2, r3
 8008188:	8979      	ldrh	r1, [r7, #10]
 800818a:	4b4a      	ldr	r3, [pc, #296]	; (80082b4 <HAL_I2C_Mem_Read+0x22c>)
 800818c:	9300      	str	r3, [sp, #0]
 800818e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008192:	68f8      	ldr	r0, [r7, #12]
 8008194:	f001 f812 	bl	80091bc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	9300      	str	r3, [sp, #0]
 800819c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800819e:	2200      	movs	r2, #0
 80081a0:	2104      	movs	r1, #4
 80081a2:	68f8      	ldr	r0, [r7, #12]
 80081a4:	f000 fe61 	bl	8008e6a <I2C_WaitOnFlagUntilTimeout>
 80081a8:	4603      	mov	r3, r0
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d001      	beq.n	80081b2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	e07c      	b.n	80082ac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081bc:	b2d2      	uxtb	r2, r2
 80081be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c4:	1c5a      	adds	r2, r3, #1
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081ce:	3b01      	subs	r3, #1
 80081d0:	b29a      	uxth	r2, r3
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081da:	b29b      	uxth	r3, r3
 80081dc:	3b01      	subs	r3, #1
 80081de:	b29a      	uxth	r2, r3
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d034      	beq.n	8008258 <HAL_I2C_Mem_Read+0x1d0>
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d130      	bne.n	8008258 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	9300      	str	r3, [sp, #0]
 80081fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081fc:	2200      	movs	r2, #0
 80081fe:	2180      	movs	r1, #128	; 0x80
 8008200:	68f8      	ldr	r0, [r7, #12]
 8008202:	f000 fe32 	bl	8008e6a <I2C_WaitOnFlagUntilTimeout>
 8008206:	4603      	mov	r3, r0
 8008208:	2b00      	cmp	r3, #0
 800820a:	d001      	beq.n	8008210 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	e04d      	b.n	80082ac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008214:	b29b      	uxth	r3, r3
 8008216:	2bff      	cmp	r3, #255	; 0xff
 8008218:	d90e      	bls.n	8008238 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	22ff      	movs	r2, #255	; 0xff
 800821e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008224:	b2da      	uxtb	r2, r3
 8008226:	8979      	ldrh	r1, [r7, #10]
 8008228:	2300      	movs	r3, #0
 800822a:	9300      	str	r3, [sp, #0]
 800822c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008230:	68f8      	ldr	r0, [r7, #12]
 8008232:	f000 ffc3 	bl	80091bc <I2C_TransferConfig>
 8008236:	e00f      	b.n	8008258 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800823c:	b29a      	uxth	r2, r3
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008246:	b2da      	uxtb	r2, r3
 8008248:	8979      	ldrh	r1, [r7, #10]
 800824a:	2300      	movs	r3, #0
 800824c:	9300      	str	r3, [sp, #0]
 800824e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f000 ffb2 	bl	80091bc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800825c:	b29b      	uxth	r3, r3
 800825e:	2b00      	cmp	r3, #0
 8008260:	d19a      	bne.n	8008198 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008262:	697a      	ldr	r2, [r7, #20]
 8008264:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008266:	68f8      	ldr	r0, [r7, #12]
 8008268:	f000 fe7f 	bl	8008f6a <I2C_WaitOnSTOPFlagUntilTimeout>
 800826c:	4603      	mov	r3, r0
 800826e:	2b00      	cmp	r3, #0
 8008270:	d001      	beq.n	8008276 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	e01a      	b.n	80082ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	2220      	movs	r2, #32
 800827c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	6859      	ldr	r1, [r3, #4]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681a      	ldr	r2, [r3, #0]
 8008288:	4b0b      	ldr	r3, [pc, #44]	; (80082b8 <HAL_I2C_Mem_Read+0x230>)
 800828a:	400b      	ands	r3, r1
 800828c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2220      	movs	r2, #32
 8008292:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	2200      	movs	r2, #0
 800829a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	2200      	movs	r2, #0
 80082a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80082a6:	2300      	movs	r3, #0
 80082a8:	e000      	b.n	80082ac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80082aa:	2302      	movs	r3, #2
  }
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3718      	adds	r7, #24
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}
 80082b4:	80002400 	.word	0x80002400
 80082b8:	fe00e800 	.word	0xfe00e800

080082bc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b084      	sub	sp, #16
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	699b      	ldr	r3, [r3, #24]
 80082ca:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d005      	beq.n	80082e8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082e0:	68ba      	ldr	r2, [r7, #8]
 80082e2:	68f9      	ldr	r1, [r7, #12]
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	4798      	blx	r3
  }
}
 80082e8:	bf00      	nop
 80082ea:	3710      	adds	r7, #16
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b086      	sub	sp, #24
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	699b      	ldr	r3, [r3, #24]
 80082fe:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	0a1b      	lsrs	r3, r3, #8
 800830c:	f003 0301 	and.w	r3, r3, #1
 8008310:	2b00      	cmp	r3, #0
 8008312:	d010      	beq.n	8008336 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	09db      	lsrs	r3, r3, #7
 8008318:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800831c:	2b00      	cmp	r3, #0
 800831e:	d00a      	beq.n	8008336 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008324:	f043 0201 	orr.w	r2, r3, #1
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008334:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	0a9b      	lsrs	r3, r3, #10
 800833a:	f003 0301 	and.w	r3, r3, #1
 800833e:	2b00      	cmp	r3, #0
 8008340:	d010      	beq.n	8008364 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	09db      	lsrs	r3, r3, #7
 8008346:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800834a:	2b00      	cmp	r3, #0
 800834c:	d00a      	beq.n	8008364 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008352:	f043 0208 	orr.w	r2, r3, #8
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008362:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	0a5b      	lsrs	r3, r3, #9
 8008368:	f003 0301 	and.w	r3, r3, #1
 800836c:	2b00      	cmp	r3, #0
 800836e:	d010      	beq.n	8008392 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	09db      	lsrs	r3, r3, #7
 8008374:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008378:	2b00      	cmp	r3, #0
 800837a:	d00a      	beq.n	8008392 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008380:	f043 0202 	orr.w	r2, r3, #2
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008390:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008396:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f003 030b 	and.w	r3, r3, #11
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d003      	beq.n	80083aa <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80083a2:	68f9      	ldr	r1, [r7, #12]
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f000 fc27 	bl	8008bf8 <I2C_ITError>
  }
}
 80083aa:	bf00      	nop
 80083ac:	3718      	adds	r7, #24
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}

080083b2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80083b2:	b480      	push	{r7}
 80083b4:	b083      	sub	sp, #12
 80083b6:	af00      	add	r7, sp, #0
 80083b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80083ba:	bf00      	nop
 80083bc:	370c      	adds	r7, #12
 80083be:	46bd      	mov	sp, r7
 80083c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c4:	4770      	bx	lr

080083c6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80083c6:	b480      	push	{r7}
 80083c8:	b083      	sub	sp, #12
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80083ce:	bf00      	nop
 80083d0:	370c      	adds	r7, #12
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr

080083da <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80083da:	b480      	push	{r7}
 80083dc:	b083      	sub	sp, #12
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
 80083e2:	460b      	mov	r3, r1
 80083e4:	70fb      	strb	r3, [r7, #3]
 80083e6:	4613      	mov	r3, r2
 80083e8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80083ea:	bf00      	nop
 80083ec:	370c      	adds	r7, #12
 80083ee:	46bd      	mov	sp, r7
 80083f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f4:	4770      	bx	lr

080083f6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80083f6:	b480      	push	{r7}
 80083f8:	b083      	sub	sp, #12
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80083fe:	bf00      	nop
 8008400:	370c      	adds	r7, #12
 8008402:	46bd      	mov	sp, r7
 8008404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008408:	4770      	bx	lr

0800840a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800840a:	b480      	push	{r7}
 800840c:	b083      	sub	sp, #12
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008412:	bf00      	nop
 8008414:	370c      	adds	r7, #12
 8008416:	46bd      	mov	sp, r7
 8008418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841c:	4770      	bx	lr

0800841e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800841e:	b580      	push	{r7, lr}
 8008420:	b086      	sub	sp, #24
 8008422:	af00      	add	r7, sp, #0
 8008424:	60f8      	str	r0, [r7, #12]
 8008426:	60b9      	str	r1, [r7, #8]
 8008428:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800842e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800843a:	2b01      	cmp	r3, #1
 800843c:	d101      	bne.n	8008442 <I2C_Slave_ISR_IT+0x24>
 800843e:	2302      	movs	r3, #2
 8008440:	e0ec      	b.n	800861c <I2C_Slave_ISR_IT+0x1fe>
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2201      	movs	r2, #1
 8008446:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800844a:	693b      	ldr	r3, [r7, #16]
 800844c:	095b      	lsrs	r3, r3, #5
 800844e:	f003 0301 	and.w	r3, r3, #1
 8008452:	2b00      	cmp	r3, #0
 8008454:	d009      	beq.n	800846a <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	095b      	lsrs	r3, r3, #5
 800845a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800845e:	2b00      	cmp	r3, #0
 8008460:	d003      	beq.n	800846a <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8008462:	6939      	ldr	r1, [r7, #16]
 8008464:	68f8      	ldr	r0, [r7, #12]
 8008466:	f000 fa67 	bl	8008938 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	091b      	lsrs	r3, r3, #4
 800846e:	f003 0301 	and.w	r3, r3, #1
 8008472:	2b00      	cmp	r3, #0
 8008474:	d04d      	beq.n	8008512 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	091b      	lsrs	r3, r3, #4
 800847a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800847e:	2b00      	cmp	r3, #0
 8008480:	d047      	beq.n	8008512 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008486:	b29b      	uxth	r3, r3
 8008488:	2b00      	cmp	r3, #0
 800848a:	d128      	bne.n	80084de <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008492:	b2db      	uxtb	r3, r3
 8008494:	2b28      	cmp	r3, #40	; 0x28
 8008496:	d108      	bne.n	80084aa <I2C_Slave_ISR_IT+0x8c>
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800849e:	d104      	bne.n	80084aa <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80084a0:	6939      	ldr	r1, [r7, #16]
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f000 fb52 	bl	8008b4c <I2C_ITListenCplt>
 80084a8:	e032      	b.n	8008510 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084b0:	b2db      	uxtb	r3, r3
 80084b2:	2b29      	cmp	r3, #41	; 0x29
 80084b4:	d10e      	bne.n	80084d4 <I2C_Slave_ISR_IT+0xb6>
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80084bc:	d00a      	beq.n	80084d4 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	2210      	movs	r2, #16
 80084c4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80084c6:	68f8      	ldr	r0, [r7, #12]
 80084c8:	f000 fc8d 	bl	8008de6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80084cc:	68f8      	ldr	r0, [r7, #12]
 80084ce:	f000 f9d5 	bl	800887c <I2C_ITSlaveSeqCplt>
 80084d2:	e01d      	b.n	8008510 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	2210      	movs	r2, #16
 80084da:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80084dc:	e096      	b.n	800860c <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	2210      	movs	r2, #16
 80084e4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084ea:	f043 0204 	orr.w	r2, r3, #4
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d004      	beq.n	8008502 <I2C_Slave_ISR_IT+0xe4>
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80084fe:	f040 8085 	bne.w	800860c <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008506:	4619      	mov	r1, r3
 8008508:	68f8      	ldr	r0, [r7, #12]
 800850a:	f000 fb75 	bl	8008bf8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800850e:	e07d      	b.n	800860c <I2C_Slave_ISR_IT+0x1ee>
 8008510:	e07c      	b.n	800860c <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	089b      	lsrs	r3, r3, #2
 8008516:	f003 0301 	and.w	r3, r3, #1
 800851a:	2b00      	cmp	r3, #0
 800851c:	d030      	beq.n	8008580 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	089b      	lsrs	r3, r3, #2
 8008522:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008526:	2b00      	cmp	r3, #0
 8008528:	d02a      	beq.n	8008580 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800852e:	b29b      	uxth	r3, r3
 8008530:	2b00      	cmp	r3, #0
 8008532:	d018      	beq.n	8008566 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800853e:	b2d2      	uxtb	r2, r2
 8008540:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008546:	1c5a      	adds	r2, r3, #1
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008550:	3b01      	subs	r3, #1
 8008552:	b29a      	uxth	r2, r3
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800855c:	b29b      	uxth	r3, r3
 800855e:	3b01      	subs	r3, #1
 8008560:	b29a      	uxth	r2, r3
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800856a:	b29b      	uxth	r3, r3
 800856c:	2b00      	cmp	r3, #0
 800856e:	d14f      	bne.n	8008610 <I2C_Slave_ISR_IT+0x1f2>
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008576:	d04b      	beq.n	8008610 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8008578:	68f8      	ldr	r0, [r7, #12]
 800857a:	f000 f97f 	bl	800887c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800857e:	e047      	b.n	8008610 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	08db      	lsrs	r3, r3, #3
 8008584:	f003 0301 	and.w	r3, r3, #1
 8008588:	2b00      	cmp	r3, #0
 800858a:	d00a      	beq.n	80085a2 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	08db      	lsrs	r3, r3, #3
 8008590:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008594:	2b00      	cmp	r3, #0
 8008596:	d004      	beq.n	80085a2 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008598:	6939      	ldr	r1, [r7, #16]
 800859a:	68f8      	ldr	r0, [r7, #12]
 800859c:	f000 f8ea 	bl	8008774 <I2C_ITAddrCplt>
 80085a0:	e037      	b.n	8008612 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	085b      	lsrs	r3, r3, #1
 80085a6:	f003 0301 	and.w	r3, r3, #1
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d031      	beq.n	8008612 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	085b      	lsrs	r3, r3, #1
 80085b2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d02b      	beq.n	8008612 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085be:	b29b      	uxth	r3, r3
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d018      	beq.n	80085f6 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c8:	781a      	ldrb	r2, [r3, #0]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085d4:	1c5a      	adds	r2, r3, #1
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085de:	b29b      	uxth	r3, r3
 80085e0:	3b01      	subs	r3, #1
 80085e2:	b29a      	uxth	r2, r3
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085ec:	3b01      	subs	r3, #1
 80085ee:	b29a      	uxth	r2, r3
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	851a      	strh	r2, [r3, #40]	; 0x28
 80085f4:	e00d      	b.n	8008612 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80085fc:	d002      	beq.n	8008604 <I2C_Slave_ISR_IT+0x1e6>
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d106      	bne.n	8008612 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008604:	68f8      	ldr	r0, [r7, #12]
 8008606:	f000 f939 	bl	800887c <I2C_ITSlaveSeqCplt>
 800860a:	e002      	b.n	8008612 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 800860c:	bf00      	nop
 800860e:	e000      	b.n	8008612 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8008610:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	2200      	movs	r2, #0
 8008616:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800861a:	2300      	movs	r3, #0
}
 800861c:	4618      	mov	r0, r3
 800861e:	3718      	adds	r7, #24
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}

08008624 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b086      	sub	sp, #24
 8008628:	af02      	add	r7, sp, #8
 800862a:	60f8      	str	r0, [r7, #12]
 800862c:	4608      	mov	r0, r1
 800862e:	4611      	mov	r1, r2
 8008630:	461a      	mov	r2, r3
 8008632:	4603      	mov	r3, r0
 8008634:	817b      	strh	r3, [r7, #10]
 8008636:	460b      	mov	r3, r1
 8008638:	813b      	strh	r3, [r7, #8]
 800863a:	4613      	mov	r3, r2
 800863c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800863e:	88fb      	ldrh	r3, [r7, #6]
 8008640:	b2da      	uxtb	r2, r3
 8008642:	8979      	ldrh	r1, [r7, #10]
 8008644:	4b20      	ldr	r3, [pc, #128]	; (80086c8 <I2C_RequestMemoryWrite+0xa4>)
 8008646:	9300      	str	r3, [sp, #0]
 8008648:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800864c:	68f8      	ldr	r0, [r7, #12]
 800864e:	f000 fdb5 	bl	80091bc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008652:	69fa      	ldr	r2, [r7, #28]
 8008654:	69b9      	ldr	r1, [r7, #24]
 8008656:	68f8      	ldr	r0, [r7, #12]
 8008658:	f000 fc47 	bl	8008eea <I2C_WaitOnTXISFlagUntilTimeout>
 800865c:	4603      	mov	r3, r0
 800865e:	2b00      	cmp	r3, #0
 8008660:	d001      	beq.n	8008666 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	e02c      	b.n	80086c0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008666:	88fb      	ldrh	r3, [r7, #6]
 8008668:	2b01      	cmp	r3, #1
 800866a:	d105      	bne.n	8008678 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800866c:	893b      	ldrh	r3, [r7, #8]
 800866e:	b2da      	uxtb	r2, r3
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	629a      	str	r2, [r3, #40]	; 0x28
 8008676:	e015      	b.n	80086a4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008678:	893b      	ldrh	r3, [r7, #8]
 800867a:	0a1b      	lsrs	r3, r3, #8
 800867c:	b29b      	uxth	r3, r3
 800867e:	b2da      	uxtb	r2, r3
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008686:	69fa      	ldr	r2, [r7, #28]
 8008688:	69b9      	ldr	r1, [r7, #24]
 800868a:	68f8      	ldr	r0, [r7, #12]
 800868c:	f000 fc2d 	bl	8008eea <I2C_WaitOnTXISFlagUntilTimeout>
 8008690:	4603      	mov	r3, r0
 8008692:	2b00      	cmp	r3, #0
 8008694:	d001      	beq.n	800869a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008696:	2301      	movs	r3, #1
 8008698:	e012      	b.n	80086c0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800869a:	893b      	ldrh	r3, [r7, #8]
 800869c:	b2da      	uxtb	r2, r3
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80086a4:	69fb      	ldr	r3, [r7, #28]
 80086a6:	9300      	str	r3, [sp, #0]
 80086a8:	69bb      	ldr	r3, [r7, #24]
 80086aa:	2200      	movs	r2, #0
 80086ac:	2180      	movs	r1, #128	; 0x80
 80086ae:	68f8      	ldr	r0, [r7, #12]
 80086b0:	f000 fbdb 	bl	8008e6a <I2C_WaitOnFlagUntilTimeout>
 80086b4:	4603      	mov	r3, r0
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d001      	beq.n	80086be <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80086ba:	2301      	movs	r3, #1
 80086bc:	e000      	b.n	80086c0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80086be:	2300      	movs	r3, #0
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3710      	adds	r7, #16
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}
 80086c8:	80002000 	.word	0x80002000

080086cc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b086      	sub	sp, #24
 80086d0:	af02      	add	r7, sp, #8
 80086d2:	60f8      	str	r0, [r7, #12]
 80086d4:	4608      	mov	r0, r1
 80086d6:	4611      	mov	r1, r2
 80086d8:	461a      	mov	r2, r3
 80086da:	4603      	mov	r3, r0
 80086dc:	817b      	strh	r3, [r7, #10]
 80086de:	460b      	mov	r3, r1
 80086e0:	813b      	strh	r3, [r7, #8]
 80086e2:	4613      	mov	r3, r2
 80086e4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80086e6:	88fb      	ldrh	r3, [r7, #6]
 80086e8:	b2da      	uxtb	r2, r3
 80086ea:	8979      	ldrh	r1, [r7, #10]
 80086ec:	4b20      	ldr	r3, [pc, #128]	; (8008770 <I2C_RequestMemoryRead+0xa4>)
 80086ee:	9300      	str	r3, [sp, #0]
 80086f0:	2300      	movs	r3, #0
 80086f2:	68f8      	ldr	r0, [r7, #12]
 80086f4:	f000 fd62 	bl	80091bc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80086f8:	69fa      	ldr	r2, [r7, #28]
 80086fa:	69b9      	ldr	r1, [r7, #24]
 80086fc:	68f8      	ldr	r0, [r7, #12]
 80086fe:	f000 fbf4 	bl	8008eea <I2C_WaitOnTXISFlagUntilTimeout>
 8008702:	4603      	mov	r3, r0
 8008704:	2b00      	cmp	r3, #0
 8008706:	d001      	beq.n	800870c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008708:	2301      	movs	r3, #1
 800870a:	e02c      	b.n	8008766 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800870c:	88fb      	ldrh	r3, [r7, #6]
 800870e:	2b01      	cmp	r3, #1
 8008710:	d105      	bne.n	800871e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008712:	893b      	ldrh	r3, [r7, #8]
 8008714:	b2da      	uxtb	r2, r3
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	629a      	str	r2, [r3, #40]	; 0x28
 800871c:	e015      	b.n	800874a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800871e:	893b      	ldrh	r3, [r7, #8]
 8008720:	0a1b      	lsrs	r3, r3, #8
 8008722:	b29b      	uxth	r3, r3
 8008724:	b2da      	uxtb	r2, r3
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800872c:	69fa      	ldr	r2, [r7, #28]
 800872e:	69b9      	ldr	r1, [r7, #24]
 8008730:	68f8      	ldr	r0, [r7, #12]
 8008732:	f000 fbda 	bl	8008eea <I2C_WaitOnTXISFlagUntilTimeout>
 8008736:	4603      	mov	r3, r0
 8008738:	2b00      	cmp	r3, #0
 800873a:	d001      	beq.n	8008740 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800873c:	2301      	movs	r3, #1
 800873e:	e012      	b.n	8008766 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008740:	893b      	ldrh	r3, [r7, #8]
 8008742:	b2da      	uxtb	r2, r3
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800874a:	69fb      	ldr	r3, [r7, #28]
 800874c:	9300      	str	r3, [sp, #0]
 800874e:	69bb      	ldr	r3, [r7, #24]
 8008750:	2200      	movs	r2, #0
 8008752:	2140      	movs	r1, #64	; 0x40
 8008754:	68f8      	ldr	r0, [r7, #12]
 8008756:	f000 fb88 	bl	8008e6a <I2C_WaitOnFlagUntilTimeout>
 800875a:	4603      	mov	r3, r0
 800875c:	2b00      	cmp	r3, #0
 800875e:	d001      	beq.n	8008764 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008760:	2301      	movs	r3, #1
 8008762:	e000      	b.n	8008766 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008764:	2300      	movs	r3, #0
}
 8008766:	4618      	mov	r0, r3
 8008768:	3710      	adds	r7, #16
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}
 800876e:	bf00      	nop
 8008770:	80002000 	.word	0x80002000

08008774 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b084      	sub	sp, #16
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008784:	b2db      	uxtb	r3, r3
 8008786:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800878a:	2b28      	cmp	r3, #40	; 0x28
 800878c:	d16a      	bne.n	8008864 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	699b      	ldr	r3, [r3, #24]
 8008794:	0c1b      	lsrs	r3, r3, #16
 8008796:	b2db      	uxtb	r3, r3
 8008798:	f003 0301 	and.w	r3, r3, #1
 800879c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	699b      	ldr	r3, [r3, #24]
 80087a4:	0c1b      	lsrs	r3, r3, #16
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80087ac:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	689b      	ldr	r3, [r3, #8]
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80087ba:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	68db      	ldr	r3, [r3, #12]
 80087c2:	b29b      	uxth	r3, r3
 80087c4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80087c8:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	68db      	ldr	r3, [r3, #12]
 80087ce:	2b02      	cmp	r3, #2
 80087d0:	d138      	bne.n	8008844 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80087d2:	897b      	ldrh	r3, [r7, #10]
 80087d4:	09db      	lsrs	r3, r3, #7
 80087d6:	b29a      	uxth	r2, r3
 80087d8:	89bb      	ldrh	r3, [r7, #12]
 80087da:	4053      	eors	r3, r2
 80087dc:	b29b      	uxth	r3, r3
 80087de:	f003 0306 	and.w	r3, r3, #6
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d11c      	bne.n	8008820 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80087e6:	897b      	ldrh	r3, [r7, #10]
 80087e8:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087ee:	1c5a      	adds	r2, r3, #1
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087f8:	2b02      	cmp	r3, #2
 80087fa:	d13b      	bne.n	8008874 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2200      	movs	r2, #0
 8008800:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	2208      	movs	r2, #8
 8008808:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2200      	movs	r2, #0
 800880e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008812:	89ba      	ldrh	r2, [r7, #12]
 8008814:	7bfb      	ldrb	r3, [r7, #15]
 8008816:	4619      	mov	r1, r3
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f7ff fdde 	bl	80083da <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800881e:	e029      	b.n	8008874 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8008820:	893b      	ldrh	r3, [r7, #8]
 8008822:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008824:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f000 fcf9 	bl	8009220 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2200      	movs	r2, #0
 8008832:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008836:	89ba      	ldrh	r2, [r7, #12]
 8008838:	7bfb      	ldrb	r3, [r7, #15]
 800883a:	4619      	mov	r1, r3
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f7ff fdcc 	bl	80083da <HAL_I2C_AddrCallback>
}
 8008842:	e017      	b.n	8008874 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008844:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f000 fce9 	bl	8009220 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2200      	movs	r2, #0
 8008852:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008856:	89ba      	ldrh	r2, [r7, #12]
 8008858:	7bfb      	ldrb	r3, [r7, #15]
 800885a:	4619      	mov	r1, r3
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f7ff fdbc 	bl	80083da <HAL_I2C_AddrCallback>
}
 8008862:	e007      	b.n	8008874 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	2208      	movs	r2, #8
 800886a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2200      	movs	r2, #0
 8008870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8008874:	bf00      	nop
 8008876:	3710      	adds	r7, #16
 8008878:	46bd      	mov	sp, r7
 800887a:	bd80      	pop	{r7, pc}

0800887c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b084      	sub	sp, #16
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	0b9b      	lsrs	r3, r3, #14
 8008898:	f003 0301 	and.w	r3, r3, #1
 800889c:	2b00      	cmp	r3, #0
 800889e:	d008      	beq.n	80088b2 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80088ae:	601a      	str	r2, [r3, #0]
 80088b0:	e00d      	b.n	80088ce <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	0bdb      	lsrs	r3, r3, #15
 80088b6:	f003 0301 	and.w	r3, r3, #1
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d007      	beq.n	80088ce <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	681a      	ldr	r2, [r3, #0]
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80088cc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80088d4:	b2db      	uxtb	r3, r3
 80088d6:	2b29      	cmp	r3, #41	; 0x29
 80088d8:	d112      	bne.n	8008900 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2228      	movs	r2, #40	; 0x28
 80088de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2221      	movs	r2, #33	; 0x21
 80088e6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80088e8:	2101      	movs	r1, #1
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f000 fc98 	bl	8009220 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2200      	movs	r2, #0
 80088f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	f7ff fd5a 	bl	80083b2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80088fe:	e017      	b.n	8008930 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008906:	b2db      	uxtb	r3, r3
 8008908:	2b2a      	cmp	r3, #42	; 0x2a
 800890a:	d111      	bne.n	8008930 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2228      	movs	r2, #40	; 0x28
 8008910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2222      	movs	r2, #34	; 0x22
 8008918:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800891a:	2102      	movs	r1, #2
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f000 fc7f 	bl	8009220 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2200      	movs	r2, #0
 8008926:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f7ff fd4b 	bl	80083c6 <HAL_I2C_SlaveRxCpltCallback>
}
 8008930:	bf00      	nop
 8008932:	3710      	adds	r7, #16
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}

08008938 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b086      	sub	sp, #24
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008954:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2220      	movs	r2, #32
 800895c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800895e:	7bfb      	ldrb	r3, [r7, #15]
 8008960:	2b21      	cmp	r3, #33	; 0x21
 8008962:	d002      	beq.n	800896a <I2C_ITSlaveCplt+0x32>
 8008964:	7bfb      	ldrb	r3, [r7, #15]
 8008966:	2b29      	cmp	r3, #41	; 0x29
 8008968:	d108      	bne.n	800897c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800896a:	f248 0101 	movw	r1, #32769	; 0x8001
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 fc56 	bl	8009220 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2221      	movs	r2, #33	; 0x21
 8008978:	631a      	str	r2, [r3, #48]	; 0x30
 800897a:	e00d      	b.n	8008998 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800897c:	7bfb      	ldrb	r3, [r7, #15]
 800897e:	2b22      	cmp	r3, #34	; 0x22
 8008980:	d002      	beq.n	8008988 <I2C_ITSlaveCplt+0x50>
 8008982:	7bfb      	ldrb	r3, [r7, #15]
 8008984:	2b2a      	cmp	r3, #42	; 0x2a
 8008986:	d107      	bne.n	8008998 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8008988:	f248 0102 	movw	r1, #32770	; 0x8002
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f000 fc47 	bl	8009220 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2222      	movs	r2, #34	; 0x22
 8008996:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	685a      	ldr	r2, [r3, #4]
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80089a6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	6859      	ldr	r1, [r3, #4]
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681a      	ldr	r2, [r3, #0]
 80089b2:	4b64      	ldr	r3, [pc, #400]	; (8008b44 <I2C_ITSlaveCplt+0x20c>)
 80089b4:	400b      	ands	r3, r1
 80089b6:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f000 fa14 	bl	8008de6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	0b9b      	lsrs	r3, r3, #14
 80089c2:	f003 0301 	and.w	r3, r3, #1
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d013      	beq.n	80089f2 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	681a      	ldr	r2, [r3, #0]
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80089d8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d020      	beq.n	8008a24 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	b29a      	uxth	r2, r3
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80089f0:	e018      	b.n	8008a24 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	0bdb      	lsrs	r3, r3, #15
 80089f6:	f003 0301 	and.w	r3, r3, #1
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d012      	beq.n	8008a24 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	681a      	ldr	r2, [r3, #0]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008a0c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d006      	beq.n	8008a24 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	b29a      	uxth	r2, r3
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	089b      	lsrs	r3, r3, #2
 8008a28:	f003 0301 	and.w	r3, r3, #1
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d020      	beq.n	8008a72 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	f023 0304 	bic.w	r3, r3, #4
 8008a36:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a42:	b2d2      	uxtb	r2, r2
 8008a44:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a4a:	1c5a      	adds	r2, r3, #1
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d00c      	beq.n	8008a72 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a5c:	3b01      	subs	r3, #1
 8008a5e:	b29a      	uxth	r2, r3
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a68:	b29b      	uxth	r3, r3
 8008a6a:	3b01      	subs	r3, #1
 8008a6c:	b29a      	uxth	r2, r3
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a76:	b29b      	uxth	r3, r3
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d005      	beq.n	8008a88 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a80:	f043 0204 	orr.w	r2, r3, #4
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2200      	movs	r2, #0
 8008a94:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d010      	beq.n	8008ac0 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008aa2:	4619      	mov	r1, r3
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 f8a7 	bl	8008bf8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ab0:	b2db      	uxtb	r3, r3
 8008ab2:	2b28      	cmp	r3, #40	; 0x28
 8008ab4:	d141      	bne.n	8008b3a <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8008ab6:	6979      	ldr	r1, [r7, #20]
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f000 f847 	bl	8008b4c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008abe:	e03c      	b.n	8008b3a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ac4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008ac8:	d014      	beq.n	8008af4 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f7ff fed6 	bl	800887c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	4a1d      	ldr	r2, [pc, #116]	; (8008b48 <I2C_ITSlaveCplt+0x210>)
 8008ad4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2220      	movs	r2, #32
 8008ada:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f7ff fc82 	bl	80083f6 <HAL_I2C_ListenCpltCallback>
}
 8008af2:	e022      	b.n	8008b3a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	2b22      	cmp	r3, #34	; 0x22
 8008afe:	d10e      	bne.n	8008b1e <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2220      	movs	r2, #32
 8008b04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f7ff fc55 	bl	80083c6 <HAL_I2C_SlaveRxCpltCallback>
}
 8008b1c:	e00d      	b.n	8008b3a <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2220      	movs	r2, #32
 8008b22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f7ff fc3c 	bl	80083b2 <HAL_I2C_SlaveTxCpltCallback>
}
 8008b3a:	bf00      	nop
 8008b3c:	3718      	adds	r7, #24
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}
 8008b42:	bf00      	nop
 8008b44:	fe00e800 	.word	0xfe00e800
 8008b48:	ffff0000 	.word	0xffff0000

08008b4c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b082      	sub	sp, #8
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	4a26      	ldr	r2, [pc, #152]	; (8008bf4 <I2C_ITListenCplt+0xa8>)
 8008b5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2220      	movs	r2, #32
 8008b66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2200      	movs	r2, #0
 8008b76:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	089b      	lsrs	r3, r3, #2
 8008b7c:	f003 0301 	and.w	r3, r3, #1
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d022      	beq.n	8008bca <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b8e:	b2d2      	uxtb	r2, r2
 8008b90:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b96:	1c5a      	adds	r2, r3, #1
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d012      	beq.n	8008bca <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ba8:	3b01      	subs	r3, #1
 8008baa:	b29a      	uxth	r2, r3
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	3b01      	subs	r3, #1
 8008bb8:	b29a      	uxth	r2, r3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bc2:	f043 0204 	orr.w	r2, r3, #4
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008bca:	f248 0103 	movw	r1, #32771	; 0x8003
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f000 fb26 	bl	8009220 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	2210      	movs	r2, #16
 8008bda:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2200      	movs	r2, #0
 8008be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f7ff fc06 	bl	80083f6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8008bea:	bf00      	nop
 8008bec:	3708      	adds	r7, #8
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bd80      	pop	{r7, pc}
 8008bf2:	bf00      	nop
 8008bf4:	ffff0000 	.word	0xffff0000

08008bf8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
 8008c00:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	4a5d      	ldr	r2, [pc, #372]	; (8008d8c <I2C_ITError+0x194>)
 8008c16:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	431a      	orrs	r2, r3
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8008c2a:	7bfb      	ldrb	r3, [r7, #15]
 8008c2c:	2b28      	cmp	r3, #40	; 0x28
 8008c2e:	d005      	beq.n	8008c3c <I2C_ITError+0x44>
 8008c30:	7bfb      	ldrb	r3, [r7, #15]
 8008c32:	2b29      	cmp	r3, #41	; 0x29
 8008c34:	d002      	beq.n	8008c3c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8008c36:	7bfb      	ldrb	r3, [r7, #15]
 8008c38:	2b2a      	cmp	r3, #42	; 0x2a
 8008c3a:	d10b      	bne.n	8008c54 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008c3c:	2103      	movs	r1, #3
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 faee 	bl	8009220 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2228      	movs	r2, #40	; 0x28
 8008c48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	4a50      	ldr	r2, [pc, #320]	; (8008d90 <I2C_ITError+0x198>)
 8008c50:	635a      	str	r2, [r3, #52]	; 0x34
 8008c52:	e011      	b.n	8008c78 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008c54:	f248 0103 	movw	r1, #32771	; 0x8003
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	f000 fae1 	bl	8009220 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c64:	b2db      	uxtb	r3, r3
 8008c66:	2b60      	cmp	r3, #96	; 0x60
 8008c68:	d003      	beq.n	8008c72 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2220      	movs	r2, #32
 8008c6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2200      	movs	r2, #0
 8008c76:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c7c:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d039      	beq.n	8008cfa <I2C_ITError+0x102>
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	2b11      	cmp	r3, #17
 8008c8a:	d002      	beq.n	8008c92 <I2C_ITError+0x9a>
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	2b21      	cmp	r3, #33	; 0x21
 8008c90:	d133      	bne.n	8008cfa <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008ca0:	d107      	bne.n	8008cb2 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	681a      	ldr	r2, [r3, #0]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008cb0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f7fe fd04 	bl	80076c4 <HAL_DMA_GetState>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	2b01      	cmp	r3, #1
 8008cc0:	d017      	beq.n	8008cf2 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cc6:	4a33      	ldr	r2, [pc, #204]	; (8008d94 <I2C_ITError+0x19c>)
 8008cc8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f7fe fc04 	bl	80074e4 <HAL_DMA_Abort_IT>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d04d      	beq.n	8008d7e <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ce8:	687a      	ldr	r2, [r7, #4]
 8008cea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008cec:	4610      	mov	r0, r2
 8008cee:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008cf0:	e045      	b.n	8008d7e <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 f850 	bl	8008d98 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008cf8:	e041      	b.n	8008d7e <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d039      	beq.n	8008d76 <I2C_ITError+0x17e>
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	2b12      	cmp	r3, #18
 8008d06:	d002      	beq.n	8008d0e <I2C_ITError+0x116>
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	2b22      	cmp	r3, #34	; 0x22
 8008d0c:	d133      	bne.n	8008d76 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008d18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d1c:	d107      	bne.n	8008d2e <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	681a      	ldr	r2, [r3, #0]
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008d2c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d32:	4618      	mov	r0, r3
 8008d34:	f7fe fcc6 	bl	80076c4 <HAL_DMA_GetState>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	2b01      	cmp	r3, #1
 8008d3c:	d017      	beq.n	8008d6e <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d42:	4a14      	ldr	r2, [pc, #80]	; (8008d94 <I2C_ITError+0x19c>)
 8008d44:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d52:	4618      	mov	r0, r3
 8008d54:	f7fe fbc6 	bl	80074e4 <HAL_DMA_Abort_IT>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d011      	beq.n	8008d82 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d64:	687a      	ldr	r2, [r7, #4]
 8008d66:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008d68:	4610      	mov	r0, r2
 8008d6a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008d6c:	e009      	b.n	8008d82 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f000 f812 	bl	8008d98 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008d74:	e005      	b.n	8008d82 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 f80e 	bl	8008d98 <I2C_TreatErrorCallback>
  }
}
 8008d7c:	e002      	b.n	8008d84 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008d7e:	bf00      	nop
 8008d80:	e000      	b.n	8008d84 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008d82:	bf00      	nop
}
 8008d84:	bf00      	nop
 8008d86:	3710      	adds	r7, #16
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}
 8008d8c:	ffff0000 	.word	0xffff0000
 8008d90:	0800841f 	.word	0x0800841f
 8008d94:	08008e2f 	.word	0x08008e2f

08008d98 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b082      	sub	sp, #8
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008da6:	b2db      	uxtb	r3, r3
 8008da8:	2b60      	cmp	r3, #96	; 0x60
 8008daa:	d10e      	bne.n	8008dca <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2220      	movs	r2, #32
 8008db0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2200      	movs	r2, #0
 8008db8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f7ff fb21 	bl	800840a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008dc8:	e009      	b.n	8008dde <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f7fc f8e1 	bl	8004fa0 <HAL_I2C_ErrorCallback>
}
 8008dde:	bf00      	nop
 8008de0:	3708      	adds	r7, #8
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}

08008de6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008de6:	b480      	push	{r7}
 8008de8:	b083      	sub	sp, #12
 8008dea:	af00      	add	r7, sp, #0
 8008dec:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	699b      	ldr	r3, [r3, #24]
 8008df4:	f003 0302 	and.w	r3, r3, #2
 8008df8:	2b02      	cmp	r3, #2
 8008dfa:	d103      	bne.n	8008e04 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	2200      	movs	r2, #0
 8008e02:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	699b      	ldr	r3, [r3, #24]
 8008e0a:	f003 0301 	and.w	r3, r3, #1
 8008e0e:	2b01      	cmp	r3, #1
 8008e10:	d007      	beq.n	8008e22 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	699a      	ldr	r2, [r3, #24]
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f042 0201 	orr.w	r2, r2, #1
 8008e20:	619a      	str	r2, [r3, #24]
  }
}
 8008e22:	bf00      	nop
 8008e24:	370c      	adds	r7, #12
 8008e26:	46bd      	mov	sp, r7
 8008e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2c:	4770      	bx	lr

08008e2e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008e2e:	b580      	push	{r7, lr}
 8008e30:	b084      	sub	sp, #16
 8008e32:	af00      	add	r7, sp, #0
 8008e34:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e3a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d003      	beq.n	8008e4c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e48:	2200      	movs	r2, #0
 8008e4a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d003      	beq.n	8008e5c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e58:	2200      	movs	r2, #0
 8008e5a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8008e5c:	68f8      	ldr	r0, [r7, #12]
 8008e5e:	f7ff ff9b 	bl	8008d98 <I2C_TreatErrorCallback>
}
 8008e62:	bf00      	nop
 8008e64:	3710      	adds	r7, #16
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bd80      	pop	{r7, pc}

08008e6a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008e6a:	b580      	push	{r7, lr}
 8008e6c:	b084      	sub	sp, #16
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	60f8      	str	r0, [r7, #12]
 8008e72:	60b9      	str	r1, [r7, #8]
 8008e74:	603b      	str	r3, [r7, #0]
 8008e76:	4613      	mov	r3, r2
 8008e78:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008e7a:	e022      	b.n	8008ec2 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008e82:	d01e      	beq.n	8008ec2 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e84:	f7fe f844 	bl	8006f10 <HAL_GetTick>
 8008e88:	4602      	mov	r2, r0
 8008e8a:	69bb      	ldr	r3, [r7, #24]
 8008e8c:	1ad3      	subs	r3, r2, r3
 8008e8e:	683a      	ldr	r2, [r7, #0]
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d302      	bcc.n	8008e9a <I2C_WaitOnFlagUntilTimeout+0x30>
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d113      	bne.n	8008ec2 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e9e:	f043 0220 	orr.w	r2, r3, #32
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	2220      	movs	r2, #32
 8008eaa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	e00f      	b.n	8008ee2 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	699a      	ldr	r2, [r3, #24]
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	4013      	ands	r3, r2
 8008ecc:	68ba      	ldr	r2, [r7, #8]
 8008ece:	429a      	cmp	r2, r3
 8008ed0:	bf0c      	ite	eq
 8008ed2:	2301      	moveq	r3, #1
 8008ed4:	2300      	movne	r3, #0
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	461a      	mov	r2, r3
 8008eda:	79fb      	ldrb	r3, [r7, #7]
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d0cd      	beq.n	8008e7c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008ee0:	2300      	movs	r3, #0
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	3710      	adds	r7, #16
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}

08008eea <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008eea:	b580      	push	{r7, lr}
 8008eec:	b084      	sub	sp, #16
 8008eee:	af00      	add	r7, sp, #0
 8008ef0:	60f8      	str	r0, [r7, #12]
 8008ef2:	60b9      	str	r1, [r7, #8]
 8008ef4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008ef6:	e02c      	b.n	8008f52 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008ef8:	687a      	ldr	r2, [r7, #4]
 8008efa:	68b9      	ldr	r1, [r7, #8]
 8008efc:	68f8      	ldr	r0, [r7, #12]
 8008efe:	f000 f871 	bl	8008fe4 <I2C_IsErrorOccurred>
 8008f02:	4603      	mov	r3, r0
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d001      	beq.n	8008f0c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008f08:	2301      	movs	r3, #1
 8008f0a:	e02a      	b.n	8008f62 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008f12:	d01e      	beq.n	8008f52 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f14:	f7fd fffc 	bl	8006f10 <HAL_GetTick>
 8008f18:	4602      	mov	r2, r0
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	1ad3      	subs	r3, r2, r3
 8008f1e:	68ba      	ldr	r2, [r7, #8]
 8008f20:	429a      	cmp	r2, r3
 8008f22:	d302      	bcc.n	8008f2a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d113      	bne.n	8008f52 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f2e:	f043 0220 	orr.w	r2, r3, #32
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2220      	movs	r2, #32
 8008f3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	2200      	movs	r2, #0
 8008f42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	e007      	b.n	8008f62 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	699b      	ldr	r3, [r3, #24]
 8008f58:	f003 0302 	and.w	r3, r3, #2
 8008f5c:	2b02      	cmp	r3, #2
 8008f5e:	d1cb      	bne.n	8008ef8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008f60:	2300      	movs	r3, #0
}
 8008f62:	4618      	mov	r0, r3
 8008f64:	3710      	adds	r7, #16
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bd80      	pop	{r7, pc}

08008f6a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008f6a:	b580      	push	{r7, lr}
 8008f6c:	b084      	sub	sp, #16
 8008f6e:	af00      	add	r7, sp, #0
 8008f70:	60f8      	str	r0, [r7, #12]
 8008f72:	60b9      	str	r1, [r7, #8]
 8008f74:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008f76:	e028      	b.n	8008fca <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f78:	687a      	ldr	r2, [r7, #4]
 8008f7a:	68b9      	ldr	r1, [r7, #8]
 8008f7c:	68f8      	ldr	r0, [r7, #12]
 8008f7e:	f000 f831 	bl	8008fe4 <I2C_IsErrorOccurred>
 8008f82:	4603      	mov	r3, r0
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d001      	beq.n	8008f8c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008f88:	2301      	movs	r3, #1
 8008f8a:	e026      	b.n	8008fda <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f8c:	f7fd ffc0 	bl	8006f10 <HAL_GetTick>
 8008f90:	4602      	mov	r2, r0
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	1ad3      	subs	r3, r2, r3
 8008f96:	68ba      	ldr	r2, [r7, #8]
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	d302      	bcc.n	8008fa2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d113      	bne.n	8008fca <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fa6:	f043 0220 	orr.w	r2, r3, #32
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	2220      	movs	r2, #32
 8008fb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	e007      	b.n	8008fda <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	699b      	ldr	r3, [r3, #24]
 8008fd0:	f003 0320 	and.w	r3, r3, #32
 8008fd4:	2b20      	cmp	r3, #32
 8008fd6:	d1cf      	bne.n	8008f78 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008fd8:	2300      	movs	r3, #0
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	3710      	adds	r7, #16
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}
	...

08008fe4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b08a      	sub	sp, #40	; 0x28
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	60f8      	str	r0, [r7, #12]
 8008fec:	60b9      	str	r1, [r7, #8]
 8008fee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	699b      	ldr	r3, [r3, #24]
 8008ffc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008ffe:	2300      	movs	r3, #0
 8009000:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009006:	69bb      	ldr	r3, [r7, #24]
 8009008:	f003 0310 	and.w	r3, r3, #16
 800900c:	2b00      	cmp	r3, #0
 800900e:	d075      	beq.n	80090fc <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	2210      	movs	r2, #16
 8009016:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009018:	e056      	b.n	80090c8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009020:	d052      	beq.n	80090c8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009022:	f7fd ff75 	bl	8006f10 <HAL_GetTick>
 8009026:	4602      	mov	r2, r0
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	1ad3      	subs	r3, r2, r3
 800902c:	68ba      	ldr	r2, [r7, #8]
 800902e:	429a      	cmp	r2, r3
 8009030:	d302      	bcc.n	8009038 <I2C_IsErrorOccurred+0x54>
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d147      	bne.n	80090c8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	685b      	ldr	r3, [r3, #4]
 800903e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009042:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800904a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	699b      	ldr	r3, [r3, #24]
 8009052:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009056:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800905a:	d12e      	bne.n	80090ba <I2C_IsErrorOccurred+0xd6>
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009062:	d02a      	beq.n	80090ba <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8009064:	7cfb      	ldrb	r3, [r7, #19]
 8009066:	2b20      	cmp	r3, #32
 8009068:	d027      	beq.n	80090ba <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	685a      	ldr	r2, [r3, #4]
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009078:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800907a:	f7fd ff49 	bl	8006f10 <HAL_GetTick>
 800907e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009080:	e01b      	b.n	80090ba <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009082:	f7fd ff45 	bl	8006f10 <HAL_GetTick>
 8009086:	4602      	mov	r2, r0
 8009088:	69fb      	ldr	r3, [r7, #28]
 800908a:	1ad3      	subs	r3, r2, r3
 800908c:	2b19      	cmp	r3, #25
 800908e:	d914      	bls.n	80090ba <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009094:	f043 0220 	orr.w	r2, r3, #32
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	2220      	movs	r2, #32
 80090a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2200      	movs	r2, #0
 80090a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2200      	movs	r2, #0
 80090b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80090b4:	2301      	movs	r3, #1
 80090b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	699b      	ldr	r3, [r3, #24]
 80090c0:	f003 0320 	and.w	r3, r3, #32
 80090c4:	2b20      	cmp	r3, #32
 80090c6:	d1dc      	bne.n	8009082 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	699b      	ldr	r3, [r3, #24]
 80090ce:	f003 0320 	and.w	r3, r3, #32
 80090d2:	2b20      	cmp	r3, #32
 80090d4:	d003      	beq.n	80090de <I2C_IsErrorOccurred+0xfa>
 80090d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d09d      	beq.n	800901a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80090de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d103      	bne.n	80090ee <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	2220      	movs	r2, #32
 80090ec:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80090ee:	6a3b      	ldr	r3, [r7, #32]
 80090f0:	f043 0304 	orr.w	r3, r3, #4
 80090f4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80090f6:	2301      	movs	r3, #1
 80090f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	699b      	ldr	r3, [r3, #24]
 8009102:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009104:	69bb      	ldr	r3, [r7, #24]
 8009106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800910a:	2b00      	cmp	r3, #0
 800910c:	d00b      	beq.n	8009126 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800910e:	6a3b      	ldr	r3, [r7, #32]
 8009110:	f043 0301 	orr.w	r3, r3, #1
 8009114:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800911e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009120:	2301      	movs	r3, #1
 8009122:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800912c:	2b00      	cmp	r3, #0
 800912e:	d00b      	beq.n	8009148 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009130:	6a3b      	ldr	r3, [r7, #32]
 8009132:	f043 0308 	orr.w	r3, r3, #8
 8009136:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009140:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009142:	2301      	movs	r3, #1
 8009144:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009148:	69bb      	ldr	r3, [r7, #24]
 800914a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800914e:	2b00      	cmp	r3, #0
 8009150:	d00b      	beq.n	800916a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009152:	6a3b      	ldr	r3, [r7, #32]
 8009154:	f043 0302 	orr.w	r3, r3, #2
 8009158:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009162:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009164:	2301      	movs	r3, #1
 8009166:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800916a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800916e:	2b00      	cmp	r3, #0
 8009170:	d01c      	beq.n	80091ac <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009172:	68f8      	ldr	r0, [r7, #12]
 8009174:	f7ff fe37 	bl	8008de6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	6859      	ldr	r1, [r3, #4]
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	681a      	ldr	r2, [r3, #0]
 8009182:	4b0d      	ldr	r3, [pc, #52]	; (80091b8 <I2C_IsErrorOccurred+0x1d4>)
 8009184:	400b      	ands	r3, r1
 8009186:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800918c:	6a3b      	ldr	r3, [r7, #32]
 800918e:	431a      	orrs	r2, r3
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2220      	movs	r2, #32
 8009198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	2200      	movs	r2, #0
 80091a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	2200      	movs	r2, #0
 80091a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80091ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	3728      	adds	r7, #40	; 0x28
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}
 80091b8:	fe00e800 	.word	0xfe00e800

080091bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80091bc:	b480      	push	{r7}
 80091be:	b087      	sub	sp, #28
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	60f8      	str	r0, [r7, #12]
 80091c4:	607b      	str	r3, [r7, #4]
 80091c6:	460b      	mov	r3, r1
 80091c8:	817b      	strh	r3, [r7, #10]
 80091ca:	4613      	mov	r3, r2
 80091cc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80091ce:	897b      	ldrh	r3, [r7, #10]
 80091d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80091d4:	7a7b      	ldrb	r3, [r7, #9]
 80091d6:	041b      	lsls	r3, r3, #16
 80091d8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80091dc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80091e2:	6a3b      	ldr	r3, [r7, #32]
 80091e4:	4313      	orrs	r3, r2
 80091e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80091ea:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	685a      	ldr	r2, [r3, #4]
 80091f2:	6a3b      	ldr	r3, [r7, #32]
 80091f4:	0d5b      	lsrs	r3, r3, #21
 80091f6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80091fa:	4b08      	ldr	r3, [pc, #32]	; (800921c <I2C_TransferConfig+0x60>)
 80091fc:	430b      	orrs	r3, r1
 80091fe:	43db      	mvns	r3, r3
 8009200:	ea02 0103 	and.w	r1, r2, r3
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	697a      	ldr	r2, [r7, #20]
 800920a:	430a      	orrs	r2, r1
 800920c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800920e:	bf00      	nop
 8009210:	371c      	adds	r7, #28
 8009212:	46bd      	mov	sp, r7
 8009214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009218:	4770      	bx	lr
 800921a:	bf00      	nop
 800921c:	03ff63ff 	.word	0x03ff63ff

08009220 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009220:	b480      	push	{r7}
 8009222:	b085      	sub	sp, #20
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
 8009228:	460b      	mov	r3, r1
 800922a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800922c:	2300      	movs	r3, #0
 800922e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009230:	887b      	ldrh	r3, [r7, #2]
 8009232:	f003 0301 	and.w	r3, r3, #1
 8009236:	2b00      	cmp	r3, #0
 8009238:	d00f      	beq.n	800925a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8009240:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009248:	b2db      	uxtb	r3, r3
 800924a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800924e:	2b28      	cmp	r3, #40	; 0x28
 8009250:	d003      	beq.n	800925a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009258:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800925a:	887b      	ldrh	r3, [r7, #2]
 800925c:	f003 0302 	and.w	r3, r3, #2
 8009260:	2b00      	cmp	r3, #0
 8009262:	d00f      	beq.n	8009284 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800926a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009272:	b2db      	uxtb	r3, r3
 8009274:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009278:	2b28      	cmp	r3, #40	; 0x28
 800927a:	d003      	beq.n	8009284 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009282:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009284:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009288:	2b00      	cmp	r3, #0
 800928a:	da03      	bge.n	8009294 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009292:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009294:	887b      	ldrh	r3, [r7, #2]
 8009296:	2b10      	cmp	r3, #16
 8009298:	d103      	bne.n	80092a2 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80092a0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80092a2:	887b      	ldrh	r3, [r7, #2]
 80092a4:	2b20      	cmp	r3, #32
 80092a6:	d103      	bne.n	80092b0 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f043 0320 	orr.w	r3, r3, #32
 80092ae:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80092b0:	887b      	ldrh	r3, [r7, #2]
 80092b2:	2b40      	cmp	r3, #64	; 0x40
 80092b4:	d103      	bne.n	80092be <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092bc:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	6819      	ldr	r1, [r3, #0]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	43da      	mvns	r2, r3
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	400a      	ands	r2, r1
 80092ce:	601a      	str	r2, [r3, #0]
}
 80092d0:	bf00      	nop
 80092d2:	3714      	adds	r7, #20
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
 80092e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80092ec:	b2db      	uxtb	r3, r3
 80092ee:	2b20      	cmp	r3, #32
 80092f0:	d138      	bne.n	8009364 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80092f8:	2b01      	cmp	r3, #1
 80092fa:	d101      	bne.n	8009300 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80092fc:	2302      	movs	r3, #2
 80092fe:	e032      	b.n	8009366 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2201      	movs	r2, #1
 8009304:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2224      	movs	r2, #36	; 0x24
 800930c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	681a      	ldr	r2, [r3, #0]
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	f022 0201 	bic.w	r2, r2, #1
 800931e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	681a      	ldr	r2, [r3, #0]
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800932e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	6819      	ldr	r1, [r3, #0]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	683a      	ldr	r2, [r7, #0]
 800933c:	430a      	orrs	r2, r1
 800933e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	681a      	ldr	r2, [r3, #0]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f042 0201 	orr.w	r2, r2, #1
 800934e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2220      	movs	r2, #32
 8009354:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2200      	movs	r2, #0
 800935c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009360:	2300      	movs	r3, #0
 8009362:	e000      	b.n	8009366 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009364:	2302      	movs	r3, #2
  }
}
 8009366:	4618      	mov	r0, r3
 8009368:	370c      	adds	r7, #12
 800936a:	46bd      	mov	sp, r7
 800936c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009370:	4770      	bx	lr

08009372 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009372:	b480      	push	{r7}
 8009374:	b085      	sub	sp, #20
 8009376:	af00      	add	r7, sp, #0
 8009378:	6078      	str	r0, [r7, #4]
 800937a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009382:	b2db      	uxtb	r3, r3
 8009384:	2b20      	cmp	r3, #32
 8009386:	d139      	bne.n	80093fc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800938e:	2b01      	cmp	r3, #1
 8009390:	d101      	bne.n	8009396 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009392:	2302      	movs	r3, #2
 8009394:	e033      	b.n	80093fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2201      	movs	r2, #1
 800939a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	2224      	movs	r2, #36	; 0x24
 80093a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	681a      	ldr	r2, [r3, #0]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f022 0201 	bic.w	r2, r2, #1
 80093b4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80093c4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	021b      	lsls	r3, r3, #8
 80093ca:	68fa      	ldr	r2, [r7, #12]
 80093cc:	4313      	orrs	r3, r2
 80093ce:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	68fa      	ldr	r2, [r7, #12]
 80093d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	681a      	ldr	r2, [r3, #0]
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	f042 0201 	orr.w	r2, r2, #1
 80093e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2220      	movs	r2, #32
 80093ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2200      	movs	r2, #0
 80093f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80093f8:	2300      	movs	r3, #0
 80093fa:	e000      	b.n	80093fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80093fc:	2302      	movs	r3, #2
  }
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3714      	adds	r7, #20
 8009402:	46bd      	mov	sp, r7
 8009404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009408:	4770      	bx	lr
	...

0800940c <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 800940c:	b480      	push	{r7}
 800940e:	b085      	sub	sp, #20
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009414:	4b0b      	ldr	r3, [pc, #44]	; (8009444 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8009416:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009418:	4a0a      	ldr	r2, [pc, #40]	; (8009444 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800941a:	f043 0301 	orr.w	r3, r3, #1
 800941e:	6613      	str	r3, [r2, #96]	; 0x60
 8009420:	4b08      	ldr	r3, [pc, #32]	; (8009444 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8009422:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009424:	f003 0301 	and.w	r3, r3, #1
 8009428:	60fb      	str	r3, [r7, #12]
 800942a:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 800942c:	4b06      	ldr	r3, [pc, #24]	; (8009448 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 800942e:	685a      	ldr	r2, [r3, #4]
 8009430:	4905      	ldr	r1, [pc, #20]	; (8009448 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	4313      	orrs	r3, r2
 8009436:	604b      	str	r3, [r1, #4]
}
 8009438:	bf00      	nop
 800943a:	3714      	adds	r7, #20
 800943c:	46bd      	mov	sp, r7
 800943e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009442:	4770      	bx	lr
 8009444:	40021000 	.word	0x40021000
 8009448:	40010000 	.word	0x40010000

0800944c <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b082      	sub	sp, #8
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	460b      	mov	r3, r1
 8009456:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d10c      	bne.n	8009478 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800945e:	4b13      	ldr	r3, [pc, #76]	; (80094ac <HAL_PWR_EnterSLEEPMode+0x60>)
 8009460:	695b      	ldr	r3, [r3, #20]
 8009462:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009466:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800946a:	d10e      	bne.n	800948a <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800946c:	f000 f8b6 	bl	80095dc <HAL_PWREx_DisableLowPowerRunMode>
 8009470:	4603      	mov	r3, r0
 8009472:	2b00      	cmp	r3, #0
 8009474:	d009      	beq.n	800948a <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 8009476:	e016      	b.n	80094a6 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8009478:	4b0c      	ldr	r3, [pc, #48]	; (80094ac <HAL_PWR_EnterSLEEPMode+0x60>)
 800947a:	695b      	ldr	r3, [r3, #20]
 800947c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009480:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009484:	d001      	beq.n	800948a <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8009486:	f000 f899 	bl	80095bc <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800948a:	4b09      	ldr	r3, [pc, #36]	; (80094b0 <HAL_PWR_EnterSLEEPMode+0x64>)
 800948c:	691b      	ldr	r3, [r3, #16]
 800948e:	4a08      	ldr	r2, [pc, #32]	; (80094b0 <HAL_PWR_EnterSLEEPMode+0x64>)
 8009490:	f023 0304 	bic.w	r3, r3, #4
 8009494:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8009496:	78fb      	ldrb	r3, [r7, #3]
 8009498:	2b01      	cmp	r3, #1
 800949a:	d101      	bne.n	80094a0 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800949c:	bf30      	wfi
 800949e:	e002      	b.n	80094a6 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80094a0:	bf40      	sev
    __WFE();
 80094a2:	bf20      	wfe
    __WFE();
 80094a4:	bf20      	wfe
  }

}
 80094a6:	3708      	adds	r7, #8
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}
 80094ac:	40007000 	.word	0x40007000
 80094b0:	e000ed00 	.word	0xe000ed00

080094b4 <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 80094b4:	b480      	push	{r7}
 80094b6:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 80094b8:	4b05      	ldr	r3, [pc, #20]	; (80094d0 <HAL_PWR_EnableSleepOnExit+0x1c>)
 80094ba:	691b      	ldr	r3, [r3, #16]
 80094bc:	4a04      	ldr	r2, [pc, #16]	; (80094d0 <HAL_PWR_EnableSleepOnExit+0x1c>)
 80094be:	f043 0302 	orr.w	r3, r3, #2
 80094c2:	6113      	str	r3, [r2, #16]
}
 80094c4:	bf00      	nop
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr
 80094ce:	bf00      	nop
 80094d0:	e000ed00 	.word	0xe000ed00

080094d4 <HAL_PWR_DisableSleepOnExit>:
  * @note Clear SLEEPONEXIT bit of SCR register. When this bit is set, the processor
  *       re-enters SLEEP mode when an interruption handling is over.
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
 80094d4:	b480      	push	{r7}
 80094d6:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 80094d8:	4b05      	ldr	r3, [pc, #20]	; (80094f0 <HAL_PWR_DisableSleepOnExit+0x1c>)
 80094da:	691b      	ldr	r3, [r3, #16]
 80094dc:	4a04      	ldr	r2, [pc, #16]	; (80094f0 <HAL_PWR_DisableSleepOnExit+0x1c>)
 80094de:	f023 0302 	bic.w	r3, r3, #2
 80094e2:	6113      	str	r3, [r2, #16]
}
 80094e4:	bf00      	nop
 80094e6:	46bd      	mov	sp, r7
 80094e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ec:	4770      	bx	lr
 80094ee:	bf00      	nop
 80094f0:	e000ed00 	.word	0xe000ed00

080094f4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80094f4:	b480      	push	{r7}
 80094f6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80094f8:	4b04      	ldr	r3, [pc, #16]	; (800950c <HAL_PWREx_GetVoltageRange+0x18>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8009500:	4618      	mov	r0, r3
 8009502:	46bd      	mov	sp, r7
 8009504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009508:	4770      	bx	lr
 800950a:	bf00      	nop
 800950c:	40007000 	.word	0x40007000

08009510 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009510:	b480      	push	{r7}
 8009512:	b085      	sub	sp, #20
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800951e:	d130      	bne.n	8009582 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009520:	4b23      	ldr	r3, [pc, #140]	; (80095b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009528:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800952c:	d038      	beq.n	80095a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800952e:	4b20      	ldr	r3, [pc, #128]	; (80095b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009536:	4a1e      	ldr	r2, [pc, #120]	; (80095b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009538:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800953c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800953e:	4b1d      	ldr	r3, [pc, #116]	; (80095b4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	2232      	movs	r2, #50	; 0x32
 8009544:	fb02 f303 	mul.w	r3, r2, r3
 8009548:	4a1b      	ldr	r2, [pc, #108]	; (80095b8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800954a:	fba2 2303 	umull	r2, r3, r2, r3
 800954e:	0c9b      	lsrs	r3, r3, #18
 8009550:	3301      	adds	r3, #1
 8009552:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009554:	e002      	b.n	800955c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	3b01      	subs	r3, #1
 800955a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800955c:	4b14      	ldr	r3, [pc, #80]	; (80095b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800955e:	695b      	ldr	r3, [r3, #20]
 8009560:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009564:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009568:	d102      	bne.n	8009570 <HAL_PWREx_ControlVoltageScaling+0x60>
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d1f2      	bne.n	8009556 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009570:	4b0f      	ldr	r3, [pc, #60]	; (80095b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009572:	695b      	ldr	r3, [r3, #20]
 8009574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009578:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800957c:	d110      	bne.n	80095a0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800957e:	2303      	movs	r3, #3
 8009580:	e00f      	b.n	80095a2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8009582:	4b0b      	ldr	r3, [pc, #44]	; (80095b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800958a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800958e:	d007      	beq.n	80095a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009590:	4b07      	ldr	r3, [pc, #28]	; (80095b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009598:	4a05      	ldr	r2, [pc, #20]	; (80095b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800959a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800959e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80095a0:	2300      	movs	r3, #0
}
 80095a2:	4618      	mov	r0, r3
 80095a4:	3714      	adds	r7, #20
 80095a6:	46bd      	mov	sp, r7
 80095a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ac:	4770      	bx	lr
 80095ae:	bf00      	nop
 80095b0:	40007000 	.word	0x40007000
 80095b4:	2000020c 	.word	0x2000020c
 80095b8:	431bde83 	.word	0x431bde83

080095bc <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 80095bc:	b480      	push	{r7}
 80095be:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 80095c0:	4b05      	ldr	r3, [pc, #20]	; (80095d8 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4a04      	ldr	r2, [pc, #16]	; (80095d8 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 80095c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80095ca:	6013      	str	r3, [r2, #0]
}
 80095cc:	bf00      	nop
 80095ce:	46bd      	mov	sp, r7
 80095d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d4:	4770      	bx	lr
 80095d6:	bf00      	nop
 80095d8:	40007000 	.word	0x40007000

080095dc <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 80095dc:	b480      	push	{r7}
 80095de:	b083      	sub	sp, #12
 80095e0:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 80095e2:	4b17      	ldr	r3, [pc, #92]	; (8009640 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	4a16      	ldr	r2, [pc, #88]	; (8009640 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 80095e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80095ec:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80095ee:	4b15      	ldr	r3, [pc, #84]	; (8009644 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	2232      	movs	r2, #50	; 0x32
 80095f4:	fb02 f303 	mul.w	r3, r2, r3
 80095f8:	4a13      	ldr	r2, [pc, #76]	; (8009648 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 80095fa:	fba2 2303 	umull	r2, r3, r2, r3
 80095fe:	0c9b      	lsrs	r3, r3, #18
 8009600:	3301      	adds	r3, #1
 8009602:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8009604:	e002      	b.n	800960c <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	3b01      	subs	r3, #1
 800960a:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800960c:	4b0c      	ldr	r3, [pc, #48]	; (8009640 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800960e:	695b      	ldr	r3, [r3, #20]
 8009610:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009614:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009618:	d102      	bne.n	8009620 <HAL_PWREx_DisableLowPowerRunMode+0x44>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d1f2      	bne.n	8009606 <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8009620:	4b07      	ldr	r3, [pc, #28]	; (8009640 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8009622:	695b      	ldr	r3, [r3, #20]
 8009624:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009628:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800962c:	d101      	bne.n	8009632 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 800962e:	2303      	movs	r3, #3
 8009630:	e000      	b.n	8009634 <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 8009632:	2300      	movs	r3, #0
}
 8009634:	4618      	mov	r0, r3
 8009636:	370c      	adds	r7, #12
 8009638:	46bd      	mov	sp, r7
 800963a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963e:	4770      	bx	lr
 8009640:	40007000 	.word	0x40007000
 8009644:	2000020c 	.word	0x2000020c
 8009648:	431bde83 	.word	0x431bde83

0800964c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b088      	sub	sp, #32
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d101      	bne.n	800965e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800965a:	2301      	movs	r3, #1
 800965c:	e3ca      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800965e:	4b97      	ldr	r3, [pc, #604]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 8009660:	689b      	ldr	r3, [r3, #8]
 8009662:	f003 030c 	and.w	r3, r3, #12
 8009666:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009668:	4b94      	ldr	r3, [pc, #592]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 800966a:	68db      	ldr	r3, [r3, #12]
 800966c:	f003 0303 	and.w	r3, r3, #3
 8009670:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f003 0310 	and.w	r3, r3, #16
 800967a:	2b00      	cmp	r3, #0
 800967c:	f000 80e4 	beq.w	8009848 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009680:	69bb      	ldr	r3, [r7, #24]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d007      	beq.n	8009696 <HAL_RCC_OscConfig+0x4a>
 8009686:	69bb      	ldr	r3, [r7, #24]
 8009688:	2b0c      	cmp	r3, #12
 800968a:	f040 808b 	bne.w	80097a4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	2b01      	cmp	r3, #1
 8009692:	f040 8087 	bne.w	80097a4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009696:	4b89      	ldr	r3, [pc, #548]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f003 0302 	and.w	r3, r3, #2
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d005      	beq.n	80096ae <HAL_RCC_OscConfig+0x62>
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	699b      	ldr	r3, [r3, #24]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d101      	bne.n	80096ae <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80096aa:	2301      	movs	r3, #1
 80096ac:	e3a2      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6a1a      	ldr	r2, [r3, #32]
 80096b2:	4b82      	ldr	r3, [pc, #520]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f003 0308 	and.w	r3, r3, #8
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d004      	beq.n	80096c8 <HAL_RCC_OscConfig+0x7c>
 80096be:	4b7f      	ldr	r3, [pc, #508]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80096c6:	e005      	b.n	80096d4 <HAL_RCC_OscConfig+0x88>
 80096c8:	4b7c      	ldr	r3, [pc, #496]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80096ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80096ce:	091b      	lsrs	r3, r3, #4
 80096d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80096d4:	4293      	cmp	r3, r2
 80096d6:	d223      	bcs.n	8009720 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6a1b      	ldr	r3, [r3, #32]
 80096dc:	4618      	mov	r0, r3
 80096de:	f000 fd55 	bl	800a18c <RCC_SetFlashLatencyFromMSIRange>
 80096e2:	4603      	mov	r3, r0
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d001      	beq.n	80096ec <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80096e8:	2301      	movs	r3, #1
 80096ea:	e383      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80096ec:	4b73      	ldr	r3, [pc, #460]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	4a72      	ldr	r2, [pc, #456]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80096f2:	f043 0308 	orr.w	r3, r3, #8
 80096f6:	6013      	str	r3, [r2, #0]
 80096f8:	4b70      	ldr	r3, [pc, #448]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	6a1b      	ldr	r3, [r3, #32]
 8009704:	496d      	ldr	r1, [pc, #436]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 8009706:	4313      	orrs	r3, r2
 8009708:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800970a:	4b6c      	ldr	r3, [pc, #432]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 800970c:	685b      	ldr	r3, [r3, #4]
 800970e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	69db      	ldr	r3, [r3, #28]
 8009716:	021b      	lsls	r3, r3, #8
 8009718:	4968      	ldr	r1, [pc, #416]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 800971a:	4313      	orrs	r3, r2
 800971c:	604b      	str	r3, [r1, #4]
 800971e:	e025      	b.n	800976c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009720:	4b66      	ldr	r3, [pc, #408]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4a65      	ldr	r2, [pc, #404]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 8009726:	f043 0308 	orr.w	r3, r3, #8
 800972a:	6013      	str	r3, [r2, #0]
 800972c:	4b63      	ldr	r3, [pc, #396]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6a1b      	ldr	r3, [r3, #32]
 8009738:	4960      	ldr	r1, [pc, #384]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 800973a:	4313      	orrs	r3, r2
 800973c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800973e:	4b5f      	ldr	r3, [pc, #380]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 8009740:	685b      	ldr	r3, [r3, #4]
 8009742:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	69db      	ldr	r3, [r3, #28]
 800974a:	021b      	lsls	r3, r3, #8
 800974c:	495b      	ldr	r1, [pc, #364]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 800974e:	4313      	orrs	r3, r2
 8009750:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009752:	69bb      	ldr	r3, [r7, #24]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d109      	bne.n	800976c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	6a1b      	ldr	r3, [r3, #32]
 800975c:	4618      	mov	r0, r3
 800975e:	f000 fd15 	bl	800a18c <RCC_SetFlashLatencyFromMSIRange>
 8009762:	4603      	mov	r3, r0
 8009764:	2b00      	cmp	r3, #0
 8009766:	d001      	beq.n	800976c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8009768:	2301      	movs	r3, #1
 800976a:	e343      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800976c:	f000 fc4a 	bl	800a004 <HAL_RCC_GetSysClockFreq>
 8009770:	4602      	mov	r2, r0
 8009772:	4b52      	ldr	r3, [pc, #328]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 8009774:	689b      	ldr	r3, [r3, #8]
 8009776:	091b      	lsrs	r3, r3, #4
 8009778:	f003 030f 	and.w	r3, r3, #15
 800977c:	4950      	ldr	r1, [pc, #320]	; (80098c0 <HAL_RCC_OscConfig+0x274>)
 800977e:	5ccb      	ldrb	r3, [r1, r3]
 8009780:	f003 031f 	and.w	r3, r3, #31
 8009784:	fa22 f303 	lsr.w	r3, r2, r3
 8009788:	4a4e      	ldr	r2, [pc, #312]	; (80098c4 <HAL_RCC_OscConfig+0x278>)
 800978a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800978c:	4b4e      	ldr	r3, [pc, #312]	; (80098c8 <HAL_RCC_OscConfig+0x27c>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	4618      	mov	r0, r3
 8009792:	f7fd fb6d 	bl	8006e70 <HAL_InitTick>
 8009796:	4603      	mov	r3, r0
 8009798:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800979a:	7bfb      	ldrb	r3, [r7, #15]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d052      	beq.n	8009846 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80097a0:	7bfb      	ldrb	r3, [r7, #15]
 80097a2:	e327      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	699b      	ldr	r3, [r3, #24]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d032      	beq.n	8009812 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80097ac:	4b43      	ldr	r3, [pc, #268]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4a42      	ldr	r2, [pc, #264]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80097b2:	f043 0301 	orr.w	r3, r3, #1
 80097b6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80097b8:	f7fd fbaa 	bl	8006f10 <HAL_GetTick>
 80097bc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80097be:	e008      	b.n	80097d2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80097c0:	f7fd fba6 	bl	8006f10 <HAL_GetTick>
 80097c4:	4602      	mov	r2, r0
 80097c6:	693b      	ldr	r3, [r7, #16]
 80097c8:	1ad3      	subs	r3, r2, r3
 80097ca:	2b02      	cmp	r3, #2
 80097cc:	d901      	bls.n	80097d2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80097ce:	2303      	movs	r3, #3
 80097d0:	e310      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80097d2:	4b3a      	ldr	r3, [pc, #232]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f003 0302 	and.w	r3, r3, #2
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d0f0      	beq.n	80097c0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80097de:	4b37      	ldr	r3, [pc, #220]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	4a36      	ldr	r2, [pc, #216]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80097e4:	f043 0308 	orr.w	r3, r3, #8
 80097e8:	6013      	str	r3, [r2, #0]
 80097ea:	4b34      	ldr	r3, [pc, #208]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6a1b      	ldr	r3, [r3, #32]
 80097f6:	4931      	ldr	r1, [pc, #196]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80097f8:	4313      	orrs	r3, r2
 80097fa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80097fc:	4b2f      	ldr	r3, [pc, #188]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80097fe:	685b      	ldr	r3, [r3, #4]
 8009800:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	69db      	ldr	r3, [r3, #28]
 8009808:	021b      	lsls	r3, r3, #8
 800980a:	492c      	ldr	r1, [pc, #176]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 800980c:	4313      	orrs	r3, r2
 800980e:	604b      	str	r3, [r1, #4]
 8009810:	e01a      	b.n	8009848 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009812:	4b2a      	ldr	r3, [pc, #168]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	4a29      	ldr	r2, [pc, #164]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 8009818:	f023 0301 	bic.w	r3, r3, #1
 800981c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800981e:	f7fd fb77 	bl	8006f10 <HAL_GetTick>
 8009822:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009824:	e008      	b.n	8009838 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009826:	f7fd fb73 	bl	8006f10 <HAL_GetTick>
 800982a:	4602      	mov	r2, r0
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	1ad3      	subs	r3, r2, r3
 8009830:	2b02      	cmp	r3, #2
 8009832:	d901      	bls.n	8009838 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8009834:	2303      	movs	r3, #3
 8009836:	e2dd      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009838:	4b20      	ldr	r3, [pc, #128]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f003 0302 	and.w	r3, r3, #2
 8009840:	2b00      	cmp	r3, #0
 8009842:	d1f0      	bne.n	8009826 <HAL_RCC_OscConfig+0x1da>
 8009844:	e000      	b.n	8009848 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009846:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f003 0301 	and.w	r3, r3, #1
 8009850:	2b00      	cmp	r3, #0
 8009852:	d074      	beq.n	800993e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8009854:	69bb      	ldr	r3, [r7, #24]
 8009856:	2b08      	cmp	r3, #8
 8009858:	d005      	beq.n	8009866 <HAL_RCC_OscConfig+0x21a>
 800985a:	69bb      	ldr	r3, [r7, #24]
 800985c:	2b0c      	cmp	r3, #12
 800985e:	d10e      	bne.n	800987e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	2b03      	cmp	r3, #3
 8009864:	d10b      	bne.n	800987e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009866:	4b15      	ldr	r3, [pc, #84]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800986e:	2b00      	cmp	r3, #0
 8009870:	d064      	beq.n	800993c <HAL_RCC_OscConfig+0x2f0>
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	685b      	ldr	r3, [r3, #4]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d160      	bne.n	800993c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800987a:	2301      	movs	r3, #1
 800987c:	e2ba      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	685b      	ldr	r3, [r3, #4]
 8009882:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009886:	d106      	bne.n	8009896 <HAL_RCC_OscConfig+0x24a>
 8009888:	4b0c      	ldr	r3, [pc, #48]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4a0b      	ldr	r2, [pc, #44]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 800988e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009892:	6013      	str	r3, [r2, #0]
 8009894:	e026      	b.n	80098e4 <HAL_RCC_OscConfig+0x298>
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800989e:	d115      	bne.n	80098cc <HAL_RCC_OscConfig+0x280>
 80098a0:	4b06      	ldr	r3, [pc, #24]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	4a05      	ldr	r2, [pc, #20]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80098a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80098aa:	6013      	str	r3, [r2, #0]
 80098ac:	4b03      	ldr	r3, [pc, #12]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	4a02      	ldr	r2, [pc, #8]	; (80098bc <HAL_RCC_OscConfig+0x270>)
 80098b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80098b6:	6013      	str	r3, [r2, #0]
 80098b8:	e014      	b.n	80098e4 <HAL_RCC_OscConfig+0x298>
 80098ba:	bf00      	nop
 80098bc:	40021000 	.word	0x40021000
 80098c0:	08014b34 	.word	0x08014b34
 80098c4:	2000020c 	.word	0x2000020c
 80098c8:	2000023c 	.word	0x2000023c
 80098cc:	4ba0      	ldr	r3, [pc, #640]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	4a9f      	ldr	r2, [pc, #636]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 80098d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80098d6:	6013      	str	r3, [r2, #0]
 80098d8:	4b9d      	ldr	r3, [pc, #628]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4a9c      	ldr	r2, [pc, #624]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 80098de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80098e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d013      	beq.n	8009914 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098ec:	f7fd fb10 	bl	8006f10 <HAL_GetTick>
 80098f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80098f2:	e008      	b.n	8009906 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80098f4:	f7fd fb0c 	bl	8006f10 <HAL_GetTick>
 80098f8:	4602      	mov	r2, r0
 80098fa:	693b      	ldr	r3, [r7, #16]
 80098fc:	1ad3      	subs	r3, r2, r3
 80098fe:	2b64      	cmp	r3, #100	; 0x64
 8009900:	d901      	bls.n	8009906 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8009902:	2303      	movs	r3, #3
 8009904:	e276      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009906:	4b92      	ldr	r3, [pc, #584]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800990e:	2b00      	cmp	r3, #0
 8009910:	d0f0      	beq.n	80098f4 <HAL_RCC_OscConfig+0x2a8>
 8009912:	e014      	b.n	800993e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009914:	f7fd fafc 	bl	8006f10 <HAL_GetTick>
 8009918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800991a:	e008      	b.n	800992e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800991c:	f7fd faf8 	bl	8006f10 <HAL_GetTick>
 8009920:	4602      	mov	r2, r0
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	1ad3      	subs	r3, r2, r3
 8009926:	2b64      	cmp	r3, #100	; 0x64
 8009928:	d901      	bls.n	800992e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800992a:	2303      	movs	r3, #3
 800992c:	e262      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800992e:	4b88      	ldr	r3, [pc, #544]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009936:	2b00      	cmp	r3, #0
 8009938:	d1f0      	bne.n	800991c <HAL_RCC_OscConfig+0x2d0>
 800993a:	e000      	b.n	800993e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800993c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f003 0302 	and.w	r3, r3, #2
 8009946:	2b00      	cmp	r3, #0
 8009948:	d060      	beq.n	8009a0c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800994a:	69bb      	ldr	r3, [r7, #24]
 800994c:	2b04      	cmp	r3, #4
 800994e:	d005      	beq.n	800995c <HAL_RCC_OscConfig+0x310>
 8009950:	69bb      	ldr	r3, [r7, #24]
 8009952:	2b0c      	cmp	r3, #12
 8009954:	d119      	bne.n	800998a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8009956:	697b      	ldr	r3, [r7, #20]
 8009958:	2b02      	cmp	r3, #2
 800995a:	d116      	bne.n	800998a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800995c:	4b7c      	ldr	r3, [pc, #496]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009964:	2b00      	cmp	r3, #0
 8009966:	d005      	beq.n	8009974 <HAL_RCC_OscConfig+0x328>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	68db      	ldr	r3, [r3, #12]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d101      	bne.n	8009974 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8009970:	2301      	movs	r3, #1
 8009972:	e23f      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009974:	4b76      	ldr	r3, [pc, #472]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009976:	685b      	ldr	r3, [r3, #4]
 8009978:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	691b      	ldr	r3, [r3, #16]
 8009980:	061b      	lsls	r3, r3, #24
 8009982:	4973      	ldr	r1, [pc, #460]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009984:	4313      	orrs	r3, r2
 8009986:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009988:	e040      	b.n	8009a0c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	68db      	ldr	r3, [r3, #12]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d023      	beq.n	80099da <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009992:	4b6f      	ldr	r3, [pc, #444]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	4a6e      	ldr	r2, [pc, #440]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009998:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800999c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800999e:	f7fd fab7 	bl	8006f10 <HAL_GetTick>
 80099a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80099a4:	e008      	b.n	80099b8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80099a6:	f7fd fab3 	bl	8006f10 <HAL_GetTick>
 80099aa:	4602      	mov	r2, r0
 80099ac:	693b      	ldr	r3, [r7, #16]
 80099ae:	1ad3      	subs	r3, r2, r3
 80099b0:	2b02      	cmp	r3, #2
 80099b2:	d901      	bls.n	80099b8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80099b4:	2303      	movs	r3, #3
 80099b6:	e21d      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80099b8:	4b65      	ldr	r3, [pc, #404]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d0f0      	beq.n	80099a6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80099c4:	4b62      	ldr	r3, [pc, #392]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 80099c6:	685b      	ldr	r3, [r3, #4]
 80099c8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	691b      	ldr	r3, [r3, #16]
 80099d0:	061b      	lsls	r3, r3, #24
 80099d2:	495f      	ldr	r1, [pc, #380]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 80099d4:	4313      	orrs	r3, r2
 80099d6:	604b      	str	r3, [r1, #4]
 80099d8:	e018      	b.n	8009a0c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80099da:	4b5d      	ldr	r3, [pc, #372]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a5c      	ldr	r2, [pc, #368]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 80099e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80099e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099e6:	f7fd fa93 	bl	8006f10 <HAL_GetTick>
 80099ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80099ec:	e008      	b.n	8009a00 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80099ee:	f7fd fa8f 	bl	8006f10 <HAL_GetTick>
 80099f2:	4602      	mov	r2, r0
 80099f4:	693b      	ldr	r3, [r7, #16]
 80099f6:	1ad3      	subs	r3, r2, r3
 80099f8:	2b02      	cmp	r3, #2
 80099fa:	d901      	bls.n	8009a00 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80099fc:	2303      	movs	r3, #3
 80099fe:	e1f9      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009a00:	4b53      	ldr	r3, [pc, #332]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d1f0      	bne.n	80099ee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	f003 0308 	and.w	r3, r3, #8
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d03c      	beq.n	8009a92 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	695b      	ldr	r3, [r3, #20]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d01c      	beq.n	8009a5a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009a20:	4b4b      	ldr	r3, [pc, #300]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009a22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009a26:	4a4a      	ldr	r2, [pc, #296]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009a28:	f043 0301 	orr.w	r3, r3, #1
 8009a2c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a30:	f7fd fa6e 	bl	8006f10 <HAL_GetTick>
 8009a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009a36:	e008      	b.n	8009a4a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009a38:	f7fd fa6a 	bl	8006f10 <HAL_GetTick>
 8009a3c:	4602      	mov	r2, r0
 8009a3e:	693b      	ldr	r3, [r7, #16]
 8009a40:	1ad3      	subs	r3, r2, r3
 8009a42:	2b02      	cmp	r3, #2
 8009a44:	d901      	bls.n	8009a4a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8009a46:	2303      	movs	r3, #3
 8009a48:	e1d4      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009a4a:	4b41      	ldr	r3, [pc, #260]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009a4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009a50:	f003 0302 	and.w	r3, r3, #2
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d0ef      	beq.n	8009a38 <HAL_RCC_OscConfig+0x3ec>
 8009a58:	e01b      	b.n	8009a92 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009a5a:	4b3d      	ldr	r3, [pc, #244]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009a5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009a60:	4a3b      	ldr	r2, [pc, #236]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009a62:	f023 0301 	bic.w	r3, r3, #1
 8009a66:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a6a:	f7fd fa51 	bl	8006f10 <HAL_GetTick>
 8009a6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009a70:	e008      	b.n	8009a84 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009a72:	f7fd fa4d 	bl	8006f10 <HAL_GetTick>
 8009a76:	4602      	mov	r2, r0
 8009a78:	693b      	ldr	r3, [r7, #16]
 8009a7a:	1ad3      	subs	r3, r2, r3
 8009a7c:	2b02      	cmp	r3, #2
 8009a7e:	d901      	bls.n	8009a84 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8009a80:	2303      	movs	r3, #3
 8009a82:	e1b7      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009a84:	4b32      	ldr	r3, [pc, #200]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009a8a:	f003 0302 	and.w	r3, r3, #2
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1ef      	bne.n	8009a72 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f003 0304 	and.w	r3, r3, #4
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	f000 80a6 	beq.w	8009bec <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009aa4:	4b2a      	ldr	r3, [pc, #168]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009aa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d10d      	bne.n	8009acc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009ab0:	4b27      	ldr	r3, [pc, #156]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009ab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ab4:	4a26      	ldr	r2, [pc, #152]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009ab6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009aba:	6593      	str	r3, [r2, #88]	; 0x58
 8009abc:	4b24      	ldr	r3, [pc, #144]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009abe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ac4:	60bb      	str	r3, [r7, #8]
 8009ac6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009ac8:	2301      	movs	r3, #1
 8009aca:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009acc:	4b21      	ldr	r3, [pc, #132]	; (8009b54 <HAL_RCC_OscConfig+0x508>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d118      	bne.n	8009b0a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009ad8:	4b1e      	ldr	r3, [pc, #120]	; (8009b54 <HAL_RCC_OscConfig+0x508>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	4a1d      	ldr	r2, [pc, #116]	; (8009b54 <HAL_RCC_OscConfig+0x508>)
 8009ade:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ae2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009ae4:	f7fd fa14 	bl	8006f10 <HAL_GetTick>
 8009ae8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009aea:	e008      	b.n	8009afe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009aec:	f7fd fa10 	bl	8006f10 <HAL_GetTick>
 8009af0:	4602      	mov	r2, r0
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	1ad3      	subs	r3, r2, r3
 8009af6:	2b02      	cmp	r3, #2
 8009af8:	d901      	bls.n	8009afe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8009afa:	2303      	movs	r3, #3
 8009afc:	e17a      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009afe:	4b15      	ldr	r3, [pc, #84]	; (8009b54 <HAL_RCC_OscConfig+0x508>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d0f0      	beq.n	8009aec <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	689b      	ldr	r3, [r3, #8]
 8009b0e:	2b01      	cmp	r3, #1
 8009b10:	d108      	bne.n	8009b24 <HAL_RCC_OscConfig+0x4d8>
 8009b12:	4b0f      	ldr	r3, [pc, #60]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009b14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b18:	4a0d      	ldr	r2, [pc, #52]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009b1a:	f043 0301 	orr.w	r3, r3, #1
 8009b1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009b22:	e029      	b.n	8009b78 <HAL_RCC_OscConfig+0x52c>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	689b      	ldr	r3, [r3, #8]
 8009b28:	2b05      	cmp	r3, #5
 8009b2a:	d115      	bne.n	8009b58 <HAL_RCC_OscConfig+0x50c>
 8009b2c:	4b08      	ldr	r3, [pc, #32]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b32:	4a07      	ldr	r2, [pc, #28]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009b34:	f043 0304 	orr.w	r3, r3, #4
 8009b38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009b3c:	4b04      	ldr	r3, [pc, #16]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b42:	4a03      	ldr	r2, [pc, #12]	; (8009b50 <HAL_RCC_OscConfig+0x504>)
 8009b44:	f043 0301 	orr.w	r3, r3, #1
 8009b48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009b4c:	e014      	b.n	8009b78 <HAL_RCC_OscConfig+0x52c>
 8009b4e:	bf00      	nop
 8009b50:	40021000 	.word	0x40021000
 8009b54:	40007000 	.word	0x40007000
 8009b58:	4b9c      	ldr	r3, [pc, #624]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b5e:	4a9b      	ldr	r2, [pc, #620]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009b60:	f023 0301 	bic.w	r3, r3, #1
 8009b64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009b68:	4b98      	ldr	r3, [pc, #608]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b6e:	4a97      	ldr	r2, [pc, #604]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009b70:	f023 0304 	bic.w	r3, r3, #4
 8009b74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	689b      	ldr	r3, [r3, #8]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d016      	beq.n	8009bae <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b80:	f7fd f9c6 	bl	8006f10 <HAL_GetTick>
 8009b84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009b86:	e00a      	b.n	8009b9e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009b88:	f7fd f9c2 	bl	8006f10 <HAL_GetTick>
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d901      	bls.n	8009b9e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8009b9a:	2303      	movs	r3, #3
 8009b9c:	e12a      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009b9e:	4b8b      	ldr	r3, [pc, #556]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ba4:	f003 0302 	and.w	r3, r3, #2
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d0ed      	beq.n	8009b88 <HAL_RCC_OscConfig+0x53c>
 8009bac:	e015      	b.n	8009bda <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bae:	f7fd f9af 	bl	8006f10 <HAL_GetTick>
 8009bb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009bb4:	e00a      	b.n	8009bcc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009bb6:	f7fd f9ab 	bl	8006f10 <HAL_GetTick>
 8009bba:	4602      	mov	r2, r0
 8009bbc:	693b      	ldr	r3, [r7, #16]
 8009bbe:	1ad3      	subs	r3, r2, r3
 8009bc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bc4:	4293      	cmp	r3, r2
 8009bc6:	d901      	bls.n	8009bcc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8009bc8:	2303      	movs	r3, #3
 8009bca:	e113      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009bcc:	4b7f      	ldr	r3, [pc, #508]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009bd2:	f003 0302 	and.w	r3, r3, #2
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d1ed      	bne.n	8009bb6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009bda:	7ffb      	ldrb	r3, [r7, #31]
 8009bdc:	2b01      	cmp	r3, #1
 8009bde:	d105      	bne.n	8009bec <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009be0:	4b7a      	ldr	r3, [pc, #488]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009be4:	4a79      	ldr	r2, [pc, #484]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009be6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009bea:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	f000 80fe 	beq.w	8009df2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bfa:	2b02      	cmp	r3, #2
 8009bfc:	f040 80d0 	bne.w	8009da0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8009c00:	4b72      	ldr	r3, [pc, #456]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009c06:	697b      	ldr	r3, [r7, #20]
 8009c08:	f003 0203 	and.w	r2, r3, #3
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c10:	429a      	cmp	r2, r3
 8009c12:	d130      	bne.n	8009c76 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c1e:	3b01      	subs	r3, #1
 8009c20:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d127      	bne.n	8009c76 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c30:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009c32:	429a      	cmp	r2, r3
 8009c34:	d11f      	bne.n	8009c76 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c3c:	687a      	ldr	r2, [r7, #4]
 8009c3e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009c40:	2a07      	cmp	r2, #7
 8009c42:	bf14      	ite	ne
 8009c44:	2201      	movne	r2, #1
 8009c46:	2200      	moveq	r2, #0
 8009c48:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009c4a:	4293      	cmp	r3, r2
 8009c4c:	d113      	bne.n	8009c76 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c58:	085b      	lsrs	r3, r3, #1
 8009c5a:	3b01      	subs	r3, #1
 8009c5c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8009c5e:	429a      	cmp	r2, r3
 8009c60:	d109      	bne.n	8009c76 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c6c:	085b      	lsrs	r3, r3, #1
 8009c6e:	3b01      	subs	r3, #1
 8009c70:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009c72:	429a      	cmp	r2, r3
 8009c74:	d06e      	beq.n	8009d54 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009c76:	69bb      	ldr	r3, [r7, #24]
 8009c78:	2b0c      	cmp	r3, #12
 8009c7a:	d069      	beq.n	8009d50 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009c7c:	4b53      	ldr	r3, [pc, #332]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d105      	bne.n	8009c94 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8009c88:	4b50      	ldr	r3, [pc, #320]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d001      	beq.n	8009c98 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8009c94:	2301      	movs	r3, #1
 8009c96:	e0ad      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8009c98:	4b4c      	ldr	r3, [pc, #304]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	4a4b      	ldr	r2, [pc, #300]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009c9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009ca2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009ca4:	f7fd f934 	bl	8006f10 <HAL_GetTick>
 8009ca8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009caa:	e008      	b.n	8009cbe <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009cac:	f7fd f930 	bl	8006f10 <HAL_GetTick>
 8009cb0:	4602      	mov	r2, r0
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	1ad3      	subs	r3, r2, r3
 8009cb6:	2b02      	cmp	r3, #2
 8009cb8:	d901      	bls.n	8009cbe <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8009cba:	2303      	movs	r3, #3
 8009cbc:	e09a      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009cbe:	4b43      	ldr	r3, [pc, #268]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d1f0      	bne.n	8009cac <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009cca:	4b40      	ldr	r3, [pc, #256]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009ccc:	68da      	ldr	r2, [r3, #12]
 8009cce:	4b40      	ldr	r3, [pc, #256]	; (8009dd0 <HAL_RCC_OscConfig+0x784>)
 8009cd0:	4013      	ands	r3, r2
 8009cd2:	687a      	ldr	r2, [r7, #4]
 8009cd4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8009cd6:	687a      	ldr	r2, [r7, #4]
 8009cd8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8009cda:	3a01      	subs	r2, #1
 8009cdc:	0112      	lsls	r2, r2, #4
 8009cde:	4311      	orrs	r1, r2
 8009ce0:	687a      	ldr	r2, [r7, #4]
 8009ce2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009ce4:	0212      	lsls	r2, r2, #8
 8009ce6:	4311      	orrs	r1, r2
 8009ce8:	687a      	ldr	r2, [r7, #4]
 8009cea:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009cec:	0852      	lsrs	r2, r2, #1
 8009cee:	3a01      	subs	r2, #1
 8009cf0:	0552      	lsls	r2, r2, #21
 8009cf2:	4311      	orrs	r1, r2
 8009cf4:	687a      	ldr	r2, [r7, #4]
 8009cf6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009cf8:	0852      	lsrs	r2, r2, #1
 8009cfa:	3a01      	subs	r2, #1
 8009cfc:	0652      	lsls	r2, r2, #25
 8009cfe:	4311      	orrs	r1, r2
 8009d00:	687a      	ldr	r2, [r7, #4]
 8009d02:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009d04:	0912      	lsrs	r2, r2, #4
 8009d06:	0452      	lsls	r2, r2, #17
 8009d08:	430a      	orrs	r2, r1
 8009d0a:	4930      	ldr	r1, [pc, #192]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009d10:	4b2e      	ldr	r3, [pc, #184]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	4a2d      	ldr	r2, [pc, #180]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009d16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009d1a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009d1c:	4b2b      	ldr	r3, [pc, #172]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009d1e:	68db      	ldr	r3, [r3, #12]
 8009d20:	4a2a      	ldr	r2, [pc, #168]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009d22:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009d26:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009d28:	f7fd f8f2 	bl	8006f10 <HAL_GetTick>
 8009d2c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009d2e:	e008      	b.n	8009d42 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009d30:	f7fd f8ee 	bl	8006f10 <HAL_GetTick>
 8009d34:	4602      	mov	r2, r0
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	1ad3      	subs	r3, r2, r3
 8009d3a:	2b02      	cmp	r3, #2
 8009d3c:	d901      	bls.n	8009d42 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8009d3e:	2303      	movs	r3, #3
 8009d40:	e058      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009d42:	4b22      	ldr	r3, [pc, #136]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d0f0      	beq.n	8009d30 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009d4e:	e050      	b.n	8009df2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009d50:	2301      	movs	r3, #1
 8009d52:	e04f      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009d54:	4b1d      	ldr	r3, [pc, #116]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d148      	bne.n	8009df2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009d60:	4b1a      	ldr	r3, [pc, #104]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	4a19      	ldr	r2, [pc, #100]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009d66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009d6a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009d6c:	4b17      	ldr	r3, [pc, #92]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009d6e:	68db      	ldr	r3, [r3, #12]
 8009d70:	4a16      	ldr	r2, [pc, #88]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009d72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009d76:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009d78:	f7fd f8ca 	bl	8006f10 <HAL_GetTick>
 8009d7c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009d7e:	e008      	b.n	8009d92 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009d80:	f7fd f8c6 	bl	8006f10 <HAL_GetTick>
 8009d84:	4602      	mov	r2, r0
 8009d86:	693b      	ldr	r3, [r7, #16]
 8009d88:	1ad3      	subs	r3, r2, r3
 8009d8a:	2b02      	cmp	r3, #2
 8009d8c:	d901      	bls.n	8009d92 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8009d8e:	2303      	movs	r3, #3
 8009d90:	e030      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009d92:	4b0e      	ldr	r3, [pc, #56]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d0f0      	beq.n	8009d80 <HAL_RCC_OscConfig+0x734>
 8009d9e:	e028      	b.n	8009df2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009da0:	69bb      	ldr	r3, [r7, #24]
 8009da2:	2b0c      	cmp	r3, #12
 8009da4:	d023      	beq.n	8009dee <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009da6:	4b09      	ldr	r3, [pc, #36]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	4a08      	ldr	r2, [pc, #32]	; (8009dcc <HAL_RCC_OscConfig+0x780>)
 8009dac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009db0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009db2:	f7fd f8ad 	bl	8006f10 <HAL_GetTick>
 8009db6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009db8:	e00c      	b.n	8009dd4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009dba:	f7fd f8a9 	bl	8006f10 <HAL_GetTick>
 8009dbe:	4602      	mov	r2, r0
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	1ad3      	subs	r3, r2, r3
 8009dc4:	2b02      	cmp	r3, #2
 8009dc6:	d905      	bls.n	8009dd4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8009dc8:	2303      	movs	r3, #3
 8009dca:	e013      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
 8009dcc:	40021000 	.word	0x40021000
 8009dd0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009dd4:	4b09      	ldr	r3, [pc, #36]	; (8009dfc <HAL_RCC_OscConfig+0x7b0>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d1ec      	bne.n	8009dba <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8009de0:	4b06      	ldr	r3, [pc, #24]	; (8009dfc <HAL_RCC_OscConfig+0x7b0>)
 8009de2:	68da      	ldr	r2, [r3, #12]
 8009de4:	4905      	ldr	r1, [pc, #20]	; (8009dfc <HAL_RCC_OscConfig+0x7b0>)
 8009de6:	4b06      	ldr	r3, [pc, #24]	; (8009e00 <HAL_RCC_OscConfig+0x7b4>)
 8009de8:	4013      	ands	r3, r2
 8009dea:	60cb      	str	r3, [r1, #12]
 8009dec:	e001      	b.n	8009df2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8009dee:	2301      	movs	r3, #1
 8009df0:	e000      	b.n	8009df4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8009df2:	2300      	movs	r3, #0
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3720      	adds	r7, #32
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bd80      	pop	{r7, pc}
 8009dfc:	40021000 	.word	0x40021000
 8009e00:	feeefffc 	.word	0xfeeefffc

08009e04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b084      	sub	sp, #16
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
 8009e0c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d101      	bne.n	8009e18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009e14:	2301      	movs	r3, #1
 8009e16:	e0e7      	b.n	8009fe8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009e18:	4b75      	ldr	r3, [pc, #468]	; (8009ff0 <HAL_RCC_ClockConfig+0x1ec>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f003 0307 	and.w	r3, r3, #7
 8009e20:	683a      	ldr	r2, [r7, #0]
 8009e22:	429a      	cmp	r2, r3
 8009e24:	d910      	bls.n	8009e48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009e26:	4b72      	ldr	r3, [pc, #456]	; (8009ff0 <HAL_RCC_ClockConfig+0x1ec>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f023 0207 	bic.w	r2, r3, #7
 8009e2e:	4970      	ldr	r1, [pc, #448]	; (8009ff0 <HAL_RCC_ClockConfig+0x1ec>)
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	4313      	orrs	r3, r2
 8009e34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009e36:	4b6e      	ldr	r3, [pc, #440]	; (8009ff0 <HAL_RCC_ClockConfig+0x1ec>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	f003 0307 	and.w	r3, r3, #7
 8009e3e:	683a      	ldr	r2, [r7, #0]
 8009e40:	429a      	cmp	r2, r3
 8009e42:	d001      	beq.n	8009e48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009e44:	2301      	movs	r3, #1
 8009e46:	e0cf      	b.n	8009fe8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f003 0302 	and.w	r3, r3, #2
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d010      	beq.n	8009e76 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	689a      	ldr	r2, [r3, #8]
 8009e58:	4b66      	ldr	r3, [pc, #408]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009e5a:	689b      	ldr	r3, [r3, #8]
 8009e5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009e60:	429a      	cmp	r2, r3
 8009e62:	d908      	bls.n	8009e76 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009e64:	4b63      	ldr	r3, [pc, #396]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009e66:	689b      	ldr	r3, [r3, #8]
 8009e68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	689b      	ldr	r3, [r3, #8]
 8009e70:	4960      	ldr	r1, [pc, #384]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009e72:	4313      	orrs	r3, r2
 8009e74:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f003 0301 	and.w	r3, r3, #1
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d04c      	beq.n	8009f1c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	685b      	ldr	r3, [r3, #4]
 8009e86:	2b03      	cmp	r3, #3
 8009e88:	d107      	bne.n	8009e9a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009e8a:	4b5a      	ldr	r3, [pc, #360]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d121      	bne.n	8009eda <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8009e96:	2301      	movs	r3, #1
 8009e98:	e0a6      	b.n	8009fe8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	685b      	ldr	r3, [r3, #4]
 8009e9e:	2b02      	cmp	r3, #2
 8009ea0:	d107      	bne.n	8009eb2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009ea2:	4b54      	ldr	r3, [pc, #336]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d115      	bne.n	8009eda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8009eae:	2301      	movs	r3, #1
 8009eb0:	e09a      	b.n	8009fe8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	685b      	ldr	r3, [r3, #4]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d107      	bne.n	8009eca <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009eba:	4b4e      	ldr	r3, [pc, #312]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f003 0302 	and.w	r3, r3, #2
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d109      	bne.n	8009eda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	e08e      	b.n	8009fe8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009eca:	4b4a      	ldr	r3, [pc, #296]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d101      	bne.n	8009eda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	e086      	b.n	8009fe8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009eda:	4b46      	ldr	r3, [pc, #280]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009edc:	689b      	ldr	r3, [r3, #8]
 8009ede:	f023 0203 	bic.w	r2, r3, #3
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	685b      	ldr	r3, [r3, #4]
 8009ee6:	4943      	ldr	r1, [pc, #268]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009ee8:	4313      	orrs	r3, r2
 8009eea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009eec:	f7fd f810 	bl	8006f10 <HAL_GetTick>
 8009ef0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009ef2:	e00a      	b.n	8009f0a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009ef4:	f7fd f80c 	bl	8006f10 <HAL_GetTick>
 8009ef8:	4602      	mov	r2, r0
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	1ad3      	subs	r3, r2, r3
 8009efe:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d901      	bls.n	8009f0a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8009f06:	2303      	movs	r3, #3
 8009f08:	e06e      	b.n	8009fe8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f0a:	4b3a      	ldr	r3, [pc, #232]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009f0c:	689b      	ldr	r3, [r3, #8]
 8009f0e:	f003 020c 	and.w	r2, r3, #12
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	685b      	ldr	r3, [r3, #4]
 8009f16:	009b      	lsls	r3, r3, #2
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d1eb      	bne.n	8009ef4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f003 0302 	and.w	r3, r3, #2
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d010      	beq.n	8009f4a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	689a      	ldr	r2, [r3, #8]
 8009f2c:	4b31      	ldr	r3, [pc, #196]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009f2e:	689b      	ldr	r3, [r3, #8]
 8009f30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009f34:	429a      	cmp	r2, r3
 8009f36:	d208      	bcs.n	8009f4a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009f38:	4b2e      	ldr	r3, [pc, #184]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009f3a:	689b      	ldr	r3, [r3, #8]
 8009f3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	689b      	ldr	r3, [r3, #8]
 8009f44:	492b      	ldr	r1, [pc, #172]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009f46:	4313      	orrs	r3, r2
 8009f48:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009f4a:	4b29      	ldr	r3, [pc, #164]	; (8009ff0 <HAL_RCC_ClockConfig+0x1ec>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f003 0307 	and.w	r3, r3, #7
 8009f52:	683a      	ldr	r2, [r7, #0]
 8009f54:	429a      	cmp	r2, r3
 8009f56:	d210      	bcs.n	8009f7a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009f58:	4b25      	ldr	r3, [pc, #148]	; (8009ff0 <HAL_RCC_ClockConfig+0x1ec>)
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f023 0207 	bic.w	r2, r3, #7
 8009f60:	4923      	ldr	r1, [pc, #140]	; (8009ff0 <HAL_RCC_ClockConfig+0x1ec>)
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	4313      	orrs	r3, r2
 8009f66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009f68:	4b21      	ldr	r3, [pc, #132]	; (8009ff0 <HAL_RCC_ClockConfig+0x1ec>)
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f003 0307 	and.w	r3, r3, #7
 8009f70:	683a      	ldr	r2, [r7, #0]
 8009f72:	429a      	cmp	r2, r3
 8009f74:	d001      	beq.n	8009f7a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8009f76:	2301      	movs	r3, #1
 8009f78:	e036      	b.n	8009fe8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f003 0304 	and.w	r3, r3, #4
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d008      	beq.n	8009f98 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009f86:	4b1b      	ldr	r3, [pc, #108]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009f88:	689b      	ldr	r3, [r3, #8]
 8009f8a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	68db      	ldr	r3, [r3, #12]
 8009f92:	4918      	ldr	r1, [pc, #96]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009f94:	4313      	orrs	r3, r2
 8009f96:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	f003 0308 	and.w	r3, r3, #8
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d009      	beq.n	8009fb8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009fa4:	4b13      	ldr	r3, [pc, #76]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009fa6:	689b      	ldr	r3, [r3, #8]
 8009fa8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	691b      	ldr	r3, [r3, #16]
 8009fb0:	00db      	lsls	r3, r3, #3
 8009fb2:	4910      	ldr	r1, [pc, #64]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009fb4:	4313      	orrs	r3, r2
 8009fb6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009fb8:	f000 f824 	bl	800a004 <HAL_RCC_GetSysClockFreq>
 8009fbc:	4602      	mov	r2, r0
 8009fbe:	4b0d      	ldr	r3, [pc, #52]	; (8009ff4 <HAL_RCC_ClockConfig+0x1f0>)
 8009fc0:	689b      	ldr	r3, [r3, #8]
 8009fc2:	091b      	lsrs	r3, r3, #4
 8009fc4:	f003 030f 	and.w	r3, r3, #15
 8009fc8:	490b      	ldr	r1, [pc, #44]	; (8009ff8 <HAL_RCC_ClockConfig+0x1f4>)
 8009fca:	5ccb      	ldrb	r3, [r1, r3]
 8009fcc:	f003 031f 	and.w	r3, r3, #31
 8009fd0:	fa22 f303 	lsr.w	r3, r2, r3
 8009fd4:	4a09      	ldr	r2, [pc, #36]	; (8009ffc <HAL_RCC_ClockConfig+0x1f8>)
 8009fd6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009fd8:	4b09      	ldr	r3, [pc, #36]	; (800a000 <HAL_RCC_ClockConfig+0x1fc>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	4618      	mov	r0, r3
 8009fde:	f7fc ff47 	bl	8006e70 <HAL_InitTick>
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	72fb      	strb	r3, [r7, #11]

  return status;
 8009fe6:	7afb      	ldrb	r3, [r7, #11]
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3710      	adds	r7, #16
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}
 8009ff0:	40022000 	.word	0x40022000
 8009ff4:	40021000 	.word	0x40021000
 8009ff8:	08014b34 	.word	0x08014b34
 8009ffc:	2000020c 	.word	0x2000020c
 800a000:	2000023c 	.word	0x2000023c

0800a004 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a004:	b480      	push	{r7}
 800a006:	b089      	sub	sp, #36	; 0x24
 800a008:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a00a:	2300      	movs	r3, #0
 800a00c:	61fb      	str	r3, [r7, #28]
 800a00e:	2300      	movs	r3, #0
 800a010:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a012:	4b3e      	ldr	r3, [pc, #248]	; (800a10c <HAL_RCC_GetSysClockFreq+0x108>)
 800a014:	689b      	ldr	r3, [r3, #8]
 800a016:	f003 030c 	and.w	r3, r3, #12
 800a01a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a01c:	4b3b      	ldr	r3, [pc, #236]	; (800a10c <HAL_RCC_GetSysClockFreq+0x108>)
 800a01e:	68db      	ldr	r3, [r3, #12]
 800a020:	f003 0303 	and.w	r3, r3, #3
 800a024:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a026:	693b      	ldr	r3, [r7, #16]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d005      	beq.n	800a038 <HAL_RCC_GetSysClockFreq+0x34>
 800a02c:	693b      	ldr	r3, [r7, #16]
 800a02e:	2b0c      	cmp	r3, #12
 800a030:	d121      	bne.n	800a076 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	2b01      	cmp	r3, #1
 800a036:	d11e      	bne.n	800a076 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a038:	4b34      	ldr	r3, [pc, #208]	; (800a10c <HAL_RCC_GetSysClockFreq+0x108>)
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	f003 0308 	and.w	r3, r3, #8
 800a040:	2b00      	cmp	r3, #0
 800a042:	d107      	bne.n	800a054 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a044:	4b31      	ldr	r3, [pc, #196]	; (800a10c <HAL_RCC_GetSysClockFreq+0x108>)
 800a046:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a04a:	0a1b      	lsrs	r3, r3, #8
 800a04c:	f003 030f 	and.w	r3, r3, #15
 800a050:	61fb      	str	r3, [r7, #28]
 800a052:	e005      	b.n	800a060 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a054:	4b2d      	ldr	r3, [pc, #180]	; (800a10c <HAL_RCC_GetSysClockFreq+0x108>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	091b      	lsrs	r3, r3, #4
 800a05a:	f003 030f 	and.w	r3, r3, #15
 800a05e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a060:	4a2b      	ldr	r2, [pc, #172]	; (800a110 <HAL_RCC_GetSysClockFreq+0x10c>)
 800a062:	69fb      	ldr	r3, [r7, #28]
 800a064:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a068:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a06a:	693b      	ldr	r3, [r7, #16]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d10d      	bne.n	800a08c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a070:	69fb      	ldr	r3, [r7, #28]
 800a072:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a074:	e00a      	b.n	800a08c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a076:	693b      	ldr	r3, [r7, #16]
 800a078:	2b04      	cmp	r3, #4
 800a07a:	d102      	bne.n	800a082 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a07c:	4b25      	ldr	r3, [pc, #148]	; (800a114 <HAL_RCC_GetSysClockFreq+0x110>)
 800a07e:	61bb      	str	r3, [r7, #24]
 800a080:	e004      	b.n	800a08c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a082:	693b      	ldr	r3, [r7, #16]
 800a084:	2b08      	cmp	r3, #8
 800a086:	d101      	bne.n	800a08c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a088:	4b23      	ldr	r3, [pc, #140]	; (800a118 <HAL_RCC_GetSysClockFreq+0x114>)
 800a08a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a08c:	693b      	ldr	r3, [r7, #16]
 800a08e:	2b0c      	cmp	r3, #12
 800a090:	d134      	bne.n	800a0fc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a092:	4b1e      	ldr	r3, [pc, #120]	; (800a10c <HAL_RCC_GetSysClockFreq+0x108>)
 800a094:	68db      	ldr	r3, [r3, #12]
 800a096:	f003 0303 	and.w	r3, r3, #3
 800a09a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	2b02      	cmp	r3, #2
 800a0a0:	d003      	beq.n	800a0aa <HAL_RCC_GetSysClockFreq+0xa6>
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	2b03      	cmp	r3, #3
 800a0a6:	d003      	beq.n	800a0b0 <HAL_RCC_GetSysClockFreq+0xac>
 800a0a8:	e005      	b.n	800a0b6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a0aa:	4b1a      	ldr	r3, [pc, #104]	; (800a114 <HAL_RCC_GetSysClockFreq+0x110>)
 800a0ac:	617b      	str	r3, [r7, #20]
      break;
 800a0ae:	e005      	b.n	800a0bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a0b0:	4b19      	ldr	r3, [pc, #100]	; (800a118 <HAL_RCC_GetSysClockFreq+0x114>)
 800a0b2:	617b      	str	r3, [r7, #20]
      break;
 800a0b4:	e002      	b.n	800a0bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a0b6:	69fb      	ldr	r3, [r7, #28]
 800a0b8:	617b      	str	r3, [r7, #20]
      break;
 800a0ba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a0bc:	4b13      	ldr	r3, [pc, #76]	; (800a10c <HAL_RCC_GetSysClockFreq+0x108>)
 800a0be:	68db      	ldr	r3, [r3, #12]
 800a0c0:	091b      	lsrs	r3, r3, #4
 800a0c2:	f003 0307 	and.w	r3, r3, #7
 800a0c6:	3301      	adds	r3, #1
 800a0c8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a0ca:	4b10      	ldr	r3, [pc, #64]	; (800a10c <HAL_RCC_GetSysClockFreq+0x108>)
 800a0cc:	68db      	ldr	r3, [r3, #12]
 800a0ce:	0a1b      	lsrs	r3, r3, #8
 800a0d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0d4:	697a      	ldr	r2, [r7, #20]
 800a0d6:	fb03 f202 	mul.w	r2, r3, r2
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0e0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a0e2:	4b0a      	ldr	r3, [pc, #40]	; (800a10c <HAL_RCC_GetSysClockFreq+0x108>)
 800a0e4:	68db      	ldr	r3, [r3, #12]
 800a0e6:	0e5b      	lsrs	r3, r3, #25
 800a0e8:	f003 0303 	and.w	r3, r3, #3
 800a0ec:	3301      	adds	r3, #1
 800a0ee:	005b      	lsls	r3, r3, #1
 800a0f0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800a0f2:	697a      	ldr	r2, [r7, #20]
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0fa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800a0fc:	69bb      	ldr	r3, [r7, #24]
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3724      	adds	r7, #36	; 0x24
 800a102:	46bd      	mov	sp, r7
 800a104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a108:	4770      	bx	lr
 800a10a:	bf00      	nop
 800a10c:	40021000 	.word	0x40021000
 800a110:	08014b4c 	.word	0x08014b4c
 800a114:	00f42400 	.word	0x00f42400
 800a118:	007a1200 	.word	0x007a1200

0800a11c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a11c:	b480      	push	{r7}
 800a11e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a120:	4b03      	ldr	r3, [pc, #12]	; (800a130 <HAL_RCC_GetHCLKFreq+0x14>)
 800a122:	681b      	ldr	r3, [r3, #0]
}
 800a124:	4618      	mov	r0, r3
 800a126:	46bd      	mov	sp, r7
 800a128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12c:	4770      	bx	lr
 800a12e:	bf00      	nop
 800a130:	2000020c 	.word	0x2000020c

0800a134 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a138:	f7ff fff0 	bl	800a11c <HAL_RCC_GetHCLKFreq>
 800a13c:	4602      	mov	r2, r0
 800a13e:	4b06      	ldr	r3, [pc, #24]	; (800a158 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a140:	689b      	ldr	r3, [r3, #8]
 800a142:	0a1b      	lsrs	r3, r3, #8
 800a144:	f003 0307 	and.w	r3, r3, #7
 800a148:	4904      	ldr	r1, [pc, #16]	; (800a15c <HAL_RCC_GetPCLK1Freq+0x28>)
 800a14a:	5ccb      	ldrb	r3, [r1, r3]
 800a14c:	f003 031f 	and.w	r3, r3, #31
 800a150:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a154:	4618      	mov	r0, r3
 800a156:	bd80      	pop	{r7, pc}
 800a158:	40021000 	.word	0x40021000
 800a15c:	08014b44 	.word	0x08014b44

0800a160 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a160:	b580      	push	{r7, lr}
 800a162:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a164:	f7ff ffda 	bl	800a11c <HAL_RCC_GetHCLKFreq>
 800a168:	4602      	mov	r2, r0
 800a16a:	4b06      	ldr	r3, [pc, #24]	; (800a184 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a16c:	689b      	ldr	r3, [r3, #8]
 800a16e:	0adb      	lsrs	r3, r3, #11
 800a170:	f003 0307 	and.w	r3, r3, #7
 800a174:	4904      	ldr	r1, [pc, #16]	; (800a188 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a176:	5ccb      	ldrb	r3, [r1, r3]
 800a178:	f003 031f 	and.w	r3, r3, #31
 800a17c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a180:	4618      	mov	r0, r3
 800a182:	bd80      	pop	{r7, pc}
 800a184:	40021000 	.word	0x40021000
 800a188:	08014b44 	.word	0x08014b44

0800a18c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b086      	sub	sp, #24
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800a194:	2300      	movs	r3, #0
 800a196:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a198:	4b2a      	ldr	r3, [pc, #168]	; (800a244 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a19a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a19c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d003      	beq.n	800a1ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a1a4:	f7ff f9a6 	bl	80094f4 <HAL_PWREx_GetVoltageRange>
 800a1a8:	6178      	str	r0, [r7, #20]
 800a1aa:	e014      	b.n	800a1d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a1ac:	4b25      	ldr	r3, [pc, #148]	; (800a244 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a1ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1b0:	4a24      	ldr	r2, [pc, #144]	; (800a244 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a1b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a1b6:	6593      	str	r3, [r2, #88]	; 0x58
 800a1b8:	4b22      	ldr	r3, [pc, #136]	; (800a244 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a1ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a1c0:	60fb      	str	r3, [r7, #12]
 800a1c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800a1c4:	f7ff f996 	bl	80094f4 <HAL_PWREx_GetVoltageRange>
 800a1c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800a1ca:	4b1e      	ldr	r3, [pc, #120]	; (800a244 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a1cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1ce:	4a1d      	ldr	r2, [pc, #116]	; (800a244 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a1d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a1d4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a1d6:	697b      	ldr	r3, [r7, #20]
 800a1d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a1dc:	d10b      	bne.n	800a1f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2b80      	cmp	r3, #128	; 0x80
 800a1e2:	d919      	bls.n	800a218 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2ba0      	cmp	r3, #160	; 0xa0
 800a1e8:	d902      	bls.n	800a1f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a1ea:	2302      	movs	r3, #2
 800a1ec:	613b      	str	r3, [r7, #16]
 800a1ee:	e013      	b.n	800a218 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	613b      	str	r3, [r7, #16]
 800a1f4:	e010      	b.n	800a218 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2b80      	cmp	r3, #128	; 0x80
 800a1fa:	d902      	bls.n	800a202 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800a1fc:	2303      	movs	r3, #3
 800a1fe:	613b      	str	r3, [r7, #16]
 800a200:	e00a      	b.n	800a218 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2b80      	cmp	r3, #128	; 0x80
 800a206:	d102      	bne.n	800a20e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a208:	2302      	movs	r3, #2
 800a20a:	613b      	str	r3, [r7, #16]
 800a20c:	e004      	b.n	800a218 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2b70      	cmp	r3, #112	; 0x70
 800a212:	d101      	bne.n	800a218 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a214:	2301      	movs	r3, #1
 800a216:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a218:	4b0b      	ldr	r3, [pc, #44]	; (800a248 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f023 0207 	bic.w	r2, r3, #7
 800a220:	4909      	ldr	r1, [pc, #36]	; (800a248 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	4313      	orrs	r3, r2
 800a226:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a228:	4b07      	ldr	r3, [pc, #28]	; (800a248 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	f003 0307 	and.w	r3, r3, #7
 800a230:	693a      	ldr	r2, [r7, #16]
 800a232:	429a      	cmp	r2, r3
 800a234:	d001      	beq.n	800a23a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800a236:	2301      	movs	r3, #1
 800a238:	e000      	b.n	800a23c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800a23a:	2300      	movs	r3, #0
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	3718      	adds	r7, #24
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}
 800a244:	40021000 	.word	0x40021000
 800a248:	40022000 	.word	0x40022000

0800a24c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b086      	sub	sp, #24
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a254:	2300      	movs	r3, #0
 800a256:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a258:	2300      	movs	r3, #0
 800a25a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a264:	2b00      	cmp	r3, #0
 800a266:	d041      	beq.n	800a2ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a26c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a270:	d02a      	beq.n	800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800a272:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a276:	d824      	bhi.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800a278:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a27c:	d008      	beq.n	800a290 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800a27e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a282:	d81e      	bhi.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800a284:	2b00      	cmp	r3, #0
 800a286:	d00a      	beq.n	800a29e <HAL_RCCEx_PeriphCLKConfig+0x52>
 800a288:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a28c:	d010      	beq.n	800a2b0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a28e:	e018      	b.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a290:	4b86      	ldr	r3, [pc, #536]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a292:	68db      	ldr	r3, [r3, #12]
 800a294:	4a85      	ldr	r2, [pc, #532]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a296:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a29a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a29c:	e015      	b.n	800a2ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	3304      	adds	r3, #4
 800a2a2:	2100      	movs	r1, #0
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	f000 fabb 	bl	800a820 <RCCEx_PLLSAI1_Config>
 800a2aa:	4603      	mov	r3, r0
 800a2ac:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a2ae:	e00c      	b.n	800a2ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	3320      	adds	r3, #32
 800a2b4:	2100      	movs	r1, #0
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f000 fba6 	bl	800aa08 <RCCEx_PLLSAI2_Config>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a2c0:	e003      	b.n	800a2ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	74fb      	strb	r3, [r7, #19]
      break;
 800a2c6:	e000      	b.n	800a2ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800a2c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a2ca:	7cfb      	ldrb	r3, [r7, #19]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d10b      	bne.n	800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a2d0:	4b76      	ldr	r3, [pc, #472]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a2d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2d6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a2de:	4973      	ldr	r1, [pc, #460]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a2e0:	4313      	orrs	r3, r2
 800a2e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800a2e6:	e001      	b.n	800a2ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2e8:	7cfb      	ldrb	r3, [r7, #19]
 800a2ea:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d041      	beq.n	800a37c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a2fc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a300:	d02a      	beq.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800a302:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a306:	d824      	bhi.n	800a352 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800a308:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a30c:	d008      	beq.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a30e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a312:	d81e      	bhi.n	800a352 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800a314:	2b00      	cmp	r3, #0
 800a316:	d00a      	beq.n	800a32e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800a318:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a31c:	d010      	beq.n	800a340 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800a31e:	e018      	b.n	800a352 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a320:	4b62      	ldr	r3, [pc, #392]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a322:	68db      	ldr	r3, [r3, #12]
 800a324:	4a61      	ldr	r2, [pc, #388]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a326:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a32a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a32c:	e015      	b.n	800a35a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	3304      	adds	r3, #4
 800a332:	2100      	movs	r1, #0
 800a334:	4618      	mov	r0, r3
 800a336:	f000 fa73 	bl	800a820 <RCCEx_PLLSAI1_Config>
 800a33a:	4603      	mov	r3, r0
 800a33c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a33e:	e00c      	b.n	800a35a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	3320      	adds	r3, #32
 800a344:	2100      	movs	r1, #0
 800a346:	4618      	mov	r0, r3
 800a348:	f000 fb5e 	bl	800aa08 <RCCEx_PLLSAI2_Config>
 800a34c:	4603      	mov	r3, r0
 800a34e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a350:	e003      	b.n	800a35a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a352:	2301      	movs	r3, #1
 800a354:	74fb      	strb	r3, [r7, #19]
      break;
 800a356:	e000      	b.n	800a35a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800a358:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a35a:	7cfb      	ldrb	r3, [r7, #19]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d10b      	bne.n	800a378 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a360:	4b52      	ldr	r3, [pc, #328]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a362:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a366:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a36e:	494f      	ldr	r1, [pc, #316]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a370:	4313      	orrs	r3, r2
 800a372:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800a376:	e001      	b.n	800a37c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a378:	7cfb      	ldrb	r3, [r7, #19]
 800a37a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a384:	2b00      	cmp	r3, #0
 800a386:	f000 80a0 	beq.w	800a4ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a38a:	2300      	movs	r3, #0
 800a38c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a38e:	4b47      	ldr	r3, [pc, #284]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a396:	2b00      	cmp	r3, #0
 800a398:	d101      	bne.n	800a39e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800a39a:	2301      	movs	r3, #1
 800a39c:	e000      	b.n	800a3a0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800a39e:	2300      	movs	r3, #0
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d00d      	beq.n	800a3c0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a3a4:	4b41      	ldr	r3, [pc, #260]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a3a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3a8:	4a40      	ldr	r2, [pc, #256]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a3aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a3ae:	6593      	str	r3, [r2, #88]	; 0x58
 800a3b0:	4b3e      	ldr	r3, [pc, #248]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a3b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a3b8:	60bb      	str	r3, [r7, #8]
 800a3ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a3bc:	2301      	movs	r3, #1
 800a3be:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a3c0:	4b3b      	ldr	r3, [pc, #236]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	4a3a      	ldr	r2, [pc, #232]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800a3c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a3ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a3cc:	f7fc fda0 	bl	8006f10 <HAL_GetTick>
 800a3d0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a3d2:	e009      	b.n	800a3e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a3d4:	f7fc fd9c 	bl	8006f10 <HAL_GetTick>
 800a3d8:	4602      	mov	r2, r0
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	1ad3      	subs	r3, r2, r3
 800a3de:	2b02      	cmp	r3, #2
 800a3e0:	d902      	bls.n	800a3e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800a3e2:	2303      	movs	r3, #3
 800a3e4:	74fb      	strb	r3, [r7, #19]
        break;
 800a3e6:	e005      	b.n	800a3f4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a3e8:	4b31      	ldr	r3, [pc, #196]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d0ef      	beq.n	800a3d4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800a3f4:	7cfb      	ldrb	r3, [r7, #19]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d15c      	bne.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a3fa:	4b2c      	ldr	r3, [pc, #176]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a3fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a400:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a404:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d01f      	beq.n	800a44c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a412:	697a      	ldr	r2, [r7, #20]
 800a414:	429a      	cmp	r2, r3
 800a416:	d019      	beq.n	800a44c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a418:	4b24      	ldr	r3, [pc, #144]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a41a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a41e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a422:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a424:	4b21      	ldr	r3, [pc, #132]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a426:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a42a:	4a20      	ldr	r2, [pc, #128]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a42c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a430:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a434:	4b1d      	ldr	r3, [pc, #116]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a436:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a43a:	4a1c      	ldr	r2, [pc, #112]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a43c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a440:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a444:	4a19      	ldr	r2, [pc, #100]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a44c:	697b      	ldr	r3, [r7, #20]
 800a44e:	f003 0301 	and.w	r3, r3, #1
 800a452:	2b00      	cmp	r3, #0
 800a454:	d016      	beq.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a456:	f7fc fd5b 	bl	8006f10 <HAL_GetTick>
 800a45a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a45c:	e00b      	b.n	800a476 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a45e:	f7fc fd57 	bl	8006f10 <HAL_GetTick>
 800a462:	4602      	mov	r2, r0
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	1ad3      	subs	r3, r2, r3
 800a468:	f241 3288 	movw	r2, #5000	; 0x1388
 800a46c:	4293      	cmp	r3, r2
 800a46e:	d902      	bls.n	800a476 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800a470:	2303      	movs	r3, #3
 800a472:	74fb      	strb	r3, [r7, #19]
            break;
 800a474:	e006      	b.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a476:	4b0d      	ldr	r3, [pc, #52]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a478:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a47c:	f003 0302 	and.w	r3, r3, #2
 800a480:	2b00      	cmp	r3, #0
 800a482:	d0ec      	beq.n	800a45e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800a484:	7cfb      	ldrb	r3, [r7, #19]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d10c      	bne.n	800a4a4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a48a:	4b08      	ldr	r3, [pc, #32]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a48c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a490:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a49a:	4904      	ldr	r1, [pc, #16]	; (800a4ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800a49c:	4313      	orrs	r3, r2
 800a49e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800a4a2:	e009      	b.n	800a4b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a4a4:	7cfb      	ldrb	r3, [r7, #19]
 800a4a6:	74bb      	strb	r3, [r7, #18]
 800a4a8:	e006      	b.n	800a4b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800a4aa:	bf00      	nop
 800a4ac:	40021000 	.word	0x40021000
 800a4b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4b4:	7cfb      	ldrb	r3, [r7, #19]
 800a4b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a4b8:	7c7b      	ldrb	r3, [r7, #17]
 800a4ba:	2b01      	cmp	r3, #1
 800a4bc:	d105      	bne.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a4be:	4b9e      	ldr	r3, [pc, #632]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a4c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a4c2:	4a9d      	ldr	r2, [pc, #628]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a4c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a4c8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	f003 0301 	and.w	r3, r3, #1
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d00a      	beq.n	800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a4d6:	4b98      	ldr	r3, [pc, #608]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a4d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4dc:	f023 0203 	bic.w	r2, r3, #3
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4e4:	4994      	ldr	r1, [pc, #592]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	f003 0302 	and.w	r3, r3, #2
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d00a      	beq.n	800a50e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a4f8:	4b8f      	ldr	r3, [pc, #572]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a4fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4fe:	f023 020c 	bic.w	r2, r3, #12
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a506:	498c      	ldr	r1, [pc, #560]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a508:	4313      	orrs	r3, r2
 800a50a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f003 0304 	and.w	r3, r3, #4
 800a516:	2b00      	cmp	r3, #0
 800a518:	d00a      	beq.n	800a530 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a51a:	4b87      	ldr	r3, [pc, #540]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a51c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a520:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a528:	4983      	ldr	r1, [pc, #524]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a52a:	4313      	orrs	r3, r2
 800a52c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f003 0308 	and.w	r3, r3, #8
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d00a      	beq.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a53c:	4b7e      	ldr	r3, [pc, #504]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a53e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a542:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a54a:	497b      	ldr	r1, [pc, #492]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a54c:	4313      	orrs	r3, r2
 800a54e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f003 0310 	and.w	r3, r3, #16
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d00a      	beq.n	800a574 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a55e:	4b76      	ldr	r3, [pc, #472]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a560:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a564:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a56c:	4972      	ldr	r1, [pc, #456]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a56e:	4313      	orrs	r3, r2
 800a570:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f003 0320 	and.w	r3, r3, #32
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d00a      	beq.n	800a596 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a580:	4b6d      	ldr	r3, [pc, #436]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a582:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a586:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a58e:	496a      	ldr	r1, [pc, #424]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a590:	4313      	orrs	r3, r2
 800a592:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d00a      	beq.n	800a5b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a5a2:	4b65      	ldr	r3, [pc, #404]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a5a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5b0:	4961      	ldr	r1, [pc, #388]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a5b2:	4313      	orrs	r3, r2
 800a5b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d00a      	beq.n	800a5da <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a5c4:	4b5c      	ldr	r3, [pc, #368]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a5c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a5d2:	4959      	ldr	r1, [pc, #356]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a5d4:	4313      	orrs	r3, r2
 800a5d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d00a      	beq.n	800a5fc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a5e6:	4b54      	ldr	r3, [pc, #336]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a5e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5ec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a5f4:	4950      	ldr	r1, [pc, #320]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a5f6:	4313      	orrs	r3, r2
 800a5f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a604:	2b00      	cmp	r3, #0
 800a606:	d00a      	beq.n	800a61e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a608:	4b4b      	ldr	r3, [pc, #300]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a60a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a60e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a616:	4948      	ldr	r1, [pc, #288]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a618:	4313      	orrs	r3, r2
 800a61a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a626:	2b00      	cmp	r3, #0
 800a628:	d00a      	beq.n	800a640 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a62a:	4b43      	ldr	r3, [pc, #268]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a62c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a630:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a638:	493f      	ldr	r1, [pc, #252]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a63a:	4313      	orrs	r3, r2
 800a63c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d028      	beq.n	800a69e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a64c:	4b3a      	ldr	r3, [pc, #232]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a64e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a652:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a65a:	4937      	ldr	r1, [pc, #220]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a65c:	4313      	orrs	r3, r2
 800a65e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a666:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a66a:	d106      	bne.n	800a67a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a66c:	4b32      	ldr	r3, [pc, #200]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a66e:	68db      	ldr	r3, [r3, #12]
 800a670:	4a31      	ldr	r2, [pc, #196]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a672:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a676:	60d3      	str	r3, [r2, #12]
 800a678:	e011      	b.n	800a69e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a67e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a682:	d10c      	bne.n	800a69e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	3304      	adds	r3, #4
 800a688:	2101      	movs	r1, #1
 800a68a:	4618      	mov	r0, r3
 800a68c:	f000 f8c8 	bl	800a820 <RCCEx_PLLSAI1_Config>
 800a690:	4603      	mov	r3, r0
 800a692:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800a694:	7cfb      	ldrb	r3, [r7, #19]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d001      	beq.n	800a69e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800a69a:	7cfb      	ldrb	r3, [r7, #19]
 800a69c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d028      	beq.n	800a6fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800a6aa:	4b23      	ldr	r3, [pc, #140]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a6ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6b0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a6b8:	491f      	ldr	r1, [pc, #124]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a6ba:	4313      	orrs	r3, r2
 800a6bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a6c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a6c8:	d106      	bne.n	800a6d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a6ca:	4b1b      	ldr	r3, [pc, #108]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a6cc:	68db      	ldr	r3, [r3, #12]
 800a6ce:	4a1a      	ldr	r2, [pc, #104]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a6d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a6d4:	60d3      	str	r3, [r2, #12]
 800a6d6:	e011      	b.n	800a6fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a6dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a6e0:	d10c      	bne.n	800a6fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	3304      	adds	r3, #4
 800a6e6:	2101      	movs	r1, #1
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	f000 f899 	bl	800a820 <RCCEx_PLLSAI1_Config>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a6f2:	7cfb      	ldrb	r3, [r7, #19]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d001      	beq.n	800a6fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800a6f8:	7cfb      	ldrb	r3, [r7, #19]
 800a6fa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a704:	2b00      	cmp	r3, #0
 800a706:	d02b      	beq.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a708:	4b0b      	ldr	r3, [pc, #44]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a70a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a70e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a716:	4908      	ldr	r1, [pc, #32]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a718:	4313      	orrs	r3, r2
 800a71a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a722:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a726:	d109      	bne.n	800a73c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a728:	4b03      	ldr	r3, [pc, #12]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a72a:	68db      	ldr	r3, [r3, #12]
 800a72c:	4a02      	ldr	r2, [pc, #8]	; (800a738 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a72e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a732:	60d3      	str	r3, [r2, #12]
 800a734:	e014      	b.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800a736:	bf00      	nop
 800a738:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a740:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a744:	d10c      	bne.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	3304      	adds	r3, #4
 800a74a:	2101      	movs	r1, #1
 800a74c:	4618      	mov	r0, r3
 800a74e:	f000 f867 	bl	800a820 <RCCEx_PLLSAI1_Config>
 800a752:	4603      	mov	r3, r0
 800a754:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a756:	7cfb      	ldrb	r3, [r7, #19]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d001      	beq.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800a75c:	7cfb      	ldrb	r3, [r7, #19]
 800a75e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d02f      	beq.n	800a7cc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a76c:	4b2b      	ldr	r3, [pc, #172]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a76e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a772:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a77a:	4928      	ldr	r1, [pc, #160]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a77c:	4313      	orrs	r3, r2
 800a77e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a786:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a78a:	d10d      	bne.n	800a7a8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	3304      	adds	r3, #4
 800a790:	2102      	movs	r1, #2
 800a792:	4618      	mov	r0, r3
 800a794:	f000 f844 	bl	800a820 <RCCEx_PLLSAI1_Config>
 800a798:	4603      	mov	r3, r0
 800a79a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a79c:	7cfb      	ldrb	r3, [r7, #19]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d014      	beq.n	800a7cc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800a7a2:	7cfb      	ldrb	r3, [r7, #19]
 800a7a4:	74bb      	strb	r3, [r7, #18]
 800a7a6:	e011      	b.n	800a7cc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a7ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a7b0:	d10c      	bne.n	800a7cc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	3320      	adds	r3, #32
 800a7b6:	2102      	movs	r1, #2
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f000 f925 	bl	800aa08 <RCCEx_PLLSAI2_Config>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a7c2:	7cfb      	ldrb	r3, [r7, #19]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d001      	beq.n	800a7cc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800a7c8:	7cfb      	ldrb	r3, [r7, #19]
 800a7ca:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d00a      	beq.n	800a7ee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a7d8:	4b10      	ldr	r3, [pc, #64]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a7da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7de:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a7e6:	490d      	ldr	r1, [pc, #52]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a7e8:	4313      	orrs	r3, r2
 800a7ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d00b      	beq.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a7fa:	4b08      	ldr	r3, [pc, #32]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a7fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a800:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a80a:	4904      	ldr	r1, [pc, #16]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a80c:	4313      	orrs	r3, r2
 800a80e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800a812:	7cbb      	ldrb	r3, [r7, #18]
}
 800a814:	4618      	mov	r0, r3
 800a816:	3718      	adds	r7, #24
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}
 800a81c:	40021000 	.word	0x40021000

0800a820 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b084      	sub	sp, #16
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
 800a828:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a82a:	2300      	movs	r3, #0
 800a82c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a82e:	4b75      	ldr	r3, [pc, #468]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a830:	68db      	ldr	r3, [r3, #12]
 800a832:	f003 0303 	and.w	r3, r3, #3
 800a836:	2b00      	cmp	r3, #0
 800a838:	d018      	beq.n	800a86c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a83a:	4b72      	ldr	r3, [pc, #456]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a83c:	68db      	ldr	r3, [r3, #12]
 800a83e:	f003 0203 	and.w	r2, r3, #3
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	429a      	cmp	r2, r3
 800a848:	d10d      	bne.n	800a866 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
       ||
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d009      	beq.n	800a866 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a852:	4b6c      	ldr	r3, [pc, #432]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a854:	68db      	ldr	r3, [r3, #12]
 800a856:	091b      	lsrs	r3, r3, #4
 800a858:	f003 0307 	and.w	r3, r3, #7
 800a85c:	1c5a      	adds	r2, r3, #1
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	685b      	ldr	r3, [r3, #4]
       ||
 800a862:	429a      	cmp	r2, r3
 800a864:	d047      	beq.n	800a8f6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800a866:	2301      	movs	r3, #1
 800a868:	73fb      	strb	r3, [r7, #15]
 800a86a:	e044      	b.n	800a8f6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	2b03      	cmp	r3, #3
 800a872:	d018      	beq.n	800a8a6 <RCCEx_PLLSAI1_Config+0x86>
 800a874:	2b03      	cmp	r3, #3
 800a876:	d825      	bhi.n	800a8c4 <RCCEx_PLLSAI1_Config+0xa4>
 800a878:	2b01      	cmp	r3, #1
 800a87a:	d002      	beq.n	800a882 <RCCEx_PLLSAI1_Config+0x62>
 800a87c:	2b02      	cmp	r3, #2
 800a87e:	d009      	beq.n	800a894 <RCCEx_PLLSAI1_Config+0x74>
 800a880:	e020      	b.n	800a8c4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a882:	4b60      	ldr	r3, [pc, #384]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f003 0302 	and.w	r3, r3, #2
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d11d      	bne.n	800a8ca <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800a88e:	2301      	movs	r3, #1
 800a890:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a892:	e01a      	b.n	800a8ca <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a894:	4b5b      	ldr	r3, [pc, #364]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d116      	bne.n	800a8ce <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a8a4:	e013      	b.n	800a8ce <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a8a6:	4b57      	ldr	r3, [pc, #348]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d10f      	bne.n	800a8d2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a8b2:	4b54      	ldr	r3, [pc, #336]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d109      	bne.n	800a8d2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800a8be:	2301      	movs	r3, #1
 800a8c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a8c2:	e006      	b.n	800a8d2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	73fb      	strb	r3, [r7, #15]
      break;
 800a8c8:	e004      	b.n	800a8d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a8ca:	bf00      	nop
 800a8cc:	e002      	b.n	800a8d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a8ce:	bf00      	nop
 800a8d0:	e000      	b.n	800a8d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a8d2:	bf00      	nop
    }

    if(status == HAL_OK)
 800a8d4:	7bfb      	ldrb	r3, [r7, #15]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d10d      	bne.n	800a8f6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a8da:	4b4a      	ldr	r3, [pc, #296]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a8dc:	68db      	ldr	r3, [r3, #12]
 800a8de:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	6819      	ldr	r1, [r3, #0]
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	685b      	ldr	r3, [r3, #4]
 800a8ea:	3b01      	subs	r3, #1
 800a8ec:	011b      	lsls	r3, r3, #4
 800a8ee:	430b      	orrs	r3, r1
 800a8f0:	4944      	ldr	r1, [pc, #272]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a8f2:	4313      	orrs	r3, r2
 800a8f4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a8f6:	7bfb      	ldrb	r3, [r7, #15]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d17d      	bne.n	800a9f8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a8fc:	4b41      	ldr	r3, [pc, #260]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	4a40      	ldr	r2, [pc, #256]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a902:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a906:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a908:	f7fc fb02 	bl	8006f10 <HAL_GetTick>
 800a90c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a90e:	e009      	b.n	800a924 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a910:	f7fc fafe 	bl	8006f10 <HAL_GetTick>
 800a914:	4602      	mov	r2, r0
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	1ad3      	subs	r3, r2, r3
 800a91a:	2b02      	cmp	r3, #2
 800a91c:	d902      	bls.n	800a924 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800a91e:	2303      	movs	r3, #3
 800a920:	73fb      	strb	r3, [r7, #15]
        break;
 800a922:	e005      	b.n	800a930 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a924:	4b37      	ldr	r3, [pc, #220]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d1ef      	bne.n	800a910 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800a930:	7bfb      	ldrb	r3, [r7, #15]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d160      	bne.n	800a9f8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d111      	bne.n	800a960 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a93c:	4b31      	ldr	r3, [pc, #196]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a93e:	691b      	ldr	r3, [r3, #16]
 800a940:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800a944:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a948:	687a      	ldr	r2, [r7, #4]
 800a94a:	6892      	ldr	r2, [r2, #8]
 800a94c:	0211      	lsls	r1, r2, #8
 800a94e:	687a      	ldr	r2, [r7, #4]
 800a950:	68d2      	ldr	r2, [r2, #12]
 800a952:	0912      	lsrs	r2, r2, #4
 800a954:	0452      	lsls	r2, r2, #17
 800a956:	430a      	orrs	r2, r1
 800a958:	492a      	ldr	r1, [pc, #168]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a95a:	4313      	orrs	r3, r2
 800a95c:	610b      	str	r3, [r1, #16]
 800a95e:	e027      	b.n	800a9b0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a960:	683b      	ldr	r3, [r7, #0]
 800a962:	2b01      	cmp	r3, #1
 800a964:	d112      	bne.n	800a98c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a966:	4b27      	ldr	r3, [pc, #156]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a968:	691b      	ldr	r3, [r3, #16]
 800a96a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800a96e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a972:	687a      	ldr	r2, [r7, #4]
 800a974:	6892      	ldr	r2, [r2, #8]
 800a976:	0211      	lsls	r1, r2, #8
 800a978:	687a      	ldr	r2, [r7, #4]
 800a97a:	6912      	ldr	r2, [r2, #16]
 800a97c:	0852      	lsrs	r2, r2, #1
 800a97e:	3a01      	subs	r2, #1
 800a980:	0552      	lsls	r2, r2, #21
 800a982:	430a      	orrs	r2, r1
 800a984:	491f      	ldr	r1, [pc, #124]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a986:	4313      	orrs	r3, r2
 800a988:	610b      	str	r3, [r1, #16]
 800a98a:	e011      	b.n	800a9b0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a98c:	4b1d      	ldr	r3, [pc, #116]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a98e:	691b      	ldr	r3, [r3, #16]
 800a990:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800a994:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a998:	687a      	ldr	r2, [r7, #4]
 800a99a:	6892      	ldr	r2, [r2, #8]
 800a99c:	0211      	lsls	r1, r2, #8
 800a99e:	687a      	ldr	r2, [r7, #4]
 800a9a0:	6952      	ldr	r2, [r2, #20]
 800a9a2:	0852      	lsrs	r2, r2, #1
 800a9a4:	3a01      	subs	r2, #1
 800a9a6:	0652      	lsls	r2, r2, #25
 800a9a8:	430a      	orrs	r2, r1
 800a9aa:	4916      	ldr	r1, [pc, #88]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a9ac:	4313      	orrs	r3, r2
 800a9ae:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a9b0:	4b14      	ldr	r3, [pc, #80]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	4a13      	ldr	r2, [pc, #76]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a9b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a9ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9bc:	f7fc faa8 	bl	8006f10 <HAL_GetTick>
 800a9c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a9c2:	e009      	b.n	800a9d8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a9c4:	f7fc faa4 	bl	8006f10 <HAL_GetTick>
 800a9c8:	4602      	mov	r2, r0
 800a9ca:	68bb      	ldr	r3, [r7, #8]
 800a9cc:	1ad3      	subs	r3, r2, r3
 800a9ce:	2b02      	cmp	r3, #2
 800a9d0:	d902      	bls.n	800a9d8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800a9d2:	2303      	movs	r3, #3
 800a9d4:	73fb      	strb	r3, [r7, #15]
          break;
 800a9d6:	e005      	b.n	800a9e4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a9d8:	4b0a      	ldr	r3, [pc, #40]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d0ef      	beq.n	800a9c4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800a9e4:	7bfb      	ldrb	r3, [r7, #15]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d106      	bne.n	800a9f8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800a9ea:	4b06      	ldr	r3, [pc, #24]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a9ec:	691a      	ldr	r2, [r3, #16]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	699b      	ldr	r3, [r3, #24]
 800a9f2:	4904      	ldr	r1, [pc, #16]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a9f4:	4313      	orrs	r3, r2
 800a9f6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800a9f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	3710      	adds	r7, #16
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}
 800aa02:	bf00      	nop
 800aa04:	40021000 	.word	0x40021000

0800aa08 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b084      	sub	sp, #16
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
 800aa10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800aa12:	2300      	movs	r3, #0
 800aa14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800aa16:	4b6a      	ldr	r3, [pc, #424]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800aa18:	68db      	ldr	r3, [r3, #12]
 800aa1a:	f003 0303 	and.w	r3, r3, #3
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d018      	beq.n	800aa54 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800aa22:	4b67      	ldr	r3, [pc, #412]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800aa24:	68db      	ldr	r3, [r3, #12]
 800aa26:	f003 0203 	and.w	r2, r3, #3
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	429a      	cmp	r2, r3
 800aa30:	d10d      	bne.n	800aa4e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
       ||
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d009      	beq.n	800aa4e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800aa3a:	4b61      	ldr	r3, [pc, #388]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800aa3c:	68db      	ldr	r3, [r3, #12]
 800aa3e:	091b      	lsrs	r3, r3, #4
 800aa40:	f003 0307 	and.w	r3, r3, #7
 800aa44:	1c5a      	adds	r2, r3, #1
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	685b      	ldr	r3, [r3, #4]
       ||
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d047      	beq.n	800aade <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800aa4e:	2301      	movs	r3, #1
 800aa50:	73fb      	strb	r3, [r7, #15]
 800aa52:	e044      	b.n	800aade <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	2b03      	cmp	r3, #3
 800aa5a:	d018      	beq.n	800aa8e <RCCEx_PLLSAI2_Config+0x86>
 800aa5c:	2b03      	cmp	r3, #3
 800aa5e:	d825      	bhi.n	800aaac <RCCEx_PLLSAI2_Config+0xa4>
 800aa60:	2b01      	cmp	r3, #1
 800aa62:	d002      	beq.n	800aa6a <RCCEx_PLLSAI2_Config+0x62>
 800aa64:	2b02      	cmp	r3, #2
 800aa66:	d009      	beq.n	800aa7c <RCCEx_PLLSAI2_Config+0x74>
 800aa68:	e020      	b.n	800aaac <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800aa6a:	4b55      	ldr	r3, [pc, #340]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	f003 0302 	and.w	r3, r3, #2
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d11d      	bne.n	800aab2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800aa76:	2301      	movs	r3, #1
 800aa78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aa7a:	e01a      	b.n	800aab2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800aa7c:	4b50      	ldr	r3, [pc, #320]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d116      	bne.n	800aab6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800aa88:	2301      	movs	r3, #1
 800aa8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aa8c:	e013      	b.n	800aab6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800aa8e:	4b4c      	ldr	r3, [pc, #304]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d10f      	bne.n	800aaba <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800aa9a:	4b49      	ldr	r3, [pc, #292]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d109      	bne.n	800aaba <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800aaa6:	2301      	movs	r3, #1
 800aaa8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800aaaa:	e006      	b.n	800aaba <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800aaac:	2301      	movs	r3, #1
 800aaae:	73fb      	strb	r3, [r7, #15]
      break;
 800aab0:	e004      	b.n	800aabc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800aab2:	bf00      	nop
 800aab4:	e002      	b.n	800aabc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800aab6:	bf00      	nop
 800aab8:	e000      	b.n	800aabc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800aaba:	bf00      	nop
    }

    if(status == HAL_OK)
 800aabc:	7bfb      	ldrb	r3, [r7, #15]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d10d      	bne.n	800aade <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800aac2:	4b3f      	ldr	r3, [pc, #252]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800aac4:	68db      	ldr	r3, [r3, #12]
 800aac6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6819      	ldr	r1, [r3, #0]
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	685b      	ldr	r3, [r3, #4]
 800aad2:	3b01      	subs	r3, #1
 800aad4:	011b      	lsls	r3, r3, #4
 800aad6:	430b      	orrs	r3, r1
 800aad8:	4939      	ldr	r1, [pc, #228]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800aada:	4313      	orrs	r3, r2
 800aadc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800aade:	7bfb      	ldrb	r3, [r7, #15]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d167      	bne.n	800abb4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800aae4:	4b36      	ldr	r3, [pc, #216]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	4a35      	ldr	r2, [pc, #212]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800aaea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aaee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aaf0:	f7fc fa0e 	bl	8006f10 <HAL_GetTick>
 800aaf4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800aaf6:	e009      	b.n	800ab0c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800aaf8:	f7fc fa0a 	bl	8006f10 <HAL_GetTick>
 800aafc:	4602      	mov	r2, r0
 800aafe:	68bb      	ldr	r3, [r7, #8]
 800ab00:	1ad3      	subs	r3, r2, r3
 800ab02:	2b02      	cmp	r3, #2
 800ab04:	d902      	bls.n	800ab0c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800ab06:	2303      	movs	r3, #3
 800ab08:	73fb      	strb	r3, [r7, #15]
        break;
 800ab0a:	e005      	b.n	800ab18 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ab0c:	4b2c      	ldr	r3, [pc, #176]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d1ef      	bne.n	800aaf8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800ab18:	7bfb      	ldrb	r3, [r7, #15]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d14a      	bne.n	800abb4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ab1e:	683b      	ldr	r3, [r7, #0]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d111      	bne.n	800ab48 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ab24:	4b26      	ldr	r3, [pc, #152]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ab26:	695b      	ldr	r3, [r3, #20]
 800ab28:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800ab2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab30:	687a      	ldr	r2, [r7, #4]
 800ab32:	6892      	ldr	r2, [r2, #8]
 800ab34:	0211      	lsls	r1, r2, #8
 800ab36:	687a      	ldr	r2, [r7, #4]
 800ab38:	68d2      	ldr	r2, [r2, #12]
 800ab3a:	0912      	lsrs	r2, r2, #4
 800ab3c:	0452      	lsls	r2, r2, #17
 800ab3e:	430a      	orrs	r2, r1
 800ab40:	491f      	ldr	r1, [pc, #124]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ab42:	4313      	orrs	r3, r2
 800ab44:	614b      	str	r3, [r1, #20]
 800ab46:	e011      	b.n	800ab6c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ab48:	4b1d      	ldr	r3, [pc, #116]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ab4a:	695b      	ldr	r3, [r3, #20]
 800ab4c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800ab50:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ab54:	687a      	ldr	r2, [r7, #4]
 800ab56:	6892      	ldr	r2, [r2, #8]
 800ab58:	0211      	lsls	r1, r2, #8
 800ab5a:	687a      	ldr	r2, [r7, #4]
 800ab5c:	6912      	ldr	r2, [r2, #16]
 800ab5e:	0852      	lsrs	r2, r2, #1
 800ab60:	3a01      	subs	r2, #1
 800ab62:	0652      	lsls	r2, r2, #25
 800ab64:	430a      	orrs	r2, r1
 800ab66:	4916      	ldr	r1, [pc, #88]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ab68:	4313      	orrs	r3, r2
 800ab6a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800ab6c:	4b14      	ldr	r3, [pc, #80]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	4a13      	ldr	r2, [pc, #76]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ab72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ab76:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab78:	f7fc f9ca 	bl	8006f10 <HAL_GetTick>
 800ab7c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800ab7e:	e009      	b.n	800ab94 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ab80:	f7fc f9c6 	bl	8006f10 <HAL_GetTick>
 800ab84:	4602      	mov	r2, r0
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	1ad3      	subs	r3, r2, r3
 800ab8a:	2b02      	cmp	r3, #2
 800ab8c:	d902      	bls.n	800ab94 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800ab8e:	2303      	movs	r3, #3
 800ab90:	73fb      	strb	r3, [r7, #15]
          break;
 800ab92:	e005      	b.n	800aba0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800ab94:	4b0a      	ldr	r3, [pc, #40]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d0ef      	beq.n	800ab80 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800aba0:	7bfb      	ldrb	r3, [r7, #15]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d106      	bne.n	800abb4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800aba6:	4b06      	ldr	r3, [pc, #24]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800aba8:	695a      	ldr	r2, [r3, #20]
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	695b      	ldr	r3, [r3, #20]
 800abae:	4904      	ldr	r1, [pc, #16]	; (800abc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800abb0:	4313      	orrs	r3, r2
 800abb2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800abb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800abb6:	4618      	mov	r0, r3
 800abb8:	3710      	adds	r7, #16
 800abba:	46bd      	mov	sp, r7
 800abbc:	bd80      	pop	{r7, pc}
 800abbe:	bf00      	nop
 800abc0:	40021000 	.word	0x40021000

0800abc4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b084      	sub	sp, #16
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800abcc:	2301      	movs	r3, #1
 800abce:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d06c      	beq.n	800acb0 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800abdc:	b2db      	uxtb	r3, r3
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d106      	bne.n	800abf0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	2200      	movs	r2, #0
 800abe6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f7fa ff7a 	bl	8005ae4 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2202      	movs	r2, #2
 800abf4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	22ca      	movs	r2, #202	; 0xca
 800abfe:	625a      	str	r2, [r3, #36]	; 0x24
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	2253      	movs	r2, #83	; 0x53
 800ac06:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800ac08:	6878      	ldr	r0, [r7, #4]
 800ac0a:	f000 fa49 	bl	800b0a0 <RTC_EnterInitMode>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800ac12:	7bfb      	ldrb	r3, [r7, #15]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d14b      	bne.n	800acb0 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	689b      	ldr	r3, [r3, #8]
 800ac1e:	687a      	ldr	r2, [r7, #4]
 800ac20:	6812      	ldr	r2, [r2, #0]
 800ac22:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ac26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac2a:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	6899      	ldr	r1, [r3, #8]
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	685a      	ldr	r2, [r3, #4]
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	691b      	ldr	r3, [r3, #16]
 800ac3a:	431a      	orrs	r2, r3
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	699b      	ldr	r3, [r3, #24]
 800ac40:	431a      	orrs	r2, r3
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	430a      	orrs	r2, r1
 800ac48:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	687a      	ldr	r2, [r7, #4]
 800ac50:	68d2      	ldr	r2, [r2, #12]
 800ac52:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	6919      	ldr	r1, [r3, #16]
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	689b      	ldr	r3, [r3, #8]
 800ac5e:	041a      	lsls	r2, r3, #16
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	430a      	orrs	r2, r1
 800ac66:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	f000 fa4d 	bl	800b108 <RTC_ExitInitMode>
 800ac6e:	4603      	mov	r3, r0
 800ac70:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800ac72:	7bfb      	ldrb	r3, [r7, #15]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d11b      	bne.n	800acb0 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f022 0203 	bic.w	r2, r2, #3
 800ac86:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	69da      	ldr	r2, [r3, #28]
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	695b      	ldr	r3, [r3, #20]
 800ac96:	431a      	orrs	r2, r3
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	430a      	orrs	r2, r1
 800ac9e:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	22ff      	movs	r2, #255	; 0xff
 800aca6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2201      	movs	r2, #1
 800acac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 800acb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800acb2:	4618      	mov	r0, r3
 800acb4:	3710      	adds	r7, #16
 800acb6:	46bd      	mov	sp, r7
 800acb8:	bd80      	pop	{r7, pc}

0800acba <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800acba:	b590      	push	{r4, r7, lr}
 800acbc:	b087      	sub	sp, #28
 800acbe:	af00      	add	r7, sp, #0
 800acc0:	60f8      	str	r0, [r7, #12]
 800acc2:	60b9      	str	r1, [r7, #8]
 800acc4:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800accc:	2b01      	cmp	r3, #1
 800acce:	d101      	bne.n	800acd4 <HAL_RTC_SetTime+0x1a>
 800acd0:	2302      	movs	r3, #2
 800acd2:	e08b      	b.n	800adec <HAL_RTC_SetTime+0x132>
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	2201      	movs	r2, #1
 800acd8:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	2202      	movs	r2, #2
 800ace0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	22ca      	movs	r2, #202	; 0xca
 800acea:	625a      	str	r2, [r3, #36]	; 0x24
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	2253      	movs	r2, #83	; 0x53
 800acf2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800acf4:	68f8      	ldr	r0, [r7, #12]
 800acf6:	f000 f9d3 	bl	800b0a0 <RTC_EnterInitMode>
 800acfa:	4603      	mov	r3, r0
 800acfc:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800acfe:	7cfb      	ldrb	r3, [r7, #19]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d163      	bne.n	800adcc <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d126      	bne.n	800ad58 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	689b      	ldr	r3, [r3, #8]
 800ad10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d102      	bne.n	800ad1e <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ad1e:	68bb      	ldr	r3, [r7, #8]
 800ad20:	781b      	ldrb	r3, [r3, #0]
 800ad22:	4618      	mov	r0, r3
 800ad24:	f000 fa2e 	bl	800b184 <RTC_ByteToBcd2>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	785b      	ldrb	r3, [r3, #1]
 800ad30:	4618      	mov	r0, r3
 800ad32:	f000 fa27 	bl	800b184 <RTC_ByteToBcd2>
 800ad36:	4603      	mov	r3, r0
 800ad38:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ad3a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800ad3c:	68bb      	ldr	r3, [r7, #8]
 800ad3e:	789b      	ldrb	r3, [r3, #2]
 800ad40:	4618      	mov	r0, r3
 800ad42:	f000 fa1f 	bl	800b184 <RTC_ByteToBcd2>
 800ad46:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ad48:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800ad4c:	68bb      	ldr	r3, [r7, #8]
 800ad4e:	78db      	ldrb	r3, [r3, #3]
 800ad50:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ad52:	4313      	orrs	r3, r2
 800ad54:	617b      	str	r3, [r7, #20]
 800ad56:	e018      	b.n	800ad8a <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	689b      	ldr	r3, [r3, #8]
 800ad5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d102      	bne.n	800ad6c <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	2200      	movs	r2, #0
 800ad6a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ad6c:	68bb      	ldr	r3, [r7, #8]
 800ad6e:	781b      	ldrb	r3, [r3, #0]
 800ad70:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ad72:	68bb      	ldr	r3, [r7, #8]
 800ad74:	785b      	ldrb	r3, [r3, #1]
 800ad76:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ad78:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800ad7a:	68ba      	ldr	r2, [r7, #8]
 800ad7c:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800ad7e:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800ad80:	68bb      	ldr	r3, [r7, #8]
 800ad82:	78db      	ldrb	r3, [r3, #3]
 800ad84:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800ad86:	4313      	orrs	r3, r2
 800ad88:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	681a      	ldr	r2, [r3, #0]
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800ad94:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800ad98:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	689a      	ldr	r2, [r3, #8]
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ada8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	6899      	ldr	r1, [r3, #8]
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	68da      	ldr	r2, [r3, #12]
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	691b      	ldr	r3, [r3, #16]
 800adb8:	431a      	orrs	r2, r3
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	430a      	orrs	r2, r1
 800adc0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800adc2:	68f8      	ldr	r0, [r7, #12]
 800adc4:	f000 f9a0 	bl	800b108 <RTC_ExitInitMode>
 800adc8:	4603      	mov	r3, r0
 800adca:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	22ff      	movs	r2, #255	; 0xff
 800add2:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800add4:	7cfb      	ldrb	r3, [r7, #19]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d103      	bne.n	800ade2 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	2201      	movs	r2, #1
 800adde:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	2200      	movs	r2, #0
 800ade6:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800adea:	7cfb      	ldrb	r3, [r7, #19]
}
 800adec:	4618      	mov	r0, r3
 800adee:	371c      	adds	r7, #28
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd90      	pop	{r4, r7, pc}

0800adf4 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b086      	sub	sp, #24
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	60f8      	str	r0, [r7, #12]
 800adfc:	60b9      	str	r1, [r7, #8]
 800adfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ae06:	68bb      	ldr	r3, [r7, #8]
 800ae08:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	691b      	ldr	r3, [r3, #16]
 800ae10:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800ae22:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800ae26:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800ae28:	697b      	ldr	r3, [r7, #20]
 800ae2a:	0c1b      	lsrs	r3, r3, #16
 800ae2c:	b2db      	uxtb	r3, r3
 800ae2e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ae32:	b2da      	uxtb	r2, r3
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800ae38:	697b      	ldr	r3, [r7, #20]
 800ae3a:	0a1b      	lsrs	r3, r3, #8
 800ae3c:	b2db      	uxtb	r3, r3
 800ae3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae42:	b2da      	uxtb	r2, r3
 800ae44:	68bb      	ldr	r3, [r7, #8]
 800ae46:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800ae48:	697b      	ldr	r3, [r7, #20]
 800ae4a:	b2db      	uxtb	r3, r3
 800ae4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae50:	b2da      	uxtb	r2, r3
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800ae56:	697b      	ldr	r3, [r7, #20]
 800ae58:	0d9b      	lsrs	r3, r3, #22
 800ae5a:	b2db      	uxtb	r3, r3
 800ae5c:	f003 0301 	and.w	r3, r3, #1
 800ae60:	b2da      	uxtb	r2, r3
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d11a      	bne.n	800aea2 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	781b      	ldrb	r3, [r3, #0]
 800ae70:	4618      	mov	r0, r3
 800ae72:	f000 f9a7 	bl	800b1c4 <RTC_Bcd2ToByte>
 800ae76:	4603      	mov	r3, r0
 800ae78:	461a      	mov	r2, r3
 800ae7a:	68bb      	ldr	r3, [r7, #8]
 800ae7c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	785b      	ldrb	r3, [r3, #1]
 800ae82:	4618      	mov	r0, r3
 800ae84:	f000 f99e 	bl	800b1c4 <RTC_Bcd2ToByte>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	461a      	mov	r2, r3
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	789b      	ldrb	r3, [r3, #2]
 800ae94:	4618      	mov	r0, r3
 800ae96:	f000 f995 	bl	800b1c4 <RTC_Bcd2ToByte>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	461a      	mov	r2, r3
 800ae9e:	68bb      	ldr	r3, [r7, #8]
 800aea0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800aea2:	2300      	movs	r3, #0
}
 800aea4:	4618      	mov	r0, r3
 800aea6:	3718      	adds	r7, #24
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	bd80      	pop	{r7, pc}

0800aeac <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800aeac:	b590      	push	{r4, r7, lr}
 800aeae:	b087      	sub	sp, #28
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	60f8      	str	r0, [r7, #12]
 800aeb4:	60b9      	str	r1, [r7, #8]
 800aeb6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	f893 3020 	ldrb.w	r3, [r3, #32]
 800aebe:	2b01      	cmp	r3, #1
 800aec0:	d101      	bne.n	800aec6 <HAL_RTC_SetDate+0x1a>
 800aec2:	2302      	movs	r3, #2
 800aec4:	e075      	b.n	800afb2 <HAL_RTC_SetDate+0x106>
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	2201      	movs	r2, #1
 800aeca:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	2202      	movs	r2, #2
 800aed2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d10e      	bne.n	800aefa <HAL_RTC_SetDate+0x4e>
 800aedc:	68bb      	ldr	r3, [r7, #8]
 800aede:	785b      	ldrb	r3, [r3, #1]
 800aee0:	f003 0310 	and.w	r3, r3, #16
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d008      	beq.n	800aefa <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	785b      	ldrb	r3, [r3, #1]
 800aeec:	f023 0310 	bic.w	r3, r3, #16
 800aef0:	b2db      	uxtb	r3, r3
 800aef2:	330a      	adds	r3, #10
 800aef4:	b2da      	uxtb	r2, r3
 800aef6:	68bb      	ldr	r3, [r7, #8]
 800aef8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d11c      	bne.n	800af3a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800af00:	68bb      	ldr	r3, [r7, #8]
 800af02:	78db      	ldrb	r3, [r3, #3]
 800af04:	4618      	mov	r0, r3
 800af06:	f000 f93d 	bl	800b184 <RTC_ByteToBcd2>
 800af0a:	4603      	mov	r3, r0
 800af0c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800af0e:	68bb      	ldr	r3, [r7, #8]
 800af10:	785b      	ldrb	r3, [r3, #1]
 800af12:	4618      	mov	r0, r3
 800af14:	f000 f936 	bl	800b184 <RTC_ByteToBcd2>
 800af18:	4603      	mov	r3, r0
 800af1a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800af1c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800af1e:	68bb      	ldr	r3, [r7, #8]
 800af20:	789b      	ldrb	r3, [r3, #2]
 800af22:	4618      	mov	r0, r3
 800af24:	f000 f92e 	bl	800b184 <RTC_ByteToBcd2>
 800af28:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800af2a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	781b      	ldrb	r3, [r3, #0]
 800af32:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800af34:	4313      	orrs	r3, r2
 800af36:	617b      	str	r3, [r7, #20]
 800af38:	e00e      	b.n	800af58 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	78db      	ldrb	r3, [r3, #3]
 800af3e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800af40:	68bb      	ldr	r3, [r7, #8]
 800af42:	785b      	ldrb	r3, [r3, #1]
 800af44:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800af46:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800af48:	68ba      	ldr	r2, [r7, #8]
 800af4a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800af4c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800af4e:	68bb      	ldr	r3, [r7, #8]
 800af50:	781b      	ldrb	r3, [r3, #0]
 800af52:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800af54:	4313      	orrs	r3, r2
 800af56:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	22ca      	movs	r2, #202	; 0xca
 800af5e:	625a      	str	r2, [r3, #36]	; 0x24
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	2253      	movs	r2, #83	; 0x53
 800af66:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800af68:	68f8      	ldr	r0, [r7, #12]
 800af6a:	f000 f899 	bl	800b0a0 <RTC_EnterInitMode>
 800af6e:	4603      	mov	r3, r0
 800af70:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800af72:	7cfb      	ldrb	r3, [r7, #19]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d10c      	bne.n	800af92 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	681a      	ldr	r2, [r3, #0]
 800af7c:	697b      	ldr	r3, [r7, #20]
 800af7e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800af82:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800af86:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800af88:	68f8      	ldr	r0, [r7, #12]
 800af8a:	f000 f8bd 	bl	800b108 <RTC_ExitInitMode>
 800af8e:	4603      	mov	r3, r0
 800af90:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	22ff      	movs	r2, #255	; 0xff
 800af98:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800af9a:	7cfb      	ldrb	r3, [r7, #19]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d103      	bne.n	800afa8 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	2201      	movs	r2, #1
 800afa4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	2200      	movs	r2, #0
 800afac:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800afb0:	7cfb      	ldrb	r3, [r7, #19]
}
 800afb2:	4618      	mov	r0, r3
 800afb4:	371c      	adds	r7, #28
 800afb6:	46bd      	mov	sp, r7
 800afb8:	bd90      	pop	{r4, r7, pc}

0800afba <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800afba:	b580      	push	{r7, lr}
 800afbc:	b086      	sub	sp, #24
 800afbe:	af00      	add	r7, sp, #0
 800afc0:	60f8      	str	r0, [r7, #12]
 800afc2:	60b9      	str	r1, [r7, #8]
 800afc4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	685b      	ldr	r3, [r3, #4]
 800afcc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800afd0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800afd4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800afd6:	697b      	ldr	r3, [r7, #20]
 800afd8:	0c1b      	lsrs	r3, r3, #16
 800afda:	b2da      	uxtb	r2, r3
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800afe0:	697b      	ldr	r3, [r7, #20]
 800afe2:	0a1b      	lsrs	r3, r3, #8
 800afe4:	b2db      	uxtb	r3, r3
 800afe6:	f003 031f 	and.w	r3, r3, #31
 800afea:	b2da      	uxtb	r2, r3
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800aff0:	697b      	ldr	r3, [r7, #20]
 800aff2:	b2db      	uxtb	r3, r3
 800aff4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aff8:	b2da      	uxtb	r2, r3
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800affe:	697b      	ldr	r3, [r7, #20]
 800b000:	0b5b      	lsrs	r3, r3, #13
 800b002:	b2db      	uxtb	r3, r3
 800b004:	f003 0307 	and.w	r3, r3, #7
 800b008:	b2da      	uxtb	r2, r3
 800b00a:	68bb      	ldr	r3, [r7, #8]
 800b00c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d11a      	bne.n	800b04a <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	78db      	ldrb	r3, [r3, #3]
 800b018:	4618      	mov	r0, r3
 800b01a:	f000 f8d3 	bl	800b1c4 <RTC_Bcd2ToByte>
 800b01e:	4603      	mov	r3, r0
 800b020:	461a      	mov	r2, r3
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800b026:	68bb      	ldr	r3, [r7, #8]
 800b028:	785b      	ldrb	r3, [r3, #1]
 800b02a:	4618      	mov	r0, r3
 800b02c:	f000 f8ca 	bl	800b1c4 <RTC_Bcd2ToByte>
 800b030:	4603      	mov	r3, r0
 800b032:	461a      	mov	r2, r3
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	789b      	ldrb	r3, [r3, #2]
 800b03c:	4618      	mov	r0, r3
 800b03e:	f000 f8c1 	bl	800b1c4 <RTC_Bcd2ToByte>
 800b042:	4603      	mov	r3, r0
 800b044:	461a      	mov	r2, r3
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800b04a:	2300      	movs	r3, #0
}
 800b04c:	4618      	mov	r0, r3
 800b04e:	3718      	adds	r7, #24
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}

0800b054 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b084      	sub	sp, #16
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	68da      	ldr	r2, [r3, #12]
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800b06a:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800b06c:	f7fb ff50 	bl	8006f10 <HAL_GetTick>
 800b070:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b072:	e009      	b.n	800b088 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b074:	f7fb ff4c 	bl	8006f10 <HAL_GetTick>
 800b078:	4602      	mov	r2, r0
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	1ad3      	subs	r3, r2, r3
 800b07e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b082:	d901      	bls.n	800b088 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800b084:	2303      	movs	r3, #3
 800b086:	e007      	b.n	800b098 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	68db      	ldr	r3, [r3, #12]
 800b08e:	f003 0320 	and.w	r3, r3, #32
 800b092:	2b00      	cmp	r3, #0
 800b094:	d0ee      	beq.n	800b074 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800b096:	2300      	movs	r3, #0
}
 800b098:	4618      	mov	r0, r3
 800b09a:	3710      	adds	r7, #16
 800b09c:	46bd      	mov	sp, r7
 800b09e:	bd80      	pop	{r7, pc}

0800b0a0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b084      	sub	sp, #16
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	68db      	ldr	r3, [r3, #12]
 800b0b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d120      	bne.n	800b0fc <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b0c2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800b0c4:	f7fb ff24 	bl	8006f10 <HAL_GetTick>
 800b0c8:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b0ca:	e00d      	b.n	800b0e8 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800b0cc:	f7fb ff20 	bl	8006f10 <HAL_GetTick>
 800b0d0:	4602      	mov	r2, r0
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	1ad3      	subs	r3, r2, r3
 800b0d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b0da:	d905      	bls.n	800b0e8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800b0dc:	2303      	movs	r3, #3
 800b0de:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2203      	movs	r2, #3
 800b0e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	68db      	ldr	r3, [r3, #12]
 800b0ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d102      	bne.n	800b0fc <RTC_EnterInitMode+0x5c>
 800b0f6:	7bfb      	ldrb	r3, [r7, #15]
 800b0f8:	2b03      	cmp	r3, #3
 800b0fa:	d1e7      	bne.n	800b0cc <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800b0fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0fe:	4618      	mov	r0, r3
 800b100:	3710      	adds	r7, #16
 800b102:	46bd      	mov	sp, r7
 800b104:	bd80      	pop	{r7, pc}
	...

0800b108 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b084      	sub	sp, #16
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b110:	2300      	movs	r3, #0
 800b112:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800b114:	4b1a      	ldr	r3, [pc, #104]	; (800b180 <RTC_ExitInitMode+0x78>)
 800b116:	68db      	ldr	r3, [r3, #12]
 800b118:	4a19      	ldr	r2, [pc, #100]	; (800b180 <RTC_ExitInitMode+0x78>)
 800b11a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b11e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800b120:	4b17      	ldr	r3, [pc, #92]	; (800b180 <RTC_ExitInitMode+0x78>)
 800b122:	689b      	ldr	r3, [r3, #8]
 800b124:	f003 0320 	and.w	r3, r3, #32
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d10c      	bne.n	800b146 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f7ff ff91 	bl	800b054 <HAL_RTC_WaitForSynchro>
 800b132:	4603      	mov	r3, r0
 800b134:	2b00      	cmp	r3, #0
 800b136:	d01e      	beq.n	800b176 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2203      	movs	r2, #3
 800b13c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800b140:	2303      	movs	r3, #3
 800b142:	73fb      	strb	r3, [r7, #15]
 800b144:	e017      	b.n	800b176 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b146:	4b0e      	ldr	r3, [pc, #56]	; (800b180 <RTC_ExitInitMode+0x78>)
 800b148:	689b      	ldr	r3, [r3, #8]
 800b14a:	4a0d      	ldr	r2, [pc, #52]	; (800b180 <RTC_ExitInitMode+0x78>)
 800b14c:	f023 0320 	bic.w	r3, r3, #32
 800b150:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b152:	6878      	ldr	r0, [r7, #4]
 800b154:	f7ff ff7e 	bl	800b054 <HAL_RTC_WaitForSynchro>
 800b158:	4603      	mov	r3, r0
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d005      	beq.n	800b16a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	2203      	movs	r2, #3
 800b162:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800b166:	2303      	movs	r3, #3
 800b168:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b16a:	4b05      	ldr	r3, [pc, #20]	; (800b180 <RTC_ExitInitMode+0x78>)
 800b16c:	689b      	ldr	r3, [r3, #8]
 800b16e:	4a04      	ldr	r2, [pc, #16]	; (800b180 <RTC_ExitInitMode+0x78>)
 800b170:	f043 0320 	orr.w	r3, r3, #32
 800b174:	6093      	str	r3, [r2, #8]
  }

  return status;
 800b176:	7bfb      	ldrb	r3, [r7, #15]
}
 800b178:	4618      	mov	r0, r3
 800b17a:	3710      	adds	r7, #16
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}
 800b180:	40002800 	.word	0x40002800

0800b184 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800b184:	b480      	push	{r7}
 800b186:	b085      	sub	sp, #20
 800b188:	af00      	add	r7, sp, #0
 800b18a:	4603      	mov	r3, r0
 800b18c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800b18e:	2300      	movs	r3, #0
 800b190:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800b192:	79fb      	ldrb	r3, [r7, #7]
 800b194:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800b196:	e005      	b.n	800b1a4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	3301      	adds	r3, #1
 800b19c:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800b19e:	7afb      	ldrb	r3, [r7, #11]
 800b1a0:	3b0a      	subs	r3, #10
 800b1a2:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800b1a4:	7afb      	ldrb	r3, [r7, #11]
 800b1a6:	2b09      	cmp	r3, #9
 800b1a8:	d8f6      	bhi.n	800b198 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	b2db      	uxtb	r3, r3
 800b1ae:	011b      	lsls	r3, r3, #4
 800b1b0:	b2da      	uxtb	r2, r3
 800b1b2:	7afb      	ldrb	r3, [r7, #11]
 800b1b4:	4313      	orrs	r3, r2
 800b1b6:	b2db      	uxtb	r3, r3
}
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	3714      	adds	r7, #20
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c2:	4770      	bx	lr

0800b1c4 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	b085      	sub	sp, #20
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800b1ce:	79fb      	ldrb	r3, [r7, #7]
 800b1d0:	091b      	lsrs	r3, r3, #4
 800b1d2:	b2db      	uxtb	r3, r3
 800b1d4:	461a      	mov	r2, r3
 800b1d6:	0092      	lsls	r2, r2, #2
 800b1d8:	4413      	add	r3, r2
 800b1da:	005b      	lsls	r3, r3, #1
 800b1dc:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800b1de:	79fb      	ldrb	r3, [r7, #7]
 800b1e0:	f003 030f 	and.w	r3, r3, #15
 800b1e4:	b2da      	uxtb	r2, r3
 800b1e6:	7bfb      	ldrb	r3, [r7, #15]
 800b1e8:	4413      	add	r3, r2
 800b1ea:	b2db      	uxtb	r3, r3
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	3714      	adds	r7, #20
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f6:	4770      	bx	lr

0800b1f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b084      	sub	sp, #16
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d101      	bne.n	800b20a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b206:	2301      	movs	r3, #1
 800b208:	e095      	b.n	800b336 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d108      	bne.n	800b224 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	685b      	ldr	r3, [r3, #4]
 800b216:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b21a:	d009      	beq.n	800b230 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2200      	movs	r2, #0
 800b220:	61da      	str	r2, [r3, #28]
 800b222:	e005      	b.n	800b230 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2200      	movs	r2, #0
 800b228:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	2200      	movs	r2, #0
 800b22e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	2200      	movs	r2, #0
 800b234:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b23c:	b2db      	uxtb	r3, r3
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d106      	bne.n	800b250 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	2200      	movs	r2, #0
 800b246:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b24a:	6878      	ldr	r0, [r7, #4]
 800b24c:	f7fa fc7c 	bl	8005b48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2202      	movs	r2, #2
 800b254:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	681a      	ldr	r2, [r3, #0]
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b266:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	68db      	ldr	r3, [r3, #12]
 800b26c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b270:	d902      	bls.n	800b278 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b272:	2300      	movs	r3, #0
 800b274:	60fb      	str	r3, [r7, #12]
 800b276:	e002      	b.n	800b27e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b278:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b27c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	68db      	ldr	r3, [r3, #12]
 800b282:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b286:	d007      	beq.n	800b298 <HAL_SPI_Init+0xa0>
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	68db      	ldr	r3, [r3, #12]
 800b28c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b290:	d002      	beq.n	800b298 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	2200      	movs	r2, #0
 800b296:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	685b      	ldr	r3, [r3, #4]
 800b29c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b2a8:	431a      	orrs	r2, r3
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	691b      	ldr	r3, [r3, #16]
 800b2ae:	f003 0302 	and.w	r3, r3, #2
 800b2b2:	431a      	orrs	r2, r3
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	695b      	ldr	r3, [r3, #20]
 800b2b8:	f003 0301 	and.w	r3, r3, #1
 800b2bc:	431a      	orrs	r2, r3
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	699b      	ldr	r3, [r3, #24]
 800b2c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b2c6:	431a      	orrs	r2, r3
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	69db      	ldr	r3, [r3, #28]
 800b2cc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b2d0:	431a      	orrs	r2, r3
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6a1b      	ldr	r3, [r3, #32]
 800b2d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2da:	ea42 0103 	orr.w	r1, r2, r3
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2e2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	430a      	orrs	r2, r1
 800b2ec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	699b      	ldr	r3, [r3, #24]
 800b2f2:	0c1b      	lsrs	r3, r3, #16
 800b2f4:	f003 0204 	and.w	r2, r3, #4
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2fc:	f003 0310 	and.w	r3, r3, #16
 800b300:	431a      	orrs	r2, r3
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b306:	f003 0308 	and.w	r3, r3, #8
 800b30a:	431a      	orrs	r2, r3
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	68db      	ldr	r3, [r3, #12]
 800b310:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b314:	ea42 0103 	orr.w	r1, r2, r3
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	430a      	orrs	r2, r1
 800b324:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	2200      	movs	r2, #0
 800b32a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2201      	movs	r2, #1
 800b330:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b334:	2300      	movs	r3, #0
}
 800b336:	4618      	mov	r0, r3
 800b338:	3710      	adds	r7, #16
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}

0800b33e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b33e:	b580      	push	{r7, lr}
 800b340:	b088      	sub	sp, #32
 800b342:	af00      	add	r7, sp, #0
 800b344:	60f8      	str	r0, [r7, #12]
 800b346:	60b9      	str	r1, [r7, #8]
 800b348:	603b      	str	r3, [r7, #0]
 800b34a:	4613      	mov	r3, r2
 800b34c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b34e:	2300      	movs	r3, #0
 800b350:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b358:	2b01      	cmp	r3, #1
 800b35a:	d101      	bne.n	800b360 <HAL_SPI_Transmit+0x22>
 800b35c:	2302      	movs	r3, #2
 800b35e:	e158      	b.n	800b612 <HAL_SPI_Transmit+0x2d4>
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	2201      	movs	r2, #1
 800b364:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b368:	f7fb fdd2 	bl	8006f10 <HAL_GetTick>
 800b36c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b36e:	88fb      	ldrh	r3, [r7, #6]
 800b370:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b378:	b2db      	uxtb	r3, r3
 800b37a:	2b01      	cmp	r3, #1
 800b37c:	d002      	beq.n	800b384 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b37e:	2302      	movs	r3, #2
 800b380:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b382:	e13d      	b.n	800b600 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800b384:	68bb      	ldr	r3, [r7, #8]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d002      	beq.n	800b390 <HAL_SPI_Transmit+0x52>
 800b38a:	88fb      	ldrh	r3, [r7, #6]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d102      	bne.n	800b396 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b390:	2301      	movs	r3, #1
 800b392:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b394:	e134      	b.n	800b600 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	2203      	movs	r2, #3
 800b39a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	2200      	movs	r2, #0
 800b3a2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	68ba      	ldr	r2, [r7, #8]
 800b3a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	88fa      	ldrh	r2, [r7, #6]
 800b3ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	88fa      	ldrh	r2, [r7, #6]
 800b3b4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	2200      	movs	r2, #0
 800b3c0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	689b      	ldr	r3, [r3, #8]
 800b3dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b3e0:	d10f      	bne.n	800b402 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	681a      	ldr	r2, [r3, #0]
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b3f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	681a      	ldr	r2, [r3, #0]
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b400:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b40c:	2b40      	cmp	r3, #64	; 0x40
 800b40e:	d007      	beq.n	800b420 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	681a      	ldr	r2, [r3, #0]
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b41e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	68db      	ldr	r3, [r3, #12]
 800b424:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b428:	d94b      	bls.n	800b4c2 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	685b      	ldr	r3, [r3, #4]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d002      	beq.n	800b438 <HAL_SPI_Transmit+0xfa>
 800b432:	8afb      	ldrh	r3, [r7, #22]
 800b434:	2b01      	cmp	r3, #1
 800b436:	d13e      	bne.n	800b4b6 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b43c:	881a      	ldrh	r2, [r3, #0]
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b448:	1c9a      	adds	r2, r3, #2
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b452:	b29b      	uxth	r3, r3
 800b454:	3b01      	subs	r3, #1
 800b456:	b29a      	uxth	r2, r3
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b45c:	e02b      	b.n	800b4b6 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	689b      	ldr	r3, [r3, #8]
 800b464:	f003 0302 	and.w	r3, r3, #2
 800b468:	2b02      	cmp	r3, #2
 800b46a:	d112      	bne.n	800b492 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b470:	881a      	ldrh	r2, [r3, #0]
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b47c:	1c9a      	adds	r2, r3, #2
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b486:	b29b      	uxth	r3, r3
 800b488:	3b01      	subs	r3, #1
 800b48a:	b29a      	uxth	r2, r3
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b490:	e011      	b.n	800b4b6 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b492:	f7fb fd3d 	bl	8006f10 <HAL_GetTick>
 800b496:	4602      	mov	r2, r0
 800b498:	69bb      	ldr	r3, [r7, #24]
 800b49a:	1ad3      	subs	r3, r2, r3
 800b49c:	683a      	ldr	r2, [r7, #0]
 800b49e:	429a      	cmp	r2, r3
 800b4a0:	d803      	bhi.n	800b4aa <HAL_SPI_Transmit+0x16c>
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b4a8:	d102      	bne.n	800b4b0 <HAL_SPI_Transmit+0x172>
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d102      	bne.n	800b4b6 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800b4b0:	2303      	movs	r3, #3
 800b4b2:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b4b4:	e0a4      	b.n	800b600 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b4ba:	b29b      	uxth	r3, r3
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d1ce      	bne.n	800b45e <HAL_SPI_Transmit+0x120>
 800b4c0:	e07c      	b.n	800b5bc <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	685b      	ldr	r3, [r3, #4]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d002      	beq.n	800b4d0 <HAL_SPI_Transmit+0x192>
 800b4ca:	8afb      	ldrh	r3, [r7, #22]
 800b4cc:	2b01      	cmp	r3, #1
 800b4ce:	d170      	bne.n	800b5b2 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b4d4:	b29b      	uxth	r3, r3
 800b4d6:	2b01      	cmp	r3, #1
 800b4d8:	d912      	bls.n	800b500 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4de:	881a      	ldrh	r2, [r3, #0]
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4ea:	1c9a      	adds	r2, r3, #2
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b4f4:	b29b      	uxth	r3, r3
 800b4f6:	3b02      	subs	r3, #2
 800b4f8:	b29a      	uxth	r2, r3
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b4fe:	e058      	b.n	800b5b2 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	330c      	adds	r3, #12
 800b50a:	7812      	ldrb	r2, [r2, #0]
 800b50c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b512:	1c5a      	adds	r2, r3, #1
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b51c:	b29b      	uxth	r3, r3
 800b51e:	3b01      	subs	r3, #1
 800b520:	b29a      	uxth	r2, r3
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800b526:	e044      	b.n	800b5b2 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	689b      	ldr	r3, [r3, #8]
 800b52e:	f003 0302 	and.w	r3, r3, #2
 800b532:	2b02      	cmp	r3, #2
 800b534:	d12b      	bne.n	800b58e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b53a:	b29b      	uxth	r3, r3
 800b53c:	2b01      	cmp	r3, #1
 800b53e:	d912      	bls.n	800b566 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b544:	881a      	ldrh	r2, [r3, #0]
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b550:	1c9a      	adds	r2, r3, #2
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b55a:	b29b      	uxth	r3, r3
 800b55c:	3b02      	subs	r3, #2
 800b55e:	b29a      	uxth	r2, r3
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b564:	e025      	b.n	800b5b2 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	330c      	adds	r3, #12
 800b570:	7812      	ldrb	r2, [r2, #0]
 800b572:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b578:	1c5a      	adds	r2, r3, #1
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b582:	b29b      	uxth	r3, r3
 800b584:	3b01      	subs	r3, #1
 800b586:	b29a      	uxth	r2, r3
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b58c:	e011      	b.n	800b5b2 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b58e:	f7fb fcbf 	bl	8006f10 <HAL_GetTick>
 800b592:	4602      	mov	r2, r0
 800b594:	69bb      	ldr	r3, [r7, #24]
 800b596:	1ad3      	subs	r3, r2, r3
 800b598:	683a      	ldr	r2, [r7, #0]
 800b59a:	429a      	cmp	r2, r3
 800b59c:	d803      	bhi.n	800b5a6 <HAL_SPI_Transmit+0x268>
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b5a4:	d102      	bne.n	800b5ac <HAL_SPI_Transmit+0x26e>
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d102      	bne.n	800b5b2 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800b5ac:	2303      	movs	r3, #3
 800b5ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b5b0:	e026      	b.n	800b600 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b5b6:	b29b      	uxth	r3, r3
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d1b5      	bne.n	800b528 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b5bc:	69ba      	ldr	r2, [r7, #24]
 800b5be:	6839      	ldr	r1, [r7, #0]
 800b5c0:	68f8      	ldr	r0, [r7, #12]
 800b5c2:	f001 f9dd 	bl	800c980 <SPI_EndRxTxTransaction>
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d002      	beq.n	800b5d2 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	2220      	movs	r2, #32
 800b5d0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	689b      	ldr	r3, [r3, #8]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d10a      	bne.n	800b5f0 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b5da:	2300      	movs	r3, #0
 800b5dc:	613b      	str	r3, [r7, #16]
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	68db      	ldr	r3, [r3, #12]
 800b5e4:	613b      	str	r3, [r7, #16]
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	689b      	ldr	r3, [r3, #8]
 800b5ec:	613b      	str	r3, [r7, #16]
 800b5ee:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d002      	beq.n	800b5fe <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800b5f8:	2301      	movs	r3, #1
 800b5fa:	77fb      	strb	r3, [r7, #31]
 800b5fc:	e000      	b.n	800b600 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800b5fe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	2201      	movs	r2, #1
 800b604:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	2200      	movs	r2, #0
 800b60c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800b610:	7ffb      	ldrb	r3, [r7, #31]
}
 800b612:	4618      	mov	r0, r3
 800b614:	3720      	adds	r7, #32
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}

0800b61a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b61a:	b580      	push	{r7, lr}
 800b61c:	b088      	sub	sp, #32
 800b61e:	af02      	add	r7, sp, #8
 800b620:	60f8      	str	r0, [r7, #12]
 800b622:	60b9      	str	r1, [r7, #8]
 800b624:	603b      	str	r3, [r7, #0]
 800b626:	4613      	mov	r3, r2
 800b628:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b62a:	2300      	movs	r3, #0
 800b62c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	685b      	ldr	r3, [r3, #4]
 800b632:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b636:	d112      	bne.n	800b65e <HAL_SPI_Receive+0x44>
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	689b      	ldr	r3, [r3, #8]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d10e      	bne.n	800b65e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	2204      	movs	r2, #4
 800b644:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b648:	88fa      	ldrh	r2, [r7, #6]
 800b64a:	683b      	ldr	r3, [r7, #0]
 800b64c:	9300      	str	r3, [sp, #0]
 800b64e:	4613      	mov	r3, r2
 800b650:	68ba      	ldr	r2, [r7, #8]
 800b652:	68b9      	ldr	r1, [r7, #8]
 800b654:	68f8      	ldr	r0, [r7, #12]
 800b656:	f000 f910 	bl	800b87a <HAL_SPI_TransmitReceive>
 800b65a:	4603      	mov	r3, r0
 800b65c:	e109      	b.n	800b872 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b664:	2b01      	cmp	r3, #1
 800b666:	d101      	bne.n	800b66c <HAL_SPI_Receive+0x52>
 800b668:	2302      	movs	r3, #2
 800b66a:	e102      	b.n	800b872 <HAL_SPI_Receive+0x258>
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	2201      	movs	r2, #1
 800b670:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b674:	f7fb fc4c 	bl	8006f10 <HAL_GetTick>
 800b678:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b680:	b2db      	uxtb	r3, r3
 800b682:	2b01      	cmp	r3, #1
 800b684:	d002      	beq.n	800b68c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800b686:	2302      	movs	r3, #2
 800b688:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b68a:	e0e9      	b.n	800b860 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800b68c:	68bb      	ldr	r3, [r7, #8]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d002      	beq.n	800b698 <HAL_SPI_Receive+0x7e>
 800b692:	88fb      	ldrh	r3, [r7, #6]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d102      	bne.n	800b69e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800b698:	2301      	movs	r3, #1
 800b69a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b69c:	e0e0      	b.n	800b860 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	2204      	movs	r2, #4
 800b6a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	68ba      	ldr	r2, [r7, #8]
 800b6b0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	88fa      	ldrh	r2, [r7, #6]
 800b6b6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	88fa      	ldrh	r2, [r7, #6]
 800b6be:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	68db      	ldr	r3, [r3, #12]
 800b6e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b6e8:	d908      	bls.n	800b6fc <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	685a      	ldr	r2, [r3, #4]
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b6f8:	605a      	str	r2, [r3, #4]
 800b6fa:	e007      	b.n	800b70c <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	685a      	ldr	r2, [r3, #4]
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b70a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	689b      	ldr	r3, [r3, #8]
 800b710:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b714:	d10f      	bne.n	800b736 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	681a      	ldr	r2, [r3, #0]
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b724:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	681a      	ldr	r2, [r3, #0]
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b734:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b740:	2b40      	cmp	r3, #64	; 0x40
 800b742:	d007      	beq.n	800b754 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	681a      	ldr	r2, [r3, #0]
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b752:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	68db      	ldr	r3, [r3, #12]
 800b758:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b75c:	d867      	bhi.n	800b82e <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b75e:	e030      	b.n	800b7c2 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	689b      	ldr	r3, [r3, #8]
 800b766:	f003 0301 	and.w	r3, r3, #1
 800b76a:	2b01      	cmp	r3, #1
 800b76c:	d117      	bne.n	800b79e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	f103 020c 	add.w	r2, r3, #12
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b77a:	7812      	ldrb	r2, [r2, #0]
 800b77c:	b2d2      	uxtb	r2, r2
 800b77e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b784:	1c5a      	adds	r2, r3, #1
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b790:	b29b      	uxth	r3, r3
 800b792:	3b01      	subs	r3, #1
 800b794:	b29a      	uxth	r2, r3
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800b79c:	e011      	b.n	800b7c2 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b79e:	f7fb fbb7 	bl	8006f10 <HAL_GetTick>
 800b7a2:	4602      	mov	r2, r0
 800b7a4:	693b      	ldr	r3, [r7, #16]
 800b7a6:	1ad3      	subs	r3, r2, r3
 800b7a8:	683a      	ldr	r2, [r7, #0]
 800b7aa:	429a      	cmp	r2, r3
 800b7ac:	d803      	bhi.n	800b7b6 <HAL_SPI_Receive+0x19c>
 800b7ae:	683b      	ldr	r3, [r7, #0]
 800b7b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b7b4:	d102      	bne.n	800b7bc <HAL_SPI_Receive+0x1a2>
 800b7b6:	683b      	ldr	r3, [r7, #0]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d102      	bne.n	800b7c2 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800b7bc:	2303      	movs	r3, #3
 800b7be:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b7c0:	e04e      	b.n	800b860 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b7c8:	b29b      	uxth	r3, r3
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d1c8      	bne.n	800b760 <HAL_SPI_Receive+0x146>
 800b7ce:	e034      	b.n	800b83a <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	689b      	ldr	r3, [r3, #8]
 800b7d6:	f003 0301 	and.w	r3, r3, #1
 800b7da:	2b01      	cmp	r3, #1
 800b7dc:	d115      	bne.n	800b80a <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	68da      	ldr	r2, [r3, #12]
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7e8:	b292      	uxth	r2, r2
 800b7ea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7f0:	1c9a      	adds	r2, r3, #2
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b7fc:	b29b      	uxth	r3, r3
 800b7fe:	3b01      	subs	r3, #1
 800b800:	b29a      	uxth	r2, r3
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800b808:	e011      	b.n	800b82e <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b80a:	f7fb fb81 	bl	8006f10 <HAL_GetTick>
 800b80e:	4602      	mov	r2, r0
 800b810:	693b      	ldr	r3, [r7, #16]
 800b812:	1ad3      	subs	r3, r2, r3
 800b814:	683a      	ldr	r2, [r7, #0]
 800b816:	429a      	cmp	r2, r3
 800b818:	d803      	bhi.n	800b822 <HAL_SPI_Receive+0x208>
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b820:	d102      	bne.n	800b828 <HAL_SPI_Receive+0x20e>
 800b822:	683b      	ldr	r3, [r7, #0]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d102      	bne.n	800b82e <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800b828:	2303      	movs	r3, #3
 800b82a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b82c:	e018      	b.n	800b860 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b834:	b29b      	uxth	r3, r3
 800b836:	2b00      	cmp	r3, #0
 800b838:	d1ca      	bne.n	800b7d0 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b83a:	693a      	ldr	r2, [r7, #16]
 800b83c:	6839      	ldr	r1, [r7, #0]
 800b83e:	68f8      	ldr	r0, [r7, #12]
 800b840:	f001 f846 	bl	800c8d0 <SPI_EndRxTransaction>
 800b844:	4603      	mov	r3, r0
 800b846:	2b00      	cmp	r3, #0
 800b848:	d002      	beq.n	800b850 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	2220      	movs	r2, #32
 800b84e:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b854:	2b00      	cmp	r3, #0
 800b856:	d002      	beq.n	800b85e <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800b858:	2301      	movs	r3, #1
 800b85a:	75fb      	strb	r3, [r7, #23]
 800b85c:	e000      	b.n	800b860 <HAL_SPI_Receive+0x246>
  }

error :
 800b85e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	2201      	movs	r2, #1
 800b864:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	2200      	movs	r2, #0
 800b86c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800b870:	7dfb      	ldrb	r3, [r7, #23]
}
 800b872:	4618      	mov	r0, r3
 800b874:	3718      	adds	r7, #24
 800b876:	46bd      	mov	sp, r7
 800b878:	bd80      	pop	{r7, pc}

0800b87a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b87a:	b580      	push	{r7, lr}
 800b87c:	b08a      	sub	sp, #40	; 0x28
 800b87e:	af00      	add	r7, sp, #0
 800b880:	60f8      	str	r0, [r7, #12]
 800b882:	60b9      	str	r1, [r7, #8]
 800b884:	607a      	str	r2, [r7, #4]
 800b886:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b888:	2301      	movs	r3, #1
 800b88a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b88c:	2300      	movs	r3, #0
 800b88e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b898:	2b01      	cmp	r3, #1
 800b89a:	d101      	bne.n	800b8a0 <HAL_SPI_TransmitReceive+0x26>
 800b89c:	2302      	movs	r3, #2
 800b89e:	e1fb      	b.n	800bc98 <HAL_SPI_TransmitReceive+0x41e>
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	2201      	movs	r2, #1
 800b8a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b8a8:	f7fb fb32 	bl	8006f10 <HAL_GetTick>
 800b8ac:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b8b4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	685b      	ldr	r3, [r3, #4]
 800b8ba:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800b8bc:	887b      	ldrh	r3, [r7, #2]
 800b8be:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800b8c0:	887b      	ldrh	r3, [r7, #2]
 800b8c2:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b8c4:	7efb      	ldrb	r3, [r7, #27]
 800b8c6:	2b01      	cmp	r3, #1
 800b8c8:	d00e      	beq.n	800b8e8 <HAL_SPI_TransmitReceive+0x6e>
 800b8ca:	697b      	ldr	r3, [r7, #20]
 800b8cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b8d0:	d106      	bne.n	800b8e0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	689b      	ldr	r3, [r3, #8]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d102      	bne.n	800b8e0 <HAL_SPI_TransmitReceive+0x66>
 800b8da:	7efb      	ldrb	r3, [r7, #27]
 800b8dc:	2b04      	cmp	r3, #4
 800b8de:	d003      	beq.n	800b8e8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800b8e0:	2302      	movs	r3, #2
 800b8e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800b8e6:	e1cd      	b.n	800bc84 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b8e8:	68bb      	ldr	r3, [r7, #8]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d005      	beq.n	800b8fa <HAL_SPI_TransmitReceive+0x80>
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d002      	beq.n	800b8fa <HAL_SPI_TransmitReceive+0x80>
 800b8f4:	887b      	ldrh	r3, [r7, #2]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d103      	bne.n	800b902 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800b900:	e1c0      	b.n	800bc84 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b908:	b2db      	uxtb	r3, r3
 800b90a:	2b04      	cmp	r3, #4
 800b90c:	d003      	beq.n	800b916 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	2205      	movs	r2, #5
 800b912:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	2200      	movs	r2, #0
 800b91a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	687a      	ldr	r2, [r7, #4]
 800b920:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	887a      	ldrh	r2, [r7, #2]
 800b926:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	887a      	ldrh	r2, [r7, #2]
 800b92e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	68ba      	ldr	r2, [r7, #8]
 800b936:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	887a      	ldrh	r2, [r7, #2]
 800b93c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	887a      	ldrh	r2, [r7, #2]
 800b942:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	2200      	movs	r2, #0
 800b948:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	2200      	movs	r2, #0
 800b94e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	68db      	ldr	r3, [r3, #12]
 800b954:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b958:	d802      	bhi.n	800b960 <HAL_SPI_TransmitReceive+0xe6>
 800b95a:	8a3b      	ldrh	r3, [r7, #16]
 800b95c:	2b01      	cmp	r3, #1
 800b95e:	d908      	bls.n	800b972 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	685a      	ldr	r2, [r3, #4]
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b96e:	605a      	str	r2, [r3, #4]
 800b970:	e007      	b.n	800b982 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	685a      	ldr	r2, [r3, #4]
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b980:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b98c:	2b40      	cmp	r3, #64	; 0x40
 800b98e:	d007      	beq.n	800b9a0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	681a      	ldr	r2, [r3, #0]
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b99e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	68db      	ldr	r3, [r3, #12]
 800b9a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b9a8:	d97c      	bls.n	800baa4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	685b      	ldr	r3, [r3, #4]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d002      	beq.n	800b9b8 <HAL_SPI_TransmitReceive+0x13e>
 800b9b2:	8a7b      	ldrh	r3, [r7, #18]
 800b9b4:	2b01      	cmp	r3, #1
 800b9b6:	d169      	bne.n	800ba8c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9bc:	881a      	ldrh	r2, [r3, #0]
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9c8:	1c9a      	adds	r2, r3, #2
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b9d2:	b29b      	uxth	r3, r3
 800b9d4:	3b01      	subs	r3, #1
 800b9d6:	b29a      	uxth	r2, r3
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b9dc:	e056      	b.n	800ba8c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	689b      	ldr	r3, [r3, #8]
 800b9e4:	f003 0302 	and.w	r3, r3, #2
 800b9e8:	2b02      	cmp	r3, #2
 800b9ea:	d11b      	bne.n	800ba24 <HAL_SPI_TransmitReceive+0x1aa>
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b9f0:	b29b      	uxth	r3, r3
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d016      	beq.n	800ba24 <HAL_SPI_TransmitReceive+0x1aa>
 800b9f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9f8:	2b01      	cmp	r3, #1
 800b9fa:	d113      	bne.n	800ba24 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba00:	881a      	ldrh	r2, [r3, #0]
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba0c:	1c9a      	adds	r2, r3, #2
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba16:	b29b      	uxth	r3, r3
 800ba18:	3b01      	subs	r3, #1
 800ba1a:	b29a      	uxth	r2, r3
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ba20:	2300      	movs	r3, #0
 800ba22:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	689b      	ldr	r3, [r3, #8]
 800ba2a:	f003 0301 	and.w	r3, r3, #1
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	d11c      	bne.n	800ba6c <HAL_SPI_TransmitReceive+0x1f2>
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ba38:	b29b      	uxth	r3, r3
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d016      	beq.n	800ba6c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	68da      	ldr	r2, [r3, #12]
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba48:	b292      	uxth	r2, r2
 800ba4a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba50:	1c9a      	adds	r2, r3, #2
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ba5c:	b29b      	uxth	r3, r3
 800ba5e:	3b01      	subs	r3, #1
 800ba60:	b29a      	uxth	r2, r3
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ba68:	2301      	movs	r3, #1
 800ba6a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ba6c:	f7fb fa50 	bl	8006f10 <HAL_GetTick>
 800ba70:	4602      	mov	r2, r0
 800ba72:	69fb      	ldr	r3, [r7, #28]
 800ba74:	1ad3      	subs	r3, r2, r3
 800ba76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba78:	429a      	cmp	r2, r3
 800ba7a:	d807      	bhi.n	800ba8c <HAL_SPI_TransmitReceive+0x212>
 800ba7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba82:	d003      	beq.n	800ba8c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800ba84:	2303      	movs	r3, #3
 800ba86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800ba8a:	e0fb      	b.n	800bc84 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba90:	b29b      	uxth	r3, r3
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d1a3      	bne.n	800b9de <HAL_SPI_TransmitReceive+0x164>
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ba9c:	b29b      	uxth	r3, r3
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d19d      	bne.n	800b9de <HAL_SPI_TransmitReceive+0x164>
 800baa2:	e0df      	b.n	800bc64 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	685b      	ldr	r3, [r3, #4]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d003      	beq.n	800bab4 <HAL_SPI_TransmitReceive+0x23a>
 800baac:	8a7b      	ldrh	r3, [r7, #18]
 800baae:	2b01      	cmp	r3, #1
 800bab0:	f040 80cb 	bne.w	800bc4a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bab8:	b29b      	uxth	r3, r3
 800baba:	2b01      	cmp	r3, #1
 800babc:	d912      	bls.n	800bae4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bac2:	881a      	ldrh	r2, [r3, #0]
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bace:	1c9a      	adds	r2, r3, #2
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bad8:	b29b      	uxth	r3, r3
 800bada:	3b02      	subs	r3, #2
 800badc:	b29a      	uxth	r2, r3
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bae2:	e0b2      	b.n	800bc4a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	330c      	adds	r3, #12
 800baee:	7812      	ldrb	r2, [r2, #0]
 800baf0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baf6:	1c5a      	adds	r2, r3, #1
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb00:	b29b      	uxth	r3, r3
 800bb02:	3b01      	subs	r3, #1
 800bb04:	b29a      	uxth	r2, r3
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bb0a:	e09e      	b.n	800bc4a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	689b      	ldr	r3, [r3, #8]
 800bb12:	f003 0302 	and.w	r3, r3, #2
 800bb16:	2b02      	cmp	r3, #2
 800bb18:	d134      	bne.n	800bb84 <HAL_SPI_TransmitReceive+0x30a>
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb1e:	b29b      	uxth	r3, r3
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d02f      	beq.n	800bb84 <HAL_SPI_TransmitReceive+0x30a>
 800bb24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb26:	2b01      	cmp	r3, #1
 800bb28:	d12c      	bne.n	800bb84 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb2e:	b29b      	uxth	r3, r3
 800bb30:	2b01      	cmp	r3, #1
 800bb32:	d912      	bls.n	800bb5a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb38:	881a      	ldrh	r2, [r3, #0]
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb44:	1c9a      	adds	r2, r3, #2
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb4e:	b29b      	uxth	r3, r3
 800bb50:	3b02      	subs	r3, #2
 800bb52:	b29a      	uxth	r2, r3
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb58:	e012      	b.n	800bb80 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	330c      	adds	r3, #12
 800bb64:	7812      	ldrb	r2, [r2, #0]
 800bb66:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb6c:	1c5a      	adds	r2, r3, #1
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb76:	b29b      	uxth	r3, r3
 800bb78:	3b01      	subs	r3, #1
 800bb7a:	b29a      	uxth	r2, r3
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bb80:	2300      	movs	r3, #0
 800bb82:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	689b      	ldr	r3, [r3, #8]
 800bb8a:	f003 0301 	and.w	r3, r3, #1
 800bb8e:	2b01      	cmp	r3, #1
 800bb90:	d148      	bne.n	800bc24 <HAL_SPI_TransmitReceive+0x3aa>
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bb98:	b29b      	uxth	r3, r3
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d042      	beq.n	800bc24 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bba4:	b29b      	uxth	r3, r3
 800bba6:	2b01      	cmp	r3, #1
 800bba8:	d923      	bls.n	800bbf2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	68da      	ldr	r2, [r3, #12]
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbb4:	b292      	uxth	r2, r2
 800bbb6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbbc:	1c9a      	adds	r2, r3, #2
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bbc8:	b29b      	uxth	r3, r3
 800bbca:	3b02      	subs	r3, #2
 800bbcc:	b29a      	uxth	r2, r3
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bbda:	b29b      	uxth	r3, r3
 800bbdc:	2b01      	cmp	r3, #1
 800bbde:	d81f      	bhi.n	800bc20 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	685a      	ldr	r2, [r3, #4]
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bbee:	605a      	str	r2, [r3, #4]
 800bbf0:	e016      	b.n	800bc20 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	f103 020c 	add.w	r2, r3, #12
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbfe:	7812      	ldrb	r2, [r2, #0]
 800bc00:	b2d2      	uxtb	r2, r2
 800bc02:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc08:	1c5a      	adds	r2, r3, #1
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bc14:	b29b      	uxth	r3, r3
 800bc16:	3b01      	subs	r3, #1
 800bc18:	b29a      	uxth	r2, r3
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bc20:	2301      	movs	r3, #1
 800bc22:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800bc24:	f7fb f974 	bl	8006f10 <HAL_GetTick>
 800bc28:	4602      	mov	r2, r0
 800bc2a:	69fb      	ldr	r3, [r7, #28]
 800bc2c:	1ad3      	subs	r3, r2, r3
 800bc2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bc30:	429a      	cmp	r2, r3
 800bc32:	d803      	bhi.n	800bc3c <HAL_SPI_TransmitReceive+0x3c2>
 800bc34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bc3a:	d102      	bne.n	800bc42 <HAL_SPI_TransmitReceive+0x3c8>
 800bc3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d103      	bne.n	800bc4a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800bc42:	2303      	movs	r3, #3
 800bc44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800bc48:	e01c      	b.n	800bc84 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc4e:	b29b      	uxth	r3, r3
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	f47f af5b 	bne.w	800bb0c <HAL_SPI_TransmitReceive+0x292>
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bc5c:	b29b      	uxth	r3, r3
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	f47f af54 	bne.w	800bb0c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bc64:	69fa      	ldr	r2, [r7, #28]
 800bc66:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bc68:	68f8      	ldr	r0, [r7, #12]
 800bc6a:	f000 fe89 	bl	800c980 <SPI_EndRxTxTransaction>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d006      	beq.n	800bc82 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800bc74:	2301      	movs	r3, #1
 800bc76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	2220      	movs	r2, #32
 800bc7e:	661a      	str	r2, [r3, #96]	; 0x60
 800bc80:	e000      	b.n	800bc84 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800bc82:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	2201      	movs	r2, #1
 800bc88:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	2200      	movs	r2, #0
 800bc90:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bc94:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800bc98:	4618      	mov	r0, r3
 800bc9a:	3728      	adds	r7, #40	; 0x28
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd80      	pop	{r7, pc}

0800bca0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b086      	sub	sp, #24
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	60f8      	str	r0, [r7, #12]
 800bca8:	60b9      	str	r1, [r7, #8]
 800bcaa:	4613      	mov	r3, r2
 800bcac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bcae:	2300      	movs	r3, #0
 800bcb0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bcb8:	2b01      	cmp	r3, #1
 800bcba:	d101      	bne.n	800bcc0 <HAL_SPI_Transmit_DMA+0x20>
 800bcbc:	2302      	movs	r3, #2
 800bcbe:	e0d8      	b.n	800be72 <HAL_SPI_Transmit_DMA+0x1d2>
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	2201      	movs	r2, #1
 800bcc4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bcce:	b2db      	uxtb	r3, r3
 800bcd0:	2b01      	cmp	r3, #1
 800bcd2:	d002      	beq.n	800bcda <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800bcd4:	2302      	movs	r3, #2
 800bcd6:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bcd8:	e0c6      	b.n	800be68 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 800bcda:	68bb      	ldr	r3, [r7, #8]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d002      	beq.n	800bce6 <HAL_SPI_Transmit_DMA+0x46>
 800bce0:	88fb      	ldrh	r3, [r7, #6]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d102      	bne.n	800bcec <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800bce6:	2301      	movs	r3, #1
 800bce8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bcea:	e0bd      	b.n	800be68 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	2203      	movs	r2, #3
 800bcf0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	68ba      	ldr	r2, [r7, #8]
 800bcfe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	88fa      	ldrh	r2, [r7, #6]
 800bd04:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	88fa      	ldrh	r2, [r7, #6]
 800bd0a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	2200      	movs	r2, #0
 800bd10:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	2200      	movs	r2, #0
 800bd16:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	2200      	movs	r2, #0
 800bd22:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	2200      	movs	r2, #0
 800bd2a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	689b      	ldr	r3, [r3, #8]
 800bd32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bd36:	d10f      	bne.n	800bd58 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	681a      	ldr	r2, [r3, #0]
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bd46:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	681a      	ldr	r2, [r3, #0]
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bd56:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd5c:	4a47      	ldr	r2, [pc, #284]	; (800be7c <HAL_SPI_Transmit_DMA+0x1dc>)
 800bd5e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd64:	4a46      	ldr	r2, [pc, #280]	; (800be80 <HAL_SPI_Transmit_DMA+0x1e0>)
 800bd66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd6c:	4a45      	ldr	r2, [pc, #276]	; (800be84 <HAL_SPI_Transmit_DMA+0x1e4>)
 800bd6e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd74:	2200      	movs	r2, #0
 800bd76:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	685a      	ldr	r2, [r3, #4]
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bd86:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	68db      	ldr	r3, [r3, #12]
 800bd8c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bd90:	d82d      	bhi.n	800bdee <HAL_SPI_Transmit_DMA+0x14e>
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd96:	699b      	ldr	r3, [r3, #24]
 800bd98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd9c:	d127      	bne.n	800bdee <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bda2:	b29b      	uxth	r3, r3
 800bda4:	f003 0301 	and.w	r3, r3, #1
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d10f      	bne.n	800bdcc <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	685a      	ldr	r2, [r3, #4]
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bdba:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdc0:	b29b      	uxth	r3, r3
 800bdc2:	085b      	lsrs	r3, r3, #1
 800bdc4:	b29a      	uxth	r2, r3
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bdca:	e010      	b.n	800bdee <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	685a      	ldr	r2, [r3, #4]
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bdda:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bde0:	b29b      	uxth	r3, r3
 800bde2:	085b      	lsrs	r3, r3, #1
 800bde4:	b29b      	uxth	r3, r3
 800bde6:	3301      	adds	r3, #1
 800bde8:	b29a      	uxth	r2, r3
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdf6:	4619      	mov	r1, r3
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	330c      	adds	r3, #12
 800bdfe:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be04:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800be06:	f7fb facf 	bl	80073a8 <HAL_DMA_Start_IT>
 800be0a:	4603      	mov	r3, r0
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d00c      	beq.n	800be2a <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800be14:	f043 0210 	orr.w	r2, r3, #16
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800be1c:	2301      	movs	r3, #1
 800be1e:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	2201      	movs	r2, #1
 800be24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800be28:	e01e      	b.n	800be68 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be34:	2b40      	cmp	r3, #64	; 0x40
 800be36:	d007      	beq.n	800be48 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	681a      	ldr	r2, [r3, #0]
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800be46:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	685a      	ldr	r2, [r3, #4]
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	f042 0220 	orr.w	r2, r2, #32
 800be56:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	685a      	ldr	r2, [r3, #4]
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	f042 0202 	orr.w	r2, r2, #2
 800be66:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	2200      	movs	r2, #0
 800be6c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800be70:	7dfb      	ldrb	r3, [r7, #23]
}
 800be72:	4618      	mov	r0, r3
 800be74:	3718      	adds	r7, #24
 800be76:	46bd      	mov	sp, r7
 800be78:	bd80      	pop	{r7, pc}
 800be7a:	bf00      	nop
 800be7c:	0800c5d7 	.word	0x0800c5d7
 800be80:	0800c3f9 	.word	0x0800c3f9
 800be84:	0800c62b 	.word	0x0800c62b

0800be88 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b086      	sub	sp, #24
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	60f8      	str	r0, [r7, #12]
 800be90:	60b9      	str	r1, [r7, #8]
 800be92:	607a      	str	r2, [r7, #4]
 800be94:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800be96:	2300      	movs	r3, #0
 800be98:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bea0:	2b01      	cmp	r3, #1
 800bea2:	d101      	bne.n	800bea8 <HAL_SPI_TransmitReceive_DMA+0x20>
 800bea4:	2302      	movs	r3, #2
 800bea6:	e16c      	b.n	800c182 <HAL_SPI_TransmitReceive_DMA+0x2fa>
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	2201      	movs	r2, #1
 800beac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800beb6:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	685b      	ldr	r3, [r3, #4]
 800bebc:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800bebe:	7dbb      	ldrb	r3, [r7, #22]
 800bec0:	2b01      	cmp	r3, #1
 800bec2:	d00d      	beq.n	800bee0 <HAL_SPI_TransmitReceive_DMA+0x58>
 800bec4:	693b      	ldr	r3, [r7, #16]
 800bec6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800beca:	d106      	bne.n	800beda <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	689b      	ldr	r3, [r3, #8]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d102      	bne.n	800beda <HAL_SPI_TransmitReceive_DMA+0x52>
 800bed4:	7dbb      	ldrb	r3, [r7, #22]
 800bed6:	2b04      	cmp	r3, #4
 800bed8:	d002      	beq.n	800bee0 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800beda:	2302      	movs	r3, #2
 800bedc:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bede:	e14b      	b.n	800c178 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bee0:	68bb      	ldr	r3, [r7, #8]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d005      	beq.n	800bef2 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d002      	beq.n	800bef2 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800beec:	887b      	ldrh	r3, [r7, #2]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d102      	bne.n	800bef8 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800bef2:	2301      	movs	r3, #1
 800bef4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bef6:	e13f      	b.n	800c178 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800befe:	b2db      	uxtb	r3, r3
 800bf00:	2b04      	cmp	r3, #4
 800bf02:	d003      	beq.n	800bf0c <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	2205      	movs	r2, #5
 800bf08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	2200      	movs	r2, #0
 800bf10:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	68ba      	ldr	r2, [r7, #8]
 800bf16:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	887a      	ldrh	r2, [r7, #2]
 800bf1c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	887a      	ldrh	r2, [r7, #2]
 800bf22:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	687a      	ldr	r2, [r7, #4]
 800bf28:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	887a      	ldrh	r2, [r7, #2]
 800bf2e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	887a      	ldrh	r2, [r7, #2]
 800bf36:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	2200      	movs	r2, #0
 800bf44:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	685a      	ldr	r2, [r3, #4]
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 800bf54:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	68db      	ldr	r3, [r3, #12]
 800bf5a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bf5e:	d908      	bls.n	800bf72 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	685a      	ldr	r2, [r3, #4]
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bf6e:	605a      	str	r2, [r3, #4]
 800bf70:	e06f      	b.n	800c052 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	685a      	ldr	r2, [r3, #4]
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bf80:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf86:	699b      	ldr	r3, [r3, #24]
 800bf88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bf8c:	d126      	bne.n	800bfdc <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800bf92:	f003 0301 	and.w	r3, r3, #1
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d10f      	bne.n	800bfba <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	685a      	ldr	r2, [r3, #4]
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bfa8:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bfae:	b29b      	uxth	r3, r3
 800bfb0:	085b      	lsrs	r3, r3, #1
 800bfb2:	b29a      	uxth	r2, r3
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bfb8:	e010      	b.n	800bfdc <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	685a      	ldr	r2, [r3, #4]
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bfc8:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bfce:	b29b      	uxth	r3, r3
 800bfd0:	085b      	lsrs	r3, r3, #1
 800bfd2:	b29b      	uxth	r3, r3
 800bfd4:	3301      	adds	r3, #1
 800bfd6:	b29a      	uxth	r2, r3
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bfe0:	699b      	ldr	r3, [r3, #24]
 800bfe2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bfe6:	d134      	bne.n	800c052 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	685a      	ldr	r2, [r3, #4]
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bff6:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bffe:	b29b      	uxth	r3, r3
 800c000:	f003 0301 	and.w	r3, r3, #1
 800c004:	2b00      	cmp	r3, #0
 800c006:	d111      	bne.n	800c02c <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	685a      	ldr	r2, [r3, #4]
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c016:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c01e:	b29b      	uxth	r3, r3
 800c020:	085b      	lsrs	r3, r3, #1
 800c022:	b29a      	uxth	r2, r3
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c02a:	e012      	b.n	800c052 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	685a      	ldr	r2, [r3, #4]
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c03a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c042:	b29b      	uxth	r3, r3
 800c044:	085b      	lsrs	r3, r3, #1
 800c046:	b29b      	uxth	r3, r3
 800c048:	3301      	adds	r3, #1
 800c04a:	b29a      	uxth	r2, r3
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c058:	b2db      	uxtb	r3, r3
 800c05a:	2b04      	cmp	r3, #4
 800c05c:	d108      	bne.n	800c070 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c062:	4a4a      	ldr	r2, [pc, #296]	; (800c18c <HAL_SPI_TransmitReceive_DMA+0x304>)
 800c064:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c06a:	4a49      	ldr	r2, [pc, #292]	; (800c190 <HAL_SPI_TransmitReceive_DMA+0x308>)
 800c06c:	62da      	str	r2, [r3, #44]	; 0x2c
 800c06e:	e007      	b.n	800c080 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c074:	4a47      	ldr	r2, [pc, #284]	; (800c194 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 800c076:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c07c:	4a46      	ldr	r2, [pc, #280]	; (800c198 <HAL_SPI_TransmitReceive_DMA+0x310>)
 800c07e:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c084:	4a45      	ldr	r2, [pc, #276]	; (800c19c <HAL_SPI_TransmitReceive_DMA+0x314>)
 800c086:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c08c:	2200      	movs	r2, #0
 800c08e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	330c      	adds	r3, #12
 800c09a:	4619      	mov	r1, r3
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0a0:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c0a8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c0aa:	f7fb f97d 	bl	80073a8 <HAL_DMA_Start_IT>
 800c0ae:	4603      	mov	r3, r0
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d00c      	beq.n	800c0ce <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c0b8:	f043 0210 	orr.w	r2, r3, #16
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c0c0:	2301      	movs	r3, #1
 800c0c2:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	2201      	movs	r2, #1
 800c0c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800c0cc:	e054      	b.n	800c178 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	685a      	ldr	r2, [r3, #4]
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	f042 0201 	orr.w	r2, r2, #1
 800c0dc:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c106:	4619      	mov	r1, r3
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	330c      	adds	r3, #12
 800c10e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c114:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c116:	f7fb f947 	bl	80073a8 <HAL_DMA_Start_IT>
 800c11a:	4603      	mov	r3, r0
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d00c      	beq.n	800c13a <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c124:	f043 0210 	orr.w	r2, r3, #16
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c12c:	2301      	movs	r3, #1
 800c12e:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	2201      	movs	r2, #1
 800c134:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800c138:	e01e      	b.n	800c178 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c144:	2b40      	cmp	r3, #64	; 0x40
 800c146:	d007      	beq.n	800c158 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	681a      	ldr	r2, [r3, #0]
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c156:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	685a      	ldr	r2, [r3, #4]
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	f042 0220 	orr.w	r2, r2, #32
 800c166:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	685a      	ldr	r2, [r3, #4]
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	f042 0202 	orr.w	r2, r2, #2
 800c176:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	2200      	movs	r2, #0
 800c17c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c180:	7dfb      	ldrb	r3, [r7, #23]
}
 800c182:	4618      	mov	r0, r3
 800c184:	3718      	adds	r7, #24
 800c186:	46bd      	mov	sp, r7
 800c188:	bd80      	pop	{r7, pc}
 800c18a:	bf00      	nop
 800c18c:	0800c5f3 	.word	0x0800c5f3
 800c190:	0800c49f 	.word	0x0800c49f
 800c194:	0800c60f 	.word	0x0800c60f
 800c198:	0800c547 	.word	0x0800c547
 800c19c:	0800c62b 	.word	0x0800c62b

0800c1a0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c1a0:	b580      	push	{r7, lr}
 800c1a2:	b088      	sub	sp, #32
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	685b      	ldr	r3, [r3, #4]
 800c1ae:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	689b      	ldr	r3, [r3, #8]
 800c1b6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c1b8:	69bb      	ldr	r3, [r7, #24]
 800c1ba:	099b      	lsrs	r3, r3, #6
 800c1bc:	f003 0301 	and.w	r3, r3, #1
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d10f      	bne.n	800c1e4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c1c4:	69bb      	ldr	r3, [r7, #24]
 800c1c6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d00a      	beq.n	800c1e4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c1ce:	69fb      	ldr	r3, [r7, #28]
 800c1d0:	099b      	lsrs	r3, r3, #6
 800c1d2:	f003 0301 	and.w	r3, r3, #1
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d004      	beq.n	800c1e4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c1de:	6878      	ldr	r0, [r7, #4]
 800c1e0:	4798      	blx	r3
    return;
 800c1e2:	e0d7      	b.n	800c394 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c1e4:	69bb      	ldr	r3, [r7, #24]
 800c1e6:	085b      	lsrs	r3, r3, #1
 800c1e8:	f003 0301 	and.w	r3, r3, #1
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d00a      	beq.n	800c206 <HAL_SPI_IRQHandler+0x66>
 800c1f0:	69fb      	ldr	r3, [r7, #28]
 800c1f2:	09db      	lsrs	r3, r3, #7
 800c1f4:	f003 0301 	and.w	r3, r3, #1
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d004      	beq.n	800c206 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c200:	6878      	ldr	r0, [r7, #4]
 800c202:	4798      	blx	r3
    return;
 800c204:	e0c6      	b.n	800c394 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c206:	69bb      	ldr	r3, [r7, #24]
 800c208:	095b      	lsrs	r3, r3, #5
 800c20a:	f003 0301 	and.w	r3, r3, #1
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d10c      	bne.n	800c22c <HAL_SPI_IRQHandler+0x8c>
 800c212:	69bb      	ldr	r3, [r7, #24]
 800c214:	099b      	lsrs	r3, r3, #6
 800c216:	f003 0301 	and.w	r3, r3, #1
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d106      	bne.n	800c22c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c21e:	69bb      	ldr	r3, [r7, #24]
 800c220:	0a1b      	lsrs	r3, r3, #8
 800c222:	f003 0301 	and.w	r3, r3, #1
 800c226:	2b00      	cmp	r3, #0
 800c228:	f000 80b4 	beq.w	800c394 <HAL_SPI_IRQHandler+0x1f4>
 800c22c:	69fb      	ldr	r3, [r7, #28]
 800c22e:	095b      	lsrs	r3, r3, #5
 800c230:	f003 0301 	and.w	r3, r3, #1
 800c234:	2b00      	cmp	r3, #0
 800c236:	f000 80ad 	beq.w	800c394 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c23a:	69bb      	ldr	r3, [r7, #24]
 800c23c:	099b      	lsrs	r3, r3, #6
 800c23e:	f003 0301 	and.w	r3, r3, #1
 800c242:	2b00      	cmp	r3, #0
 800c244:	d023      	beq.n	800c28e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c24c:	b2db      	uxtb	r3, r3
 800c24e:	2b03      	cmp	r3, #3
 800c250:	d011      	beq.n	800c276 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c256:	f043 0204 	orr.w	r2, r3, #4
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c25e:	2300      	movs	r3, #0
 800c260:	617b      	str	r3, [r7, #20]
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	68db      	ldr	r3, [r3, #12]
 800c268:	617b      	str	r3, [r7, #20]
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	689b      	ldr	r3, [r3, #8]
 800c270:	617b      	str	r3, [r7, #20]
 800c272:	697b      	ldr	r3, [r7, #20]
 800c274:	e00b      	b.n	800c28e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c276:	2300      	movs	r3, #0
 800c278:	613b      	str	r3, [r7, #16]
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	68db      	ldr	r3, [r3, #12]
 800c280:	613b      	str	r3, [r7, #16]
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	689b      	ldr	r3, [r3, #8]
 800c288:	613b      	str	r3, [r7, #16]
 800c28a:	693b      	ldr	r3, [r7, #16]
        return;
 800c28c:	e082      	b.n	800c394 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c28e:	69bb      	ldr	r3, [r7, #24]
 800c290:	095b      	lsrs	r3, r3, #5
 800c292:	f003 0301 	and.w	r3, r3, #1
 800c296:	2b00      	cmp	r3, #0
 800c298:	d014      	beq.n	800c2c4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c29e:	f043 0201 	orr.w	r2, r3, #1
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	60fb      	str	r3, [r7, #12]
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	689b      	ldr	r3, [r3, #8]
 800c2b0:	60fb      	str	r3, [r7, #12]
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	681a      	ldr	r2, [r3, #0]
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c2c0:	601a      	str	r2, [r3, #0]
 800c2c2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c2c4:	69bb      	ldr	r3, [r7, #24]
 800c2c6:	0a1b      	lsrs	r3, r3, #8
 800c2c8:	f003 0301 	and.w	r3, r3, #1
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d00c      	beq.n	800c2ea <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c2d4:	f043 0208 	orr.w	r2, r3, #8
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c2dc:	2300      	movs	r3, #0
 800c2de:	60bb      	str	r3, [r7, #8]
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	689b      	ldr	r3, [r3, #8]
 800c2e6:	60bb      	str	r3, [r7, #8]
 800c2e8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d04f      	beq.n	800c392 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	685a      	ldr	r2, [r3, #4]
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c300:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	2201      	movs	r2, #1
 800c306:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c30a:	69fb      	ldr	r3, [r7, #28]
 800c30c:	f003 0302 	and.w	r3, r3, #2
 800c310:	2b00      	cmp	r3, #0
 800c312:	d104      	bne.n	800c31e <HAL_SPI_IRQHandler+0x17e>
 800c314:	69fb      	ldr	r3, [r7, #28]
 800c316:	f003 0301 	and.w	r3, r3, #1
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d034      	beq.n	800c388 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	685a      	ldr	r2, [r3, #4]
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	f022 0203 	bic.w	r2, r2, #3
 800c32c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c332:	2b00      	cmp	r3, #0
 800c334:	d011      	beq.n	800c35a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c33a:	4a18      	ldr	r2, [pc, #96]	; (800c39c <HAL_SPI_IRQHandler+0x1fc>)
 800c33c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c342:	4618      	mov	r0, r3
 800c344:	f7fb f8ce 	bl	80074e4 <HAL_DMA_Abort_IT>
 800c348:	4603      	mov	r3, r0
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d005      	beq.n	800c35a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c352:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d016      	beq.n	800c390 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c366:	4a0d      	ldr	r2, [pc, #52]	; (800c39c <HAL_SPI_IRQHandler+0x1fc>)
 800c368:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c36e:	4618      	mov	r0, r3
 800c370:	f7fb f8b8 	bl	80074e4 <HAL_DMA_Abort_IT>
 800c374:	4603      	mov	r3, r0
 800c376:	2b00      	cmp	r3, #0
 800c378:	d00a      	beq.n	800c390 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c37e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800c386:	e003      	b.n	800c390 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	f7f8 fdf5 	bl	8004f78 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c38e:	e000      	b.n	800c392 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800c390:	bf00      	nop
    return;
 800c392:	bf00      	nop
  }
}
 800c394:	3720      	adds	r7, #32
 800c396:	46bd      	mov	sp, r7
 800c398:	bd80      	pop	{r7, pc}
 800c39a:	bf00      	nop
 800c39c:	0800c66b 	.word	0x0800c66b

0800c3a0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c3a0:	b480      	push	{r7}
 800c3a2:	b083      	sub	sp, #12
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800c3a8:	bf00      	nop
 800c3aa:	370c      	adds	r7, #12
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b2:	4770      	bx	lr

0800c3b4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c3b4:	b480      	push	{r7}
 800c3b6:	b083      	sub	sp, #12
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800c3bc:	bf00      	nop
 800c3be:	370c      	adds	r7, #12
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c6:	4770      	bx	lr

0800c3c8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c3c8:	b480      	push	{r7}
 800c3ca:	b083      	sub	sp, #12
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800c3d0:	bf00      	nop
 800c3d2:	370c      	adds	r7, #12
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3da:	4770      	bx	lr

0800c3dc <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800c3dc:	b480      	push	{r7}
 800c3de:	b083      	sub	sp, #12
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c3ea:	b2db      	uxtb	r3, r3
}
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	370c      	adds	r7, #12
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f6:	4770      	bx	lr

0800c3f8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c3f8:	b580      	push	{r7, lr}
 800c3fa:	b086      	sub	sp, #24
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c404:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c406:	f7fa fd83 	bl	8006f10 <HAL_GetTick>
 800c40a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	f003 0320 	and.w	r3, r3, #32
 800c416:	2b20      	cmp	r3, #32
 800c418:	d03b      	beq.n	800c492 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c41a:	697b      	ldr	r3, [r7, #20]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	685a      	ldr	r2, [r3, #4]
 800c420:	697b      	ldr	r3, [r7, #20]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	f022 0220 	bic.w	r2, r2, #32
 800c428:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c42a:	697b      	ldr	r3, [r7, #20]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	685a      	ldr	r2, [r3, #4]
 800c430:	697b      	ldr	r3, [r7, #20]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	f022 0202 	bic.w	r2, r2, #2
 800c438:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c43a:	693a      	ldr	r2, [r7, #16]
 800c43c:	2164      	movs	r1, #100	; 0x64
 800c43e:	6978      	ldr	r0, [r7, #20]
 800c440:	f000 fa9e 	bl	800c980 <SPI_EndRxTxTransaction>
 800c444:	4603      	mov	r3, r0
 800c446:	2b00      	cmp	r3, #0
 800c448:	d005      	beq.n	800c456 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c44a:	697b      	ldr	r3, [r7, #20]
 800c44c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c44e:	f043 0220 	orr.w	r2, r3, #32
 800c452:	697b      	ldr	r3, [r7, #20]
 800c454:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c456:	697b      	ldr	r3, [r7, #20]
 800c458:	689b      	ldr	r3, [r3, #8]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d10a      	bne.n	800c474 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c45e:	2300      	movs	r3, #0
 800c460:	60fb      	str	r3, [r7, #12]
 800c462:	697b      	ldr	r3, [r7, #20]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	68db      	ldr	r3, [r3, #12]
 800c468:	60fb      	str	r3, [r7, #12]
 800c46a:	697b      	ldr	r3, [r7, #20]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	689b      	ldr	r3, [r3, #8]
 800c470:	60fb      	str	r3, [r7, #12]
 800c472:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800c474:	697b      	ldr	r3, [r7, #20]
 800c476:	2200      	movs	r2, #0
 800c478:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800c47a:	697b      	ldr	r3, [r7, #20]
 800c47c:	2201      	movs	r2, #1
 800c47e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c482:	697b      	ldr	r3, [r7, #20]
 800c484:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c486:	2b00      	cmp	r3, #0
 800c488:	d003      	beq.n	800c492 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c48a:	6978      	ldr	r0, [r7, #20]
 800c48c:	f7f8 fd74 	bl	8004f78 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c490:	e002      	b.n	800c498 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800c492:	6978      	ldr	r0, [r7, #20]
 800c494:	f7f8 fd59 	bl	8004f4a <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c498:	3718      	adds	r7, #24
 800c49a:	46bd      	mov	sp, r7
 800c49c:	bd80      	pop	{r7, pc}

0800c49e <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c49e:	b580      	push	{r7, lr}
 800c4a0:	b084      	sub	sp, #16
 800c4a2:	af00      	add	r7, sp, #0
 800c4a4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c4aa:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c4ac:	f7fa fd30 	bl	8006f10 <HAL_GetTick>
 800c4b0:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	f003 0320 	and.w	r3, r3, #32
 800c4bc:	2b20      	cmp	r3, #32
 800c4be:	d03c      	beq.n	800c53a <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	685a      	ldr	r2, [r3, #4]
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	f022 0220 	bic.w	r2, r2, #32
 800c4ce:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	689b      	ldr	r3, [r3, #8]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d10d      	bne.n	800c4f4 <SPI_DMAReceiveCplt+0x56>
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	685b      	ldr	r3, [r3, #4]
 800c4dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c4e0:	d108      	bne.n	800c4f4 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	685a      	ldr	r2, [r3, #4]
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	f022 0203 	bic.w	r2, r2, #3
 800c4f0:	605a      	str	r2, [r3, #4]
 800c4f2:	e007      	b.n	800c504 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	685a      	ldr	r2, [r3, #4]
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	f022 0201 	bic.w	r2, r2, #1
 800c502:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c504:	68ba      	ldr	r2, [r7, #8]
 800c506:	2164      	movs	r1, #100	; 0x64
 800c508:	68f8      	ldr	r0, [r7, #12]
 800c50a:	f000 f9e1 	bl	800c8d0 <SPI_EndRxTransaction>
 800c50e:	4603      	mov	r3, r0
 800c510:	2b00      	cmp	r3, #0
 800c512:	d002      	beq.n	800c51a <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	2220      	movs	r2, #32
 800c518:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	2200      	movs	r2, #0
 800c51e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	2201      	movs	r2, #1
 800c526:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d003      	beq.n	800c53a <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c532:	68f8      	ldr	r0, [r7, #12]
 800c534:	f7f8 fd20 	bl	8004f78 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c538:	e002      	b.n	800c540 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800c53a:	68f8      	ldr	r0, [r7, #12]
 800c53c:	f7f8 fcfa 	bl	8004f34 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c540:	3710      	adds	r7, #16
 800c542:	46bd      	mov	sp, r7
 800c544:	bd80      	pop	{r7, pc}

0800c546 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c546:	b580      	push	{r7, lr}
 800c548:	b084      	sub	sp, #16
 800c54a:	af00      	add	r7, sp, #0
 800c54c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c552:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c554:	f7fa fcdc 	bl	8006f10 <HAL_GetTick>
 800c558:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	f003 0320 	and.w	r3, r3, #32
 800c564:	2b20      	cmp	r3, #32
 800c566:	d030      	beq.n	800c5ca <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	685a      	ldr	r2, [r3, #4]
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	f022 0220 	bic.w	r2, r2, #32
 800c576:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c578:	68ba      	ldr	r2, [r7, #8]
 800c57a:	2164      	movs	r1, #100	; 0x64
 800c57c:	68f8      	ldr	r0, [r7, #12]
 800c57e:	f000 f9ff 	bl	800c980 <SPI_EndRxTxTransaction>
 800c582:	4603      	mov	r3, r0
 800c584:	2b00      	cmp	r3, #0
 800c586:	d005      	beq.n	800c594 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c58c:	f043 0220 	orr.w	r2, r3, #32
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	685a      	ldr	r2, [r3, #4]
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	f022 0203 	bic.w	r2, r2, #3
 800c5a2:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	2201      	movs	r2, #1
 800c5b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d003      	beq.n	800c5ca <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c5c2:	68f8      	ldr	r0, [r7, #12]
 800c5c4:	f7f8 fcd8 	bl	8004f78 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c5c8:	e002      	b.n	800c5d0 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800c5ca:	68f8      	ldr	r0, [r7, #12]
 800c5cc:	f7f8 fcc8 	bl	8004f60 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c5d0:	3710      	adds	r7, #16
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bd80      	pop	{r7, pc}

0800c5d6 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c5d6:	b580      	push	{r7, lr}
 800c5d8:	b084      	sub	sp, #16
 800c5da:	af00      	add	r7, sp, #0
 800c5dc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5e2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800c5e4:	68f8      	ldr	r0, [r7, #12]
 800c5e6:	f7ff fedb 	bl	800c3a0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c5ea:	bf00      	nop
 800c5ec:	3710      	adds	r7, #16
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	bd80      	pop	{r7, pc}

0800c5f2 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c5f2:	b580      	push	{r7, lr}
 800c5f4:	b084      	sub	sp, #16
 800c5f6:	af00      	add	r7, sp, #0
 800c5f8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5fe:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800c600:	68f8      	ldr	r0, [r7, #12]
 800c602:	f7ff fed7 	bl	800c3b4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c606:	bf00      	nop
 800c608:	3710      	adds	r7, #16
 800c60a:	46bd      	mov	sp, r7
 800c60c:	bd80      	pop	{r7, pc}

0800c60e <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c60e:	b580      	push	{r7, lr}
 800c610:	b084      	sub	sp, #16
 800c612:	af00      	add	r7, sp, #0
 800c614:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c61a:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800c61c:	68f8      	ldr	r0, [r7, #12]
 800c61e:	f7ff fed3 	bl	800c3c8 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c622:	bf00      	nop
 800c624:	3710      	adds	r7, #16
 800c626:	46bd      	mov	sp, r7
 800c628:	bd80      	pop	{r7, pc}

0800c62a <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800c62a:	b580      	push	{r7, lr}
 800c62c:	b084      	sub	sp, #16
 800c62e:	af00      	add	r7, sp, #0
 800c630:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c636:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	685a      	ldr	r2, [r3, #4]
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	f022 0203 	bic.w	r2, r2, #3
 800c646:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c64c:	f043 0210 	orr.w	r2, r3, #16
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	2201      	movs	r2, #1
 800c658:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c65c:	68f8      	ldr	r0, [r7, #12]
 800c65e:	f7f8 fc8b 	bl	8004f78 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c662:	bf00      	nop
 800c664:	3710      	adds	r7, #16
 800c666:	46bd      	mov	sp, r7
 800c668:	bd80      	pop	{r7, pc}

0800c66a <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c66a:	b580      	push	{r7, lr}
 800c66c:	b084      	sub	sp, #16
 800c66e:	af00      	add	r7, sp, #0
 800c670:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c676:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	2200      	movs	r2, #0
 800c67c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	2200      	movs	r2, #0
 800c684:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c686:	68f8      	ldr	r0, [r7, #12]
 800c688:	f7f8 fc76 	bl	8004f78 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c68c:	bf00      	nop
 800c68e:	3710      	adds	r7, #16
 800c690:	46bd      	mov	sp, r7
 800c692:	bd80      	pop	{r7, pc}

0800c694 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c694:	b580      	push	{r7, lr}
 800c696:	b088      	sub	sp, #32
 800c698:	af00      	add	r7, sp, #0
 800c69a:	60f8      	str	r0, [r7, #12]
 800c69c:	60b9      	str	r1, [r7, #8]
 800c69e:	603b      	str	r3, [r7, #0]
 800c6a0:	4613      	mov	r3, r2
 800c6a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c6a4:	f7fa fc34 	bl	8006f10 <HAL_GetTick>
 800c6a8:	4602      	mov	r2, r0
 800c6aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6ac:	1a9b      	subs	r3, r3, r2
 800c6ae:	683a      	ldr	r2, [r7, #0]
 800c6b0:	4413      	add	r3, r2
 800c6b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c6b4:	f7fa fc2c 	bl	8006f10 <HAL_GetTick>
 800c6b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c6ba:	4b39      	ldr	r3, [pc, #228]	; (800c7a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	015b      	lsls	r3, r3, #5
 800c6c0:	0d1b      	lsrs	r3, r3, #20
 800c6c2:	69fa      	ldr	r2, [r7, #28]
 800c6c4:	fb02 f303 	mul.w	r3, r2, r3
 800c6c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c6ca:	e054      	b.n	800c776 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c6d2:	d050      	beq.n	800c776 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c6d4:	f7fa fc1c 	bl	8006f10 <HAL_GetTick>
 800c6d8:	4602      	mov	r2, r0
 800c6da:	69bb      	ldr	r3, [r7, #24]
 800c6dc:	1ad3      	subs	r3, r2, r3
 800c6de:	69fa      	ldr	r2, [r7, #28]
 800c6e0:	429a      	cmp	r2, r3
 800c6e2:	d902      	bls.n	800c6ea <SPI_WaitFlagStateUntilTimeout+0x56>
 800c6e4:	69fb      	ldr	r3, [r7, #28]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d13d      	bne.n	800c766 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	685a      	ldr	r2, [r3, #4]
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c6f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	685b      	ldr	r3, [r3, #4]
 800c6fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c702:	d111      	bne.n	800c728 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	689b      	ldr	r3, [r3, #8]
 800c708:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c70c:	d004      	beq.n	800c718 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	689b      	ldr	r3, [r3, #8]
 800c712:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c716:	d107      	bne.n	800c728 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	681a      	ldr	r2, [r3, #0]
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c726:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c72c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c730:	d10f      	bne.n	800c752 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	681a      	ldr	r2, [r3, #0]
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c740:	601a      	str	r2, [r3, #0]
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	681a      	ldr	r2, [r3, #0]
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c750:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	2201      	movs	r2, #1
 800c756:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	2200      	movs	r2, #0
 800c75e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c762:	2303      	movs	r3, #3
 800c764:	e017      	b.n	800c796 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c766:	697b      	ldr	r3, [r7, #20]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d101      	bne.n	800c770 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c76c:	2300      	movs	r3, #0
 800c76e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c770:	697b      	ldr	r3, [r7, #20]
 800c772:	3b01      	subs	r3, #1
 800c774:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	689a      	ldr	r2, [r3, #8]
 800c77c:	68bb      	ldr	r3, [r7, #8]
 800c77e:	4013      	ands	r3, r2
 800c780:	68ba      	ldr	r2, [r7, #8]
 800c782:	429a      	cmp	r2, r3
 800c784:	bf0c      	ite	eq
 800c786:	2301      	moveq	r3, #1
 800c788:	2300      	movne	r3, #0
 800c78a:	b2db      	uxtb	r3, r3
 800c78c:	461a      	mov	r2, r3
 800c78e:	79fb      	ldrb	r3, [r7, #7]
 800c790:	429a      	cmp	r2, r3
 800c792:	d19b      	bne.n	800c6cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c794:	2300      	movs	r3, #0
}
 800c796:	4618      	mov	r0, r3
 800c798:	3720      	adds	r7, #32
 800c79a:	46bd      	mov	sp, r7
 800c79c:	bd80      	pop	{r7, pc}
 800c79e:	bf00      	nop
 800c7a0:	2000020c 	.word	0x2000020c

0800c7a4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b08a      	sub	sp, #40	; 0x28
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	60f8      	str	r0, [r7, #12]
 800c7ac:	60b9      	str	r1, [r7, #8]
 800c7ae:	607a      	str	r2, [r7, #4]
 800c7b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c7b6:	f7fa fbab 	bl	8006f10 <HAL_GetTick>
 800c7ba:	4602      	mov	r2, r0
 800c7bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7be:	1a9b      	subs	r3, r3, r2
 800c7c0:	683a      	ldr	r2, [r7, #0]
 800c7c2:	4413      	add	r3, r2
 800c7c4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800c7c6:	f7fa fba3 	bl	8006f10 <HAL_GetTick>
 800c7ca:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	330c      	adds	r3, #12
 800c7d2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c7d4:	4b3d      	ldr	r3, [pc, #244]	; (800c8cc <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c7d6:	681a      	ldr	r2, [r3, #0]
 800c7d8:	4613      	mov	r3, r2
 800c7da:	009b      	lsls	r3, r3, #2
 800c7dc:	4413      	add	r3, r2
 800c7de:	00da      	lsls	r2, r3, #3
 800c7e0:	1ad3      	subs	r3, r2, r3
 800c7e2:	0d1b      	lsrs	r3, r3, #20
 800c7e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c7e6:	fb02 f303 	mul.w	r3, r2, r3
 800c7ea:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c7ec:	e060      	b.n	800c8b0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c7ee:	68bb      	ldr	r3, [r7, #8]
 800c7f0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800c7f4:	d107      	bne.n	800c806 <SPI_WaitFifoStateUntilTimeout+0x62>
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d104      	bne.n	800c806 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c7fc:	69fb      	ldr	r3, [r7, #28]
 800c7fe:	781b      	ldrb	r3, [r3, #0]
 800c800:	b2db      	uxtb	r3, r3
 800c802:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c804:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c806:	683b      	ldr	r3, [r7, #0]
 800c808:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c80c:	d050      	beq.n	800c8b0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c80e:	f7fa fb7f 	bl	8006f10 <HAL_GetTick>
 800c812:	4602      	mov	r2, r0
 800c814:	6a3b      	ldr	r3, [r7, #32]
 800c816:	1ad3      	subs	r3, r2, r3
 800c818:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c81a:	429a      	cmp	r2, r3
 800c81c:	d902      	bls.n	800c824 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c81e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c820:	2b00      	cmp	r3, #0
 800c822:	d13d      	bne.n	800c8a0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	685a      	ldr	r2, [r3, #4]
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c832:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	685b      	ldr	r3, [r3, #4]
 800c838:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c83c:	d111      	bne.n	800c862 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	689b      	ldr	r3, [r3, #8]
 800c842:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c846:	d004      	beq.n	800c852 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	689b      	ldr	r3, [r3, #8]
 800c84c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c850:	d107      	bne.n	800c862 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	681a      	ldr	r2, [r3, #0]
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c860:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c866:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c86a:	d10f      	bne.n	800c88c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	681a      	ldr	r2, [r3, #0]
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c87a:	601a      	str	r2, [r3, #0]
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	681a      	ldr	r2, [r3, #0]
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c88a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	2201      	movs	r2, #1
 800c890:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	2200      	movs	r2, #0
 800c898:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c89c:	2303      	movs	r3, #3
 800c89e:	e010      	b.n	800c8c2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c8a0:	69bb      	ldr	r3, [r7, #24]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d101      	bne.n	800c8aa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800c8aa:	69bb      	ldr	r3, [r7, #24]
 800c8ac:	3b01      	subs	r3, #1
 800c8ae:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	689a      	ldr	r2, [r3, #8]
 800c8b6:	68bb      	ldr	r3, [r7, #8]
 800c8b8:	4013      	ands	r3, r2
 800c8ba:	687a      	ldr	r2, [r7, #4]
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d196      	bne.n	800c7ee <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c8c0:	2300      	movs	r3, #0
}
 800c8c2:	4618      	mov	r0, r3
 800c8c4:	3728      	adds	r7, #40	; 0x28
 800c8c6:	46bd      	mov	sp, r7
 800c8c8:	bd80      	pop	{r7, pc}
 800c8ca:	bf00      	nop
 800c8cc:	2000020c 	.word	0x2000020c

0800c8d0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b086      	sub	sp, #24
 800c8d4:	af02      	add	r7, sp, #8
 800c8d6:	60f8      	str	r0, [r7, #12]
 800c8d8:	60b9      	str	r1, [r7, #8]
 800c8da:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	685b      	ldr	r3, [r3, #4]
 800c8e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c8e4:	d111      	bne.n	800c90a <SPI_EndRxTransaction+0x3a>
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	689b      	ldr	r3, [r3, #8]
 800c8ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c8ee:	d004      	beq.n	800c8fa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	689b      	ldr	r3, [r3, #8]
 800c8f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c8f8:	d107      	bne.n	800c90a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	681a      	ldr	r2, [r3, #0]
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c908:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	9300      	str	r3, [sp, #0]
 800c90e:	68bb      	ldr	r3, [r7, #8]
 800c910:	2200      	movs	r2, #0
 800c912:	2180      	movs	r1, #128	; 0x80
 800c914:	68f8      	ldr	r0, [r7, #12]
 800c916:	f7ff febd 	bl	800c694 <SPI_WaitFlagStateUntilTimeout>
 800c91a:	4603      	mov	r3, r0
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d007      	beq.n	800c930 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c924:	f043 0220 	orr.w	r2, r3, #32
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c92c:	2303      	movs	r3, #3
 800c92e:	e023      	b.n	800c978 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	685b      	ldr	r3, [r3, #4]
 800c934:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c938:	d11d      	bne.n	800c976 <SPI_EndRxTransaction+0xa6>
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	689b      	ldr	r3, [r3, #8]
 800c93e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c942:	d004      	beq.n	800c94e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	689b      	ldr	r3, [r3, #8]
 800c948:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c94c:	d113      	bne.n	800c976 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	9300      	str	r3, [sp, #0]
 800c952:	68bb      	ldr	r3, [r7, #8]
 800c954:	2200      	movs	r2, #0
 800c956:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c95a:	68f8      	ldr	r0, [r7, #12]
 800c95c:	f7ff ff22 	bl	800c7a4 <SPI_WaitFifoStateUntilTimeout>
 800c960:	4603      	mov	r3, r0
 800c962:	2b00      	cmp	r3, #0
 800c964:	d007      	beq.n	800c976 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c96a:	f043 0220 	orr.w	r2, r3, #32
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800c972:	2303      	movs	r3, #3
 800c974:	e000      	b.n	800c978 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800c976:	2300      	movs	r3, #0
}
 800c978:	4618      	mov	r0, r3
 800c97a:	3710      	adds	r7, #16
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bd80      	pop	{r7, pc}

0800c980 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c980:	b580      	push	{r7, lr}
 800c982:	b086      	sub	sp, #24
 800c984:	af02      	add	r7, sp, #8
 800c986:	60f8      	str	r0, [r7, #12]
 800c988:	60b9      	str	r1, [r7, #8]
 800c98a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	9300      	str	r3, [sp, #0]
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	2200      	movs	r2, #0
 800c994:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800c998:	68f8      	ldr	r0, [r7, #12]
 800c99a:	f7ff ff03 	bl	800c7a4 <SPI_WaitFifoStateUntilTimeout>
 800c99e:	4603      	mov	r3, r0
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d007      	beq.n	800c9b4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c9a8:	f043 0220 	orr.w	r2, r3, #32
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c9b0:	2303      	movs	r3, #3
 800c9b2:	e027      	b.n	800ca04 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	9300      	str	r3, [sp, #0]
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	2180      	movs	r1, #128	; 0x80
 800c9be:	68f8      	ldr	r0, [r7, #12]
 800c9c0:	f7ff fe68 	bl	800c694 <SPI_WaitFlagStateUntilTimeout>
 800c9c4:	4603      	mov	r3, r0
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d007      	beq.n	800c9da <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c9ce:	f043 0220 	orr.w	r2, r3, #32
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c9d6:	2303      	movs	r3, #3
 800c9d8:	e014      	b.n	800ca04 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	9300      	str	r3, [sp, #0]
 800c9de:	68bb      	ldr	r3, [r7, #8]
 800c9e0:	2200      	movs	r2, #0
 800c9e2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c9e6:	68f8      	ldr	r0, [r7, #12]
 800c9e8:	f7ff fedc 	bl	800c7a4 <SPI_WaitFifoStateUntilTimeout>
 800c9ec:	4603      	mov	r3, r0
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d007      	beq.n	800ca02 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c9f6:	f043 0220 	orr.w	r2, r3, #32
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c9fe:	2303      	movs	r3, #3
 800ca00:	e000      	b.n	800ca04 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800ca02:	2300      	movs	r3, #0
}
 800ca04:	4618      	mov	r0, r3
 800ca06:	3710      	adds	r7, #16
 800ca08:	46bd      	mov	sp, r7
 800ca0a:	bd80      	pop	{r7, pc}

0800ca0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b082      	sub	sp, #8
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d101      	bne.n	800ca1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	e049      	b.n	800cab2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ca24:	b2db      	uxtb	r3, r3
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d106      	bne.n	800ca38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ca32:	6878      	ldr	r0, [r7, #4]
 800ca34:	f7f9 f998 	bl	8005d68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2202      	movs	r2, #2
 800ca3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681a      	ldr	r2, [r3, #0]
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	3304      	adds	r3, #4
 800ca48:	4619      	mov	r1, r3
 800ca4a:	4610      	mov	r0, r2
 800ca4c:	f000 fae6 	bl	800d01c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2201      	movs	r2, #1
 800ca54:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2201      	movs	r2, #1
 800ca64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2201      	movs	r2, #1
 800ca6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2201      	movs	r2, #1
 800ca74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	2201      	movs	r2, #1
 800ca7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2201      	movs	r2, #1
 800ca84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2201      	movs	r2, #1
 800ca94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	2201      	movs	r2, #1
 800ca9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2201      	movs	r2, #1
 800caa4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2201      	movs	r2, #1
 800caac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cab0:	2300      	movs	r3, #0
}
 800cab2:	4618      	mov	r0, r3
 800cab4:	3708      	adds	r7, #8
 800cab6:	46bd      	mov	sp, r7
 800cab8:	bd80      	pop	{r7, pc}
	...

0800cabc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cabc:	b480      	push	{r7}
 800cabe:	b085      	sub	sp, #20
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800caca:	b2db      	uxtb	r3, r3
 800cacc:	2b01      	cmp	r3, #1
 800cace:	d001      	beq.n	800cad4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cad0:	2301      	movs	r3, #1
 800cad2:	e04f      	b.n	800cb74 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	2202      	movs	r2, #2
 800cad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	68da      	ldr	r2, [r3, #12]
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	f042 0201 	orr.w	r2, r2, #1
 800caea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	4a23      	ldr	r2, [pc, #140]	; (800cb80 <HAL_TIM_Base_Start_IT+0xc4>)
 800caf2:	4293      	cmp	r3, r2
 800caf4:	d01d      	beq.n	800cb32 <HAL_TIM_Base_Start_IT+0x76>
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cafe:	d018      	beq.n	800cb32 <HAL_TIM_Base_Start_IT+0x76>
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	4a1f      	ldr	r2, [pc, #124]	; (800cb84 <HAL_TIM_Base_Start_IT+0xc8>)
 800cb06:	4293      	cmp	r3, r2
 800cb08:	d013      	beq.n	800cb32 <HAL_TIM_Base_Start_IT+0x76>
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	4a1e      	ldr	r2, [pc, #120]	; (800cb88 <HAL_TIM_Base_Start_IT+0xcc>)
 800cb10:	4293      	cmp	r3, r2
 800cb12:	d00e      	beq.n	800cb32 <HAL_TIM_Base_Start_IT+0x76>
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	4a1c      	ldr	r2, [pc, #112]	; (800cb8c <HAL_TIM_Base_Start_IT+0xd0>)
 800cb1a:	4293      	cmp	r3, r2
 800cb1c:	d009      	beq.n	800cb32 <HAL_TIM_Base_Start_IT+0x76>
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	4a1b      	ldr	r2, [pc, #108]	; (800cb90 <HAL_TIM_Base_Start_IT+0xd4>)
 800cb24:	4293      	cmp	r3, r2
 800cb26:	d004      	beq.n	800cb32 <HAL_TIM_Base_Start_IT+0x76>
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	4a19      	ldr	r2, [pc, #100]	; (800cb94 <HAL_TIM_Base_Start_IT+0xd8>)
 800cb2e:	4293      	cmp	r3, r2
 800cb30:	d115      	bne.n	800cb5e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	689a      	ldr	r2, [r3, #8]
 800cb38:	4b17      	ldr	r3, [pc, #92]	; (800cb98 <HAL_TIM_Base_Start_IT+0xdc>)
 800cb3a:	4013      	ands	r3, r2
 800cb3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	2b06      	cmp	r3, #6
 800cb42:	d015      	beq.n	800cb70 <HAL_TIM_Base_Start_IT+0xb4>
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cb4a:	d011      	beq.n	800cb70 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	681a      	ldr	r2, [r3, #0]
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	f042 0201 	orr.w	r2, r2, #1
 800cb5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb5c:	e008      	b.n	800cb70 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	681a      	ldr	r2, [r3, #0]
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	f042 0201 	orr.w	r2, r2, #1
 800cb6c:	601a      	str	r2, [r3, #0]
 800cb6e:	e000      	b.n	800cb72 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb70:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cb72:	2300      	movs	r3, #0
}
 800cb74:	4618      	mov	r0, r3
 800cb76:	3714      	adds	r7, #20
 800cb78:	46bd      	mov	sp, r7
 800cb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb7e:	4770      	bx	lr
 800cb80:	40012c00 	.word	0x40012c00
 800cb84:	40000400 	.word	0x40000400
 800cb88:	40000800 	.word	0x40000800
 800cb8c:	40000c00 	.word	0x40000c00
 800cb90:	40013400 	.word	0x40013400
 800cb94:	40014000 	.word	0x40014000
 800cb98:	00010007 	.word	0x00010007

0800cb9c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800cb9c:	b480      	push	{r7}
 800cb9e:	b083      	sub	sp, #12
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	68da      	ldr	r2, [r3, #12]
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	f022 0201 	bic.w	r2, r2, #1
 800cbb2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	6a1a      	ldr	r2, [r3, #32]
 800cbba:	f241 1311 	movw	r3, #4369	; 0x1111
 800cbbe:	4013      	ands	r3, r2
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d10f      	bne.n	800cbe4 <HAL_TIM_Base_Stop_IT+0x48>
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	6a1a      	ldr	r2, [r3, #32]
 800cbca:	f240 4344 	movw	r3, #1092	; 0x444
 800cbce:	4013      	ands	r3, r2
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d107      	bne.n	800cbe4 <HAL_TIM_Base_Stop_IT+0x48>
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	681a      	ldr	r2, [r3, #0]
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	f022 0201 	bic.w	r2, r2, #1
 800cbe2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800cbec:	2300      	movs	r3, #0
}
 800cbee:	4618      	mov	r0, r3
 800cbf0:	370c      	adds	r7, #12
 800cbf2:	46bd      	mov	sp, r7
 800cbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf8:	4770      	bx	lr

0800cbfa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cbfa:	b580      	push	{r7, lr}
 800cbfc:	b082      	sub	sp, #8
 800cbfe:	af00      	add	r7, sp, #0
 800cc00:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	691b      	ldr	r3, [r3, #16]
 800cc08:	f003 0302 	and.w	r3, r3, #2
 800cc0c:	2b02      	cmp	r3, #2
 800cc0e:	d122      	bne.n	800cc56 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	68db      	ldr	r3, [r3, #12]
 800cc16:	f003 0302 	and.w	r3, r3, #2
 800cc1a:	2b02      	cmp	r3, #2
 800cc1c:	d11b      	bne.n	800cc56 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	f06f 0202 	mvn.w	r2, #2
 800cc26:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2201      	movs	r2, #1
 800cc2c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	699b      	ldr	r3, [r3, #24]
 800cc34:	f003 0303 	and.w	r3, r3, #3
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d003      	beq.n	800cc44 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cc3c:	6878      	ldr	r0, [r7, #4]
 800cc3e:	f000 f9ce 	bl	800cfde <HAL_TIM_IC_CaptureCallback>
 800cc42:	e005      	b.n	800cc50 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cc44:	6878      	ldr	r0, [r7, #4]
 800cc46:	f000 f9c0 	bl	800cfca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cc4a:	6878      	ldr	r0, [r7, #4]
 800cc4c:	f000 f9d1 	bl	800cff2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	2200      	movs	r2, #0
 800cc54:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	691b      	ldr	r3, [r3, #16]
 800cc5c:	f003 0304 	and.w	r3, r3, #4
 800cc60:	2b04      	cmp	r3, #4
 800cc62:	d122      	bne.n	800ccaa <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	68db      	ldr	r3, [r3, #12]
 800cc6a:	f003 0304 	and.w	r3, r3, #4
 800cc6e:	2b04      	cmp	r3, #4
 800cc70:	d11b      	bne.n	800ccaa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	f06f 0204 	mvn.w	r2, #4
 800cc7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	2202      	movs	r2, #2
 800cc80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	699b      	ldr	r3, [r3, #24]
 800cc88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d003      	beq.n	800cc98 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cc90:	6878      	ldr	r0, [r7, #4]
 800cc92:	f000 f9a4 	bl	800cfde <HAL_TIM_IC_CaptureCallback>
 800cc96:	e005      	b.n	800cca4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cc98:	6878      	ldr	r0, [r7, #4]
 800cc9a:	f000 f996 	bl	800cfca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cc9e:	6878      	ldr	r0, [r7, #4]
 800cca0:	f000 f9a7 	bl	800cff2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	2200      	movs	r2, #0
 800cca8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	691b      	ldr	r3, [r3, #16]
 800ccb0:	f003 0308 	and.w	r3, r3, #8
 800ccb4:	2b08      	cmp	r3, #8
 800ccb6:	d122      	bne.n	800ccfe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	68db      	ldr	r3, [r3, #12]
 800ccbe:	f003 0308 	and.w	r3, r3, #8
 800ccc2:	2b08      	cmp	r3, #8
 800ccc4:	d11b      	bne.n	800ccfe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	f06f 0208 	mvn.w	r2, #8
 800ccce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	2204      	movs	r2, #4
 800ccd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	69db      	ldr	r3, [r3, #28]
 800ccdc:	f003 0303 	and.w	r3, r3, #3
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d003      	beq.n	800ccec <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cce4:	6878      	ldr	r0, [r7, #4]
 800cce6:	f000 f97a 	bl	800cfde <HAL_TIM_IC_CaptureCallback>
 800ccea:	e005      	b.n	800ccf8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ccec:	6878      	ldr	r0, [r7, #4]
 800ccee:	f000 f96c 	bl	800cfca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ccf2:	6878      	ldr	r0, [r7, #4]
 800ccf4:	f000 f97d 	bl	800cff2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	691b      	ldr	r3, [r3, #16]
 800cd04:	f003 0310 	and.w	r3, r3, #16
 800cd08:	2b10      	cmp	r3, #16
 800cd0a:	d122      	bne.n	800cd52 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	68db      	ldr	r3, [r3, #12]
 800cd12:	f003 0310 	and.w	r3, r3, #16
 800cd16:	2b10      	cmp	r3, #16
 800cd18:	d11b      	bne.n	800cd52 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	f06f 0210 	mvn.w	r2, #16
 800cd22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	2208      	movs	r2, #8
 800cd28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	69db      	ldr	r3, [r3, #28]
 800cd30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d003      	beq.n	800cd40 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd38:	6878      	ldr	r0, [r7, #4]
 800cd3a:	f000 f950 	bl	800cfde <HAL_TIM_IC_CaptureCallback>
 800cd3e:	e005      	b.n	800cd4c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd40:	6878      	ldr	r0, [r7, #4]
 800cd42:	f000 f942 	bl	800cfca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd46:	6878      	ldr	r0, [r7, #4]
 800cd48:	f000 f953 	bl	800cff2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2200      	movs	r2, #0
 800cd50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	691b      	ldr	r3, [r3, #16]
 800cd58:	f003 0301 	and.w	r3, r3, #1
 800cd5c:	2b01      	cmp	r3, #1
 800cd5e:	d10e      	bne.n	800cd7e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	68db      	ldr	r3, [r3, #12]
 800cd66:	f003 0301 	and.w	r3, r3, #1
 800cd6a:	2b01      	cmp	r3, #1
 800cd6c:	d107      	bne.n	800cd7e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	f06f 0201 	mvn.w	r2, #1
 800cd76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cd78:	6878      	ldr	r0, [r7, #4]
 800cd7a:	f7f7 fca5 	bl	80046c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	691b      	ldr	r3, [r3, #16]
 800cd84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd88:	2b80      	cmp	r3, #128	; 0x80
 800cd8a:	d10e      	bne.n	800cdaa <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	68db      	ldr	r3, [r3, #12]
 800cd92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd96:	2b80      	cmp	r3, #128	; 0x80
 800cd98:	d107      	bne.n	800cdaa <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800cda2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cda4:	6878      	ldr	r0, [r7, #4]
 800cda6:	f000 faff 	bl	800d3a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	691b      	ldr	r3, [r3, #16]
 800cdb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cdb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cdb8:	d10e      	bne.n	800cdd8 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	68db      	ldr	r3, [r3, #12]
 800cdc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cdc4:	2b80      	cmp	r3, #128	; 0x80
 800cdc6:	d107      	bne.n	800cdd8 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800cdd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800cdd2:	6878      	ldr	r0, [r7, #4]
 800cdd4:	f000 faf2 	bl	800d3bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	691b      	ldr	r3, [r3, #16]
 800cdde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cde2:	2b40      	cmp	r3, #64	; 0x40
 800cde4:	d10e      	bne.n	800ce04 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	68db      	ldr	r3, [r3, #12]
 800cdec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cdf0:	2b40      	cmp	r3, #64	; 0x40
 800cdf2:	d107      	bne.n	800ce04 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800cdfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cdfe:	6878      	ldr	r0, [r7, #4]
 800ce00:	f000 f901 	bl	800d006 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	691b      	ldr	r3, [r3, #16]
 800ce0a:	f003 0320 	and.w	r3, r3, #32
 800ce0e:	2b20      	cmp	r3, #32
 800ce10:	d10e      	bne.n	800ce30 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	68db      	ldr	r3, [r3, #12]
 800ce18:	f003 0320 	and.w	r3, r3, #32
 800ce1c:	2b20      	cmp	r3, #32
 800ce1e:	d107      	bne.n	800ce30 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	f06f 0220 	mvn.w	r2, #32
 800ce28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ce2a:	6878      	ldr	r0, [r7, #4]
 800ce2c:	f000 fab2 	bl	800d394 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ce30:	bf00      	nop
 800ce32:	3708      	adds	r7, #8
 800ce34:	46bd      	mov	sp, r7
 800ce36:	bd80      	pop	{r7, pc}

0800ce38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b084      	sub	sp, #16
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
 800ce40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ce42:	2300      	movs	r3, #0
 800ce44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce4c:	2b01      	cmp	r3, #1
 800ce4e:	d101      	bne.n	800ce54 <HAL_TIM_ConfigClockSource+0x1c>
 800ce50:	2302      	movs	r3, #2
 800ce52:	e0b6      	b.n	800cfc2 <HAL_TIM_ConfigClockSource+0x18a>
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2201      	movs	r2, #1
 800ce58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	2202      	movs	r2, #2
 800ce60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	689b      	ldr	r3, [r3, #8]
 800ce6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ce6c:	68bb      	ldr	r3, [r7, #8]
 800ce6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ce72:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ce76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ce78:	68bb      	ldr	r3, [r7, #8]
 800ce7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ce7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	68ba      	ldr	r2, [r7, #8]
 800ce86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ce88:	683b      	ldr	r3, [r7, #0]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ce90:	d03e      	beq.n	800cf10 <HAL_TIM_ConfigClockSource+0xd8>
 800ce92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ce96:	f200 8087 	bhi.w	800cfa8 <HAL_TIM_ConfigClockSource+0x170>
 800ce9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce9e:	f000 8086 	beq.w	800cfae <HAL_TIM_ConfigClockSource+0x176>
 800cea2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cea6:	d87f      	bhi.n	800cfa8 <HAL_TIM_ConfigClockSource+0x170>
 800cea8:	2b70      	cmp	r3, #112	; 0x70
 800ceaa:	d01a      	beq.n	800cee2 <HAL_TIM_ConfigClockSource+0xaa>
 800ceac:	2b70      	cmp	r3, #112	; 0x70
 800ceae:	d87b      	bhi.n	800cfa8 <HAL_TIM_ConfigClockSource+0x170>
 800ceb0:	2b60      	cmp	r3, #96	; 0x60
 800ceb2:	d050      	beq.n	800cf56 <HAL_TIM_ConfigClockSource+0x11e>
 800ceb4:	2b60      	cmp	r3, #96	; 0x60
 800ceb6:	d877      	bhi.n	800cfa8 <HAL_TIM_ConfigClockSource+0x170>
 800ceb8:	2b50      	cmp	r3, #80	; 0x50
 800ceba:	d03c      	beq.n	800cf36 <HAL_TIM_ConfigClockSource+0xfe>
 800cebc:	2b50      	cmp	r3, #80	; 0x50
 800cebe:	d873      	bhi.n	800cfa8 <HAL_TIM_ConfigClockSource+0x170>
 800cec0:	2b40      	cmp	r3, #64	; 0x40
 800cec2:	d058      	beq.n	800cf76 <HAL_TIM_ConfigClockSource+0x13e>
 800cec4:	2b40      	cmp	r3, #64	; 0x40
 800cec6:	d86f      	bhi.n	800cfa8 <HAL_TIM_ConfigClockSource+0x170>
 800cec8:	2b30      	cmp	r3, #48	; 0x30
 800ceca:	d064      	beq.n	800cf96 <HAL_TIM_ConfigClockSource+0x15e>
 800cecc:	2b30      	cmp	r3, #48	; 0x30
 800cece:	d86b      	bhi.n	800cfa8 <HAL_TIM_ConfigClockSource+0x170>
 800ced0:	2b20      	cmp	r3, #32
 800ced2:	d060      	beq.n	800cf96 <HAL_TIM_ConfigClockSource+0x15e>
 800ced4:	2b20      	cmp	r3, #32
 800ced6:	d867      	bhi.n	800cfa8 <HAL_TIM_ConfigClockSource+0x170>
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d05c      	beq.n	800cf96 <HAL_TIM_ConfigClockSource+0x15e>
 800cedc:	2b10      	cmp	r3, #16
 800cede:	d05a      	beq.n	800cf96 <HAL_TIM_ConfigClockSource+0x15e>
 800cee0:	e062      	b.n	800cfa8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	6818      	ldr	r0, [r3, #0]
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	6899      	ldr	r1, [r3, #8]
 800ceea:	683b      	ldr	r3, [r7, #0]
 800ceec:	685a      	ldr	r2, [r3, #4]
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	68db      	ldr	r3, [r3, #12]
 800cef2:	f000 f9a7 	bl	800d244 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	689b      	ldr	r3, [r3, #8]
 800cefc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cefe:	68bb      	ldr	r3, [r7, #8]
 800cf00:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800cf04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	68ba      	ldr	r2, [r7, #8]
 800cf0c:	609a      	str	r2, [r3, #8]
      break;
 800cf0e:	e04f      	b.n	800cfb0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	6818      	ldr	r0, [r3, #0]
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	6899      	ldr	r1, [r3, #8]
 800cf18:	683b      	ldr	r3, [r7, #0]
 800cf1a:	685a      	ldr	r2, [r3, #4]
 800cf1c:	683b      	ldr	r3, [r7, #0]
 800cf1e:	68db      	ldr	r3, [r3, #12]
 800cf20:	f000 f990 	bl	800d244 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	689a      	ldr	r2, [r3, #8]
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cf32:	609a      	str	r2, [r3, #8]
      break;
 800cf34:	e03c      	b.n	800cfb0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	6818      	ldr	r0, [r3, #0]
 800cf3a:	683b      	ldr	r3, [r7, #0]
 800cf3c:	6859      	ldr	r1, [r3, #4]
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	68db      	ldr	r3, [r3, #12]
 800cf42:	461a      	mov	r2, r3
 800cf44:	f000 f904 	bl	800d150 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	2150      	movs	r1, #80	; 0x50
 800cf4e:	4618      	mov	r0, r3
 800cf50:	f000 f95d 	bl	800d20e <TIM_ITRx_SetConfig>
      break;
 800cf54:	e02c      	b.n	800cfb0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	6818      	ldr	r0, [r3, #0]
 800cf5a:	683b      	ldr	r3, [r7, #0]
 800cf5c:	6859      	ldr	r1, [r3, #4]
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	68db      	ldr	r3, [r3, #12]
 800cf62:	461a      	mov	r2, r3
 800cf64:	f000 f923 	bl	800d1ae <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	2160      	movs	r1, #96	; 0x60
 800cf6e:	4618      	mov	r0, r3
 800cf70:	f000 f94d 	bl	800d20e <TIM_ITRx_SetConfig>
      break;
 800cf74:	e01c      	b.n	800cfb0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	6818      	ldr	r0, [r3, #0]
 800cf7a:	683b      	ldr	r3, [r7, #0]
 800cf7c:	6859      	ldr	r1, [r3, #4]
 800cf7e:	683b      	ldr	r3, [r7, #0]
 800cf80:	68db      	ldr	r3, [r3, #12]
 800cf82:	461a      	mov	r2, r3
 800cf84:	f000 f8e4 	bl	800d150 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	2140      	movs	r1, #64	; 0x40
 800cf8e:	4618      	mov	r0, r3
 800cf90:	f000 f93d 	bl	800d20e <TIM_ITRx_SetConfig>
      break;
 800cf94:	e00c      	b.n	800cfb0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681a      	ldr	r2, [r3, #0]
 800cf9a:	683b      	ldr	r3, [r7, #0]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	4619      	mov	r1, r3
 800cfa0:	4610      	mov	r0, r2
 800cfa2:	f000 f934 	bl	800d20e <TIM_ITRx_SetConfig>
      break;
 800cfa6:	e003      	b.n	800cfb0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800cfa8:	2301      	movs	r3, #1
 800cfaa:	73fb      	strb	r3, [r7, #15]
      break;
 800cfac:	e000      	b.n	800cfb0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800cfae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	2201      	movs	r2, #1
 800cfb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	2200      	movs	r2, #0
 800cfbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800cfc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfc2:	4618      	mov	r0, r3
 800cfc4:	3710      	adds	r7, #16
 800cfc6:	46bd      	mov	sp, r7
 800cfc8:	bd80      	pop	{r7, pc}

0800cfca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cfca:	b480      	push	{r7}
 800cfcc:	b083      	sub	sp, #12
 800cfce:	af00      	add	r7, sp, #0
 800cfd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cfd2:	bf00      	nop
 800cfd4:	370c      	adds	r7, #12
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfdc:	4770      	bx	lr

0800cfde <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cfde:	b480      	push	{r7}
 800cfe0:	b083      	sub	sp, #12
 800cfe2:	af00      	add	r7, sp, #0
 800cfe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cfe6:	bf00      	nop
 800cfe8:	370c      	adds	r7, #12
 800cfea:	46bd      	mov	sp, r7
 800cfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff0:	4770      	bx	lr

0800cff2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cff2:	b480      	push	{r7}
 800cff4:	b083      	sub	sp, #12
 800cff6:	af00      	add	r7, sp, #0
 800cff8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cffa:	bf00      	nop
 800cffc:	370c      	adds	r7, #12
 800cffe:	46bd      	mov	sp, r7
 800d000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d004:	4770      	bx	lr

0800d006 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d006:	b480      	push	{r7}
 800d008:	b083      	sub	sp, #12
 800d00a:	af00      	add	r7, sp, #0
 800d00c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d00e:	bf00      	nop
 800d010:	370c      	adds	r7, #12
 800d012:	46bd      	mov	sp, r7
 800d014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d018:	4770      	bx	lr
	...

0800d01c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d01c:	b480      	push	{r7}
 800d01e:	b085      	sub	sp, #20
 800d020:	af00      	add	r7, sp, #0
 800d022:	6078      	str	r0, [r7, #4]
 800d024:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	4a40      	ldr	r2, [pc, #256]	; (800d130 <TIM_Base_SetConfig+0x114>)
 800d030:	4293      	cmp	r3, r2
 800d032:	d013      	beq.n	800d05c <TIM_Base_SetConfig+0x40>
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d03a:	d00f      	beq.n	800d05c <TIM_Base_SetConfig+0x40>
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	4a3d      	ldr	r2, [pc, #244]	; (800d134 <TIM_Base_SetConfig+0x118>)
 800d040:	4293      	cmp	r3, r2
 800d042:	d00b      	beq.n	800d05c <TIM_Base_SetConfig+0x40>
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	4a3c      	ldr	r2, [pc, #240]	; (800d138 <TIM_Base_SetConfig+0x11c>)
 800d048:	4293      	cmp	r3, r2
 800d04a:	d007      	beq.n	800d05c <TIM_Base_SetConfig+0x40>
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	4a3b      	ldr	r2, [pc, #236]	; (800d13c <TIM_Base_SetConfig+0x120>)
 800d050:	4293      	cmp	r3, r2
 800d052:	d003      	beq.n	800d05c <TIM_Base_SetConfig+0x40>
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	4a3a      	ldr	r2, [pc, #232]	; (800d140 <TIM_Base_SetConfig+0x124>)
 800d058:	4293      	cmp	r3, r2
 800d05a:	d108      	bne.n	800d06e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d062:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d064:	683b      	ldr	r3, [r7, #0]
 800d066:	685b      	ldr	r3, [r3, #4]
 800d068:	68fa      	ldr	r2, [r7, #12]
 800d06a:	4313      	orrs	r3, r2
 800d06c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	4a2f      	ldr	r2, [pc, #188]	; (800d130 <TIM_Base_SetConfig+0x114>)
 800d072:	4293      	cmp	r3, r2
 800d074:	d01f      	beq.n	800d0b6 <TIM_Base_SetConfig+0x9a>
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d07c:	d01b      	beq.n	800d0b6 <TIM_Base_SetConfig+0x9a>
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	4a2c      	ldr	r2, [pc, #176]	; (800d134 <TIM_Base_SetConfig+0x118>)
 800d082:	4293      	cmp	r3, r2
 800d084:	d017      	beq.n	800d0b6 <TIM_Base_SetConfig+0x9a>
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	4a2b      	ldr	r2, [pc, #172]	; (800d138 <TIM_Base_SetConfig+0x11c>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d013      	beq.n	800d0b6 <TIM_Base_SetConfig+0x9a>
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	4a2a      	ldr	r2, [pc, #168]	; (800d13c <TIM_Base_SetConfig+0x120>)
 800d092:	4293      	cmp	r3, r2
 800d094:	d00f      	beq.n	800d0b6 <TIM_Base_SetConfig+0x9a>
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	4a29      	ldr	r2, [pc, #164]	; (800d140 <TIM_Base_SetConfig+0x124>)
 800d09a:	4293      	cmp	r3, r2
 800d09c:	d00b      	beq.n	800d0b6 <TIM_Base_SetConfig+0x9a>
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	4a28      	ldr	r2, [pc, #160]	; (800d144 <TIM_Base_SetConfig+0x128>)
 800d0a2:	4293      	cmp	r3, r2
 800d0a4:	d007      	beq.n	800d0b6 <TIM_Base_SetConfig+0x9a>
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	4a27      	ldr	r2, [pc, #156]	; (800d148 <TIM_Base_SetConfig+0x12c>)
 800d0aa:	4293      	cmp	r3, r2
 800d0ac:	d003      	beq.n	800d0b6 <TIM_Base_SetConfig+0x9a>
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	4a26      	ldr	r2, [pc, #152]	; (800d14c <TIM_Base_SetConfig+0x130>)
 800d0b2:	4293      	cmp	r3, r2
 800d0b4:	d108      	bne.n	800d0c8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d0bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	68db      	ldr	r3, [r3, #12]
 800d0c2:	68fa      	ldr	r2, [r7, #12]
 800d0c4:	4313      	orrs	r3, r2
 800d0c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	695b      	ldr	r3, [r3, #20]
 800d0d2:	4313      	orrs	r3, r2
 800d0d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	68fa      	ldr	r2, [r7, #12]
 800d0da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d0dc:	683b      	ldr	r3, [r7, #0]
 800d0de:	689a      	ldr	r2, [r3, #8]
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	681a      	ldr	r2, [r3, #0]
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	4a10      	ldr	r2, [pc, #64]	; (800d130 <TIM_Base_SetConfig+0x114>)
 800d0f0:	4293      	cmp	r3, r2
 800d0f2:	d00f      	beq.n	800d114 <TIM_Base_SetConfig+0xf8>
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	4a12      	ldr	r2, [pc, #72]	; (800d140 <TIM_Base_SetConfig+0x124>)
 800d0f8:	4293      	cmp	r3, r2
 800d0fa:	d00b      	beq.n	800d114 <TIM_Base_SetConfig+0xf8>
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	4a11      	ldr	r2, [pc, #68]	; (800d144 <TIM_Base_SetConfig+0x128>)
 800d100:	4293      	cmp	r3, r2
 800d102:	d007      	beq.n	800d114 <TIM_Base_SetConfig+0xf8>
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	4a10      	ldr	r2, [pc, #64]	; (800d148 <TIM_Base_SetConfig+0x12c>)
 800d108:	4293      	cmp	r3, r2
 800d10a:	d003      	beq.n	800d114 <TIM_Base_SetConfig+0xf8>
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	4a0f      	ldr	r2, [pc, #60]	; (800d14c <TIM_Base_SetConfig+0x130>)
 800d110:	4293      	cmp	r3, r2
 800d112:	d103      	bne.n	800d11c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d114:	683b      	ldr	r3, [r7, #0]
 800d116:	691a      	ldr	r2, [r3, #16]
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	2201      	movs	r2, #1
 800d120:	615a      	str	r2, [r3, #20]
}
 800d122:	bf00      	nop
 800d124:	3714      	adds	r7, #20
 800d126:	46bd      	mov	sp, r7
 800d128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12c:	4770      	bx	lr
 800d12e:	bf00      	nop
 800d130:	40012c00 	.word	0x40012c00
 800d134:	40000400 	.word	0x40000400
 800d138:	40000800 	.word	0x40000800
 800d13c:	40000c00 	.word	0x40000c00
 800d140:	40013400 	.word	0x40013400
 800d144:	40014000 	.word	0x40014000
 800d148:	40014400 	.word	0x40014400
 800d14c:	40014800 	.word	0x40014800

0800d150 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d150:	b480      	push	{r7}
 800d152:	b087      	sub	sp, #28
 800d154:	af00      	add	r7, sp, #0
 800d156:	60f8      	str	r0, [r7, #12]
 800d158:	60b9      	str	r1, [r7, #8]
 800d15a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	6a1b      	ldr	r3, [r3, #32]
 800d160:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	6a1b      	ldr	r3, [r3, #32]
 800d166:	f023 0201 	bic.w	r2, r3, #1
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	699b      	ldr	r3, [r3, #24]
 800d172:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d174:	693b      	ldr	r3, [r7, #16]
 800d176:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d17a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	011b      	lsls	r3, r3, #4
 800d180:	693a      	ldr	r2, [r7, #16]
 800d182:	4313      	orrs	r3, r2
 800d184:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d186:	697b      	ldr	r3, [r7, #20]
 800d188:	f023 030a 	bic.w	r3, r3, #10
 800d18c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d18e:	697a      	ldr	r2, [r7, #20]
 800d190:	68bb      	ldr	r3, [r7, #8]
 800d192:	4313      	orrs	r3, r2
 800d194:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	693a      	ldr	r2, [r7, #16]
 800d19a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	697a      	ldr	r2, [r7, #20]
 800d1a0:	621a      	str	r2, [r3, #32]
}
 800d1a2:	bf00      	nop
 800d1a4:	371c      	adds	r7, #28
 800d1a6:	46bd      	mov	sp, r7
 800d1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ac:	4770      	bx	lr

0800d1ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d1ae:	b480      	push	{r7}
 800d1b0:	b087      	sub	sp, #28
 800d1b2:	af00      	add	r7, sp, #0
 800d1b4:	60f8      	str	r0, [r7, #12]
 800d1b6:	60b9      	str	r1, [r7, #8]
 800d1b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	6a1b      	ldr	r3, [r3, #32]
 800d1be:	f023 0210 	bic.w	r2, r3, #16
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	699b      	ldr	r3, [r3, #24]
 800d1ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	6a1b      	ldr	r3, [r3, #32]
 800d1d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d1d2:	697b      	ldr	r3, [r7, #20]
 800d1d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d1d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	031b      	lsls	r3, r3, #12
 800d1de:	697a      	ldr	r2, [r7, #20]
 800d1e0:	4313      	orrs	r3, r2
 800d1e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d1e4:	693b      	ldr	r3, [r7, #16]
 800d1e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d1ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d1ec:	68bb      	ldr	r3, [r7, #8]
 800d1ee:	011b      	lsls	r3, r3, #4
 800d1f0:	693a      	ldr	r2, [r7, #16]
 800d1f2:	4313      	orrs	r3, r2
 800d1f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	697a      	ldr	r2, [r7, #20]
 800d1fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	693a      	ldr	r2, [r7, #16]
 800d200:	621a      	str	r2, [r3, #32]
}
 800d202:	bf00      	nop
 800d204:	371c      	adds	r7, #28
 800d206:	46bd      	mov	sp, r7
 800d208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20c:	4770      	bx	lr

0800d20e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d20e:	b480      	push	{r7}
 800d210:	b085      	sub	sp, #20
 800d212:	af00      	add	r7, sp, #0
 800d214:	6078      	str	r0, [r7, #4]
 800d216:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	689b      	ldr	r3, [r3, #8]
 800d21c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d224:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d226:	683a      	ldr	r2, [r7, #0]
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	4313      	orrs	r3, r2
 800d22c:	f043 0307 	orr.w	r3, r3, #7
 800d230:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	68fa      	ldr	r2, [r7, #12]
 800d236:	609a      	str	r2, [r3, #8]
}
 800d238:	bf00      	nop
 800d23a:	3714      	adds	r7, #20
 800d23c:	46bd      	mov	sp, r7
 800d23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d242:	4770      	bx	lr

0800d244 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d244:	b480      	push	{r7}
 800d246:	b087      	sub	sp, #28
 800d248:	af00      	add	r7, sp, #0
 800d24a:	60f8      	str	r0, [r7, #12]
 800d24c:	60b9      	str	r1, [r7, #8]
 800d24e:	607a      	str	r2, [r7, #4]
 800d250:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	689b      	ldr	r3, [r3, #8]
 800d256:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d258:	697b      	ldr	r3, [r7, #20]
 800d25a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d25e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d260:	683b      	ldr	r3, [r7, #0]
 800d262:	021a      	lsls	r2, r3, #8
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	431a      	orrs	r2, r3
 800d268:	68bb      	ldr	r3, [r7, #8]
 800d26a:	4313      	orrs	r3, r2
 800d26c:	697a      	ldr	r2, [r7, #20]
 800d26e:	4313      	orrs	r3, r2
 800d270:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	697a      	ldr	r2, [r7, #20]
 800d276:	609a      	str	r2, [r3, #8]
}
 800d278:	bf00      	nop
 800d27a:	371c      	adds	r7, #28
 800d27c:	46bd      	mov	sp, r7
 800d27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d282:	4770      	bx	lr

0800d284 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d284:	b480      	push	{r7}
 800d286:	b085      	sub	sp, #20
 800d288:	af00      	add	r7, sp, #0
 800d28a:	6078      	str	r0, [r7, #4]
 800d28c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d294:	2b01      	cmp	r3, #1
 800d296:	d101      	bne.n	800d29c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d298:	2302      	movs	r3, #2
 800d29a:	e068      	b.n	800d36e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	2201      	movs	r2, #1
 800d2a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	2202      	movs	r2, #2
 800d2a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	685b      	ldr	r3, [r3, #4]
 800d2b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	689b      	ldr	r3, [r3, #8]
 800d2ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	4a2e      	ldr	r2, [pc, #184]	; (800d37c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800d2c2:	4293      	cmp	r3, r2
 800d2c4:	d004      	beq.n	800d2d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	4a2d      	ldr	r2, [pc, #180]	; (800d380 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800d2cc:	4293      	cmp	r3, r2
 800d2ce:	d108      	bne.n	800d2e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d2d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	685b      	ldr	r3, [r3, #4]
 800d2dc:	68fa      	ldr	r2, [r7, #12]
 800d2de:	4313      	orrs	r3, r2
 800d2e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d2e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d2ea:	683b      	ldr	r3, [r7, #0]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	68fa      	ldr	r2, [r7, #12]
 800d2f0:	4313      	orrs	r3, r2
 800d2f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	68fa      	ldr	r2, [r7, #12]
 800d2fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	4a1e      	ldr	r2, [pc, #120]	; (800d37c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800d302:	4293      	cmp	r3, r2
 800d304:	d01d      	beq.n	800d342 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d30e:	d018      	beq.n	800d342 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	4a1b      	ldr	r2, [pc, #108]	; (800d384 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d316:	4293      	cmp	r3, r2
 800d318:	d013      	beq.n	800d342 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	4a1a      	ldr	r2, [pc, #104]	; (800d388 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d320:	4293      	cmp	r3, r2
 800d322:	d00e      	beq.n	800d342 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	4a18      	ldr	r2, [pc, #96]	; (800d38c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d32a:	4293      	cmp	r3, r2
 800d32c:	d009      	beq.n	800d342 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	4a13      	ldr	r2, [pc, #76]	; (800d380 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800d334:	4293      	cmp	r3, r2
 800d336:	d004      	beq.n	800d342 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	4a14      	ldr	r2, [pc, #80]	; (800d390 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d33e:	4293      	cmp	r3, r2
 800d340:	d10c      	bne.n	800d35c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d342:	68bb      	ldr	r3, [r7, #8]
 800d344:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d348:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	689b      	ldr	r3, [r3, #8]
 800d34e:	68ba      	ldr	r2, [r7, #8]
 800d350:	4313      	orrs	r3, r2
 800d352:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	68ba      	ldr	r2, [r7, #8]
 800d35a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	2201      	movs	r2, #1
 800d360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	2200      	movs	r2, #0
 800d368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d36c:	2300      	movs	r3, #0
}
 800d36e:	4618      	mov	r0, r3
 800d370:	3714      	adds	r7, #20
 800d372:	46bd      	mov	sp, r7
 800d374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d378:	4770      	bx	lr
 800d37a:	bf00      	nop
 800d37c:	40012c00 	.word	0x40012c00
 800d380:	40013400 	.word	0x40013400
 800d384:	40000400 	.word	0x40000400
 800d388:	40000800 	.word	0x40000800
 800d38c:	40000c00 	.word	0x40000c00
 800d390:	40014000 	.word	0x40014000

0800d394 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d394:	b480      	push	{r7}
 800d396:	b083      	sub	sp, #12
 800d398:	af00      	add	r7, sp, #0
 800d39a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d39c:	bf00      	nop
 800d39e:	370c      	adds	r7, #12
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a6:	4770      	bx	lr

0800d3a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d3a8:	b480      	push	{r7}
 800d3aa:	b083      	sub	sp, #12
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d3b0:	bf00      	nop
 800d3b2:	370c      	adds	r7, #12
 800d3b4:	46bd      	mov	sp, r7
 800d3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ba:	4770      	bx	lr

0800d3bc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d3bc:	b480      	push	{r7}
 800d3be:	b083      	sub	sp, #12
 800d3c0:	af00      	add	r7, sp, #0
 800d3c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d3c4:	bf00      	nop
 800d3c6:	370c      	adds	r7, #12
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ce:	4770      	bx	lr

0800d3d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	b082      	sub	sp, #8
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d101      	bne.n	800d3e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d3de:	2301      	movs	r3, #1
 800d3e0:	e040      	b.n	800d464 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d106      	bne.n	800d3f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d3f2:	6878      	ldr	r0, [r7, #4]
 800d3f4:	f7f8 fcde 	bl	8005db4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	2224      	movs	r2, #36	; 0x24
 800d3fc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	681a      	ldr	r2, [r3, #0]
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	f022 0201 	bic.w	r2, r2, #1
 800d40c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d40e:	6878      	ldr	r0, [r7, #4]
 800d410:	f000 fc9e 	bl	800dd50 <UART_SetConfig>
 800d414:	4603      	mov	r3, r0
 800d416:	2b01      	cmp	r3, #1
 800d418:	d101      	bne.n	800d41e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800d41a:	2301      	movs	r3, #1
 800d41c:	e022      	b.n	800d464 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d422:	2b00      	cmp	r3, #0
 800d424:	d002      	beq.n	800d42c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800d426:	6878      	ldr	r0, [r7, #4]
 800d428:	f000 ff4a 	bl	800e2c0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	685a      	ldr	r2, [r3, #4]
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d43a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	689a      	ldr	r2, [r3, #8]
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d44a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	681a      	ldr	r2, [r3, #0]
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	f042 0201 	orr.w	r2, r2, #1
 800d45a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d45c:	6878      	ldr	r0, [r7, #4]
 800d45e:	f000 ffd1 	bl	800e404 <UART_CheckIdleState>
 800d462:	4603      	mov	r3, r0
}
 800d464:	4618      	mov	r0, r3
 800d466:	3708      	adds	r7, #8
 800d468:	46bd      	mov	sp, r7
 800d46a:	bd80      	pop	{r7, pc}

0800d46c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b08a      	sub	sp, #40	; 0x28
 800d470:	af02      	add	r7, sp, #8
 800d472:	60f8      	str	r0, [r7, #12]
 800d474:	60b9      	str	r1, [r7, #8]
 800d476:	603b      	str	r3, [r7, #0]
 800d478:	4613      	mov	r3, r2
 800d47a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d480:	2b20      	cmp	r3, #32
 800d482:	f040 8082 	bne.w	800d58a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800d486:	68bb      	ldr	r3, [r7, #8]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d002      	beq.n	800d492 <HAL_UART_Transmit+0x26>
 800d48c:	88fb      	ldrh	r3, [r7, #6]
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d101      	bne.n	800d496 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d492:	2301      	movs	r3, #1
 800d494:	e07a      	b.n	800d58c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800d49c:	2b01      	cmp	r3, #1
 800d49e:	d101      	bne.n	800d4a4 <HAL_UART_Transmit+0x38>
 800d4a0:	2302      	movs	r3, #2
 800d4a2:	e073      	b.n	800d58c <HAL_UART_Transmit+0x120>
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	2201      	movs	r2, #1
 800d4a8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	2221      	movs	r2, #33	; 0x21
 800d4b8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d4ba:	f7f9 fd29 	bl	8006f10 <HAL_GetTick>
 800d4be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	88fa      	ldrh	r2, [r7, #6]
 800d4c4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	88fa      	ldrh	r2, [r7, #6]
 800d4cc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	689b      	ldr	r3, [r3, #8]
 800d4d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d4d8:	d108      	bne.n	800d4ec <HAL_UART_Transmit+0x80>
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	691b      	ldr	r3, [r3, #16]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d104      	bne.n	800d4ec <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d4e6:	68bb      	ldr	r3, [r7, #8]
 800d4e8:	61bb      	str	r3, [r7, #24]
 800d4ea:	e003      	b.n	800d4f4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800d4ec:	68bb      	ldr	r3, [r7, #8]
 800d4ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	2200      	movs	r2, #0
 800d4f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800d4fc:	e02d      	b.n	800d55a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	9300      	str	r3, [sp, #0]
 800d502:	697b      	ldr	r3, [r7, #20]
 800d504:	2200      	movs	r2, #0
 800d506:	2180      	movs	r1, #128	; 0x80
 800d508:	68f8      	ldr	r0, [r7, #12]
 800d50a:	f000 ffc4 	bl	800e496 <UART_WaitOnFlagUntilTimeout>
 800d50e:	4603      	mov	r3, r0
 800d510:	2b00      	cmp	r3, #0
 800d512:	d001      	beq.n	800d518 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800d514:	2303      	movs	r3, #3
 800d516:	e039      	b.n	800d58c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800d518:	69fb      	ldr	r3, [r7, #28]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d10b      	bne.n	800d536 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d51e:	69bb      	ldr	r3, [r7, #24]
 800d520:	881a      	ldrh	r2, [r3, #0]
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d52a:	b292      	uxth	r2, r2
 800d52c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800d52e:	69bb      	ldr	r3, [r7, #24]
 800d530:	3302      	adds	r3, #2
 800d532:	61bb      	str	r3, [r7, #24]
 800d534:	e008      	b.n	800d548 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d536:	69fb      	ldr	r3, [r7, #28]
 800d538:	781a      	ldrb	r2, [r3, #0]
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	b292      	uxth	r2, r2
 800d540:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800d542:	69fb      	ldr	r3, [r7, #28]
 800d544:	3301      	adds	r3, #1
 800d546:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d54e:	b29b      	uxth	r3, r3
 800d550:	3b01      	subs	r3, #1
 800d552:	b29a      	uxth	r2, r3
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d560:	b29b      	uxth	r3, r3
 800d562:	2b00      	cmp	r3, #0
 800d564:	d1cb      	bne.n	800d4fe <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	9300      	str	r3, [sp, #0]
 800d56a:	697b      	ldr	r3, [r7, #20]
 800d56c:	2200      	movs	r2, #0
 800d56e:	2140      	movs	r1, #64	; 0x40
 800d570:	68f8      	ldr	r0, [r7, #12]
 800d572:	f000 ff90 	bl	800e496 <UART_WaitOnFlagUntilTimeout>
 800d576:	4603      	mov	r3, r0
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d001      	beq.n	800d580 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800d57c:	2303      	movs	r3, #3
 800d57e:	e005      	b.n	800d58c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	2220      	movs	r2, #32
 800d584:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800d586:	2300      	movs	r3, #0
 800d588:	e000      	b.n	800d58c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800d58a:	2302      	movs	r3, #2
  }
}
 800d58c:	4618      	mov	r0, r3
 800d58e:	3720      	adds	r7, #32
 800d590:	46bd      	mov	sp, r7
 800d592:	bd80      	pop	{r7, pc}

0800d594 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d594:	b580      	push	{r7, lr}
 800d596:	b08a      	sub	sp, #40	; 0x28
 800d598:	af00      	add	r7, sp, #0
 800d59a:	60f8      	str	r0, [r7, #12]
 800d59c:	60b9      	str	r1, [r7, #8]
 800d59e:	4613      	mov	r3, r2
 800d5a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d5a6:	2b20      	cmp	r3, #32
 800d5a8:	d142      	bne.n	800d630 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d5aa:	68bb      	ldr	r3, [r7, #8]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d002      	beq.n	800d5b6 <HAL_UART_Receive_IT+0x22>
 800d5b0:	88fb      	ldrh	r3, [r7, #6]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d101      	bne.n	800d5ba <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800d5b6:	2301      	movs	r3, #1
 800d5b8:	e03b      	b.n	800d632 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800d5c0:	2b01      	cmp	r3, #1
 800d5c2:	d101      	bne.n	800d5c8 <HAL_UART_Receive_IT+0x34>
 800d5c4:	2302      	movs	r3, #2
 800d5c6:	e034      	b.n	800d632 <HAL_UART_Receive_IT+0x9e>
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	2201      	movs	r2, #1
 800d5cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	4a18      	ldr	r2, [pc, #96]	; (800d63c <HAL_UART_Receive_IT+0xa8>)
 800d5dc:	4293      	cmp	r3, r2
 800d5de:	d01f      	beq.n	800d620 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	685b      	ldr	r3, [r3, #4]
 800d5e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d018      	beq.n	800d620 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5f4:	697b      	ldr	r3, [r7, #20]
 800d5f6:	e853 3f00 	ldrex	r3, [r3]
 800d5fa:	613b      	str	r3, [r7, #16]
   return(result);
 800d5fc:	693b      	ldr	r3, [r7, #16]
 800d5fe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d602:	627b      	str	r3, [r7, #36]	; 0x24
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	461a      	mov	r2, r3
 800d60a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d60c:	623b      	str	r3, [r7, #32]
 800d60e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d610:	69f9      	ldr	r1, [r7, #28]
 800d612:	6a3a      	ldr	r2, [r7, #32]
 800d614:	e841 2300 	strex	r3, r2, [r1]
 800d618:	61bb      	str	r3, [r7, #24]
   return(result);
 800d61a:	69bb      	ldr	r3, [r7, #24]
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d1e6      	bne.n	800d5ee <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d620:	88fb      	ldrh	r3, [r7, #6]
 800d622:	461a      	mov	r2, r3
 800d624:	68b9      	ldr	r1, [r7, #8]
 800d626:	68f8      	ldr	r0, [r7, #12]
 800d628:	f000 fffa 	bl	800e620 <UART_Start_Receive_IT>
 800d62c:	4603      	mov	r3, r0
 800d62e:	e000      	b.n	800d632 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800d630:	2302      	movs	r3, #2
  }
}
 800d632:	4618      	mov	r0, r3
 800d634:	3728      	adds	r7, #40	; 0x28
 800d636:	46bd      	mov	sp, r7
 800d638:	bd80      	pop	{r7, pc}
 800d63a:	bf00      	nop
 800d63c:	40008000 	.word	0x40008000

0800d640 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d640:	b580      	push	{r7, lr}
 800d642:	b08a      	sub	sp, #40	; 0x28
 800d644:	af00      	add	r7, sp, #0
 800d646:	60f8      	str	r0, [r7, #12]
 800d648:	60b9      	str	r1, [r7, #8]
 800d64a:	4613      	mov	r3, r2
 800d64c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d652:	2b20      	cmp	r3, #32
 800d654:	d178      	bne.n	800d748 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800d656:	68bb      	ldr	r3, [r7, #8]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d002      	beq.n	800d662 <HAL_UART_Transmit_DMA+0x22>
 800d65c:	88fb      	ldrh	r3, [r7, #6]
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d101      	bne.n	800d666 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800d662:	2301      	movs	r3, #1
 800d664:	e071      	b.n	800d74a <HAL_UART_Transmit_DMA+0x10a>
    }

    __HAL_LOCK(huart);
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800d66c:	2b01      	cmp	r3, #1
 800d66e:	d101      	bne.n	800d674 <HAL_UART_Transmit_DMA+0x34>
 800d670:	2302      	movs	r3, #2
 800d672:	e06a      	b.n	800d74a <HAL_UART_Transmit_DMA+0x10a>
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	2201      	movs	r2, #1
 800d678:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	68ba      	ldr	r2, [r7, #8]
 800d680:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	88fa      	ldrh	r2, [r7, #6]
 800d686:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	88fa      	ldrh	r2, [r7, #6]
 800d68e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	2200      	movs	r2, #0
 800d696:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	2221      	movs	r2, #33	; 0x21
 800d69e:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d02b      	beq.n	800d700 <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6ac:	4a29      	ldr	r2, [pc, #164]	; (800d754 <HAL_UART_Transmit_DMA+0x114>)
 800d6ae:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6b4:	4a28      	ldr	r2, [pc, #160]	; (800d758 <HAL_UART_Transmit_DMA+0x118>)
 800d6b6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6bc:	4a27      	ldr	r2, [pc, #156]	; (800d75c <HAL_UART_Transmit_DMA+0x11c>)
 800d6be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6c4:	2200      	movs	r2, #0
 800d6c6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d6d0:	4619      	mov	r1, r3
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	3328      	adds	r3, #40	; 0x28
 800d6d8:	461a      	mov	r2, r3
 800d6da:	88fb      	ldrh	r3, [r7, #6]
 800d6dc:	f7f9 fe64 	bl	80073a8 <HAL_DMA_Start_IT>
 800d6e0:	4603      	mov	r3, r0
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d00c      	beq.n	800d700 <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	2210      	movs	r2, #16
 800d6ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	2220      	movs	r2, #32
 800d6fa:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 800d6fc:	2301      	movs	r3, #1
 800d6fe:	e024      	b.n	800d74a <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	2240      	movs	r2, #64	; 0x40
 800d706:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	2200      	movs	r2, #0
 800d70c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	3308      	adds	r3, #8
 800d716:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d718:	697b      	ldr	r3, [r7, #20]
 800d71a:	e853 3f00 	ldrex	r3, [r3]
 800d71e:	613b      	str	r3, [r7, #16]
   return(result);
 800d720:	693b      	ldr	r3, [r7, #16]
 800d722:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d726:	627b      	str	r3, [r7, #36]	; 0x24
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	3308      	adds	r3, #8
 800d72e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d730:	623a      	str	r2, [r7, #32]
 800d732:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d734:	69f9      	ldr	r1, [r7, #28]
 800d736:	6a3a      	ldr	r2, [r7, #32]
 800d738:	e841 2300 	strex	r3, r2, [r1]
 800d73c:	61bb      	str	r3, [r7, #24]
   return(result);
 800d73e:	69bb      	ldr	r3, [r7, #24]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d1e5      	bne.n	800d710 <HAL_UART_Transmit_DMA+0xd0>

    return HAL_OK;
 800d744:	2300      	movs	r3, #0
 800d746:	e000      	b.n	800d74a <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800d748:	2302      	movs	r3, #2
  }
}
 800d74a:	4618      	mov	r0, r3
 800d74c:	3728      	adds	r7, #40	; 0x28
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}
 800d752:	bf00      	nop
 800d754:	0800e8c7 	.word	0x0800e8c7
 800d758:	0800e961 	.word	0x0800e961
 800d75c:	0800e97d 	.word	0x0800e97d

0800d760 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d760:	b580      	push	{r7, lr}
 800d762:	b0ba      	sub	sp, #232	; 0xe8
 800d764:	af00      	add	r7, sp, #0
 800d766:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	69db      	ldr	r3, [r3, #28]
 800d76e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	689b      	ldr	r3, [r3, #8]
 800d782:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d786:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800d78a:	f640 030f 	movw	r3, #2063	; 0x80f
 800d78e:	4013      	ands	r3, r2
 800d790:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800d794:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d115      	bne.n	800d7c8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800d79c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d7a0:	f003 0320 	and.w	r3, r3, #32
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d00f      	beq.n	800d7c8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800d7a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d7ac:	f003 0320 	and.w	r3, r3, #32
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d009      	beq.n	800d7c8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	f000 82a6 	beq.w	800dd0a <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d7c2:	6878      	ldr	r0, [r7, #4]
 800d7c4:	4798      	blx	r3
      }
      return;
 800d7c6:	e2a0      	b.n	800dd0a <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800d7c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	f000 8117 	beq.w	800da00 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800d7d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d7d6:	f003 0301 	and.w	r3, r3, #1
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d106      	bne.n	800d7ec <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800d7de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800d7e2:	4b85      	ldr	r3, [pc, #532]	; (800d9f8 <HAL_UART_IRQHandler+0x298>)
 800d7e4:	4013      	ands	r3, r2
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	f000 810a 	beq.w	800da00 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d7ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d7f0:	f003 0301 	and.w	r3, r3, #1
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d011      	beq.n	800d81c <HAL_UART_IRQHandler+0xbc>
 800d7f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d7fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d800:	2b00      	cmp	r3, #0
 800d802:	d00b      	beq.n	800d81c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	2201      	movs	r2, #1
 800d80a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d812:	f043 0201 	orr.w	r2, r3, #1
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d81c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d820:	f003 0302 	and.w	r3, r3, #2
 800d824:	2b00      	cmp	r3, #0
 800d826:	d011      	beq.n	800d84c <HAL_UART_IRQHandler+0xec>
 800d828:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d82c:	f003 0301 	and.w	r3, r3, #1
 800d830:	2b00      	cmp	r3, #0
 800d832:	d00b      	beq.n	800d84c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	2202      	movs	r2, #2
 800d83a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d842:	f043 0204 	orr.w	r2, r3, #4
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d84c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d850:	f003 0304 	and.w	r3, r3, #4
 800d854:	2b00      	cmp	r3, #0
 800d856:	d011      	beq.n	800d87c <HAL_UART_IRQHandler+0x11c>
 800d858:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d85c:	f003 0301 	and.w	r3, r3, #1
 800d860:	2b00      	cmp	r3, #0
 800d862:	d00b      	beq.n	800d87c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	2204      	movs	r2, #4
 800d86a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d872:	f043 0202 	orr.w	r2, r3, #2
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d87c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d880:	f003 0308 	and.w	r3, r3, #8
 800d884:	2b00      	cmp	r3, #0
 800d886:	d017      	beq.n	800d8b8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800d888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d88c:	f003 0320 	and.w	r3, r3, #32
 800d890:	2b00      	cmp	r3, #0
 800d892:	d105      	bne.n	800d8a0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800d894:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d898:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d00b      	beq.n	800d8b8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	681b      	ldr	r3, [r3, #0]
 800d8a4:	2208      	movs	r2, #8
 800d8a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d8ae:	f043 0208 	orr.w	r2, r3, #8
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d8b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d8bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d012      	beq.n	800d8ea <HAL_UART_IRQHandler+0x18a>
 800d8c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d8c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d00c      	beq.n	800d8ea <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d8d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d8e0:	f043 0220 	orr.w	r2, r3, #32
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	f000 820c 	beq.w	800dd0e <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800d8f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d8fa:	f003 0320 	and.w	r3, r3, #32
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d00d      	beq.n	800d91e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800d902:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d906:	f003 0320 	and.w	r3, r3, #32
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d007      	beq.n	800d91e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d912:	2b00      	cmp	r3, #0
 800d914:	d003      	beq.n	800d91e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d91a:	6878      	ldr	r0, [r7, #4]
 800d91c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d924:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	689b      	ldr	r3, [r3, #8]
 800d92e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d932:	2b40      	cmp	r3, #64	; 0x40
 800d934:	d005      	beq.n	800d942 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d936:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d93a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d04f      	beq.n	800d9e2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d942:	6878      	ldr	r0, [r7, #4]
 800d944:	f000 ff5c 	bl	800e800 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	689b      	ldr	r3, [r3, #8]
 800d94e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d952:	2b40      	cmp	r3, #64	; 0x40
 800d954:	d141      	bne.n	800d9da <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	3308      	adds	r3, #8
 800d95c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d960:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d964:	e853 3f00 	ldrex	r3, [r3]
 800d968:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800d96c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d970:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d974:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	3308      	adds	r3, #8
 800d97e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800d982:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800d986:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d98a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800d98e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800d992:	e841 2300 	strex	r3, r2, [r1]
 800d996:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800d99a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d1d9      	bne.n	800d956 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d013      	beq.n	800d9d2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9ae:	4a13      	ldr	r2, [pc, #76]	; (800d9fc <HAL_UART_IRQHandler+0x29c>)
 800d9b0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9b6:	4618      	mov	r0, r3
 800d9b8:	f7f9 fd94 	bl	80074e4 <HAL_DMA_Abort_IT>
 800d9bc:	4603      	mov	r3, r0
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d017      	beq.n	800d9f2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9c8:	687a      	ldr	r2, [r7, #4]
 800d9ca:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800d9cc:	4610      	mov	r0, r2
 800d9ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9d0:	e00f      	b.n	800d9f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d9d2:	6878      	ldr	r0, [r7, #4]
 800d9d4:	f7f6 feee 	bl	80047b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9d8:	e00b      	b.n	800d9f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d9da:	6878      	ldr	r0, [r7, #4]
 800d9dc:	f7f6 feea 	bl	80047b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9e0:	e007      	b.n	800d9f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d9e2:	6878      	ldr	r0, [r7, #4]
 800d9e4:	f7f6 fee6 	bl	80047b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	2200      	movs	r2, #0
 800d9ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800d9f0:	e18d      	b.n	800dd0e <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9f2:	bf00      	nop
    return;
 800d9f4:	e18b      	b.n	800dd0e <HAL_UART_IRQHandler+0x5ae>
 800d9f6:	bf00      	nop
 800d9f8:	04000120 	.word	0x04000120
 800d9fc:	0800e9f9 	.word	0x0800e9f9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800da04:	2b01      	cmp	r3, #1
 800da06:	f040 8146 	bne.w	800dc96 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800da0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800da0e:	f003 0310 	and.w	r3, r3, #16
 800da12:	2b00      	cmp	r3, #0
 800da14:	f000 813f 	beq.w	800dc96 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800da18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800da1c:	f003 0310 	and.w	r3, r3, #16
 800da20:	2b00      	cmp	r3, #0
 800da22:	f000 8138 	beq.w	800dc96 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	2210      	movs	r2, #16
 800da2c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	689b      	ldr	r3, [r3, #8]
 800da34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da38:	2b40      	cmp	r3, #64	; 0x40
 800da3a:	f040 80b4 	bne.w	800dba6 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	685b      	ldr	r3, [r3, #4]
 800da46:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800da4a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800da4e:	2b00      	cmp	r3, #0
 800da50:	f000 815f 	beq.w	800dd12 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800da5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800da5e:	429a      	cmp	r2, r3
 800da60:	f080 8157 	bcs.w	800dd12 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800da6a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	f003 0320 	and.w	r3, r3, #32
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	f040 8085 	bne.w	800db8a <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da88:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800da8c:	e853 3f00 	ldrex	r3, [r3]
 800da90:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800da94:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800da98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800da9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	461a      	mov	r2, r3
 800daa6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800daaa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800daae:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dab2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800dab6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800daba:	e841 2300 	strex	r3, r2, [r1]
 800dabe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800dac2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d1da      	bne.n	800da80 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	3308      	adds	r3, #8
 800dad0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dad2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dad4:	e853 3f00 	ldrex	r3, [r3]
 800dad8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800dada:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800dadc:	f023 0301 	bic.w	r3, r3, #1
 800dae0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	3308      	adds	r3, #8
 800daea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800daee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800daf2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daf4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800daf6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800dafa:	e841 2300 	strex	r3, r2, [r1]
 800dafe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800db00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800db02:	2b00      	cmp	r3, #0
 800db04:	d1e1      	bne.n	800daca <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	3308      	adds	r3, #8
 800db0c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800db10:	e853 3f00 	ldrex	r3, [r3]
 800db14:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800db16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800db18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800db1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	3308      	adds	r3, #8
 800db26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800db2a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800db2c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db2e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800db30:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800db32:	e841 2300 	strex	r3, r2, [r1]
 800db36:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800db38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d1e3      	bne.n	800db06 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	2220      	movs	r2, #32
 800db42:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	2200      	movs	r2, #0
 800db48:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db52:	e853 3f00 	ldrex	r3, [r3]
 800db56:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800db58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800db5a:	f023 0310 	bic.w	r3, r3, #16
 800db5e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	461a      	mov	r2, r3
 800db68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800db6c:	65bb      	str	r3, [r7, #88]	; 0x58
 800db6e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db70:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800db72:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800db74:	e841 2300 	strex	r3, r2, [r1]
 800db78:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800db7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d1e4      	bne.n	800db4a <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db84:	4618      	mov	r0, r3
 800db86:	f7f9 fc6f 	bl	8007468 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800db96:	b29b      	uxth	r3, r3
 800db98:	1ad3      	subs	r3, r2, r3
 800db9a:	b29b      	uxth	r3, r3
 800db9c:	4619      	mov	r1, r3
 800db9e:	6878      	ldr	r0, [r7, #4]
 800dba0:	f000 f8ca 	bl	800dd38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dba4:	e0b5      	b.n	800dd12 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800dbb2:	b29b      	uxth	r3, r3
 800dbb4:	1ad3      	subs	r3, r2, r3
 800dbb6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800dbc0:	b29b      	uxth	r3, r3
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	f000 80a7 	beq.w	800dd16 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800dbc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	f000 80a2 	beq.w	800dd16 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbda:	e853 3f00 	ldrex	r3, [r3]
 800dbde:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800dbe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dbe2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800dbe6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	461a      	mov	r2, r3
 800dbf0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800dbf4:	647b      	str	r3, [r7, #68]	; 0x44
 800dbf6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbf8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dbfa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dbfc:	e841 2300 	strex	r3, r2, [r1]
 800dc00:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800dc02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d1e4      	bne.n	800dbd2 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	3308      	adds	r3, #8
 800dc0e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc12:	e853 3f00 	ldrex	r3, [r3]
 800dc16:	623b      	str	r3, [r7, #32]
   return(result);
 800dc18:	6a3b      	ldr	r3, [r7, #32]
 800dc1a:	f023 0301 	bic.w	r3, r3, #1
 800dc1e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	3308      	adds	r3, #8
 800dc28:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800dc2c:	633a      	str	r2, [r7, #48]	; 0x30
 800dc2e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc30:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dc32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dc34:	e841 2300 	strex	r3, r2, [r1]
 800dc38:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800dc3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d1e3      	bne.n	800dc08 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	2220      	movs	r2, #32
 800dc44:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	2200      	movs	r2, #0
 800dc4a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	2200      	movs	r2, #0
 800dc50:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc58:	693b      	ldr	r3, [r7, #16]
 800dc5a:	e853 3f00 	ldrex	r3, [r3]
 800dc5e:	60fb      	str	r3, [r7, #12]
   return(result);
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	f023 0310 	bic.w	r3, r3, #16
 800dc66:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	461a      	mov	r2, r3
 800dc70:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800dc74:	61fb      	str	r3, [r7, #28]
 800dc76:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc78:	69b9      	ldr	r1, [r7, #24]
 800dc7a:	69fa      	ldr	r2, [r7, #28]
 800dc7c:	e841 2300 	strex	r3, r2, [r1]
 800dc80:	617b      	str	r3, [r7, #20]
   return(result);
 800dc82:	697b      	ldr	r3, [r7, #20]
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d1e4      	bne.n	800dc52 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800dc88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800dc8c:	4619      	mov	r1, r3
 800dc8e:	6878      	ldr	r0, [r7, #4]
 800dc90:	f000 f852 	bl	800dd38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dc94:	e03f      	b.n	800dd16 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800dc96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d00e      	beq.n	800dcc0 <HAL_UART_IRQHandler+0x560>
 800dca2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dca6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d008      	beq.n	800dcc0 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800dcb6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800dcb8:	6878      	ldr	r0, [r7, #4]
 800dcba:	f001 f83d 	bl	800ed38 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dcbe:	e02d      	b.n	800dd1c <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800dcc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dcc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d00e      	beq.n	800dcea <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800dccc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dcd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d008      	beq.n	800dcea <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d01c      	beq.n	800dd1a <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dce4:	6878      	ldr	r0, [r7, #4]
 800dce6:	4798      	blx	r3
    }
    return;
 800dce8:	e017      	b.n	800dd1a <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800dcea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dcee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d012      	beq.n	800dd1c <HAL_UART_IRQHandler+0x5bc>
 800dcf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dcfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d00c      	beq.n	800dd1c <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800dd02:	6878      	ldr	r0, [r7, #4]
 800dd04:	f000 fe8e 	bl	800ea24 <UART_EndTransmit_IT>
    return;
 800dd08:	e008      	b.n	800dd1c <HAL_UART_IRQHandler+0x5bc>
      return;
 800dd0a:	bf00      	nop
 800dd0c:	e006      	b.n	800dd1c <HAL_UART_IRQHandler+0x5bc>
    return;
 800dd0e:	bf00      	nop
 800dd10:	e004      	b.n	800dd1c <HAL_UART_IRQHandler+0x5bc>
      return;
 800dd12:	bf00      	nop
 800dd14:	e002      	b.n	800dd1c <HAL_UART_IRQHandler+0x5bc>
      return;
 800dd16:	bf00      	nop
 800dd18:	e000      	b.n	800dd1c <HAL_UART_IRQHandler+0x5bc>
    return;
 800dd1a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800dd1c:	37e8      	adds	r7, #232	; 0xe8
 800dd1e:	46bd      	mov	sp, r7
 800dd20:	bd80      	pop	{r7, pc}
 800dd22:	bf00      	nop

0800dd24 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800dd24:	b480      	push	{r7}
 800dd26:	b083      	sub	sp, #12
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800dd2c:	bf00      	nop
 800dd2e:	370c      	adds	r7, #12
 800dd30:	46bd      	mov	sp, r7
 800dd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd36:	4770      	bx	lr

0800dd38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800dd38:	b480      	push	{r7}
 800dd3a:	b083      	sub	sp, #12
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	6078      	str	r0, [r7, #4]
 800dd40:	460b      	mov	r3, r1
 800dd42:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800dd44:	bf00      	nop
 800dd46:	370c      	adds	r7, #12
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd4e:	4770      	bx	lr

0800dd50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dd50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dd54:	b08a      	sub	sp, #40	; 0x28
 800dd56:	af00      	add	r7, sp, #0
 800dd58:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	689a      	ldr	r2, [r3, #8]
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	691b      	ldr	r3, [r3, #16]
 800dd68:	431a      	orrs	r2, r3
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	695b      	ldr	r3, [r3, #20]
 800dd6e:	431a      	orrs	r2, r3
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	69db      	ldr	r3, [r3, #28]
 800dd74:	4313      	orrs	r3, r2
 800dd76:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	681a      	ldr	r2, [r3, #0]
 800dd7e:	4ba4      	ldr	r3, [pc, #656]	; (800e010 <UART_SetConfig+0x2c0>)
 800dd80:	4013      	ands	r3, r2
 800dd82:	68fa      	ldr	r2, [r7, #12]
 800dd84:	6812      	ldr	r2, [r2, #0]
 800dd86:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800dd88:	430b      	orrs	r3, r1
 800dd8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	685b      	ldr	r3, [r3, #4]
 800dd92:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	68da      	ldr	r2, [r3, #12]
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	430a      	orrs	r2, r1
 800dda0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	699b      	ldr	r3, [r3, #24]
 800dda6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	4a99      	ldr	r2, [pc, #612]	; (800e014 <UART_SetConfig+0x2c4>)
 800ddae:	4293      	cmp	r3, r2
 800ddb0:	d004      	beq.n	800ddbc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	6a1b      	ldr	r3, [r3, #32]
 800ddb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ddb8:	4313      	orrs	r3, r2
 800ddba:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	689b      	ldr	r3, [r3, #8]
 800ddc2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ddcc:	430a      	orrs	r2, r1
 800ddce:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	4a90      	ldr	r2, [pc, #576]	; (800e018 <UART_SetConfig+0x2c8>)
 800ddd6:	4293      	cmp	r3, r2
 800ddd8:	d126      	bne.n	800de28 <UART_SetConfig+0xd8>
 800ddda:	4b90      	ldr	r3, [pc, #576]	; (800e01c <UART_SetConfig+0x2cc>)
 800dddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dde0:	f003 0303 	and.w	r3, r3, #3
 800dde4:	2b03      	cmp	r3, #3
 800dde6:	d81b      	bhi.n	800de20 <UART_SetConfig+0xd0>
 800dde8:	a201      	add	r2, pc, #4	; (adr r2, 800ddf0 <UART_SetConfig+0xa0>)
 800ddea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddee:	bf00      	nop
 800ddf0:	0800de01 	.word	0x0800de01
 800ddf4:	0800de11 	.word	0x0800de11
 800ddf8:	0800de09 	.word	0x0800de09
 800ddfc:	0800de19 	.word	0x0800de19
 800de00:	2301      	movs	r3, #1
 800de02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de06:	e116      	b.n	800e036 <UART_SetConfig+0x2e6>
 800de08:	2302      	movs	r3, #2
 800de0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de0e:	e112      	b.n	800e036 <UART_SetConfig+0x2e6>
 800de10:	2304      	movs	r3, #4
 800de12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de16:	e10e      	b.n	800e036 <UART_SetConfig+0x2e6>
 800de18:	2308      	movs	r3, #8
 800de1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de1e:	e10a      	b.n	800e036 <UART_SetConfig+0x2e6>
 800de20:	2310      	movs	r3, #16
 800de22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de26:	e106      	b.n	800e036 <UART_SetConfig+0x2e6>
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	4a7c      	ldr	r2, [pc, #496]	; (800e020 <UART_SetConfig+0x2d0>)
 800de2e:	4293      	cmp	r3, r2
 800de30:	d138      	bne.n	800dea4 <UART_SetConfig+0x154>
 800de32:	4b7a      	ldr	r3, [pc, #488]	; (800e01c <UART_SetConfig+0x2cc>)
 800de34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de38:	f003 030c 	and.w	r3, r3, #12
 800de3c:	2b0c      	cmp	r3, #12
 800de3e:	d82d      	bhi.n	800de9c <UART_SetConfig+0x14c>
 800de40:	a201      	add	r2, pc, #4	; (adr r2, 800de48 <UART_SetConfig+0xf8>)
 800de42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de46:	bf00      	nop
 800de48:	0800de7d 	.word	0x0800de7d
 800de4c:	0800de9d 	.word	0x0800de9d
 800de50:	0800de9d 	.word	0x0800de9d
 800de54:	0800de9d 	.word	0x0800de9d
 800de58:	0800de8d 	.word	0x0800de8d
 800de5c:	0800de9d 	.word	0x0800de9d
 800de60:	0800de9d 	.word	0x0800de9d
 800de64:	0800de9d 	.word	0x0800de9d
 800de68:	0800de85 	.word	0x0800de85
 800de6c:	0800de9d 	.word	0x0800de9d
 800de70:	0800de9d 	.word	0x0800de9d
 800de74:	0800de9d 	.word	0x0800de9d
 800de78:	0800de95 	.word	0x0800de95
 800de7c:	2300      	movs	r3, #0
 800de7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de82:	e0d8      	b.n	800e036 <UART_SetConfig+0x2e6>
 800de84:	2302      	movs	r3, #2
 800de86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de8a:	e0d4      	b.n	800e036 <UART_SetConfig+0x2e6>
 800de8c:	2304      	movs	r3, #4
 800de8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de92:	e0d0      	b.n	800e036 <UART_SetConfig+0x2e6>
 800de94:	2308      	movs	r3, #8
 800de96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800de9a:	e0cc      	b.n	800e036 <UART_SetConfig+0x2e6>
 800de9c:	2310      	movs	r3, #16
 800de9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dea2:	e0c8      	b.n	800e036 <UART_SetConfig+0x2e6>
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	4a5e      	ldr	r2, [pc, #376]	; (800e024 <UART_SetConfig+0x2d4>)
 800deaa:	4293      	cmp	r3, r2
 800deac:	d125      	bne.n	800defa <UART_SetConfig+0x1aa>
 800deae:	4b5b      	ldr	r3, [pc, #364]	; (800e01c <UART_SetConfig+0x2cc>)
 800deb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800deb4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800deb8:	2b30      	cmp	r3, #48	; 0x30
 800deba:	d016      	beq.n	800deea <UART_SetConfig+0x19a>
 800debc:	2b30      	cmp	r3, #48	; 0x30
 800debe:	d818      	bhi.n	800def2 <UART_SetConfig+0x1a2>
 800dec0:	2b20      	cmp	r3, #32
 800dec2:	d00a      	beq.n	800deda <UART_SetConfig+0x18a>
 800dec4:	2b20      	cmp	r3, #32
 800dec6:	d814      	bhi.n	800def2 <UART_SetConfig+0x1a2>
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d002      	beq.n	800ded2 <UART_SetConfig+0x182>
 800decc:	2b10      	cmp	r3, #16
 800dece:	d008      	beq.n	800dee2 <UART_SetConfig+0x192>
 800ded0:	e00f      	b.n	800def2 <UART_SetConfig+0x1a2>
 800ded2:	2300      	movs	r3, #0
 800ded4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ded8:	e0ad      	b.n	800e036 <UART_SetConfig+0x2e6>
 800deda:	2302      	movs	r3, #2
 800dedc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dee0:	e0a9      	b.n	800e036 <UART_SetConfig+0x2e6>
 800dee2:	2304      	movs	r3, #4
 800dee4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dee8:	e0a5      	b.n	800e036 <UART_SetConfig+0x2e6>
 800deea:	2308      	movs	r3, #8
 800deec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800def0:	e0a1      	b.n	800e036 <UART_SetConfig+0x2e6>
 800def2:	2310      	movs	r3, #16
 800def4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800def8:	e09d      	b.n	800e036 <UART_SetConfig+0x2e6>
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	4a4a      	ldr	r2, [pc, #296]	; (800e028 <UART_SetConfig+0x2d8>)
 800df00:	4293      	cmp	r3, r2
 800df02:	d125      	bne.n	800df50 <UART_SetConfig+0x200>
 800df04:	4b45      	ldr	r3, [pc, #276]	; (800e01c <UART_SetConfig+0x2cc>)
 800df06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df0a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800df0e:	2bc0      	cmp	r3, #192	; 0xc0
 800df10:	d016      	beq.n	800df40 <UART_SetConfig+0x1f0>
 800df12:	2bc0      	cmp	r3, #192	; 0xc0
 800df14:	d818      	bhi.n	800df48 <UART_SetConfig+0x1f8>
 800df16:	2b80      	cmp	r3, #128	; 0x80
 800df18:	d00a      	beq.n	800df30 <UART_SetConfig+0x1e0>
 800df1a:	2b80      	cmp	r3, #128	; 0x80
 800df1c:	d814      	bhi.n	800df48 <UART_SetConfig+0x1f8>
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d002      	beq.n	800df28 <UART_SetConfig+0x1d8>
 800df22:	2b40      	cmp	r3, #64	; 0x40
 800df24:	d008      	beq.n	800df38 <UART_SetConfig+0x1e8>
 800df26:	e00f      	b.n	800df48 <UART_SetConfig+0x1f8>
 800df28:	2300      	movs	r3, #0
 800df2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800df2e:	e082      	b.n	800e036 <UART_SetConfig+0x2e6>
 800df30:	2302      	movs	r3, #2
 800df32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800df36:	e07e      	b.n	800e036 <UART_SetConfig+0x2e6>
 800df38:	2304      	movs	r3, #4
 800df3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800df3e:	e07a      	b.n	800e036 <UART_SetConfig+0x2e6>
 800df40:	2308      	movs	r3, #8
 800df42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800df46:	e076      	b.n	800e036 <UART_SetConfig+0x2e6>
 800df48:	2310      	movs	r3, #16
 800df4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800df4e:	e072      	b.n	800e036 <UART_SetConfig+0x2e6>
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	4a35      	ldr	r2, [pc, #212]	; (800e02c <UART_SetConfig+0x2dc>)
 800df56:	4293      	cmp	r3, r2
 800df58:	d12a      	bne.n	800dfb0 <UART_SetConfig+0x260>
 800df5a:	4b30      	ldr	r3, [pc, #192]	; (800e01c <UART_SetConfig+0x2cc>)
 800df5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800df64:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800df68:	d01a      	beq.n	800dfa0 <UART_SetConfig+0x250>
 800df6a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800df6e:	d81b      	bhi.n	800dfa8 <UART_SetConfig+0x258>
 800df70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800df74:	d00c      	beq.n	800df90 <UART_SetConfig+0x240>
 800df76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800df7a:	d815      	bhi.n	800dfa8 <UART_SetConfig+0x258>
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d003      	beq.n	800df88 <UART_SetConfig+0x238>
 800df80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800df84:	d008      	beq.n	800df98 <UART_SetConfig+0x248>
 800df86:	e00f      	b.n	800dfa8 <UART_SetConfig+0x258>
 800df88:	2300      	movs	r3, #0
 800df8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800df8e:	e052      	b.n	800e036 <UART_SetConfig+0x2e6>
 800df90:	2302      	movs	r3, #2
 800df92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800df96:	e04e      	b.n	800e036 <UART_SetConfig+0x2e6>
 800df98:	2304      	movs	r3, #4
 800df9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800df9e:	e04a      	b.n	800e036 <UART_SetConfig+0x2e6>
 800dfa0:	2308      	movs	r3, #8
 800dfa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dfa6:	e046      	b.n	800e036 <UART_SetConfig+0x2e6>
 800dfa8:	2310      	movs	r3, #16
 800dfaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dfae:	e042      	b.n	800e036 <UART_SetConfig+0x2e6>
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	4a17      	ldr	r2, [pc, #92]	; (800e014 <UART_SetConfig+0x2c4>)
 800dfb6:	4293      	cmp	r3, r2
 800dfb8:	d13a      	bne.n	800e030 <UART_SetConfig+0x2e0>
 800dfba:	4b18      	ldr	r3, [pc, #96]	; (800e01c <UART_SetConfig+0x2cc>)
 800dfbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dfc0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800dfc4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800dfc8:	d01a      	beq.n	800e000 <UART_SetConfig+0x2b0>
 800dfca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800dfce:	d81b      	bhi.n	800e008 <UART_SetConfig+0x2b8>
 800dfd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dfd4:	d00c      	beq.n	800dff0 <UART_SetConfig+0x2a0>
 800dfd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dfda:	d815      	bhi.n	800e008 <UART_SetConfig+0x2b8>
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d003      	beq.n	800dfe8 <UART_SetConfig+0x298>
 800dfe0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dfe4:	d008      	beq.n	800dff8 <UART_SetConfig+0x2a8>
 800dfe6:	e00f      	b.n	800e008 <UART_SetConfig+0x2b8>
 800dfe8:	2300      	movs	r3, #0
 800dfea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dfee:	e022      	b.n	800e036 <UART_SetConfig+0x2e6>
 800dff0:	2302      	movs	r3, #2
 800dff2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dff6:	e01e      	b.n	800e036 <UART_SetConfig+0x2e6>
 800dff8:	2304      	movs	r3, #4
 800dffa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dffe:	e01a      	b.n	800e036 <UART_SetConfig+0x2e6>
 800e000:	2308      	movs	r3, #8
 800e002:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e006:	e016      	b.n	800e036 <UART_SetConfig+0x2e6>
 800e008:	2310      	movs	r3, #16
 800e00a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e00e:	e012      	b.n	800e036 <UART_SetConfig+0x2e6>
 800e010:	efff69f3 	.word	0xefff69f3
 800e014:	40008000 	.word	0x40008000
 800e018:	40013800 	.word	0x40013800
 800e01c:	40021000 	.word	0x40021000
 800e020:	40004400 	.word	0x40004400
 800e024:	40004800 	.word	0x40004800
 800e028:	40004c00 	.word	0x40004c00
 800e02c:	40005000 	.word	0x40005000
 800e030:	2310      	movs	r3, #16
 800e032:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	4a9f      	ldr	r2, [pc, #636]	; (800e2b8 <UART_SetConfig+0x568>)
 800e03c:	4293      	cmp	r3, r2
 800e03e:	d17a      	bne.n	800e136 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e040:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e044:	2b08      	cmp	r3, #8
 800e046:	d824      	bhi.n	800e092 <UART_SetConfig+0x342>
 800e048:	a201      	add	r2, pc, #4	; (adr r2, 800e050 <UART_SetConfig+0x300>)
 800e04a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e04e:	bf00      	nop
 800e050:	0800e075 	.word	0x0800e075
 800e054:	0800e093 	.word	0x0800e093
 800e058:	0800e07d 	.word	0x0800e07d
 800e05c:	0800e093 	.word	0x0800e093
 800e060:	0800e083 	.word	0x0800e083
 800e064:	0800e093 	.word	0x0800e093
 800e068:	0800e093 	.word	0x0800e093
 800e06c:	0800e093 	.word	0x0800e093
 800e070:	0800e08b 	.word	0x0800e08b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e074:	f7fc f85e 	bl	800a134 <HAL_RCC_GetPCLK1Freq>
 800e078:	61f8      	str	r0, [r7, #28]
        break;
 800e07a:	e010      	b.n	800e09e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e07c:	4b8f      	ldr	r3, [pc, #572]	; (800e2bc <UART_SetConfig+0x56c>)
 800e07e:	61fb      	str	r3, [r7, #28]
        break;
 800e080:	e00d      	b.n	800e09e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e082:	f7fb ffbf 	bl	800a004 <HAL_RCC_GetSysClockFreq>
 800e086:	61f8      	str	r0, [r7, #28]
        break;
 800e088:	e009      	b.n	800e09e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e08a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e08e:	61fb      	str	r3, [r7, #28]
        break;
 800e090:	e005      	b.n	800e09e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800e092:	2300      	movs	r3, #0
 800e094:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e096:	2301      	movs	r3, #1
 800e098:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e09c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e09e:	69fb      	ldr	r3, [r7, #28]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	f000 80fb 	beq.w	800e29c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	685a      	ldr	r2, [r3, #4]
 800e0aa:	4613      	mov	r3, r2
 800e0ac:	005b      	lsls	r3, r3, #1
 800e0ae:	4413      	add	r3, r2
 800e0b0:	69fa      	ldr	r2, [r7, #28]
 800e0b2:	429a      	cmp	r2, r3
 800e0b4:	d305      	bcc.n	800e0c2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	685b      	ldr	r3, [r3, #4]
 800e0ba:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e0bc:	69fa      	ldr	r2, [r7, #28]
 800e0be:	429a      	cmp	r2, r3
 800e0c0:	d903      	bls.n	800e0ca <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800e0c2:	2301      	movs	r3, #1
 800e0c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e0c8:	e0e8      	b.n	800e29c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800e0ca:	69fb      	ldr	r3, [r7, #28]
 800e0cc:	2200      	movs	r2, #0
 800e0ce:	461c      	mov	r4, r3
 800e0d0:	4615      	mov	r5, r2
 800e0d2:	f04f 0200 	mov.w	r2, #0
 800e0d6:	f04f 0300 	mov.w	r3, #0
 800e0da:	022b      	lsls	r3, r5, #8
 800e0dc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800e0e0:	0222      	lsls	r2, r4, #8
 800e0e2:	68f9      	ldr	r1, [r7, #12]
 800e0e4:	6849      	ldr	r1, [r1, #4]
 800e0e6:	0849      	lsrs	r1, r1, #1
 800e0e8:	2000      	movs	r0, #0
 800e0ea:	4688      	mov	r8, r1
 800e0ec:	4681      	mov	r9, r0
 800e0ee:	eb12 0a08 	adds.w	sl, r2, r8
 800e0f2:	eb43 0b09 	adc.w	fp, r3, r9
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	685b      	ldr	r3, [r3, #4]
 800e0fa:	2200      	movs	r2, #0
 800e0fc:	603b      	str	r3, [r7, #0]
 800e0fe:	607a      	str	r2, [r7, #4]
 800e100:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e104:	4650      	mov	r0, sl
 800e106:	4659      	mov	r1, fp
 800e108:	f7f2 fe0e 	bl	8000d28 <__aeabi_uldivmod>
 800e10c:	4602      	mov	r2, r0
 800e10e:	460b      	mov	r3, r1
 800e110:	4613      	mov	r3, r2
 800e112:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e114:	69bb      	ldr	r3, [r7, #24]
 800e116:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e11a:	d308      	bcc.n	800e12e <UART_SetConfig+0x3de>
 800e11c:	69bb      	ldr	r3, [r7, #24]
 800e11e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e122:	d204      	bcs.n	800e12e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	69ba      	ldr	r2, [r7, #24]
 800e12a:	60da      	str	r2, [r3, #12]
 800e12c:	e0b6      	b.n	800e29c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800e12e:	2301      	movs	r3, #1
 800e130:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e134:	e0b2      	b.n	800e29c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	69db      	ldr	r3, [r3, #28]
 800e13a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e13e:	d15e      	bne.n	800e1fe <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800e140:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e144:	2b08      	cmp	r3, #8
 800e146:	d828      	bhi.n	800e19a <UART_SetConfig+0x44a>
 800e148:	a201      	add	r2, pc, #4	; (adr r2, 800e150 <UART_SetConfig+0x400>)
 800e14a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e14e:	bf00      	nop
 800e150:	0800e175 	.word	0x0800e175
 800e154:	0800e17d 	.word	0x0800e17d
 800e158:	0800e185 	.word	0x0800e185
 800e15c:	0800e19b 	.word	0x0800e19b
 800e160:	0800e18b 	.word	0x0800e18b
 800e164:	0800e19b 	.word	0x0800e19b
 800e168:	0800e19b 	.word	0x0800e19b
 800e16c:	0800e19b 	.word	0x0800e19b
 800e170:	0800e193 	.word	0x0800e193
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e174:	f7fb ffde 	bl	800a134 <HAL_RCC_GetPCLK1Freq>
 800e178:	61f8      	str	r0, [r7, #28]
        break;
 800e17a:	e014      	b.n	800e1a6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e17c:	f7fb fff0 	bl	800a160 <HAL_RCC_GetPCLK2Freq>
 800e180:	61f8      	str	r0, [r7, #28]
        break;
 800e182:	e010      	b.n	800e1a6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e184:	4b4d      	ldr	r3, [pc, #308]	; (800e2bc <UART_SetConfig+0x56c>)
 800e186:	61fb      	str	r3, [r7, #28]
        break;
 800e188:	e00d      	b.n	800e1a6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e18a:	f7fb ff3b 	bl	800a004 <HAL_RCC_GetSysClockFreq>
 800e18e:	61f8      	str	r0, [r7, #28]
        break;
 800e190:	e009      	b.n	800e1a6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e192:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e196:	61fb      	str	r3, [r7, #28]
        break;
 800e198:	e005      	b.n	800e1a6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800e19a:	2300      	movs	r3, #0
 800e19c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e19e:	2301      	movs	r3, #1
 800e1a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e1a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e1a6:	69fb      	ldr	r3, [r7, #28]
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d077      	beq.n	800e29c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e1ac:	69fb      	ldr	r3, [r7, #28]
 800e1ae:	005a      	lsls	r2, r3, #1
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	685b      	ldr	r3, [r3, #4]
 800e1b4:	085b      	lsrs	r3, r3, #1
 800e1b6:	441a      	add	r2, r3
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	685b      	ldr	r3, [r3, #4]
 800e1bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1c0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e1c2:	69bb      	ldr	r3, [r7, #24]
 800e1c4:	2b0f      	cmp	r3, #15
 800e1c6:	d916      	bls.n	800e1f6 <UART_SetConfig+0x4a6>
 800e1c8:	69bb      	ldr	r3, [r7, #24]
 800e1ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e1ce:	d212      	bcs.n	800e1f6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e1d0:	69bb      	ldr	r3, [r7, #24]
 800e1d2:	b29b      	uxth	r3, r3
 800e1d4:	f023 030f 	bic.w	r3, r3, #15
 800e1d8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e1da:	69bb      	ldr	r3, [r7, #24]
 800e1dc:	085b      	lsrs	r3, r3, #1
 800e1de:	b29b      	uxth	r3, r3
 800e1e0:	f003 0307 	and.w	r3, r3, #7
 800e1e4:	b29a      	uxth	r2, r3
 800e1e6:	8afb      	ldrh	r3, [r7, #22]
 800e1e8:	4313      	orrs	r3, r2
 800e1ea:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	8afa      	ldrh	r2, [r7, #22]
 800e1f2:	60da      	str	r2, [r3, #12]
 800e1f4:	e052      	b.n	800e29c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800e1f6:	2301      	movs	r3, #1
 800e1f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e1fc:	e04e      	b.n	800e29c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e1fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e202:	2b08      	cmp	r3, #8
 800e204:	d827      	bhi.n	800e256 <UART_SetConfig+0x506>
 800e206:	a201      	add	r2, pc, #4	; (adr r2, 800e20c <UART_SetConfig+0x4bc>)
 800e208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e20c:	0800e231 	.word	0x0800e231
 800e210:	0800e239 	.word	0x0800e239
 800e214:	0800e241 	.word	0x0800e241
 800e218:	0800e257 	.word	0x0800e257
 800e21c:	0800e247 	.word	0x0800e247
 800e220:	0800e257 	.word	0x0800e257
 800e224:	0800e257 	.word	0x0800e257
 800e228:	0800e257 	.word	0x0800e257
 800e22c:	0800e24f 	.word	0x0800e24f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e230:	f7fb ff80 	bl	800a134 <HAL_RCC_GetPCLK1Freq>
 800e234:	61f8      	str	r0, [r7, #28]
        break;
 800e236:	e014      	b.n	800e262 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e238:	f7fb ff92 	bl	800a160 <HAL_RCC_GetPCLK2Freq>
 800e23c:	61f8      	str	r0, [r7, #28]
        break;
 800e23e:	e010      	b.n	800e262 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e240:	4b1e      	ldr	r3, [pc, #120]	; (800e2bc <UART_SetConfig+0x56c>)
 800e242:	61fb      	str	r3, [r7, #28]
        break;
 800e244:	e00d      	b.n	800e262 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e246:	f7fb fedd 	bl	800a004 <HAL_RCC_GetSysClockFreq>
 800e24a:	61f8      	str	r0, [r7, #28]
        break;
 800e24c:	e009      	b.n	800e262 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e24e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e252:	61fb      	str	r3, [r7, #28]
        break;
 800e254:	e005      	b.n	800e262 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800e256:	2300      	movs	r3, #0
 800e258:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e25a:	2301      	movs	r3, #1
 800e25c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e260:	bf00      	nop
    }

    if (pclk != 0U)
 800e262:	69fb      	ldr	r3, [r7, #28]
 800e264:	2b00      	cmp	r3, #0
 800e266:	d019      	beq.n	800e29c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	685b      	ldr	r3, [r3, #4]
 800e26c:	085a      	lsrs	r2, r3, #1
 800e26e:	69fb      	ldr	r3, [r7, #28]
 800e270:	441a      	add	r2, r3
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	685b      	ldr	r3, [r3, #4]
 800e276:	fbb2 f3f3 	udiv	r3, r2, r3
 800e27a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e27c:	69bb      	ldr	r3, [r7, #24]
 800e27e:	2b0f      	cmp	r3, #15
 800e280:	d909      	bls.n	800e296 <UART_SetConfig+0x546>
 800e282:	69bb      	ldr	r3, [r7, #24]
 800e284:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e288:	d205      	bcs.n	800e296 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e28a:	69bb      	ldr	r3, [r7, #24]
 800e28c:	b29a      	uxth	r2, r3
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	60da      	str	r2, [r3, #12]
 800e294:	e002      	b.n	800e29c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800e296:	2301      	movs	r3, #1
 800e298:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	2200      	movs	r2, #0
 800e2a0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	2200      	movs	r2, #0
 800e2a6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800e2a8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	3728      	adds	r7, #40	; 0x28
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e2b6:	bf00      	nop
 800e2b8:	40008000 	.word	0x40008000
 800e2bc:	00f42400 	.word	0x00f42400

0800e2c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e2c0:	b480      	push	{r7}
 800e2c2:	b083      	sub	sp, #12
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2cc:	f003 0301 	and.w	r3, r3, #1
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d00a      	beq.n	800e2ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	685b      	ldr	r3, [r3, #4]
 800e2da:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	430a      	orrs	r2, r1
 800e2e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2ee:	f003 0302 	and.w	r3, r3, #2
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d00a      	beq.n	800e30c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	685b      	ldr	r3, [r3, #4]
 800e2fc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	430a      	orrs	r2, r1
 800e30a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e310:	f003 0304 	and.w	r3, r3, #4
 800e314:	2b00      	cmp	r3, #0
 800e316:	d00a      	beq.n	800e32e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	685b      	ldr	r3, [r3, #4]
 800e31e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	430a      	orrs	r2, r1
 800e32c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e332:	f003 0308 	and.w	r3, r3, #8
 800e336:	2b00      	cmp	r3, #0
 800e338:	d00a      	beq.n	800e350 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	685b      	ldr	r3, [r3, #4]
 800e340:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	430a      	orrs	r2, r1
 800e34e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e354:	f003 0310 	and.w	r3, r3, #16
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d00a      	beq.n	800e372 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	689b      	ldr	r3, [r3, #8]
 800e362:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	430a      	orrs	r2, r1
 800e370:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e376:	f003 0320 	and.w	r3, r3, #32
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d00a      	beq.n	800e394 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	689b      	ldr	r3, [r3, #8]
 800e384:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	430a      	orrs	r2, r1
 800e392:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d01a      	beq.n	800e3d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	685b      	ldr	r3, [r3, #4]
 800e3a6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	430a      	orrs	r2, r1
 800e3b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e3ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e3be:	d10a      	bne.n	800e3d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	685b      	ldr	r3, [r3, #4]
 800e3c6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	430a      	orrs	r2, r1
 800e3d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d00a      	beq.n	800e3f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	685b      	ldr	r3, [r3, #4]
 800e3e8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	430a      	orrs	r2, r1
 800e3f6:	605a      	str	r2, [r3, #4]
  }
}
 800e3f8:	bf00      	nop
 800e3fa:	370c      	adds	r7, #12
 800e3fc:	46bd      	mov	sp, r7
 800e3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e402:	4770      	bx	lr

0800e404 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e404:	b580      	push	{r7, lr}
 800e406:	b086      	sub	sp, #24
 800e408:	af02      	add	r7, sp, #8
 800e40a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	2200      	movs	r2, #0
 800e410:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e414:	f7f8 fd7c 	bl	8006f10 <HAL_GetTick>
 800e418:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	f003 0308 	and.w	r3, r3, #8
 800e424:	2b08      	cmp	r3, #8
 800e426:	d10e      	bne.n	800e446 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e428:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e42c:	9300      	str	r3, [sp, #0]
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	2200      	movs	r2, #0
 800e432:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e436:	6878      	ldr	r0, [r7, #4]
 800e438:	f000 f82d 	bl	800e496 <UART_WaitOnFlagUntilTimeout>
 800e43c:	4603      	mov	r3, r0
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d001      	beq.n	800e446 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e442:	2303      	movs	r3, #3
 800e444:	e023      	b.n	800e48e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	f003 0304 	and.w	r3, r3, #4
 800e450:	2b04      	cmp	r3, #4
 800e452:	d10e      	bne.n	800e472 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e454:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e458:	9300      	str	r3, [sp, #0]
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	2200      	movs	r2, #0
 800e45e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e462:	6878      	ldr	r0, [r7, #4]
 800e464:	f000 f817 	bl	800e496 <UART_WaitOnFlagUntilTimeout>
 800e468:	4603      	mov	r3, r0
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d001      	beq.n	800e472 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e46e:	2303      	movs	r3, #3
 800e470:	e00d      	b.n	800e48e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2220      	movs	r2, #32
 800e476:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	2220      	movs	r2, #32
 800e47c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	2200      	movs	r2, #0
 800e482:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	2200      	movs	r2, #0
 800e488:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800e48c:	2300      	movs	r3, #0
}
 800e48e:	4618      	mov	r0, r3
 800e490:	3710      	adds	r7, #16
 800e492:	46bd      	mov	sp, r7
 800e494:	bd80      	pop	{r7, pc}

0800e496 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e496:	b580      	push	{r7, lr}
 800e498:	b09c      	sub	sp, #112	; 0x70
 800e49a:	af00      	add	r7, sp, #0
 800e49c:	60f8      	str	r0, [r7, #12]
 800e49e:	60b9      	str	r1, [r7, #8]
 800e4a0:	603b      	str	r3, [r7, #0]
 800e4a2:	4613      	mov	r3, r2
 800e4a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e4a6:	e0a5      	b.n	800e5f4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e4a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e4aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e4ae:	f000 80a1 	beq.w	800e5f4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e4b2:	f7f8 fd2d 	bl	8006f10 <HAL_GetTick>
 800e4b6:	4602      	mov	r2, r0
 800e4b8:	683b      	ldr	r3, [r7, #0]
 800e4ba:	1ad3      	subs	r3, r2, r3
 800e4bc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e4be:	429a      	cmp	r2, r3
 800e4c0:	d302      	bcc.n	800e4c8 <UART_WaitOnFlagUntilTimeout+0x32>
 800e4c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d13e      	bne.n	800e546 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e4d0:	e853 3f00 	ldrex	r3, [r3]
 800e4d4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800e4d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e4d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e4dc:	667b      	str	r3, [r7, #100]	; 0x64
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	461a      	mov	r2, r3
 800e4e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e4e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e4e8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4ea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e4ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e4ee:	e841 2300 	strex	r3, r2, [r1]
 800e4f2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800e4f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d1e6      	bne.n	800e4c8 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	3308      	adds	r3, #8
 800e500:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e502:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e504:	e853 3f00 	ldrex	r3, [r3]
 800e508:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e50a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e50c:	f023 0301 	bic.w	r3, r3, #1
 800e510:	663b      	str	r3, [r7, #96]	; 0x60
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	3308      	adds	r3, #8
 800e518:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e51a:	64ba      	str	r2, [r7, #72]	; 0x48
 800e51c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e51e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e520:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e522:	e841 2300 	strex	r3, r2, [r1]
 800e526:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e528:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d1e5      	bne.n	800e4fa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	2220      	movs	r2, #32
 800e532:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	2220      	movs	r2, #32
 800e538:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	2200      	movs	r2, #0
 800e53e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800e542:	2303      	movs	r3, #3
 800e544:	e067      	b.n	800e616 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	f003 0304 	and.w	r3, r3, #4
 800e550:	2b00      	cmp	r3, #0
 800e552:	d04f      	beq.n	800e5f4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	69db      	ldr	r3, [r3, #28]
 800e55a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e55e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e562:	d147      	bne.n	800e5f4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e56c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e576:	e853 3f00 	ldrex	r3, [r3]
 800e57a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e57c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e57e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e582:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	461a      	mov	r2, r3
 800e58a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e58c:	637b      	str	r3, [r7, #52]	; 0x34
 800e58e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e590:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e592:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e594:	e841 2300 	strex	r3, r2, [r1]
 800e598:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e59a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d1e6      	bne.n	800e56e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	3308      	adds	r3, #8
 800e5a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5a8:	697b      	ldr	r3, [r7, #20]
 800e5aa:	e853 3f00 	ldrex	r3, [r3]
 800e5ae:	613b      	str	r3, [r7, #16]
   return(result);
 800e5b0:	693b      	ldr	r3, [r7, #16]
 800e5b2:	f023 0301 	bic.w	r3, r3, #1
 800e5b6:	66bb      	str	r3, [r7, #104]	; 0x68
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	3308      	adds	r3, #8
 800e5be:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e5c0:	623a      	str	r2, [r7, #32]
 800e5c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5c4:	69f9      	ldr	r1, [r7, #28]
 800e5c6:	6a3a      	ldr	r2, [r7, #32]
 800e5c8:	e841 2300 	strex	r3, r2, [r1]
 800e5cc:	61bb      	str	r3, [r7, #24]
   return(result);
 800e5ce:	69bb      	ldr	r3, [r7, #24]
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d1e5      	bne.n	800e5a0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	2220      	movs	r2, #32
 800e5d8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	2220      	movs	r2, #32
 800e5de:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	2220      	movs	r2, #32
 800e5e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800e5f0:	2303      	movs	r3, #3
 800e5f2:	e010      	b.n	800e616 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	69da      	ldr	r2, [r3, #28]
 800e5fa:	68bb      	ldr	r3, [r7, #8]
 800e5fc:	4013      	ands	r3, r2
 800e5fe:	68ba      	ldr	r2, [r7, #8]
 800e600:	429a      	cmp	r2, r3
 800e602:	bf0c      	ite	eq
 800e604:	2301      	moveq	r3, #1
 800e606:	2300      	movne	r3, #0
 800e608:	b2db      	uxtb	r3, r3
 800e60a:	461a      	mov	r2, r3
 800e60c:	79fb      	ldrb	r3, [r7, #7]
 800e60e:	429a      	cmp	r2, r3
 800e610:	f43f af4a 	beq.w	800e4a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e614:	2300      	movs	r3, #0
}
 800e616:	4618      	mov	r0, r3
 800e618:	3770      	adds	r7, #112	; 0x70
 800e61a:	46bd      	mov	sp, r7
 800e61c:	bd80      	pop	{r7, pc}
	...

0800e620 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e620:	b480      	push	{r7}
 800e622:	b097      	sub	sp, #92	; 0x5c
 800e624:	af00      	add	r7, sp, #0
 800e626:	60f8      	str	r0, [r7, #12]
 800e628:	60b9      	str	r1, [r7, #8]
 800e62a:	4613      	mov	r3, r2
 800e62c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	68ba      	ldr	r2, [r7, #8]
 800e632:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	88fa      	ldrh	r2, [r7, #6]
 800e638:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	88fa      	ldrh	r2, [r7, #6]
 800e640:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	2200      	movs	r2, #0
 800e648:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	689b      	ldr	r3, [r3, #8]
 800e64e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e652:	d10e      	bne.n	800e672 <UART_Start_Receive_IT+0x52>
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	691b      	ldr	r3, [r3, #16]
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d105      	bne.n	800e668 <UART_Start_Receive_IT+0x48>
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800e662:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e666:	e02d      	b.n	800e6c4 <UART_Start_Receive_IT+0xa4>
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	22ff      	movs	r2, #255	; 0xff
 800e66c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e670:	e028      	b.n	800e6c4 <UART_Start_Receive_IT+0xa4>
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	689b      	ldr	r3, [r3, #8]
 800e676:	2b00      	cmp	r3, #0
 800e678:	d10d      	bne.n	800e696 <UART_Start_Receive_IT+0x76>
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	691b      	ldr	r3, [r3, #16]
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d104      	bne.n	800e68c <UART_Start_Receive_IT+0x6c>
 800e682:	68fb      	ldr	r3, [r7, #12]
 800e684:	22ff      	movs	r2, #255	; 0xff
 800e686:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e68a:	e01b      	b.n	800e6c4 <UART_Start_Receive_IT+0xa4>
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	227f      	movs	r2, #127	; 0x7f
 800e690:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e694:	e016      	b.n	800e6c4 <UART_Start_Receive_IT+0xa4>
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	689b      	ldr	r3, [r3, #8]
 800e69a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e69e:	d10d      	bne.n	800e6bc <UART_Start_Receive_IT+0x9c>
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	691b      	ldr	r3, [r3, #16]
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d104      	bne.n	800e6b2 <UART_Start_Receive_IT+0x92>
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	227f      	movs	r2, #127	; 0x7f
 800e6ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e6b0:	e008      	b.n	800e6c4 <UART_Start_Receive_IT+0xa4>
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	223f      	movs	r2, #63	; 0x3f
 800e6b6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800e6ba:	e003      	b.n	800e6c4 <UART_Start_Receive_IT+0xa4>
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	2200      	movs	r2, #0
 800e6c0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	2200      	movs	r2, #0
 800e6c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	2222      	movs	r2, #34	; 0x22
 800e6d0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	3308      	adds	r3, #8
 800e6d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6dc:	e853 3f00 	ldrex	r3, [r3]
 800e6e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e6e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6e4:	f043 0301 	orr.w	r3, r3, #1
 800e6e8:	657b      	str	r3, [r7, #84]	; 0x54
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	3308      	adds	r3, #8
 800e6f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e6f2:	64ba      	str	r2, [r7, #72]	; 0x48
 800e6f4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6f6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e6f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e6fa:	e841 2300 	strex	r3, r2, [r1]
 800e6fe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e700:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e702:	2b00      	cmp	r3, #0
 800e704:	d1e5      	bne.n	800e6d2 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	689b      	ldr	r3, [r3, #8]
 800e70a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e70e:	d107      	bne.n	800e720 <UART_Start_Receive_IT+0x100>
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	691b      	ldr	r3, [r3, #16]
 800e714:	2b00      	cmp	r3, #0
 800e716:	d103      	bne.n	800e720 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	4a24      	ldr	r2, [pc, #144]	; (800e7ac <UART_Start_Receive_IT+0x18c>)
 800e71c:	665a      	str	r2, [r3, #100]	; 0x64
 800e71e:	e002      	b.n	800e726 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	4a23      	ldr	r2, [pc, #140]	; (800e7b0 <UART_Start_Receive_IT+0x190>)
 800e724:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	2200      	movs	r2, #0
 800e72a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	691b      	ldr	r3, [r3, #16]
 800e732:	2b00      	cmp	r3, #0
 800e734:	d019      	beq.n	800e76a <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e73e:	e853 3f00 	ldrex	r3, [r3]
 800e742:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e746:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800e74a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	461a      	mov	r2, r3
 800e752:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e754:	637b      	str	r3, [r7, #52]	; 0x34
 800e756:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e758:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e75a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e75c:	e841 2300 	strex	r3, r2, [r1]
 800e760:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e764:	2b00      	cmp	r3, #0
 800e766:	d1e6      	bne.n	800e736 <UART_Start_Receive_IT+0x116>
 800e768:	e018      	b.n	800e79c <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e770:	697b      	ldr	r3, [r7, #20]
 800e772:	e853 3f00 	ldrex	r3, [r3]
 800e776:	613b      	str	r3, [r7, #16]
   return(result);
 800e778:	693b      	ldr	r3, [r7, #16]
 800e77a:	f043 0320 	orr.w	r3, r3, #32
 800e77e:	653b      	str	r3, [r7, #80]	; 0x50
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	461a      	mov	r2, r3
 800e786:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e788:	623b      	str	r3, [r7, #32]
 800e78a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e78c:	69f9      	ldr	r1, [r7, #28]
 800e78e:	6a3a      	ldr	r2, [r7, #32]
 800e790:	e841 2300 	strex	r3, r2, [r1]
 800e794:	61bb      	str	r3, [r7, #24]
   return(result);
 800e796:	69bb      	ldr	r3, [r7, #24]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d1e6      	bne.n	800e76a <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800e79c:	2300      	movs	r3, #0
}
 800e79e:	4618      	mov	r0, r3
 800e7a0:	375c      	adds	r7, #92	; 0x5c
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a8:	4770      	bx	lr
 800e7aa:	bf00      	nop
 800e7ac:	0800ebd9 	.word	0x0800ebd9
 800e7b0:	0800ea79 	.word	0x0800ea79

0800e7b4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e7b4:	b480      	push	{r7}
 800e7b6:	b089      	sub	sp, #36	; 0x24
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	e853 3f00 	ldrex	r3, [r3]
 800e7c8:	60bb      	str	r3, [r7, #8]
   return(result);
 800e7ca:	68bb      	ldr	r3, [r7, #8]
 800e7cc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800e7d0:	61fb      	str	r3, [r7, #28]
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	461a      	mov	r2, r3
 800e7d8:	69fb      	ldr	r3, [r7, #28]
 800e7da:	61bb      	str	r3, [r7, #24]
 800e7dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7de:	6979      	ldr	r1, [r7, #20]
 800e7e0:	69ba      	ldr	r2, [r7, #24]
 800e7e2:	e841 2300 	strex	r3, r2, [r1]
 800e7e6:	613b      	str	r3, [r7, #16]
   return(result);
 800e7e8:	693b      	ldr	r3, [r7, #16]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d1e6      	bne.n	800e7bc <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	2220      	movs	r2, #32
 800e7f2:	679a      	str	r2, [r3, #120]	; 0x78
}
 800e7f4:	bf00      	nop
 800e7f6:	3724      	adds	r7, #36	; 0x24
 800e7f8:	46bd      	mov	sp, r7
 800e7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7fe:	4770      	bx	lr

0800e800 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e800:	b480      	push	{r7}
 800e802:	b095      	sub	sp, #84	; 0x54
 800e804:	af00      	add	r7, sp, #0
 800e806:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e80e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e810:	e853 3f00 	ldrex	r3, [r3]
 800e814:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e818:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e81c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	461a      	mov	r2, r3
 800e824:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e826:	643b      	str	r3, [r7, #64]	; 0x40
 800e828:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e82a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e82c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e82e:	e841 2300 	strex	r3, r2, [r1]
 800e832:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e836:	2b00      	cmp	r3, #0
 800e838:	d1e6      	bne.n	800e808 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	3308      	adds	r3, #8
 800e840:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e842:	6a3b      	ldr	r3, [r7, #32]
 800e844:	e853 3f00 	ldrex	r3, [r3]
 800e848:	61fb      	str	r3, [r7, #28]
   return(result);
 800e84a:	69fb      	ldr	r3, [r7, #28]
 800e84c:	f023 0301 	bic.w	r3, r3, #1
 800e850:	64bb      	str	r3, [r7, #72]	; 0x48
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	681b      	ldr	r3, [r3, #0]
 800e856:	3308      	adds	r3, #8
 800e858:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e85a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e85c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e85e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e860:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e862:	e841 2300 	strex	r3, r2, [r1]
 800e866:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d1e5      	bne.n	800e83a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e872:	2b01      	cmp	r3, #1
 800e874:	d118      	bne.n	800e8a8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	e853 3f00 	ldrex	r3, [r3]
 800e882:	60bb      	str	r3, [r7, #8]
   return(result);
 800e884:	68bb      	ldr	r3, [r7, #8]
 800e886:	f023 0310 	bic.w	r3, r3, #16
 800e88a:	647b      	str	r3, [r7, #68]	; 0x44
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	461a      	mov	r2, r3
 800e892:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e894:	61bb      	str	r3, [r7, #24]
 800e896:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e898:	6979      	ldr	r1, [r7, #20]
 800e89a:	69ba      	ldr	r2, [r7, #24]
 800e89c:	e841 2300 	strex	r3, r2, [r1]
 800e8a0:	613b      	str	r3, [r7, #16]
   return(result);
 800e8a2:	693b      	ldr	r3, [r7, #16]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d1e6      	bne.n	800e876 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	2220      	movs	r2, #32
 800e8ac:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	2200      	movs	r2, #0
 800e8b2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	2200      	movs	r2, #0
 800e8b8:	665a      	str	r2, [r3, #100]	; 0x64
}
 800e8ba:	bf00      	nop
 800e8bc:	3754      	adds	r7, #84	; 0x54
 800e8be:	46bd      	mov	sp, r7
 800e8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c4:	4770      	bx	lr

0800e8c6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e8c6:	b580      	push	{r7, lr}
 800e8c8:	b090      	sub	sp, #64	; 0x40
 800e8ca:	af00      	add	r7, sp, #0
 800e8cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e8d2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	f003 0320 	and.w	r3, r3, #32
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d137      	bne.n	800e952 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800e8e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e8e4:	2200      	movs	r2, #0
 800e8e6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e8ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	3308      	adds	r3, #8
 800e8f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8f4:	e853 3f00 	ldrex	r3, [r3]
 800e8f8:	623b      	str	r3, [r7, #32]
   return(result);
 800e8fa:	6a3b      	ldr	r3, [r7, #32]
 800e8fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e900:	63bb      	str	r3, [r7, #56]	; 0x38
 800e902:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	3308      	adds	r3, #8
 800e908:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e90a:	633a      	str	r2, [r7, #48]	; 0x30
 800e90c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e90e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e910:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e912:	e841 2300 	strex	r3, r2, [r1]
 800e916:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d1e5      	bne.n	800e8ea <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e91e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e924:	693b      	ldr	r3, [r7, #16]
 800e926:	e853 3f00 	ldrex	r3, [r3]
 800e92a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e932:	637b      	str	r3, [r7, #52]	; 0x34
 800e934:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	461a      	mov	r2, r3
 800e93a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e93c:	61fb      	str	r3, [r7, #28]
 800e93e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e940:	69b9      	ldr	r1, [r7, #24]
 800e942:	69fa      	ldr	r2, [r7, #28]
 800e944:	e841 2300 	strex	r3, r2, [r1]
 800e948:	617b      	str	r3, [r7, #20]
   return(result);
 800e94a:	697b      	ldr	r3, [r7, #20]
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d1e6      	bne.n	800e91e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e950:	e002      	b.n	800e958 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800e952:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800e954:	f7f5 ff0a 	bl	800476c <HAL_UART_TxCpltCallback>
}
 800e958:	bf00      	nop
 800e95a:	3740      	adds	r7, #64	; 0x40
 800e95c:	46bd      	mov	sp, r7
 800e95e:	bd80      	pop	{r7, pc}

0800e960 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e960:	b580      	push	{r7, lr}
 800e962:	b084      	sub	sp, #16
 800e964:	af00      	add	r7, sp, #0
 800e966:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e96c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e96e:	68f8      	ldr	r0, [r7, #12]
 800e970:	f7ff f9d8 	bl	800dd24 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e974:	bf00      	nop
 800e976:	3710      	adds	r7, #16
 800e978:	46bd      	mov	sp, r7
 800e97a:	bd80      	pop	{r7, pc}

0800e97c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e97c:	b580      	push	{r7, lr}
 800e97e:	b086      	sub	sp, #24
 800e980:	af00      	add	r7, sp, #0
 800e982:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e988:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e98a:	697b      	ldr	r3, [r7, #20]
 800e98c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e98e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e990:	697b      	ldr	r3, [r7, #20]
 800e992:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e994:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e996:	697b      	ldr	r3, [r7, #20]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	689b      	ldr	r3, [r3, #8]
 800e99c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e9a0:	2b80      	cmp	r3, #128	; 0x80
 800e9a2:	d109      	bne.n	800e9b8 <UART_DMAError+0x3c>
 800e9a4:	693b      	ldr	r3, [r7, #16]
 800e9a6:	2b21      	cmp	r3, #33	; 0x21
 800e9a8:	d106      	bne.n	800e9b8 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e9aa:	697b      	ldr	r3, [r7, #20]
 800e9ac:	2200      	movs	r2, #0
 800e9ae:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800e9b2:	6978      	ldr	r0, [r7, #20]
 800e9b4:	f7ff fefe 	bl	800e7b4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e9b8:	697b      	ldr	r3, [r7, #20]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	689b      	ldr	r3, [r3, #8]
 800e9be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9c2:	2b40      	cmp	r3, #64	; 0x40
 800e9c4:	d109      	bne.n	800e9da <UART_DMAError+0x5e>
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	2b22      	cmp	r3, #34	; 0x22
 800e9ca:	d106      	bne.n	800e9da <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e9cc:	697b      	ldr	r3, [r7, #20]
 800e9ce:	2200      	movs	r2, #0
 800e9d0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800e9d4:	6978      	ldr	r0, [r7, #20]
 800e9d6:	f7ff ff13 	bl	800e800 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e9da:	697b      	ldr	r3, [r7, #20]
 800e9dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e9e0:	f043 0210 	orr.w	r2, r3, #16
 800e9e4:	697b      	ldr	r3, [r7, #20]
 800e9e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e9ea:	6978      	ldr	r0, [r7, #20]
 800e9ec:	f7f5 fee2 	bl	80047b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e9f0:	bf00      	nop
 800e9f2:	3718      	adds	r7, #24
 800e9f4:	46bd      	mov	sp, r7
 800e9f6:	bd80      	pop	{r7, pc}

0800e9f8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e9f8:	b580      	push	{r7, lr}
 800e9fa:	b084      	sub	sp, #16
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea04:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	2200      	movs	r2, #0
 800ea0a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	2200      	movs	r2, #0
 800ea12:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ea16:	68f8      	ldr	r0, [r7, #12]
 800ea18:	f7f5 fecc 	bl	80047b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ea1c:	bf00      	nop
 800ea1e:	3710      	adds	r7, #16
 800ea20:	46bd      	mov	sp, r7
 800ea22:	bd80      	pop	{r7, pc}

0800ea24 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ea24:	b580      	push	{r7, lr}
 800ea26:	b088      	sub	sp, #32
 800ea28:	af00      	add	r7, sp, #0
 800ea2a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	e853 3f00 	ldrex	r3, [r3]
 800ea38:	60bb      	str	r3, [r7, #8]
   return(result);
 800ea3a:	68bb      	ldr	r3, [r7, #8]
 800ea3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ea40:	61fb      	str	r3, [r7, #28]
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	461a      	mov	r2, r3
 800ea48:	69fb      	ldr	r3, [r7, #28]
 800ea4a:	61bb      	str	r3, [r7, #24]
 800ea4c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea4e:	6979      	ldr	r1, [r7, #20]
 800ea50:	69ba      	ldr	r2, [r7, #24]
 800ea52:	e841 2300 	strex	r3, r2, [r1]
 800ea56:	613b      	str	r3, [r7, #16]
   return(result);
 800ea58:	693b      	ldr	r3, [r7, #16]
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d1e6      	bne.n	800ea2c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	2220      	movs	r2, #32
 800ea62:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	2200      	movs	r2, #0
 800ea68:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ea6a:	6878      	ldr	r0, [r7, #4]
 800ea6c:	f7f5 fe7e 	bl	800476c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ea70:	bf00      	nop
 800ea72:	3720      	adds	r7, #32
 800ea74:	46bd      	mov	sp, r7
 800ea76:	bd80      	pop	{r7, pc}

0800ea78 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ea78:	b580      	push	{r7, lr}
 800ea7a:	b096      	sub	sp, #88	; 0x58
 800ea7c:	af00      	add	r7, sp, #0
 800ea7e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ea86:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ea8e:	2b22      	cmp	r3, #34	; 0x22
 800ea90:	f040 8094 	bne.w	800ebbc <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ea9a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ea9e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800eaa2:	b2d9      	uxtb	r1, r3
 800eaa4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800eaa8:	b2da      	uxtb	r2, r3
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eaae:	400a      	ands	r2, r1
 800eab0:	b2d2      	uxtb	r2, r2
 800eab2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eab8:	1c5a      	adds	r2, r3, #1
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800eac4:	b29b      	uxth	r3, r3
 800eac6:	3b01      	subs	r3, #1
 800eac8:	b29a      	uxth	r2, r3
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ead6:	b29b      	uxth	r3, r3
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d179      	bne.n	800ebd0 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eae4:	e853 3f00 	ldrex	r3, [r3]
 800eae8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800eaea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eaec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800eaf0:	653b      	str	r3, [r7, #80]	; 0x50
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	461a      	mov	r2, r3
 800eaf8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eafa:	647b      	str	r3, [r7, #68]	; 0x44
 800eafc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eafe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800eb00:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eb02:	e841 2300 	strex	r3, r2, [r1]
 800eb06:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800eb08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d1e6      	bne.n	800eadc <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	3308      	adds	r3, #8
 800eb14:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb18:	e853 3f00 	ldrex	r3, [r3]
 800eb1c:	623b      	str	r3, [r7, #32]
   return(result);
 800eb1e:	6a3b      	ldr	r3, [r7, #32]
 800eb20:	f023 0301 	bic.w	r3, r3, #1
 800eb24:	64fb      	str	r3, [r7, #76]	; 0x4c
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	3308      	adds	r3, #8
 800eb2c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800eb2e:	633a      	str	r2, [r7, #48]	; 0x30
 800eb30:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800eb34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eb36:	e841 2300 	strex	r3, r2, [r1]
 800eb3a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800eb3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d1e5      	bne.n	800eb0e <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	2220      	movs	r2, #32
 800eb46:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	2200      	movs	r2, #0
 800eb4c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eb52:	2b01      	cmp	r3, #1
 800eb54:	d12e      	bne.n	800ebb4 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	2200      	movs	r2, #0
 800eb5a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb62:	693b      	ldr	r3, [r7, #16]
 800eb64:	e853 3f00 	ldrex	r3, [r3]
 800eb68:	60fb      	str	r3, [r7, #12]
   return(result);
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	f023 0310 	bic.w	r3, r3, #16
 800eb70:	64bb      	str	r3, [r7, #72]	; 0x48
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	461a      	mov	r2, r3
 800eb78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eb7a:	61fb      	str	r3, [r7, #28]
 800eb7c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb7e:	69b9      	ldr	r1, [r7, #24]
 800eb80:	69fa      	ldr	r2, [r7, #28]
 800eb82:	e841 2300 	strex	r3, r2, [r1]
 800eb86:	617b      	str	r3, [r7, #20]
   return(result);
 800eb88:	697b      	ldr	r3, [r7, #20]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d1e6      	bne.n	800eb5c <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	69db      	ldr	r3, [r3, #28]
 800eb94:	f003 0310 	and.w	r3, r3, #16
 800eb98:	2b10      	cmp	r3, #16
 800eb9a:	d103      	bne.n	800eba4 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	681b      	ldr	r3, [r3, #0]
 800eba0:	2210      	movs	r2, #16
 800eba2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ebaa:	4619      	mov	r1, r3
 800ebac:	6878      	ldr	r0, [r7, #4]
 800ebae:	f7ff f8c3 	bl	800dd38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ebb2:	e00d      	b.n	800ebd0 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800ebb4:	6878      	ldr	r0, [r7, #4]
 800ebb6:	f7f5 fe27 	bl	8004808 <HAL_UART_RxCpltCallback>
}
 800ebba:	e009      	b.n	800ebd0 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	8b1b      	ldrh	r3, [r3, #24]
 800ebc2:	b29a      	uxth	r2, r3
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	f042 0208 	orr.w	r2, r2, #8
 800ebcc:	b292      	uxth	r2, r2
 800ebce:	831a      	strh	r2, [r3, #24]
}
 800ebd0:	bf00      	nop
 800ebd2:	3758      	adds	r7, #88	; 0x58
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	bd80      	pop	{r7, pc}

0800ebd8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ebd8:	b580      	push	{r7, lr}
 800ebda:	b096      	sub	sp, #88	; 0x58
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ebe6:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ebee:	2b22      	cmp	r3, #34	; 0x22
 800ebf0:	f040 8094 	bne.w	800ed1c <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ebfa:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec02:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800ec04:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800ec08:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800ec0c:	4013      	ands	r3, r2
 800ec0e:	b29a      	uxth	r2, r3
 800ec10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ec12:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec18:	1c9a      	adds	r2, r3, #2
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ec24:	b29b      	uxth	r3, r3
 800ec26:	3b01      	subs	r3, #1
 800ec28:	b29a      	uxth	r2, r3
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ec36:	b29b      	uxth	r3, r3
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d179      	bne.n	800ed30 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ec44:	e853 3f00 	ldrex	r3, [r3]
 800ec48:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ec4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec4c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ec50:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	461a      	mov	r2, r3
 800ec58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ec5a:	643b      	str	r3, [r7, #64]	; 0x40
 800ec5c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec5e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ec60:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ec62:	e841 2300 	strex	r3, r2, [r1]
 800ec66:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ec68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d1e6      	bne.n	800ec3c <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	3308      	adds	r3, #8
 800ec74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec76:	6a3b      	ldr	r3, [r7, #32]
 800ec78:	e853 3f00 	ldrex	r3, [r3]
 800ec7c:	61fb      	str	r3, [r7, #28]
   return(result);
 800ec7e:	69fb      	ldr	r3, [r7, #28]
 800ec80:	f023 0301 	bic.w	r3, r3, #1
 800ec84:	64bb      	str	r3, [r7, #72]	; 0x48
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	3308      	adds	r3, #8
 800ec8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ec8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ec90:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec92:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ec94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ec96:	e841 2300 	strex	r3, r2, [r1]
 800ec9a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ec9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d1e5      	bne.n	800ec6e <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	2220      	movs	r2, #32
 800eca6:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	2200      	movs	r2, #0
 800ecac:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ecb2:	2b01      	cmp	r3, #1
 800ecb4:	d12e      	bne.n	800ed14 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	2200      	movs	r2, #0
 800ecba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	e853 3f00 	ldrex	r3, [r3]
 800ecc8:	60bb      	str	r3, [r7, #8]
   return(result);
 800ecca:	68bb      	ldr	r3, [r7, #8]
 800eccc:	f023 0310 	bic.w	r3, r3, #16
 800ecd0:	647b      	str	r3, [r7, #68]	; 0x44
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	461a      	mov	r2, r3
 800ecd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ecda:	61bb      	str	r3, [r7, #24]
 800ecdc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecde:	6979      	ldr	r1, [r7, #20]
 800ece0:	69ba      	ldr	r2, [r7, #24]
 800ece2:	e841 2300 	strex	r3, r2, [r1]
 800ece6:	613b      	str	r3, [r7, #16]
   return(result);
 800ece8:	693b      	ldr	r3, [r7, #16]
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d1e6      	bne.n	800ecbc <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	69db      	ldr	r3, [r3, #28]
 800ecf4:	f003 0310 	and.w	r3, r3, #16
 800ecf8:	2b10      	cmp	r3, #16
 800ecfa:	d103      	bne.n	800ed04 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	2210      	movs	r2, #16
 800ed02:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ed0a:	4619      	mov	r1, r3
 800ed0c:	6878      	ldr	r0, [r7, #4]
 800ed0e:	f7ff f813 	bl	800dd38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ed12:	e00d      	b.n	800ed30 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800ed14:	6878      	ldr	r0, [r7, #4]
 800ed16:	f7f5 fd77 	bl	8004808 <HAL_UART_RxCpltCallback>
}
 800ed1a:	e009      	b.n	800ed30 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	8b1b      	ldrh	r3, [r3, #24]
 800ed22:	b29a      	uxth	r2, r3
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	f042 0208 	orr.w	r2, r2, #8
 800ed2c:	b292      	uxth	r2, r2
 800ed2e:	831a      	strh	r2, [r3, #24]
}
 800ed30:	bf00      	nop
 800ed32:	3758      	adds	r7, #88	; 0x58
 800ed34:	46bd      	mov	sp, r7
 800ed36:	bd80      	pop	{r7, pc}

0800ed38 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ed38:	b480      	push	{r7}
 800ed3a:	b083      	sub	sp, #12
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ed40:	bf00      	nop
 800ed42:	370c      	adds	r7, #12
 800ed44:	46bd      	mov	sp, r7
 800ed46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed4a:	4770      	bx	lr

0800ed4c <atof>:
 800ed4c:	2100      	movs	r1, #0
 800ed4e:	f001 bcf9 	b.w	8010744 <strtod>

0800ed52 <atoi>:
 800ed52:	220a      	movs	r2, #10
 800ed54:	2100      	movs	r1, #0
 800ed56:	f001 bd83 	b.w	8010860 <strtol>

0800ed5a <atol>:
 800ed5a:	220a      	movs	r2, #10
 800ed5c:	2100      	movs	r1, #0
 800ed5e:	f001 bd7f 	b.w	8010860 <strtol>
	...

0800ed64 <calloc>:
 800ed64:	4b02      	ldr	r3, [pc, #8]	; (800ed70 <calloc+0xc>)
 800ed66:	460a      	mov	r2, r1
 800ed68:	4601      	mov	r1, r0
 800ed6a:	6818      	ldr	r0, [r3, #0]
 800ed6c:	f000 b8fe 	b.w	800ef6c <_calloc_r>
 800ed70:	20000244 	.word	0x20000244

0800ed74 <__errno>:
 800ed74:	4b01      	ldr	r3, [pc, #4]	; (800ed7c <__errno+0x8>)
 800ed76:	6818      	ldr	r0, [r3, #0]
 800ed78:	4770      	bx	lr
 800ed7a:	bf00      	nop
 800ed7c:	20000244 	.word	0x20000244

0800ed80 <gmtime_r>:
 800ed80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed84:	e9d0 6700 	ldrd	r6, r7, [r0]
 800ed88:	460c      	mov	r4, r1
 800ed8a:	4a4f      	ldr	r2, [pc, #316]	; (800eec8 <gmtime_r+0x148>)
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	4630      	mov	r0, r6
 800ed90:	4639      	mov	r1, r7
 800ed92:	f7f1 ff79 	bl	8000c88 <__aeabi_ldivmod>
 800ed96:	4639      	mov	r1, r7
 800ed98:	4605      	mov	r5, r0
 800ed9a:	4a4b      	ldr	r2, [pc, #300]	; (800eec8 <gmtime_r+0x148>)
 800ed9c:	4630      	mov	r0, r6
 800ed9e:	2300      	movs	r3, #0
 800eda0:	f7f1 ff72 	bl	8000c88 <__aeabi_ldivmod>
 800eda4:	2a00      	cmp	r2, #0
 800eda6:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 800edaa:	bfb7      	itett	lt
 800edac:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 800edb0:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 800edb4:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 800edb8:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 800edbc:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 800edc0:	fbb2 f1f0 	udiv	r1, r2, r0
 800edc4:	fb00 2211 	mls	r2, r0, r1, r2
 800edc8:	203c      	movs	r0, #60	; 0x3c
 800edca:	60a1      	str	r1, [r4, #8]
 800edcc:	fbb2 f1f0 	udiv	r1, r2, r0
 800edd0:	fb00 2211 	mls	r2, r0, r1, r2
 800edd4:	6061      	str	r1, [r4, #4]
 800edd6:	6022      	str	r2, [r4, #0]
 800edd8:	2107      	movs	r1, #7
 800edda:	1cda      	adds	r2, r3, #3
 800eddc:	fb92 f1f1 	sdiv	r1, r2, r1
 800ede0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800ede4:	1a52      	subs	r2, r2, r1
 800ede6:	bf48      	it	mi
 800ede8:	3207      	addmi	r2, #7
 800edea:	4d38      	ldr	r5, [pc, #224]	; (800eecc <gmtime_r+0x14c>)
 800edec:	4838      	ldr	r0, [pc, #224]	; (800eed0 <gmtime_r+0x150>)
 800edee:	61a2      	str	r2, [r4, #24]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	bfb7      	itett	lt
 800edf4:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 800edf8:	fb93 f5f5 	sdivge	r5, r3, r5
 800edfc:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 800ee00:	fb92 f5f5 	sdivlt	r5, r2, r5
 800ee04:	fb00 3005 	mla	r0, r0, r5, r3
 800ee08:	f648 62ac 	movw	r2, #36524	; 0x8eac
 800ee0c:	fbb0 f2f2 	udiv	r2, r0, r2
 800ee10:	4402      	add	r2, r0
 800ee12:	f240 53b4 	movw	r3, #1460	; 0x5b4
 800ee16:	fbb0 f1f3 	udiv	r1, r0, r3
 800ee1a:	1a52      	subs	r2, r2, r1
 800ee1c:	f240 1c6d 	movw	ip, #365	; 0x16d
 800ee20:	492c      	ldr	r1, [pc, #176]	; (800eed4 <gmtime_r+0x154>)
 800ee22:	fbb0 f1f1 	udiv	r1, r0, r1
 800ee26:	2764      	movs	r7, #100	; 0x64
 800ee28:	1a52      	subs	r2, r2, r1
 800ee2a:	fbb2 f1fc 	udiv	r1, r2, ip
 800ee2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee32:	fbb1 f6f7 	udiv	r6, r1, r7
 800ee36:	1af3      	subs	r3, r6, r3
 800ee38:	4403      	add	r3, r0
 800ee3a:	fb0c 3311 	mls	r3, ip, r1, r3
 800ee3e:	2299      	movs	r2, #153	; 0x99
 800ee40:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 800ee44:	f10e 0e02 	add.w	lr, lr, #2
 800ee48:	f103 0c01 	add.w	ip, r3, #1
 800ee4c:	fbbe f0f2 	udiv	r0, lr, r2
 800ee50:	4342      	muls	r2, r0
 800ee52:	3202      	adds	r2, #2
 800ee54:	f04f 0805 	mov.w	r8, #5
 800ee58:	fbb2 f2f8 	udiv	r2, r2, r8
 800ee5c:	ebac 0c02 	sub.w	ip, ip, r2
 800ee60:	f240 52f9 	movw	r2, #1529	; 0x5f9
 800ee64:	4596      	cmp	lr, r2
 800ee66:	bf94      	ite	ls
 800ee68:	2202      	movls	r2, #2
 800ee6a:	f06f 0209 	mvnhi.w	r2, #9
 800ee6e:	4410      	add	r0, r2
 800ee70:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800ee74:	fb02 1505 	mla	r5, r2, r5, r1
 800ee78:	2801      	cmp	r0, #1
 800ee7a:	bf98      	it	ls
 800ee7c:	3501      	addls	r5, #1
 800ee7e:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800ee82:	d30d      	bcc.n	800eea0 <gmtime_r+0x120>
 800ee84:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800ee88:	61e3      	str	r3, [r4, #28]
 800ee8a:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 800ee8e:	2300      	movs	r3, #0
 800ee90:	e9c4 0504 	strd	r0, r5, [r4, #16]
 800ee94:	f8c4 c00c 	str.w	ip, [r4, #12]
 800ee98:	6223      	str	r3, [r4, #32]
 800ee9a:	4620      	mov	r0, r4
 800ee9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eea0:	078a      	lsls	r2, r1, #30
 800eea2:	d102      	bne.n	800eeaa <gmtime_r+0x12a>
 800eea4:	fb07 1616 	mls	r6, r7, r6, r1
 800eea8:	b95e      	cbnz	r6, 800eec2 <gmtime_r+0x142>
 800eeaa:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800eeae:	fbb1 f6f2 	udiv	r6, r1, r2
 800eeb2:	fb02 1216 	mls	r2, r2, r6, r1
 800eeb6:	fab2 f282 	clz	r2, r2
 800eeba:	0952      	lsrs	r2, r2, #5
 800eebc:	333b      	adds	r3, #59	; 0x3b
 800eebe:	4413      	add	r3, r2
 800eec0:	e7e2      	b.n	800ee88 <gmtime_r+0x108>
 800eec2:	2201      	movs	r2, #1
 800eec4:	e7fa      	b.n	800eebc <gmtime_r+0x13c>
 800eec6:	bf00      	nop
 800eec8:	00015180 	.word	0x00015180
 800eecc:	00023ab1 	.word	0x00023ab1
 800eed0:	fffdc54f 	.word	0xfffdc54f
 800eed4:	00023ab0 	.word	0x00023ab0

0800eed8 <__libc_init_array>:
 800eed8:	b570      	push	{r4, r5, r6, lr}
 800eeda:	4d0d      	ldr	r5, [pc, #52]	; (800ef10 <__libc_init_array+0x38>)
 800eedc:	4c0d      	ldr	r4, [pc, #52]	; (800ef14 <__libc_init_array+0x3c>)
 800eede:	1b64      	subs	r4, r4, r5
 800eee0:	10a4      	asrs	r4, r4, #2
 800eee2:	2600      	movs	r6, #0
 800eee4:	42a6      	cmp	r6, r4
 800eee6:	d109      	bne.n	800eefc <__libc_init_array+0x24>
 800eee8:	4d0b      	ldr	r5, [pc, #44]	; (800ef18 <__libc_init_array+0x40>)
 800eeea:	4c0c      	ldr	r4, [pc, #48]	; (800ef1c <__libc_init_array+0x44>)
 800eeec:	f004 faea 	bl	80134c4 <_init>
 800eef0:	1b64      	subs	r4, r4, r5
 800eef2:	10a4      	asrs	r4, r4, #2
 800eef4:	2600      	movs	r6, #0
 800eef6:	42a6      	cmp	r6, r4
 800eef8:	d105      	bne.n	800ef06 <__libc_init_array+0x2e>
 800eefa:	bd70      	pop	{r4, r5, r6, pc}
 800eefc:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef00:	4798      	blx	r3
 800ef02:	3601      	adds	r6, #1
 800ef04:	e7ee      	b.n	800eee4 <__libc_init_array+0xc>
 800ef06:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef0a:	4798      	blx	r3
 800ef0c:	3601      	adds	r6, #1
 800ef0e:	e7f2      	b.n	800eef6 <__libc_init_array+0x1e>
 800ef10:	08015054 	.word	0x08015054
 800ef14:	08015054 	.word	0x08015054
 800ef18:	08015054 	.word	0x08015054
 800ef1c:	08015058 	.word	0x08015058

0800ef20 <malloc>:
 800ef20:	4b02      	ldr	r3, [pc, #8]	; (800ef2c <malloc+0xc>)
 800ef22:	4601      	mov	r1, r0
 800ef24:	6818      	ldr	r0, [r3, #0]
 800ef26:	f000 b8a3 	b.w	800f070 <_malloc_r>
 800ef2a:	bf00      	nop
 800ef2c:	20000244 	.word	0x20000244

0800ef30 <free>:
 800ef30:	4b02      	ldr	r3, [pc, #8]	; (800ef3c <free+0xc>)
 800ef32:	4601      	mov	r1, r0
 800ef34:	6818      	ldr	r0, [r3, #0]
 800ef36:	f000 b82f 	b.w	800ef98 <_free_r>
 800ef3a:	bf00      	nop
 800ef3c:	20000244 	.word	0x20000244

0800ef40 <memcpy>:
 800ef40:	440a      	add	r2, r1
 800ef42:	4291      	cmp	r1, r2
 800ef44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800ef48:	d100      	bne.n	800ef4c <memcpy+0xc>
 800ef4a:	4770      	bx	lr
 800ef4c:	b510      	push	{r4, lr}
 800ef4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ef52:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ef56:	4291      	cmp	r1, r2
 800ef58:	d1f9      	bne.n	800ef4e <memcpy+0xe>
 800ef5a:	bd10      	pop	{r4, pc}

0800ef5c <memset>:
 800ef5c:	4402      	add	r2, r0
 800ef5e:	4603      	mov	r3, r0
 800ef60:	4293      	cmp	r3, r2
 800ef62:	d100      	bne.n	800ef66 <memset+0xa>
 800ef64:	4770      	bx	lr
 800ef66:	f803 1b01 	strb.w	r1, [r3], #1
 800ef6a:	e7f9      	b.n	800ef60 <memset+0x4>

0800ef6c <_calloc_r>:
 800ef6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ef6e:	fba1 2402 	umull	r2, r4, r1, r2
 800ef72:	b94c      	cbnz	r4, 800ef88 <_calloc_r+0x1c>
 800ef74:	4611      	mov	r1, r2
 800ef76:	9201      	str	r2, [sp, #4]
 800ef78:	f000 f87a 	bl	800f070 <_malloc_r>
 800ef7c:	9a01      	ldr	r2, [sp, #4]
 800ef7e:	4605      	mov	r5, r0
 800ef80:	b930      	cbnz	r0, 800ef90 <_calloc_r+0x24>
 800ef82:	4628      	mov	r0, r5
 800ef84:	b003      	add	sp, #12
 800ef86:	bd30      	pop	{r4, r5, pc}
 800ef88:	220c      	movs	r2, #12
 800ef8a:	6002      	str	r2, [r0, #0]
 800ef8c:	2500      	movs	r5, #0
 800ef8e:	e7f8      	b.n	800ef82 <_calloc_r+0x16>
 800ef90:	4621      	mov	r1, r4
 800ef92:	f7ff ffe3 	bl	800ef5c <memset>
 800ef96:	e7f4      	b.n	800ef82 <_calloc_r+0x16>

0800ef98 <_free_r>:
 800ef98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ef9a:	2900      	cmp	r1, #0
 800ef9c:	d044      	beq.n	800f028 <_free_r+0x90>
 800ef9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800efa2:	9001      	str	r0, [sp, #4]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	f1a1 0404 	sub.w	r4, r1, #4
 800efaa:	bfb8      	it	lt
 800efac:	18e4      	addlt	r4, r4, r3
 800efae:	f002 fe9f 	bl	8011cf0 <__malloc_lock>
 800efb2:	4a1e      	ldr	r2, [pc, #120]	; (800f02c <_free_r+0x94>)
 800efb4:	9801      	ldr	r0, [sp, #4]
 800efb6:	6813      	ldr	r3, [r2, #0]
 800efb8:	b933      	cbnz	r3, 800efc8 <_free_r+0x30>
 800efba:	6063      	str	r3, [r4, #4]
 800efbc:	6014      	str	r4, [r2, #0]
 800efbe:	b003      	add	sp, #12
 800efc0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800efc4:	f002 be9a 	b.w	8011cfc <__malloc_unlock>
 800efc8:	42a3      	cmp	r3, r4
 800efca:	d908      	bls.n	800efde <_free_r+0x46>
 800efcc:	6825      	ldr	r5, [r4, #0]
 800efce:	1961      	adds	r1, r4, r5
 800efd0:	428b      	cmp	r3, r1
 800efd2:	bf01      	itttt	eq
 800efd4:	6819      	ldreq	r1, [r3, #0]
 800efd6:	685b      	ldreq	r3, [r3, #4]
 800efd8:	1949      	addeq	r1, r1, r5
 800efda:	6021      	streq	r1, [r4, #0]
 800efdc:	e7ed      	b.n	800efba <_free_r+0x22>
 800efde:	461a      	mov	r2, r3
 800efe0:	685b      	ldr	r3, [r3, #4]
 800efe2:	b10b      	cbz	r3, 800efe8 <_free_r+0x50>
 800efe4:	42a3      	cmp	r3, r4
 800efe6:	d9fa      	bls.n	800efde <_free_r+0x46>
 800efe8:	6811      	ldr	r1, [r2, #0]
 800efea:	1855      	adds	r5, r2, r1
 800efec:	42a5      	cmp	r5, r4
 800efee:	d10b      	bne.n	800f008 <_free_r+0x70>
 800eff0:	6824      	ldr	r4, [r4, #0]
 800eff2:	4421      	add	r1, r4
 800eff4:	1854      	adds	r4, r2, r1
 800eff6:	42a3      	cmp	r3, r4
 800eff8:	6011      	str	r1, [r2, #0]
 800effa:	d1e0      	bne.n	800efbe <_free_r+0x26>
 800effc:	681c      	ldr	r4, [r3, #0]
 800effe:	685b      	ldr	r3, [r3, #4]
 800f000:	6053      	str	r3, [r2, #4]
 800f002:	4421      	add	r1, r4
 800f004:	6011      	str	r1, [r2, #0]
 800f006:	e7da      	b.n	800efbe <_free_r+0x26>
 800f008:	d902      	bls.n	800f010 <_free_r+0x78>
 800f00a:	230c      	movs	r3, #12
 800f00c:	6003      	str	r3, [r0, #0]
 800f00e:	e7d6      	b.n	800efbe <_free_r+0x26>
 800f010:	6825      	ldr	r5, [r4, #0]
 800f012:	1961      	adds	r1, r4, r5
 800f014:	428b      	cmp	r3, r1
 800f016:	bf04      	itt	eq
 800f018:	6819      	ldreq	r1, [r3, #0]
 800f01a:	685b      	ldreq	r3, [r3, #4]
 800f01c:	6063      	str	r3, [r4, #4]
 800f01e:	bf04      	itt	eq
 800f020:	1949      	addeq	r1, r1, r5
 800f022:	6021      	streq	r1, [r4, #0]
 800f024:	6054      	str	r4, [r2, #4]
 800f026:	e7ca      	b.n	800efbe <_free_r+0x26>
 800f028:	b003      	add	sp, #12
 800f02a:	bd30      	pop	{r4, r5, pc}
 800f02c:	200036d8 	.word	0x200036d8

0800f030 <sbrk_aligned>:
 800f030:	b570      	push	{r4, r5, r6, lr}
 800f032:	4e0e      	ldr	r6, [pc, #56]	; (800f06c <sbrk_aligned+0x3c>)
 800f034:	460c      	mov	r4, r1
 800f036:	6831      	ldr	r1, [r6, #0]
 800f038:	4605      	mov	r5, r0
 800f03a:	b911      	cbnz	r1, 800f042 <sbrk_aligned+0x12>
 800f03c:	f000 fcf6 	bl	800fa2c <_sbrk_r>
 800f040:	6030      	str	r0, [r6, #0]
 800f042:	4621      	mov	r1, r4
 800f044:	4628      	mov	r0, r5
 800f046:	f000 fcf1 	bl	800fa2c <_sbrk_r>
 800f04a:	1c43      	adds	r3, r0, #1
 800f04c:	d00a      	beq.n	800f064 <sbrk_aligned+0x34>
 800f04e:	1cc4      	adds	r4, r0, #3
 800f050:	f024 0403 	bic.w	r4, r4, #3
 800f054:	42a0      	cmp	r0, r4
 800f056:	d007      	beq.n	800f068 <sbrk_aligned+0x38>
 800f058:	1a21      	subs	r1, r4, r0
 800f05a:	4628      	mov	r0, r5
 800f05c:	f000 fce6 	bl	800fa2c <_sbrk_r>
 800f060:	3001      	adds	r0, #1
 800f062:	d101      	bne.n	800f068 <sbrk_aligned+0x38>
 800f064:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f068:	4620      	mov	r0, r4
 800f06a:	bd70      	pop	{r4, r5, r6, pc}
 800f06c:	200036dc 	.word	0x200036dc

0800f070 <_malloc_r>:
 800f070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f074:	1ccd      	adds	r5, r1, #3
 800f076:	f025 0503 	bic.w	r5, r5, #3
 800f07a:	3508      	adds	r5, #8
 800f07c:	2d0c      	cmp	r5, #12
 800f07e:	bf38      	it	cc
 800f080:	250c      	movcc	r5, #12
 800f082:	2d00      	cmp	r5, #0
 800f084:	4607      	mov	r7, r0
 800f086:	db01      	blt.n	800f08c <_malloc_r+0x1c>
 800f088:	42a9      	cmp	r1, r5
 800f08a:	d905      	bls.n	800f098 <_malloc_r+0x28>
 800f08c:	230c      	movs	r3, #12
 800f08e:	603b      	str	r3, [r7, #0]
 800f090:	2600      	movs	r6, #0
 800f092:	4630      	mov	r0, r6
 800f094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f098:	4e2e      	ldr	r6, [pc, #184]	; (800f154 <_malloc_r+0xe4>)
 800f09a:	f002 fe29 	bl	8011cf0 <__malloc_lock>
 800f09e:	6833      	ldr	r3, [r6, #0]
 800f0a0:	461c      	mov	r4, r3
 800f0a2:	bb34      	cbnz	r4, 800f0f2 <_malloc_r+0x82>
 800f0a4:	4629      	mov	r1, r5
 800f0a6:	4638      	mov	r0, r7
 800f0a8:	f7ff ffc2 	bl	800f030 <sbrk_aligned>
 800f0ac:	1c43      	adds	r3, r0, #1
 800f0ae:	4604      	mov	r4, r0
 800f0b0:	d14d      	bne.n	800f14e <_malloc_r+0xde>
 800f0b2:	6834      	ldr	r4, [r6, #0]
 800f0b4:	4626      	mov	r6, r4
 800f0b6:	2e00      	cmp	r6, #0
 800f0b8:	d140      	bne.n	800f13c <_malloc_r+0xcc>
 800f0ba:	6823      	ldr	r3, [r4, #0]
 800f0bc:	4631      	mov	r1, r6
 800f0be:	4638      	mov	r0, r7
 800f0c0:	eb04 0803 	add.w	r8, r4, r3
 800f0c4:	f000 fcb2 	bl	800fa2c <_sbrk_r>
 800f0c8:	4580      	cmp	r8, r0
 800f0ca:	d13a      	bne.n	800f142 <_malloc_r+0xd2>
 800f0cc:	6821      	ldr	r1, [r4, #0]
 800f0ce:	3503      	adds	r5, #3
 800f0d0:	1a6d      	subs	r5, r5, r1
 800f0d2:	f025 0503 	bic.w	r5, r5, #3
 800f0d6:	3508      	adds	r5, #8
 800f0d8:	2d0c      	cmp	r5, #12
 800f0da:	bf38      	it	cc
 800f0dc:	250c      	movcc	r5, #12
 800f0de:	4629      	mov	r1, r5
 800f0e0:	4638      	mov	r0, r7
 800f0e2:	f7ff ffa5 	bl	800f030 <sbrk_aligned>
 800f0e6:	3001      	adds	r0, #1
 800f0e8:	d02b      	beq.n	800f142 <_malloc_r+0xd2>
 800f0ea:	6823      	ldr	r3, [r4, #0]
 800f0ec:	442b      	add	r3, r5
 800f0ee:	6023      	str	r3, [r4, #0]
 800f0f0:	e00e      	b.n	800f110 <_malloc_r+0xa0>
 800f0f2:	6822      	ldr	r2, [r4, #0]
 800f0f4:	1b52      	subs	r2, r2, r5
 800f0f6:	d41e      	bmi.n	800f136 <_malloc_r+0xc6>
 800f0f8:	2a0b      	cmp	r2, #11
 800f0fa:	d916      	bls.n	800f12a <_malloc_r+0xba>
 800f0fc:	1961      	adds	r1, r4, r5
 800f0fe:	42a3      	cmp	r3, r4
 800f100:	6025      	str	r5, [r4, #0]
 800f102:	bf18      	it	ne
 800f104:	6059      	strne	r1, [r3, #4]
 800f106:	6863      	ldr	r3, [r4, #4]
 800f108:	bf08      	it	eq
 800f10a:	6031      	streq	r1, [r6, #0]
 800f10c:	5162      	str	r2, [r4, r5]
 800f10e:	604b      	str	r3, [r1, #4]
 800f110:	4638      	mov	r0, r7
 800f112:	f104 060b 	add.w	r6, r4, #11
 800f116:	f002 fdf1 	bl	8011cfc <__malloc_unlock>
 800f11a:	f026 0607 	bic.w	r6, r6, #7
 800f11e:	1d23      	adds	r3, r4, #4
 800f120:	1af2      	subs	r2, r6, r3
 800f122:	d0b6      	beq.n	800f092 <_malloc_r+0x22>
 800f124:	1b9b      	subs	r3, r3, r6
 800f126:	50a3      	str	r3, [r4, r2]
 800f128:	e7b3      	b.n	800f092 <_malloc_r+0x22>
 800f12a:	6862      	ldr	r2, [r4, #4]
 800f12c:	42a3      	cmp	r3, r4
 800f12e:	bf0c      	ite	eq
 800f130:	6032      	streq	r2, [r6, #0]
 800f132:	605a      	strne	r2, [r3, #4]
 800f134:	e7ec      	b.n	800f110 <_malloc_r+0xa0>
 800f136:	4623      	mov	r3, r4
 800f138:	6864      	ldr	r4, [r4, #4]
 800f13a:	e7b2      	b.n	800f0a2 <_malloc_r+0x32>
 800f13c:	4634      	mov	r4, r6
 800f13e:	6876      	ldr	r6, [r6, #4]
 800f140:	e7b9      	b.n	800f0b6 <_malloc_r+0x46>
 800f142:	230c      	movs	r3, #12
 800f144:	603b      	str	r3, [r7, #0]
 800f146:	4638      	mov	r0, r7
 800f148:	f002 fdd8 	bl	8011cfc <__malloc_unlock>
 800f14c:	e7a1      	b.n	800f092 <_malloc_r+0x22>
 800f14e:	6025      	str	r5, [r4, #0]
 800f150:	e7de      	b.n	800f110 <_malloc_r+0xa0>
 800f152:	bf00      	nop
 800f154:	200036d8 	.word	0x200036d8

0800f158 <__cvt>:
 800f158:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f15c:	ec55 4b10 	vmov	r4, r5, d0
 800f160:	2d00      	cmp	r5, #0
 800f162:	460e      	mov	r6, r1
 800f164:	4619      	mov	r1, r3
 800f166:	462b      	mov	r3, r5
 800f168:	bfbb      	ittet	lt
 800f16a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f16e:	461d      	movlt	r5, r3
 800f170:	2300      	movge	r3, #0
 800f172:	232d      	movlt	r3, #45	; 0x2d
 800f174:	700b      	strb	r3, [r1, #0]
 800f176:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f178:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f17c:	4691      	mov	r9, r2
 800f17e:	f023 0820 	bic.w	r8, r3, #32
 800f182:	bfbc      	itt	lt
 800f184:	4622      	movlt	r2, r4
 800f186:	4614      	movlt	r4, r2
 800f188:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f18c:	d005      	beq.n	800f19a <__cvt+0x42>
 800f18e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800f192:	d100      	bne.n	800f196 <__cvt+0x3e>
 800f194:	3601      	adds	r6, #1
 800f196:	2102      	movs	r1, #2
 800f198:	e000      	b.n	800f19c <__cvt+0x44>
 800f19a:	2103      	movs	r1, #3
 800f19c:	ab03      	add	r3, sp, #12
 800f19e:	9301      	str	r3, [sp, #4]
 800f1a0:	ab02      	add	r3, sp, #8
 800f1a2:	9300      	str	r3, [sp, #0]
 800f1a4:	ec45 4b10 	vmov	d0, r4, r5
 800f1a8:	4653      	mov	r3, sl
 800f1aa:	4632      	mov	r2, r6
 800f1ac:	f001 fc28 	bl	8010a00 <_dtoa_r>
 800f1b0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800f1b4:	4607      	mov	r7, r0
 800f1b6:	d102      	bne.n	800f1be <__cvt+0x66>
 800f1b8:	f019 0f01 	tst.w	r9, #1
 800f1bc:	d022      	beq.n	800f204 <__cvt+0xac>
 800f1be:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f1c2:	eb07 0906 	add.w	r9, r7, r6
 800f1c6:	d110      	bne.n	800f1ea <__cvt+0x92>
 800f1c8:	783b      	ldrb	r3, [r7, #0]
 800f1ca:	2b30      	cmp	r3, #48	; 0x30
 800f1cc:	d10a      	bne.n	800f1e4 <__cvt+0x8c>
 800f1ce:	2200      	movs	r2, #0
 800f1d0:	2300      	movs	r3, #0
 800f1d2:	4620      	mov	r0, r4
 800f1d4:	4629      	mov	r1, r5
 800f1d6:	f7f1 fc77 	bl	8000ac8 <__aeabi_dcmpeq>
 800f1da:	b918      	cbnz	r0, 800f1e4 <__cvt+0x8c>
 800f1dc:	f1c6 0601 	rsb	r6, r6, #1
 800f1e0:	f8ca 6000 	str.w	r6, [sl]
 800f1e4:	f8da 3000 	ldr.w	r3, [sl]
 800f1e8:	4499      	add	r9, r3
 800f1ea:	2200      	movs	r2, #0
 800f1ec:	2300      	movs	r3, #0
 800f1ee:	4620      	mov	r0, r4
 800f1f0:	4629      	mov	r1, r5
 800f1f2:	f7f1 fc69 	bl	8000ac8 <__aeabi_dcmpeq>
 800f1f6:	b108      	cbz	r0, 800f1fc <__cvt+0xa4>
 800f1f8:	f8cd 900c 	str.w	r9, [sp, #12]
 800f1fc:	2230      	movs	r2, #48	; 0x30
 800f1fe:	9b03      	ldr	r3, [sp, #12]
 800f200:	454b      	cmp	r3, r9
 800f202:	d307      	bcc.n	800f214 <__cvt+0xbc>
 800f204:	9b03      	ldr	r3, [sp, #12]
 800f206:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f208:	1bdb      	subs	r3, r3, r7
 800f20a:	4638      	mov	r0, r7
 800f20c:	6013      	str	r3, [r2, #0]
 800f20e:	b004      	add	sp, #16
 800f210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f214:	1c59      	adds	r1, r3, #1
 800f216:	9103      	str	r1, [sp, #12]
 800f218:	701a      	strb	r2, [r3, #0]
 800f21a:	e7f0      	b.n	800f1fe <__cvt+0xa6>

0800f21c <__exponent>:
 800f21c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f21e:	4603      	mov	r3, r0
 800f220:	2900      	cmp	r1, #0
 800f222:	bfb8      	it	lt
 800f224:	4249      	neglt	r1, r1
 800f226:	f803 2b02 	strb.w	r2, [r3], #2
 800f22a:	bfb4      	ite	lt
 800f22c:	222d      	movlt	r2, #45	; 0x2d
 800f22e:	222b      	movge	r2, #43	; 0x2b
 800f230:	2909      	cmp	r1, #9
 800f232:	7042      	strb	r2, [r0, #1]
 800f234:	dd2a      	ble.n	800f28c <__exponent+0x70>
 800f236:	f10d 0407 	add.w	r4, sp, #7
 800f23a:	46a4      	mov	ip, r4
 800f23c:	270a      	movs	r7, #10
 800f23e:	46a6      	mov	lr, r4
 800f240:	460a      	mov	r2, r1
 800f242:	fb91 f6f7 	sdiv	r6, r1, r7
 800f246:	fb07 1516 	mls	r5, r7, r6, r1
 800f24a:	3530      	adds	r5, #48	; 0x30
 800f24c:	2a63      	cmp	r2, #99	; 0x63
 800f24e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800f252:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800f256:	4631      	mov	r1, r6
 800f258:	dcf1      	bgt.n	800f23e <__exponent+0x22>
 800f25a:	3130      	adds	r1, #48	; 0x30
 800f25c:	f1ae 0502 	sub.w	r5, lr, #2
 800f260:	f804 1c01 	strb.w	r1, [r4, #-1]
 800f264:	1c44      	adds	r4, r0, #1
 800f266:	4629      	mov	r1, r5
 800f268:	4561      	cmp	r1, ip
 800f26a:	d30a      	bcc.n	800f282 <__exponent+0x66>
 800f26c:	f10d 0209 	add.w	r2, sp, #9
 800f270:	eba2 020e 	sub.w	r2, r2, lr
 800f274:	4565      	cmp	r5, ip
 800f276:	bf88      	it	hi
 800f278:	2200      	movhi	r2, #0
 800f27a:	4413      	add	r3, r2
 800f27c:	1a18      	subs	r0, r3, r0
 800f27e:	b003      	add	sp, #12
 800f280:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f282:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f286:	f804 2f01 	strb.w	r2, [r4, #1]!
 800f28a:	e7ed      	b.n	800f268 <__exponent+0x4c>
 800f28c:	2330      	movs	r3, #48	; 0x30
 800f28e:	3130      	adds	r1, #48	; 0x30
 800f290:	7083      	strb	r3, [r0, #2]
 800f292:	70c1      	strb	r1, [r0, #3]
 800f294:	1d03      	adds	r3, r0, #4
 800f296:	e7f1      	b.n	800f27c <__exponent+0x60>

0800f298 <_printf_float>:
 800f298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f29c:	ed2d 8b02 	vpush	{d8}
 800f2a0:	b08d      	sub	sp, #52	; 0x34
 800f2a2:	460c      	mov	r4, r1
 800f2a4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800f2a8:	4616      	mov	r6, r2
 800f2aa:	461f      	mov	r7, r3
 800f2ac:	4605      	mov	r5, r0
 800f2ae:	f002 fd05 	bl	8011cbc <_localeconv_r>
 800f2b2:	f8d0 a000 	ldr.w	sl, [r0]
 800f2b6:	4650      	mov	r0, sl
 800f2b8:	f7f0 ff8a 	bl	80001d0 <strlen>
 800f2bc:	2300      	movs	r3, #0
 800f2be:	930a      	str	r3, [sp, #40]	; 0x28
 800f2c0:	6823      	ldr	r3, [r4, #0]
 800f2c2:	9305      	str	r3, [sp, #20]
 800f2c4:	f8d8 3000 	ldr.w	r3, [r8]
 800f2c8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800f2cc:	3307      	adds	r3, #7
 800f2ce:	f023 0307 	bic.w	r3, r3, #7
 800f2d2:	f103 0208 	add.w	r2, r3, #8
 800f2d6:	f8c8 2000 	str.w	r2, [r8]
 800f2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2de:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f2e2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800f2e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f2ea:	9307      	str	r3, [sp, #28]
 800f2ec:	f8cd 8018 	str.w	r8, [sp, #24]
 800f2f0:	ee08 0a10 	vmov	s16, r0
 800f2f4:	4b9f      	ldr	r3, [pc, #636]	; (800f574 <_printf_float+0x2dc>)
 800f2f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f2fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f2fe:	f7f1 fc15 	bl	8000b2c <__aeabi_dcmpun>
 800f302:	bb88      	cbnz	r0, 800f368 <_printf_float+0xd0>
 800f304:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f308:	4b9a      	ldr	r3, [pc, #616]	; (800f574 <_printf_float+0x2dc>)
 800f30a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f30e:	f7f1 fbef 	bl	8000af0 <__aeabi_dcmple>
 800f312:	bb48      	cbnz	r0, 800f368 <_printf_float+0xd0>
 800f314:	2200      	movs	r2, #0
 800f316:	2300      	movs	r3, #0
 800f318:	4640      	mov	r0, r8
 800f31a:	4649      	mov	r1, r9
 800f31c:	f7f1 fbde 	bl	8000adc <__aeabi_dcmplt>
 800f320:	b110      	cbz	r0, 800f328 <_printf_float+0x90>
 800f322:	232d      	movs	r3, #45	; 0x2d
 800f324:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f328:	4b93      	ldr	r3, [pc, #588]	; (800f578 <_printf_float+0x2e0>)
 800f32a:	4894      	ldr	r0, [pc, #592]	; (800f57c <_printf_float+0x2e4>)
 800f32c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800f330:	bf94      	ite	ls
 800f332:	4698      	movls	r8, r3
 800f334:	4680      	movhi	r8, r0
 800f336:	2303      	movs	r3, #3
 800f338:	6123      	str	r3, [r4, #16]
 800f33a:	9b05      	ldr	r3, [sp, #20]
 800f33c:	f023 0204 	bic.w	r2, r3, #4
 800f340:	6022      	str	r2, [r4, #0]
 800f342:	f04f 0900 	mov.w	r9, #0
 800f346:	9700      	str	r7, [sp, #0]
 800f348:	4633      	mov	r3, r6
 800f34a:	aa0b      	add	r2, sp, #44	; 0x2c
 800f34c:	4621      	mov	r1, r4
 800f34e:	4628      	mov	r0, r5
 800f350:	f000 f9d8 	bl	800f704 <_printf_common>
 800f354:	3001      	adds	r0, #1
 800f356:	f040 8090 	bne.w	800f47a <_printf_float+0x1e2>
 800f35a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f35e:	b00d      	add	sp, #52	; 0x34
 800f360:	ecbd 8b02 	vpop	{d8}
 800f364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f368:	4642      	mov	r2, r8
 800f36a:	464b      	mov	r3, r9
 800f36c:	4640      	mov	r0, r8
 800f36e:	4649      	mov	r1, r9
 800f370:	f7f1 fbdc 	bl	8000b2c <__aeabi_dcmpun>
 800f374:	b140      	cbz	r0, 800f388 <_printf_float+0xf0>
 800f376:	464b      	mov	r3, r9
 800f378:	2b00      	cmp	r3, #0
 800f37a:	bfbc      	itt	lt
 800f37c:	232d      	movlt	r3, #45	; 0x2d
 800f37e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f382:	487f      	ldr	r0, [pc, #508]	; (800f580 <_printf_float+0x2e8>)
 800f384:	4b7f      	ldr	r3, [pc, #508]	; (800f584 <_printf_float+0x2ec>)
 800f386:	e7d1      	b.n	800f32c <_printf_float+0x94>
 800f388:	6863      	ldr	r3, [r4, #4]
 800f38a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800f38e:	9206      	str	r2, [sp, #24]
 800f390:	1c5a      	adds	r2, r3, #1
 800f392:	d13f      	bne.n	800f414 <_printf_float+0x17c>
 800f394:	2306      	movs	r3, #6
 800f396:	6063      	str	r3, [r4, #4]
 800f398:	9b05      	ldr	r3, [sp, #20]
 800f39a:	6861      	ldr	r1, [r4, #4]
 800f39c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f3a0:	2300      	movs	r3, #0
 800f3a2:	9303      	str	r3, [sp, #12]
 800f3a4:	ab0a      	add	r3, sp, #40	; 0x28
 800f3a6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f3aa:	ab09      	add	r3, sp, #36	; 0x24
 800f3ac:	ec49 8b10 	vmov	d0, r8, r9
 800f3b0:	9300      	str	r3, [sp, #0]
 800f3b2:	6022      	str	r2, [r4, #0]
 800f3b4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f3b8:	4628      	mov	r0, r5
 800f3ba:	f7ff fecd 	bl	800f158 <__cvt>
 800f3be:	9b06      	ldr	r3, [sp, #24]
 800f3c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f3c2:	2b47      	cmp	r3, #71	; 0x47
 800f3c4:	4680      	mov	r8, r0
 800f3c6:	d108      	bne.n	800f3da <_printf_float+0x142>
 800f3c8:	1cc8      	adds	r0, r1, #3
 800f3ca:	db02      	blt.n	800f3d2 <_printf_float+0x13a>
 800f3cc:	6863      	ldr	r3, [r4, #4]
 800f3ce:	4299      	cmp	r1, r3
 800f3d0:	dd41      	ble.n	800f456 <_printf_float+0x1be>
 800f3d2:	f1ab 0b02 	sub.w	fp, fp, #2
 800f3d6:	fa5f fb8b 	uxtb.w	fp, fp
 800f3da:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f3de:	d820      	bhi.n	800f422 <_printf_float+0x18a>
 800f3e0:	3901      	subs	r1, #1
 800f3e2:	465a      	mov	r2, fp
 800f3e4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f3e8:	9109      	str	r1, [sp, #36]	; 0x24
 800f3ea:	f7ff ff17 	bl	800f21c <__exponent>
 800f3ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f3f0:	1813      	adds	r3, r2, r0
 800f3f2:	2a01      	cmp	r2, #1
 800f3f4:	4681      	mov	r9, r0
 800f3f6:	6123      	str	r3, [r4, #16]
 800f3f8:	dc02      	bgt.n	800f400 <_printf_float+0x168>
 800f3fa:	6822      	ldr	r2, [r4, #0]
 800f3fc:	07d2      	lsls	r2, r2, #31
 800f3fe:	d501      	bpl.n	800f404 <_printf_float+0x16c>
 800f400:	3301      	adds	r3, #1
 800f402:	6123      	str	r3, [r4, #16]
 800f404:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d09c      	beq.n	800f346 <_printf_float+0xae>
 800f40c:	232d      	movs	r3, #45	; 0x2d
 800f40e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f412:	e798      	b.n	800f346 <_printf_float+0xae>
 800f414:	9a06      	ldr	r2, [sp, #24]
 800f416:	2a47      	cmp	r2, #71	; 0x47
 800f418:	d1be      	bne.n	800f398 <_printf_float+0x100>
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d1bc      	bne.n	800f398 <_printf_float+0x100>
 800f41e:	2301      	movs	r3, #1
 800f420:	e7b9      	b.n	800f396 <_printf_float+0xfe>
 800f422:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f426:	d118      	bne.n	800f45a <_printf_float+0x1c2>
 800f428:	2900      	cmp	r1, #0
 800f42a:	6863      	ldr	r3, [r4, #4]
 800f42c:	dd0b      	ble.n	800f446 <_printf_float+0x1ae>
 800f42e:	6121      	str	r1, [r4, #16]
 800f430:	b913      	cbnz	r3, 800f438 <_printf_float+0x1a0>
 800f432:	6822      	ldr	r2, [r4, #0]
 800f434:	07d0      	lsls	r0, r2, #31
 800f436:	d502      	bpl.n	800f43e <_printf_float+0x1a6>
 800f438:	3301      	adds	r3, #1
 800f43a:	440b      	add	r3, r1
 800f43c:	6123      	str	r3, [r4, #16]
 800f43e:	65a1      	str	r1, [r4, #88]	; 0x58
 800f440:	f04f 0900 	mov.w	r9, #0
 800f444:	e7de      	b.n	800f404 <_printf_float+0x16c>
 800f446:	b913      	cbnz	r3, 800f44e <_printf_float+0x1b6>
 800f448:	6822      	ldr	r2, [r4, #0]
 800f44a:	07d2      	lsls	r2, r2, #31
 800f44c:	d501      	bpl.n	800f452 <_printf_float+0x1ba>
 800f44e:	3302      	adds	r3, #2
 800f450:	e7f4      	b.n	800f43c <_printf_float+0x1a4>
 800f452:	2301      	movs	r3, #1
 800f454:	e7f2      	b.n	800f43c <_printf_float+0x1a4>
 800f456:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f45a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f45c:	4299      	cmp	r1, r3
 800f45e:	db05      	blt.n	800f46c <_printf_float+0x1d4>
 800f460:	6823      	ldr	r3, [r4, #0]
 800f462:	6121      	str	r1, [r4, #16]
 800f464:	07d8      	lsls	r0, r3, #31
 800f466:	d5ea      	bpl.n	800f43e <_printf_float+0x1a6>
 800f468:	1c4b      	adds	r3, r1, #1
 800f46a:	e7e7      	b.n	800f43c <_printf_float+0x1a4>
 800f46c:	2900      	cmp	r1, #0
 800f46e:	bfd4      	ite	le
 800f470:	f1c1 0202 	rsble	r2, r1, #2
 800f474:	2201      	movgt	r2, #1
 800f476:	4413      	add	r3, r2
 800f478:	e7e0      	b.n	800f43c <_printf_float+0x1a4>
 800f47a:	6823      	ldr	r3, [r4, #0]
 800f47c:	055a      	lsls	r2, r3, #21
 800f47e:	d407      	bmi.n	800f490 <_printf_float+0x1f8>
 800f480:	6923      	ldr	r3, [r4, #16]
 800f482:	4642      	mov	r2, r8
 800f484:	4631      	mov	r1, r6
 800f486:	4628      	mov	r0, r5
 800f488:	47b8      	blx	r7
 800f48a:	3001      	adds	r0, #1
 800f48c:	d12c      	bne.n	800f4e8 <_printf_float+0x250>
 800f48e:	e764      	b.n	800f35a <_printf_float+0xc2>
 800f490:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f494:	f240 80e0 	bls.w	800f658 <_printf_float+0x3c0>
 800f498:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f49c:	2200      	movs	r2, #0
 800f49e:	2300      	movs	r3, #0
 800f4a0:	f7f1 fb12 	bl	8000ac8 <__aeabi_dcmpeq>
 800f4a4:	2800      	cmp	r0, #0
 800f4a6:	d034      	beq.n	800f512 <_printf_float+0x27a>
 800f4a8:	4a37      	ldr	r2, [pc, #220]	; (800f588 <_printf_float+0x2f0>)
 800f4aa:	2301      	movs	r3, #1
 800f4ac:	4631      	mov	r1, r6
 800f4ae:	4628      	mov	r0, r5
 800f4b0:	47b8      	blx	r7
 800f4b2:	3001      	adds	r0, #1
 800f4b4:	f43f af51 	beq.w	800f35a <_printf_float+0xc2>
 800f4b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f4bc:	429a      	cmp	r2, r3
 800f4be:	db02      	blt.n	800f4c6 <_printf_float+0x22e>
 800f4c0:	6823      	ldr	r3, [r4, #0]
 800f4c2:	07d8      	lsls	r0, r3, #31
 800f4c4:	d510      	bpl.n	800f4e8 <_printf_float+0x250>
 800f4c6:	ee18 3a10 	vmov	r3, s16
 800f4ca:	4652      	mov	r2, sl
 800f4cc:	4631      	mov	r1, r6
 800f4ce:	4628      	mov	r0, r5
 800f4d0:	47b8      	blx	r7
 800f4d2:	3001      	adds	r0, #1
 800f4d4:	f43f af41 	beq.w	800f35a <_printf_float+0xc2>
 800f4d8:	f04f 0800 	mov.w	r8, #0
 800f4dc:	f104 091a 	add.w	r9, r4, #26
 800f4e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4e2:	3b01      	subs	r3, #1
 800f4e4:	4543      	cmp	r3, r8
 800f4e6:	dc09      	bgt.n	800f4fc <_printf_float+0x264>
 800f4e8:	6823      	ldr	r3, [r4, #0]
 800f4ea:	079b      	lsls	r3, r3, #30
 800f4ec:	f100 8105 	bmi.w	800f6fa <_printf_float+0x462>
 800f4f0:	68e0      	ldr	r0, [r4, #12]
 800f4f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f4f4:	4298      	cmp	r0, r3
 800f4f6:	bfb8      	it	lt
 800f4f8:	4618      	movlt	r0, r3
 800f4fa:	e730      	b.n	800f35e <_printf_float+0xc6>
 800f4fc:	2301      	movs	r3, #1
 800f4fe:	464a      	mov	r2, r9
 800f500:	4631      	mov	r1, r6
 800f502:	4628      	mov	r0, r5
 800f504:	47b8      	blx	r7
 800f506:	3001      	adds	r0, #1
 800f508:	f43f af27 	beq.w	800f35a <_printf_float+0xc2>
 800f50c:	f108 0801 	add.w	r8, r8, #1
 800f510:	e7e6      	b.n	800f4e0 <_printf_float+0x248>
 800f512:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f514:	2b00      	cmp	r3, #0
 800f516:	dc39      	bgt.n	800f58c <_printf_float+0x2f4>
 800f518:	4a1b      	ldr	r2, [pc, #108]	; (800f588 <_printf_float+0x2f0>)
 800f51a:	2301      	movs	r3, #1
 800f51c:	4631      	mov	r1, r6
 800f51e:	4628      	mov	r0, r5
 800f520:	47b8      	blx	r7
 800f522:	3001      	adds	r0, #1
 800f524:	f43f af19 	beq.w	800f35a <_printf_float+0xc2>
 800f528:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f52c:	4313      	orrs	r3, r2
 800f52e:	d102      	bne.n	800f536 <_printf_float+0x29e>
 800f530:	6823      	ldr	r3, [r4, #0]
 800f532:	07d9      	lsls	r1, r3, #31
 800f534:	d5d8      	bpl.n	800f4e8 <_printf_float+0x250>
 800f536:	ee18 3a10 	vmov	r3, s16
 800f53a:	4652      	mov	r2, sl
 800f53c:	4631      	mov	r1, r6
 800f53e:	4628      	mov	r0, r5
 800f540:	47b8      	blx	r7
 800f542:	3001      	adds	r0, #1
 800f544:	f43f af09 	beq.w	800f35a <_printf_float+0xc2>
 800f548:	f04f 0900 	mov.w	r9, #0
 800f54c:	f104 0a1a 	add.w	sl, r4, #26
 800f550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f552:	425b      	negs	r3, r3
 800f554:	454b      	cmp	r3, r9
 800f556:	dc01      	bgt.n	800f55c <_printf_float+0x2c4>
 800f558:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f55a:	e792      	b.n	800f482 <_printf_float+0x1ea>
 800f55c:	2301      	movs	r3, #1
 800f55e:	4652      	mov	r2, sl
 800f560:	4631      	mov	r1, r6
 800f562:	4628      	mov	r0, r5
 800f564:	47b8      	blx	r7
 800f566:	3001      	adds	r0, #1
 800f568:	f43f aef7 	beq.w	800f35a <_printf_float+0xc2>
 800f56c:	f109 0901 	add.w	r9, r9, #1
 800f570:	e7ee      	b.n	800f550 <_printf_float+0x2b8>
 800f572:	bf00      	nop
 800f574:	7fefffff 	.word	0x7fefffff
 800f578:	08014cb0 	.word	0x08014cb0
 800f57c:	08014cb4 	.word	0x08014cb4
 800f580:	08014cbc 	.word	0x08014cbc
 800f584:	08014cb8 	.word	0x08014cb8
 800f588:	08014cc0 	.word	0x08014cc0
 800f58c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f58e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f590:	429a      	cmp	r2, r3
 800f592:	bfa8      	it	ge
 800f594:	461a      	movge	r2, r3
 800f596:	2a00      	cmp	r2, #0
 800f598:	4691      	mov	r9, r2
 800f59a:	dc37      	bgt.n	800f60c <_printf_float+0x374>
 800f59c:	f04f 0b00 	mov.w	fp, #0
 800f5a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f5a4:	f104 021a 	add.w	r2, r4, #26
 800f5a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f5aa:	9305      	str	r3, [sp, #20]
 800f5ac:	eba3 0309 	sub.w	r3, r3, r9
 800f5b0:	455b      	cmp	r3, fp
 800f5b2:	dc33      	bgt.n	800f61c <_printf_float+0x384>
 800f5b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f5b8:	429a      	cmp	r2, r3
 800f5ba:	db3b      	blt.n	800f634 <_printf_float+0x39c>
 800f5bc:	6823      	ldr	r3, [r4, #0]
 800f5be:	07da      	lsls	r2, r3, #31
 800f5c0:	d438      	bmi.n	800f634 <_printf_float+0x39c>
 800f5c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f5c4:	9a05      	ldr	r2, [sp, #20]
 800f5c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f5c8:	1a9a      	subs	r2, r3, r2
 800f5ca:	eba3 0901 	sub.w	r9, r3, r1
 800f5ce:	4591      	cmp	r9, r2
 800f5d0:	bfa8      	it	ge
 800f5d2:	4691      	movge	r9, r2
 800f5d4:	f1b9 0f00 	cmp.w	r9, #0
 800f5d8:	dc35      	bgt.n	800f646 <_printf_float+0x3ae>
 800f5da:	f04f 0800 	mov.w	r8, #0
 800f5de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f5e2:	f104 0a1a 	add.w	sl, r4, #26
 800f5e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f5ea:	1a9b      	subs	r3, r3, r2
 800f5ec:	eba3 0309 	sub.w	r3, r3, r9
 800f5f0:	4543      	cmp	r3, r8
 800f5f2:	f77f af79 	ble.w	800f4e8 <_printf_float+0x250>
 800f5f6:	2301      	movs	r3, #1
 800f5f8:	4652      	mov	r2, sl
 800f5fa:	4631      	mov	r1, r6
 800f5fc:	4628      	mov	r0, r5
 800f5fe:	47b8      	blx	r7
 800f600:	3001      	adds	r0, #1
 800f602:	f43f aeaa 	beq.w	800f35a <_printf_float+0xc2>
 800f606:	f108 0801 	add.w	r8, r8, #1
 800f60a:	e7ec      	b.n	800f5e6 <_printf_float+0x34e>
 800f60c:	4613      	mov	r3, r2
 800f60e:	4631      	mov	r1, r6
 800f610:	4642      	mov	r2, r8
 800f612:	4628      	mov	r0, r5
 800f614:	47b8      	blx	r7
 800f616:	3001      	adds	r0, #1
 800f618:	d1c0      	bne.n	800f59c <_printf_float+0x304>
 800f61a:	e69e      	b.n	800f35a <_printf_float+0xc2>
 800f61c:	2301      	movs	r3, #1
 800f61e:	4631      	mov	r1, r6
 800f620:	4628      	mov	r0, r5
 800f622:	9205      	str	r2, [sp, #20]
 800f624:	47b8      	blx	r7
 800f626:	3001      	adds	r0, #1
 800f628:	f43f ae97 	beq.w	800f35a <_printf_float+0xc2>
 800f62c:	9a05      	ldr	r2, [sp, #20]
 800f62e:	f10b 0b01 	add.w	fp, fp, #1
 800f632:	e7b9      	b.n	800f5a8 <_printf_float+0x310>
 800f634:	ee18 3a10 	vmov	r3, s16
 800f638:	4652      	mov	r2, sl
 800f63a:	4631      	mov	r1, r6
 800f63c:	4628      	mov	r0, r5
 800f63e:	47b8      	blx	r7
 800f640:	3001      	adds	r0, #1
 800f642:	d1be      	bne.n	800f5c2 <_printf_float+0x32a>
 800f644:	e689      	b.n	800f35a <_printf_float+0xc2>
 800f646:	9a05      	ldr	r2, [sp, #20]
 800f648:	464b      	mov	r3, r9
 800f64a:	4442      	add	r2, r8
 800f64c:	4631      	mov	r1, r6
 800f64e:	4628      	mov	r0, r5
 800f650:	47b8      	blx	r7
 800f652:	3001      	adds	r0, #1
 800f654:	d1c1      	bne.n	800f5da <_printf_float+0x342>
 800f656:	e680      	b.n	800f35a <_printf_float+0xc2>
 800f658:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f65a:	2a01      	cmp	r2, #1
 800f65c:	dc01      	bgt.n	800f662 <_printf_float+0x3ca>
 800f65e:	07db      	lsls	r3, r3, #31
 800f660:	d538      	bpl.n	800f6d4 <_printf_float+0x43c>
 800f662:	2301      	movs	r3, #1
 800f664:	4642      	mov	r2, r8
 800f666:	4631      	mov	r1, r6
 800f668:	4628      	mov	r0, r5
 800f66a:	47b8      	blx	r7
 800f66c:	3001      	adds	r0, #1
 800f66e:	f43f ae74 	beq.w	800f35a <_printf_float+0xc2>
 800f672:	ee18 3a10 	vmov	r3, s16
 800f676:	4652      	mov	r2, sl
 800f678:	4631      	mov	r1, r6
 800f67a:	4628      	mov	r0, r5
 800f67c:	47b8      	blx	r7
 800f67e:	3001      	adds	r0, #1
 800f680:	f43f ae6b 	beq.w	800f35a <_printf_float+0xc2>
 800f684:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f688:	2200      	movs	r2, #0
 800f68a:	2300      	movs	r3, #0
 800f68c:	f7f1 fa1c 	bl	8000ac8 <__aeabi_dcmpeq>
 800f690:	b9d8      	cbnz	r0, 800f6ca <_printf_float+0x432>
 800f692:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f694:	f108 0201 	add.w	r2, r8, #1
 800f698:	3b01      	subs	r3, #1
 800f69a:	4631      	mov	r1, r6
 800f69c:	4628      	mov	r0, r5
 800f69e:	47b8      	blx	r7
 800f6a0:	3001      	adds	r0, #1
 800f6a2:	d10e      	bne.n	800f6c2 <_printf_float+0x42a>
 800f6a4:	e659      	b.n	800f35a <_printf_float+0xc2>
 800f6a6:	2301      	movs	r3, #1
 800f6a8:	4652      	mov	r2, sl
 800f6aa:	4631      	mov	r1, r6
 800f6ac:	4628      	mov	r0, r5
 800f6ae:	47b8      	blx	r7
 800f6b0:	3001      	adds	r0, #1
 800f6b2:	f43f ae52 	beq.w	800f35a <_printf_float+0xc2>
 800f6b6:	f108 0801 	add.w	r8, r8, #1
 800f6ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f6bc:	3b01      	subs	r3, #1
 800f6be:	4543      	cmp	r3, r8
 800f6c0:	dcf1      	bgt.n	800f6a6 <_printf_float+0x40e>
 800f6c2:	464b      	mov	r3, r9
 800f6c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f6c8:	e6dc      	b.n	800f484 <_printf_float+0x1ec>
 800f6ca:	f04f 0800 	mov.w	r8, #0
 800f6ce:	f104 0a1a 	add.w	sl, r4, #26
 800f6d2:	e7f2      	b.n	800f6ba <_printf_float+0x422>
 800f6d4:	2301      	movs	r3, #1
 800f6d6:	4642      	mov	r2, r8
 800f6d8:	e7df      	b.n	800f69a <_printf_float+0x402>
 800f6da:	2301      	movs	r3, #1
 800f6dc:	464a      	mov	r2, r9
 800f6de:	4631      	mov	r1, r6
 800f6e0:	4628      	mov	r0, r5
 800f6e2:	47b8      	blx	r7
 800f6e4:	3001      	adds	r0, #1
 800f6e6:	f43f ae38 	beq.w	800f35a <_printf_float+0xc2>
 800f6ea:	f108 0801 	add.w	r8, r8, #1
 800f6ee:	68e3      	ldr	r3, [r4, #12]
 800f6f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f6f2:	1a5b      	subs	r3, r3, r1
 800f6f4:	4543      	cmp	r3, r8
 800f6f6:	dcf0      	bgt.n	800f6da <_printf_float+0x442>
 800f6f8:	e6fa      	b.n	800f4f0 <_printf_float+0x258>
 800f6fa:	f04f 0800 	mov.w	r8, #0
 800f6fe:	f104 0919 	add.w	r9, r4, #25
 800f702:	e7f4      	b.n	800f6ee <_printf_float+0x456>

0800f704 <_printf_common>:
 800f704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f708:	4616      	mov	r6, r2
 800f70a:	4699      	mov	r9, r3
 800f70c:	688a      	ldr	r2, [r1, #8]
 800f70e:	690b      	ldr	r3, [r1, #16]
 800f710:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f714:	4293      	cmp	r3, r2
 800f716:	bfb8      	it	lt
 800f718:	4613      	movlt	r3, r2
 800f71a:	6033      	str	r3, [r6, #0]
 800f71c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f720:	4607      	mov	r7, r0
 800f722:	460c      	mov	r4, r1
 800f724:	b10a      	cbz	r2, 800f72a <_printf_common+0x26>
 800f726:	3301      	adds	r3, #1
 800f728:	6033      	str	r3, [r6, #0]
 800f72a:	6823      	ldr	r3, [r4, #0]
 800f72c:	0699      	lsls	r1, r3, #26
 800f72e:	bf42      	ittt	mi
 800f730:	6833      	ldrmi	r3, [r6, #0]
 800f732:	3302      	addmi	r3, #2
 800f734:	6033      	strmi	r3, [r6, #0]
 800f736:	6825      	ldr	r5, [r4, #0]
 800f738:	f015 0506 	ands.w	r5, r5, #6
 800f73c:	d106      	bne.n	800f74c <_printf_common+0x48>
 800f73e:	f104 0a19 	add.w	sl, r4, #25
 800f742:	68e3      	ldr	r3, [r4, #12]
 800f744:	6832      	ldr	r2, [r6, #0]
 800f746:	1a9b      	subs	r3, r3, r2
 800f748:	42ab      	cmp	r3, r5
 800f74a:	dc26      	bgt.n	800f79a <_printf_common+0x96>
 800f74c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f750:	1e13      	subs	r3, r2, #0
 800f752:	6822      	ldr	r2, [r4, #0]
 800f754:	bf18      	it	ne
 800f756:	2301      	movne	r3, #1
 800f758:	0692      	lsls	r2, r2, #26
 800f75a:	d42b      	bmi.n	800f7b4 <_printf_common+0xb0>
 800f75c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f760:	4649      	mov	r1, r9
 800f762:	4638      	mov	r0, r7
 800f764:	47c0      	blx	r8
 800f766:	3001      	adds	r0, #1
 800f768:	d01e      	beq.n	800f7a8 <_printf_common+0xa4>
 800f76a:	6823      	ldr	r3, [r4, #0]
 800f76c:	68e5      	ldr	r5, [r4, #12]
 800f76e:	6832      	ldr	r2, [r6, #0]
 800f770:	f003 0306 	and.w	r3, r3, #6
 800f774:	2b04      	cmp	r3, #4
 800f776:	bf08      	it	eq
 800f778:	1aad      	subeq	r5, r5, r2
 800f77a:	68a3      	ldr	r3, [r4, #8]
 800f77c:	6922      	ldr	r2, [r4, #16]
 800f77e:	bf0c      	ite	eq
 800f780:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f784:	2500      	movne	r5, #0
 800f786:	4293      	cmp	r3, r2
 800f788:	bfc4      	itt	gt
 800f78a:	1a9b      	subgt	r3, r3, r2
 800f78c:	18ed      	addgt	r5, r5, r3
 800f78e:	2600      	movs	r6, #0
 800f790:	341a      	adds	r4, #26
 800f792:	42b5      	cmp	r5, r6
 800f794:	d11a      	bne.n	800f7cc <_printf_common+0xc8>
 800f796:	2000      	movs	r0, #0
 800f798:	e008      	b.n	800f7ac <_printf_common+0xa8>
 800f79a:	2301      	movs	r3, #1
 800f79c:	4652      	mov	r2, sl
 800f79e:	4649      	mov	r1, r9
 800f7a0:	4638      	mov	r0, r7
 800f7a2:	47c0      	blx	r8
 800f7a4:	3001      	adds	r0, #1
 800f7a6:	d103      	bne.n	800f7b0 <_printf_common+0xac>
 800f7a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f7ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f7b0:	3501      	adds	r5, #1
 800f7b2:	e7c6      	b.n	800f742 <_printf_common+0x3e>
 800f7b4:	18e1      	adds	r1, r4, r3
 800f7b6:	1c5a      	adds	r2, r3, #1
 800f7b8:	2030      	movs	r0, #48	; 0x30
 800f7ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f7be:	4422      	add	r2, r4
 800f7c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f7c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f7c8:	3302      	adds	r3, #2
 800f7ca:	e7c7      	b.n	800f75c <_printf_common+0x58>
 800f7cc:	2301      	movs	r3, #1
 800f7ce:	4622      	mov	r2, r4
 800f7d0:	4649      	mov	r1, r9
 800f7d2:	4638      	mov	r0, r7
 800f7d4:	47c0      	blx	r8
 800f7d6:	3001      	adds	r0, #1
 800f7d8:	d0e6      	beq.n	800f7a8 <_printf_common+0xa4>
 800f7da:	3601      	adds	r6, #1
 800f7dc:	e7d9      	b.n	800f792 <_printf_common+0x8e>
	...

0800f7e0 <_printf_i>:
 800f7e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f7e4:	7e0f      	ldrb	r7, [r1, #24]
 800f7e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f7e8:	2f78      	cmp	r7, #120	; 0x78
 800f7ea:	4691      	mov	r9, r2
 800f7ec:	4680      	mov	r8, r0
 800f7ee:	460c      	mov	r4, r1
 800f7f0:	469a      	mov	sl, r3
 800f7f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f7f6:	d807      	bhi.n	800f808 <_printf_i+0x28>
 800f7f8:	2f62      	cmp	r7, #98	; 0x62
 800f7fa:	d80a      	bhi.n	800f812 <_printf_i+0x32>
 800f7fc:	2f00      	cmp	r7, #0
 800f7fe:	f000 80d8 	beq.w	800f9b2 <_printf_i+0x1d2>
 800f802:	2f58      	cmp	r7, #88	; 0x58
 800f804:	f000 80a3 	beq.w	800f94e <_printf_i+0x16e>
 800f808:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f80c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f810:	e03a      	b.n	800f888 <_printf_i+0xa8>
 800f812:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f816:	2b15      	cmp	r3, #21
 800f818:	d8f6      	bhi.n	800f808 <_printf_i+0x28>
 800f81a:	a101      	add	r1, pc, #4	; (adr r1, 800f820 <_printf_i+0x40>)
 800f81c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f820:	0800f879 	.word	0x0800f879
 800f824:	0800f88d 	.word	0x0800f88d
 800f828:	0800f809 	.word	0x0800f809
 800f82c:	0800f809 	.word	0x0800f809
 800f830:	0800f809 	.word	0x0800f809
 800f834:	0800f809 	.word	0x0800f809
 800f838:	0800f88d 	.word	0x0800f88d
 800f83c:	0800f809 	.word	0x0800f809
 800f840:	0800f809 	.word	0x0800f809
 800f844:	0800f809 	.word	0x0800f809
 800f848:	0800f809 	.word	0x0800f809
 800f84c:	0800f999 	.word	0x0800f999
 800f850:	0800f8bd 	.word	0x0800f8bd
 800f854:	0800f97b 	.word	0x0800f97b
 800f858:	0800f809 	.word	0x0800f809
 800f85c:	0800f809 	.word	0x0800f809
 800f860:	0800f9bb 	.word	0x0800f9bb
 800f864:	0800f809 	.word	0x0800f809
 800f868:	0800f8bd 	.word	0x0800f8bd
 800f86c:	0800f809 	.word	0x0800f809
 800f870:	0800f809 	.word	0x0800f809
 800f874:	0800f983 	.word	0x0800f983
 800f878:	682b      	ldr	r3, [r5, #0]
 800f87a:	1d1a      	adds	r2, r3, #4
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	602a      	str	r2, [r5, #0]
 800f880:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f884:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f888:	2301      	movs	r3, #1
 800f88a:	e0a3      	b.n	800f9d4 <_printf_i+0x1f4>
 800f88c:	6820      	ldr	r0, [r4, #0]
 800f88e:	6829      	ldr	r1, [r5, #0]
 800f890:	0606      	lsls	r6, r0, #24
 800f892:	f101 0304 	add.w	r3, r1, #4
 800f896:	d50a      	bpl.n	800f8ae <_printf_i+0xce>
 800f898:	680e      	ldr	r6, [r1, #0]
 800f89a:	602b      	str	r3, [r5, #0]
 800f89c:	2e00      	cmp	r6, #0
 800f89e:	da03      	bge.n	800f8a8 <_printf_i+0xc8>
 800f8a0:	232d      	movs	r3, #45	; 0x2d
 800f8a2:	4276      	negs	r6, r6
 800f8a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f8a8:	485e      	ldr	r0, [pc, #376]	; (800fa24 <_printf_i+0x244>)
 800f8aa:	230a      	movs	r3, #10
 800f8ac:	e019      	b.n	800f8e2 <_printf_i+0x102>
 800f8ae:	680e      	ldr	r6, [r1, #0]
 800f8b0:	602b      	str	r3, [r5, #0]
 800f8b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f8b6:	bf18      	it	ne
 800f8b8:	b236      	sxthne	r6, r6
 800f8ba:	e7ef      	b.n	800f89c <_printf_i+0xbc>
 800f8bc:	682b      	ldr	r3, [r5, #0]
 800f8be:	6820      	ldr	r0, [r4, #0]
 800f8c0:	1d19      	adds	r1, r3, #4
 800f8c2:	6029      	str	r1, [r5, #0]
 800f8c4:	0601      	lsls	r1, r0, #24
 800f8c6:	d501      	bpl.n	800f8cc <_printf_i+0xec>
 800f8c8:	681e      	ldr	r6, [r3, #0]
 800f8ca:	e002      	b.n	800f8d2 <_printf_i+0xf2>
 800f8cc:	0646      	lsls	r6, r0, #25
 800f8ce:	d5fb      	bpl.n	800f8c8 <_printf_i+0xe8>
 800f8d0:	881e      	ldrh	r6, [r3, #0]
 800f8d2:	4854      	ldr	r0, [pc, #336]	; (800fa24 <_printf_i+0x244>)
 800f8d4:	2f6f      	cmp	r7, #111	; 0x6f
 800f8d6:	bf0c      	ite	eq
 800f8d8:	2308      	moveq	r3, #8
 800f8da:	230a      	movne	r3, #10
 800f8dc:	2100      	movs	r1, #0
 800f8de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f8e2:	6865      	ldr	r5, [r4, #4]
 800f8e4:	60a5      	str	r5, [r4, #8]
 800f8e6:	2d00      	cmp	r5, #0
 800f8e8:	bfa2      	ittt	ge
 800f8ea:	6821      	ldrge	r1, [r4, #0]
 800f8ec:	f021 0104 	bicge.w	r1, r1, #4
 800f8f0:	6021      	strge	r1, [r4, #0]
 800f8f2:	b90e      	cbnz	r6, 800f8f8 <_printf_i+0x118>
 800f8f4:	2d00      	cmp	r5, #0
 800f8f6:	d04d      	beq.n	800f994 <_printf_i+0x1b4>
 800f8f8:	4615      	mov	r5, r2
 800f8fa:	fbb6 f1f3 	udiv	r1, r6, r3
 800f8fe:	fb03 6711 	mls	r7, r3, r1, r6
 800f902:	5dc7      	ldrb	r7, [r0, r7]
 800f904:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f908:	4637      	mov	r7, r6
 800f90a:	42bb      	cmp	r3, r7
 800f90c:	460e      	mov	r6, r1
 800f90e:	d9f4      	bls.n	800f8fa <_printf_i+0x11a>
 800f910:	2b08      	cmp	r3, #8
 800f912:	d10b      	bne.n	800f92c <_printf_i+0x14c>
 800f914:	6823      	ldr	r3, [r4, #0]
 800f916:	07de      	lsls	r6, r3, #31
 800f918:	d508      	bpl.n	800f92c <_printf_i+0x14c>
 800f91a:	6923      	ldr	r3, [r4, #16]
 800f91c:	6861      	ldr	r1, [r4, #4]
 800f91e:	4299      	cmp	r1, r3
 800f920:	bfde      	ittt	le
 800f922:	2330      	movle	r3, #48	; 0x30
 800f924:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f928:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800f92c:	1b52      	subs	r2, r2, r5
 800f92e:	6122      	str	r2, [r4, #16]
 800f930:	f8cd a000 	str.w	sl, [sp]
 800f934:	464b      	mov	r3, r9
 800f936:	aa03      	add	r2, sp, #12
 800f938:	4621      	mov	r1, r4
 800f93a:	4640      	mov	r0, r8
 800f93c:	f7ff fee2 	bl	800f704 <_printf_common>
 800f940:	3001      	adds	r0, #1
 800f942:	d14c      	bne.n	800f9de <_printf_i+0x1fe>
 800f944:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f948:	b004      	add	sp, #16
 800f94a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f94e:	4835      	ldr	r0, [pc, #212]	; (800fa24 <_printf_i+0x244>)
 800f950:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f954:	6829      	ldr	r1, [r5, #0]
 800f956:	6823      	ldr	r3, [r4, #0]
 800f958:	f851 6b04 	ldr.w	r6, [r1], #4
 800f95c:	6029      	str	r1, [r5, #0]
 800f95e:	061d      	lsls	r5, r3, #24
 800f960:	d514      	bpl.n	800f98c <_printf_i+0x1ac>
 800f962:	07df      	lsls	r7, r3, #31
 800f964:	bf44      	itt	mi
 800f966:	f043 0320 	orrmi.w	r3, r3, #32
 800f96a:	6023      	strmi	r3, [r4, #0]
 800f96c:	b91e      	cbnz	r6, 800f976 <_printf_i+0x196>
 800f96e:	6823      	ldr	r3, [r4, #0]
 800f970:	f023 0320 	bic.w	r3, r3, #32
 800f974:	6023      	str	r3, [r4, #0]
 800f976:	2310      	movs	r3, #16
 800f978:	e7b0      	b.n	800f8dc <_printf_i+0xfc>
 800f97a:	6823      	ldr	r3, [r4, #0]
 800f97c:	f043 0320 	orr.w	r3, r3, #32
 800f980:	6023      	str	r3, [r4, #0]
 800f982:	2378      	movs	r3, #120	; 0x78
 800f984:	4828      	ldr	r0, [pc, #160]	; (800fa28 <_printf_i+0x248>)
 800f986:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f98a:	e7e3      	b.n	800f954 <_printf_i+0x174>
 800f98c:	0659      	lsls	r1, r3, #25
 800f98e:	bf48      	it	mi
 800f990:	b2b6      	uxthmi	r6, r6
 800f992:	e7e6      	b.n	800f962 <_printf_i+0x182>
 800f994:	4615      	mov	r5, r2
 800f996:	e7bb      	b.n	800f910 <_printf_i+0x130>
 800f998:	682b      	ldr	r3, [r5, #0]
 800f99a:	6826      	ldr	r6, [r4, #0]
 800f99c:	6961      	ldr	r1, [r4, #20]
 800f99e:	1d18      	adds	r0, r3, #4
 800f9a0:	6028      	str	r0, [r5, #0]
 800f9a2:	0635      	lsls	r5, r6, #24
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	d501      	bpl.n	800f9ac <_printf_i+0x1cc>
 800f9a8:	6019      	str	r1, [r3, #0]
 800f9aa:	e002      	b.n	800f9b2 <_printf_i+0x1d2>
 800f9ac:	0670      	lsls	r0, r6, #25
 800f9ae:	d5fb      	bpl.n	800f9a8 <_printf_i+0x1c8>
 800f9b0:	8019      	strh	r1, [r3, #0]
 800f9b2:	2300      	movs	r3, #0
 800f9b4:	6123      	str	r3, [r4, #16]
 800f9b6:	4615      	mov	r5, r2
 800f9b8:	e7ba      	b.n	800f930 <_printf_i+0x150>
 800f9ba:	682b      	ldr	r3, [r5, #0]
 800f9bc:	1d1a      	adds	r2, r3, #4
 800f9be:	602a      	str	r2, [r5, #0]
 800f9c0:	681d      	ldr	r5, [r3, #0]
 800f9c2:	6862      	ldr	r2, [r4, #4]
 800f9c4:	2100      	movs	r1, #0
 800f9c6:	4628      	mov	r0, r5
 800f9c8:	f7f0 fc0a 	bl	80001e0 <memchr>
 800f9cc:	b108      	cbz	r0, 800f9d2 <_printf_i+0x1f2>
 800f9ce:	1b40      	subs	r0, r0, r5
 800f9d0:	6060      	str	r0, [r4, #4]
 800f9d2:	6863      	ldr	r3, [r4, #4]
 800f9d4:	6123      	str	r3, [r4, #16]
 800f9d6:	2300      	movs	r3, #0
 800f9d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f9dc:	e7a8      	b.n	800f930 <_printf_i+0x150>
 800f9de:	6923      	ldr	r3, [r4, #16]
 800f9e0:	462a      	mov	r2, r5
 800f9e2:	4649      	mov	r1, r9
 800f9e4:	4640      	mov	r0, r8
 800f9e6:	47d0      	blx	sl
 800f9e8:	3001      	adds	r0, #1
 800f9ea:	d0ab      	beq.n	800f944 <_printf_i+0x164>
 800f9ec:	6823      	ldr	r3, [r4, #0]
 800f9ee:	079b      	lsls	r3, r3, #30
 800f9f0:	d413      	bmi.n	800fa1a <_printf_i+0x23a>
 800f9f2:	68e0      	ldr	r0, [r4, #12]
 800f9f4:	9b03      	ldr	r3, [sp, #12]
 800f9f6:	4298      	cmp	r0, r3
 800f9f8:	bfb8      	it	lt
 800f9fa:	4618      	movlt	r0, r3
 800f9fc:	e7a4      	b.n	800f948 <_printf_i+0x168>
 800f9fe:	2301      	movs	r3, #1
 800fa00:	4632      	mov	r2, r6
 800fa02:	4649      	mov	r1, r9
 800fa04:	4640      	mov	r0, r8
 800fa06:	47d0      	blx	sl
 800fa08:	3001      	adds	r0, #1
 800fa0a:	d09b      	beq.n	800f944 <_printf_i+0x164>
 800fa0c:	3501      	adds	r5, #1
 800fa0e:	68e3      	ldr	r3, [r4, #12]
 800fa10:	9903      	ldr	r1, [sp, #12]
 800fa12:	1a5b      	subs	r3, r3, r1
 800fa14:	42ab      	cmp	r3, r5
 800fa16:	dcf2      	bgt.n	800f9fe <_printf_i+0x21e>
 800fa18:	e7eb      	b.n	800f9f2 <_printf_i+0x212>
 800fa1a:	2500      	movs	r5, #0
 800fa1c:	f104 0619 	add.w	r6, r4, #25
 800fa20:	e7f5      	b.n	800fa0e <_printf_i+0x22e>
 800fa22:	bf00      	nop
 800fa24:	08014cc2 	.word	0x08014cc2
 800fa28:	08014cd3 	.word	0x08014cd3

0800fa2c <_sbrk_r>:
 800fa2c:	b538      	push	{r3, r4, r5, lr}
 800fa2e:	4d06      	ldr	r5, [pc, #24]	; (800fa48 <_sbrk_r+0x1c>)
 800fa30:	2300      	movs	r3, #0
 800fa32:	4604      	mov	r4, r0
 800fa34:	4608      	mov	r0, r1
 800fa36:	602b      	str	r3, [r5, #0]
 800fa38:	f7f6 fc1e 	bl	8006278 <_sbrk>
 800fa3c:	1c43      	adds	r3, r0, #1
 800fa3e:	d102      	bne.n	800fa46 <_sbrk_r+0x1a>
 800fa40:	682b      	ldr	r3, [r5, #0]
 800fa42:	b103      	cbz	r3, 800fa46 <_sbrk_r+0x1a>
 800fa44:	6023      	str	r3, [r4, #0]
 800fa46:	bd38      	pop	{r3, r4, r5, pc}
 800fa48:	200036e4 	.word	0x200036e4

0800fa4c <siprintf>:
 800fa4c:	b40e      	push	{r1, r2, r3}
 800fa4e:	b500      	push	{lr}
 800fa50:	b09c      	sub	sp, #112	; 0x70
 800fa52:	ab1d      	add	r3, sp, #116	; 0x74
 800fa54:	9002      	str	r0, [sp, #8]
 800fa56:	9006      	str	r0, [sp, #24]
 800fa58:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fa5c:	4809      	ldr	r0, [pc, #36]	; (800fa84 <siprintf+0x38>)
 800fa5e:	9107      	str	r1, [sp, #28]
 800fa60:	9104      	str	r1, [sp, #16]
 800fa62:	4909      	ldr	r1, [pc, #36]	; (800fa88 <siprintf+0x3c>)
 800fa64:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa68:	9105      	str	r1, [sp, #20]
 800fa6a:	6800      	ldr	r0, [r0, #0]
 800fa6c:	9301      	str	r3, [sp, #4]
 800fa6e:	a902      	add	r1, sp, #8
 800fa70:	f002 fe66 	bl	8012740 <_svfiprintf_r>
 800fa74:	9b02      	ldr	r3, [sp, #8]
 800fa76:	2200      	movs	r2, #0
 800fa78:	701a      	strb	r2, [r3, #0]
 800fa7a:	b01c      	add	sp, #112	; 0x70
 800fa7c:	f85d eb04 	ldr.w	lr, [sp], #4
 800fa80:	b003      	add	sp, #12
 800fa82:	4770      	bx	lr
 800fa84:	20000244 	.word	0x20000244
 800fa88:	ffff0208 	.word	0xffff0208

0800fa8c <strchr>:
 800fa8c:	b2c9      	uxtb	r1, r1
 800fa8e:	4603      	mov	r3, r0
 800fa90:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fa94:	b11a      	cbz	r2, 800fa9e <strchr+0x12>
 800fa96:	428a      	cmp	r2, r1
 800fa98:	d1f9      	bne.n	800fa8e <strchr+0x2>
 800fa9a:	4618      	mov	r0, r3
 800fa9c:	4770      	bx	lr
 800fa9e:	2900      	cmp	r1, #0
 800faa0:	bf18      	it	ne
 800faa2:	2300      	movne	r3, #0
 800faa4:	e7f9      	b.n	800fa9a <strchr+0xe>

0800faa6 <strncmp>:
 800faa6:	b510      	push	{r4, lr}
 800faa8:	b17a      	cbz	r2, 800faca <strncmp+0x24>
 800faaa:	4603      	mov	r3, r0
 800faac:	3901      	subs	r1, #1
 800faae:	1884      	adds	r4, r0, r2
 800fab0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800fab4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800fab8:	4290      	cmp	r0, r2
 800faba:	d101      	bne.n	800fac0 <strncmp+0x1a>
 800fabc:	42a3      	cmp	r3, r4
 800fabe:	d101      	bne.n	800fac4 <strncmp+0x1e>
 800fac0:	1a80      	subs	r0, r0, r2
 800fac2:	bd10      	pop	{r4, pc}
 800fac4:	2800      	cmp	r0, #0
 800fac6:	d1f3      	bne.n	800fab0 <strncmp+0xa>
 800fac8:	e7fa      	b.n	800fac0 <strncmp+0x1a>
 800faca:	4610      	mov	r0, r2
 800facc:	e7f9      	b.n	800fac2 <strncmp+0x1c>

0800face <strstr>:
 800face:	780a      	ldrb	r2, [r1, #0]
 800fad0:	b570      	push	{r4, r5, r6, lr}
 800fad2:	b96a      	cbnz	r2, 800faf0 <strstr+0x22>
 800fad4:	bd70      	pop	{r4, r5, r6, pc}
 800fad6:	429a      	cmp	r2, r3
 800fad8:	d109      	bne.n	800faee <strstr+0x20>
 800fada:	460c      	mov	r4, r1
 800fadc:	4605      	mov	r5, r0
 800fade:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d0f6      	beq.n	800fad4 <strstr+0x6>
 800fae6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800faea:	429e      	cmp	r6, r3
 800faec:	d0f7      	beq.n	800fade <strstr+0x10>
 800faee:	3001      	adds	r0, #1
 800faf0:	7803      	ldrb	r3, [r0, #0]
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d1ef      	bne.n	800fad6 <strstr+0x8>
 800faf6:	4618      	mov	r0, r3
 800faf8:	e7ec      	b.n	800fad4 <strstr+0x6>

0800fafa <sulp>:
 800fafa:	b570      	push	{r4, r5, r6, lr}
 800fafc:	4604      	mov	r4, r0
 800fafe:	460d      	mov	r5, r1
 800fb00:	ec45 4b10 	vmov	d0, r4, r5
 800fb04:	4616      	mov	r6, r2
 800fb06:	f002 fc71 	bl	80123ec <__ulp>
 800fb0a:	ec51 0b10 	vmov	r0, r1, d0
 800fb0e:	b17e      	cbz	r6, 800fb30 <sulp+0x36>
 800fb10:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800fb14:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	dd09      	ble.n	800fb30 <sulp+0x36>
 800fb1c:	051b      	lsls	r3, r3, #20
 800fb1e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800fb22:	2400      	movs	r4, #0
 800fb24:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800fb28:	4622      	mov	r2, r4
 800fb2a:	462b      	mov	r3, r5
 800fb2c:	f7f0 fd64 	bl	80005f8 <__aeabi_dmul>
 800fb30:	bd70      	pop	{r4, r5, r6, pc}
 800fb32:	0000      	movs	r0, r0
 800fb34:	0000      	movs	r0, r0
	...

0800fb38 <_strtod_l>:
 800fb38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb3c:	ed2d 8b02 	vpush	{d8}
 800fb40:	b09d      	sub	sp, #116	; 0x74
 800fb42:	461f      	mov	r7, r3
 800fb44:	2300      	movs	r3, #0
 800fb46:	9318      	str	r3, [sp, #96]	; 0x60
 800fb48:	4ba2      	ldr	r3, [pc, #648]	; (800fdd4 <_strtod_l+0x29c>)
 800fb4a:	9213      	str	r2, [sp, #76]	; 0x4c
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	9305      	str	r3, [sp, #20]
 800fb50:	4604      	mov	r4, r0
 800fb52:	4618      	mov	r0, r3
 800fb54:	4688      	mov	r8, r1
 800fb56:	f7f0 fb3b 	bl	80001d0 <strlen>
 800fb5a:	f04f 0a00 	mov.w	sl, #0
 800fb5e:	4605      	mov	r5, r0
 800fb60:	f04f 0b00 	mov.w	fp, #0
 800fb64:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fb68:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fb6a:	781a      	ldrb	r2, [r3, #0]
 800fb6c:	2a2b      	cmp	r2, #43	; 0x2b
 800fb6e:	d04e      	beq.n	800fc0e <_strtod_l+0xd6>
 800fb70:	d83b      	bhi.n	800fbea <_strtod_l+0xb2>
 800fb72:	2a0d      	cmp	r2, #13
 800fb74:	d834      	bhi.n	800fbe0 <_strtod_l+0xa8>
 800fb76:	2a08      	cmp	r2, #8
 800fb78:	d834      	bhi.n	800fbe4 <_strtod_l+0xac>
 800fb7a:	2a00      	cmp	r2, #0
 800fb7c:	d03e      	beq.n	800fbfc <_strtod_l+0xc4>
 800fb7e:	2300      	movs	r3, #0
 800fb80:	930a      	str	r3, [sp, #40]	; 0x28
 800fb82:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800fb84:	7833      	ldrb	r3, [r6, #0]
 800fb86:	2b30      	cmp	r3, #48	; 0x30
 800fb88:	f040 80b0 	bne.w	800fcec <_strtod_l+0x1b4>
 800fb8c:	7873      	ldrb	r3, [r6, #1]
 800fb8e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800fb92:	2b58      	cmp	r3, #88	; 0x58
 800fb94:	d168      	bne.n	800fc68 <_strtod_l+0x130>
 800fb96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fb98:	9301      	str	r3, [sp, #4]
 800fb9a:	ab18      	add	r3, sp, #96	; 0x60
 800fb9c:	9702      	str	r7, [sp, #8]
 800fb9e:	9300      	str	r3, [sp, #0]
 800fba0:	4a8d      	ldr	r2, [pc, #564]	; (800fdd8 <_strtod_l+0x2a0>)
 800fba2:	ab19      	add	r3, sp, #100	; 0x64
 800fba4:	a917      	add	r1, sp, #92	; 0x5c
 800fba6:	4620      	mov	r0, r4
 800fba8:	f001 fd80 	bl	80116ac <__gethex>
 800fbac:	f010 0707 	ands.w	r7, r0, #7
 800fbb0:	4605      	mov	r5, r0
 800fbb2:	d005      	beq.n	800fbc0 <_strtod_l+0x88>
 800fbb4:	2f06      	cmp	r7, #6
 800fbb6:	d12c      	bne.n	800fc12 <_strtod_l+0xda>
 800fbb8:	3601      	adds	r6, #1
 800fbba:	2300      	movs	r3, #0
 800fbbc:	9617      	str	r6, [sp, #92]	; 0x5c
 800fbbe:	930a      	str	r3, [sp, #40]	; 0x28
 800fbc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	f040 8590 	bne.w	80106e8 <_strtod_l+0xbb0>
 800fbc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fbca:	b1eb      	cbz	r3, 800fc08 <_strtod_l+0xd0>
 800fbcc:	4652      	mov	r2, sl
 800fbce:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800fbd2:	ec43 2b10 	vmov	d0, r2, r3
 800fbd6:	b01d      	add	sp, #116	; 0x74
 800fbd8:	ecbd 8b02 	vpop	{d8}
 800fbdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbe0:	2a20      	cmp	r2, #32
 800fbe2:	d1cc      	bne.n	800fb7e <_strtod_l+0x46>
 800fbe4:	3301      	adds	r3, #1
 800fbe6:	9317      	str	r3, [sp, #92]	; 0x5c
 800fbe8:	e7be      	b.n	800fb68 <_strtod_l+0x30>
 800fbea:	2a2d      	cmp	r2, #45	; 0x2d
 800fbec:	d1c7      	bne.n	800fb7e <_strtod_l+0x46>
 800fbee:	2201      	movs	r2, #1
 800fbf0:	920a      	str	r2, [sp, #40]	; 0x28
 800fbf2:	1c5a      	adds	r2, r3, #1
 800fbf4:	9217      	str	r2, [sp, #92]	; 0x5c
 800fbf6:	785b      	ldrb	r3, [r3, #1]
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d1c2      	bne.n	800fb82 <_strtod_l+0x4a>
 800fbfc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fbfe:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	f040 856e 	bne.w	80106e4 <_strtod_l+0xbac>
 800fc08:	4652      	mov	r2, sl
 800fc0a:	465b      	mov	r3, fp
 800fc0c:	e7e1      	b.n	800fbd2 <_strtod_l+0x9a>
 800fc0e:	2200      	movs	r2, #0
 800fc10:	e7ee      	b.n	800fbf0 <_strtod_l+0xb8>
 800fc12:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800fc14:	b13a      	cbz	r2, 800fc26 <_strtod_l+0xee>
 800fc16:	2135      	movs	r1, #53	; 0x35
 800fc18:	a81a      	add	r0, sp, #104	; 0x68
 800fc1a:	f002 fcf2 	bl	8012602 <__copybits>
 800fc1e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800fc20:	4620      	mov	r0, r4
 800fc22:	f002 f8b1 	bl	8011d88 <_Bfree>
 800fc26:	3f01      	subs	r7, #1
 800fc28:	2f04      	cmp	r7, #4
 800fc2a:	d806      	bhi.n	800fc3a <_strtod_l+0x102>
 800fc2c:	e8df f007 	tbb	[pc, r7]
 800fc30:	1714030a 	.word	0x1714030a
 800fc34:	0a          	.byte	0x0a
 800fc35:	00          	.byte	0x00
 800fc36:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800fc3a:	0728      	lsls	r0, r5, #28
 800fc3c:	d5c0      	bpl.n	800fbc0 <_strtod_l+0x88>
 800fc3e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800fc42:	e7bd      	b.n	800fbc0 <_strtod_l+0x88>
 800fc44:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800fc48:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800fc4a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800fc4e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800fc52:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800fc56:	e7f0      	b.n	800fc3a <_strtod_l+0x102>
 800fc58:	f8df b180 	ldr.w	fp, [pc, #384]	; 800fddc <_strtod_l+0x2a4>
 800fc5c:	e7ed      	b.n	800fc3a <_strtod_l+0x102>
 800fc5e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800fc62:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800fc66:	e7e8      	b.n	800fc3a <_strtod_l+0x102>
 800fc68:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fc6a:	1c5a      	adds	r2, r3, #1
 800fc6c:	9217      	str	r2, [sp, #92]	; 0x5c
 800fc6e:	785b      	ldrb	r3, [r3, #1]
 800fc70:	2b30      	cmp	r3, #48	; 0x30
 800fc72:	d0f9      	beq.n	800fc68 <_strtod_l+0x130>
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d0a3      	beq.n	800fbc0 <_strtod_l+0x88>
 800fc78:	2301      	movs	r3, #1
 800fc7a:	f04f 0900 	mov.w	r9, #0
 800fc7e:	9304      	str	r3, [sp, #16]
 800fc80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fc82:	9308      	str	r3, [sp, #32]
 800fc84:	f8cd 901c 	str.w	r9, [sp, #28]
 800fc88:	464f      	mov	r7, r9
 800fc8a:	220a      	movs	r2, #10
 800fc8c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800fc8e:	7806      	ldrb	r6, [r0, #0]
 800fc90:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800fc94:	b2d9      	uxtb	r1, r3
 800fc96:	2909      	cmp	r1, #9
 800fc98:	d92a      	bls.n	800fcf0 <_strtod_l+0x1b8>
 800fc9a:	9905      	ldr	r1, [sp, #20]
 800fc9c:	462a      	mov	r2, r5
 800fc9e:	f7ff ff02 	bl	800faa6 <strncmp>
 800fca2:	b398      	cbz	r0, 800fd0c <_strtod_l+0x1d4>
 800fca4:	2000      	movs	r0, #0
 800fca6:	4632      	mov	r2, r6
 800fca8:	463d      	mov	r5, r7
 800fcaa:	9005      	str	r0, [sp, #20]
 800fcac:	4603      	mov	r3, r0
 800fcae:	2a65      	cmp	r2, #101	; 0x65
 800fcb0:	d001      	beq.n	800fcb6 <_strtod_l+0x17e>
 800fcb2:	2a45      	cmp	r2, #69	; 0x45
 800fcb4:	d118      	bne.n	800fce8 <_strtod_l+0x1b0>
 800fcb6:	b91d      	cbnz	r5, 800fcc0 <_strtod_l+0x188>
 800fcb8:	9a04      	ldr	r2, [sp, #16]
 800fcba:	4302      	orrs	r2, r0
 800fcbc:	d09e      	beq.n	800fbfc <_strtod_l+0xc4>
 800fcbe:	2500      	movs	r5, #0
 800fcc0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800fcc4:	f108 0201 	add.w	r2, r8, #1
 800fcc8:	9217      	str	r2, [sp, #92]	; 0x5c
 800fcca:	f898 2001 	ldrb.w	r2, [r8, #1]
 800fcce:	2a2b      	cmp	r2, #43	; 0x2b
 800fcd0:	d075      	beq.n	800fdbe <_strtod_l+0x286>
 800fcd2:	2a2d      	cmp	r2, #45	; 0x2d
 800fcd4:	d07b      	beq.n	800fdce <_strtod_l+0x296>
 800fcd6:	f04f 0c00 	mov.w	ip, #0
 800fcda:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800fcde:	2909      	cmp	r1, #9
 800fce0:	f240 8082 	bls.w	800fde8 <_strtod_l+0x2b0>
 800fce4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fce8:	2600      	movs	r6, #0
 800fcea:	e09d      	b.n	800fe28 <_strtod_l+0x2f0>
 800fcec:	2300      	movs	r3, #0
 800fcee:	e7c4      	b.n	800fc7a <_strtod_l+0x142>
 800fcf0:	2f08      	cmp	r7, #8
 800fcf2:	bfd8      	it	le
 800fcf4:	9907      	ldrle	r1, [sp, #28]
 800fcf6:	f100 0001 	add.w	r0, r0, #1
 800fcfa:	bfda      	itte	le
 800fcfc:	fb02 3301 	mlale	r3, r2, r1, r3
 800fd00:	9307      	strle	r3, [sp, #28]
 800fd02:	fb02 3909 	mlagt	r9, r2, r9, r3
 800fd06:	3701      	adds	r7, #1
 800fd08:	9017      	str	r0, [sp, #92]	; 0x5c
 800fd0a:	e7bf      	b.n	800fc8c <_strtod_l+0x154>
 800fd0c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fd0e:	195a      	adds	r2, r3, r5
 800fd10:	9217      	str	r2, [sp, #92]	; 0x5c
 800fd12:	5d5a      	ldrb	r2, [r3, r5]
 800fd14:	2f00      	cmp	r7, #0
 800fd16:	d037      	beq.n	800fd88 <_strtod_l+0x250>
 800fd18:	9005      	str	r0, [sp, #20]
 800fd1a:	463d      	mov	r5, r7
 800fd1c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800fd20:	2b09      	cmp	r3, #9
 800fd22:	d912      	bls.n	800fd4a <_strtod_l+0x212>
 800fd24:	2301      	movs	r3, #1
 800fd26:	e7c2      	b.n	800fcae <_strtod_l+0x176>
 800fd28:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fd2a:	1c5a      	adds	r2, r3, #1
 800fd2c:	9217      	str	r2, [sp, #92]	; 0x5c
 800fd2e:	785a      	ldrb	r2, [r3, #1]
 800fd30:	3001      	adds	r0, #1
 800fd32:	2a30      	cmp	r2, #48	; 0x30
 800fd34:	d0f8      	beq.n	800fd28 <_strtod_l+0x1f0>
 800fd36:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800fd3a:	2b08      	cmp	r3, #8
 800fd3c:	f200 84d9 	bhi.w	80106f2 <_strtod_l+0xbba>
 800fd40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fd42:	9005      	str	r0, [sp, #20]
 800fd44:	2000      	movs	r0, #0
 800fd46:	9308      	str	r3, [sp, #32]
 800fd48:	4605      	mov	r5, r0
 800fd4a:	3a30      	subs	r2, #48	; 0x30
 800fd4c:	f100 0301 	add.w	r3, r0, #1
 800fd50:	d014      	beq.n	800fd7c <_strtod_l+0x244>
 800fd52:	9905      	ldr	r1, [sp, #20]
 800fd54:	4419      	add	r1, r3
 800fd56:	9105      	str	r1, [sp, #20]
 800fd58:	462b      	mov	r3, r5
 800fd5a:	eb00 0e05 	add.w	lr, r0, r5
 800fd5e:	210a      	movs	r1, #10
 800fd60:	4573      	cmp	r3, lr
 800fd62:	d113      	bne.n	800fd8c <_strtod_l+0x254>
 800fd64:	182b      	adds	r3, r5, r0
 800fd66:	2b08      	cmp	r3, #8
 800fd68:	f105 0501 	add.w	r5, r5, #1
 800fd6c:	4405      	add	r5, r0
 800fd6e:	dc1c      	bgt.n	800fdaa <_strtod_l+0x272>
 800fd70:	9907      	ldr	r1, [sp, #28]
 800fd72:	230a      	movs	r3, #10
 800fd74:	fb03 2301 	mla	r3, r3, r1, r2
 800fd78:	9307      	str	r3, [sp, #28]
 800fd7a:	2300      	movs	r3, #0
 800fd7c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fd7e:	1c51      	adds	r1, r2, #1
 800fd80:	9117      	str	r1, [sp, #92]	; 0x5c
 800fd82:	7852      	ldrb	r2, [r2, #1]
 800fd84:	4618      	mov	r0, r3
 800fd86:	e7c9      	b.n	800fd1c <_strtod_l+0x1e4>
 800fd88:	4638      	mov	r0, r7
 800fd8a:	e7d2      	b.n	800fd32 <_strtod_l+0x1fa>
 800fd8c:	2b08      	cmp	r3, #8
 800fd8e:	dc04      	bgt.n	800fd9a <_strtod_l+0x262>
 800fd90:	9e07      	ldr	r6, [sp, #28]
 800fd92:	434e      	muls	r6, r1
 800fd94:	9607      	str	r6, [sp, #28]
 800fd96:	3301      	adds	r3, #1
 800fd98:	e7e2      	b.n	800fd60 <_strtod_l+0x228>
 800fd9a:	f103 0c01 	add.w	ip, r3, #1
 800fd9e:	f1bc 0f10 	cmp.w	ip, #16
 800fda2:	bfd8      	it	le
 800fda4:	fb01 f909 	mulle.w	r9, r1, r9
 800fda8:	e7f5      	b.n	800fd96 <_strtod_l+0x25e>
 800fdaa:	2d10      	cmp	r5, #16
 800fdac:	bfdc      	itt	le
 800fdae:	230a      	movle	r3, #10
 800fdb0:	fb03 2909 	mlale	r9, r3, r9, r2
 800fdb4:	e7e1      	b.n	800fd7a <_strtod_l+0x242>
 800fdb6:	2300      	movs	r3, #0
 800fdb8:	9305      	str	r3, [sp, #20]
 800fdba:	2301      	movs	r3, #1
 800fdbc:	e77c      	b.n	800fcb8 <_strtod_l+0x180>
 800fdbe:	f04f 0c00 	mov.w	ip, #0
 800fdc2:	f108 0202 	add.w	r2, r8, #2
 800fdc6:	9217      	str	r2, [sp, #92]	; 0x5c
 800fdc8:	f898 2002 	ldrb.w	r2, [r8, #2]
 800fdcc:	e785      	b.n	800fcda <_strtod_l+0x1a2>
 800fdce:	f04f 0c01 	mov.w	ip, #1
 800fdd2:	e7f6      	b.n	800fdc2 <_strtod_l+0x28a>
 800fdd4:	08014e30 	.word	0x08014e30
 800fdd8:	08014ce4 	.word	0x08014ce4
 800fddc:	7ff00000 	.word	0x7ff00000
 800fde0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fde2:	1c51      	adds	r1, r2, #1
 800fde4:	9117      	str	r1, [sp, #92]	; 0x5c
 800fde6:	7852      	ldrb	r2, [r2, #1]
 800fde8:	2a30      	cmp	r2, #48	; 0x30
 800fdea:	d0f9      	beq.n	800fde0 <_strtod_l+0x2a8>
 800fdec:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800fdf0:	2908      	cmp	r1, #8
 800fdf2:	f63f af79 	bhi.w	800fce8 <_strtod_l+0x1b0>
 800fdf6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800fdfa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fdfc:	9206      	str	r2, [sp, #24]
 800fdfe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fe00:	1c51      	adds	r1, r2, #1
 800fe02:	9117      	str	r1, [sp, #92]	; 0x5c
 800fe04:	7852      	ldrb	r2, [r2, #1]
 800fe06:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800fe0a:	2e09      	cmp	r6, #9
 800fe0c:	d937      	bls.n	800fe7e <_strtod_l+0x346>
 800fe0e:	9e06      	ldr	r6, [sp, #24]
 800fe10:	1b89      	subs	r1, r1, r6
 800fe12:	2908      	cmp	r1, #8
 800fe14:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800fe18:	dc02      	bgt.n	800fe20 <_strtod_l+0x2e8>
 800fe1a:	4576      	cmp	r6, lr
 800fe1c:	bfa8      	it	ge
 800fe1e:	4676      	movge	r6, lr
 800fe20:	f1bc 0f00 	cmp.w	ip, #0
 800fe24:	d000      	beq.n	800fe28 <_strtod_l+0x2f0>
 800fe26:	4276      	negs	r6, r6
 800fe28:	2d00      	cmp	r5, #0
 800fe2a:	d14d      	bne.n	800fec8 <_strtod_l+0x390>
 800fe2c:	9904      	ldr	r1, [sp, #16]
 800fe2e:	4301      	orrs	r1, r0
 800fe30:	f47f aec6 	bne.w	800fbc0 <_strtod_l+0x88>
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	f47f aee1 	bne.w	800fbfc <_strtod_l+0xc4>
 800fe3a:	2a69      	cmp	r2, #105	; 0x69
 800fe3c:	d027      	beq.n	800fe8e <_strtod_l+0x356>
 800fe3e:	dc24      	bgt.n	800fe8a <_strtod_l+0x352>
 800fe40:	2a49      	cmp	r2, #73	; 0x49
 800fe42:	d024      	beq.n	800fe8e <_strtod_l+0x356>
 800fe44:	2a4e      	cmp	r2, #78	; 0x4e
 800fe46:	f47f aed9 	bne.w	800fbfc <_strtod_l+0xc4>
 800fe4a:	499f      	ldr	r1, [pc, #636]	; (80100c8 <_strtod_l+0x590>)
 800fe4c:	a817      	add	r0, sp, #92	; 0x5c
 800fe4e:	f001 fe85 	bl	8011b5c <__match>
 800fe52:	2800      	cmp	r0, #0
 800fe54:	f43f aed2 	beq.w	800fbfc <_strtod_l+0xc4>
 800fe58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fe5a:	781b      	ldrb	r3, [r3, #0]
 800fe5c:	2b28      	cmp	r3, #40	; 0x28
 800fe5e:	d12d      	bne.n	800febc <_strtod_l+0x384>
 800fe60:	499a      	ldr	r1, [pc, #616]	; (80100cc <_strtod_l+0x594>)
 800fe62:	aa1a      	add	r2, sp, #104	; 0x68
 800fe64:	a817      	add	r0, sp, #92	; 0x5c
 800fe66:	f001 fe8d 	bl	8011b84 <__hexnan>
 800fe6a:	2805      	cmp	r0, #5
 800fe6c:	d126      	bne.n	800febc <_strtod_l+0x384>
 800fe6e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fe70:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800fe74:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800fe78:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800fe7c:	e6a0      	b.n	800fbc0 <_strtod_l+0x88>
 800fe7e:	210a      	movs	r1, #10
 800fe80:	fb01 2e0e 	mla	lr, r1, lr, r2
 800fe84:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800fe88:	e7b9      	b.n	800fdfe <_strtod_l+0x2c6>
 800fe8a:	2a6e      	cmp	r2, #110	; 0x6e
 800fe8c:	e7db      	b.n	800fe46 <_strtod_l+0x30e>
 800fe8e:	4990      	ldr	r1, [pc, #576]	; (80100d0 <_strtod_l+0x598>)
 800fe90:	a817      	add	r0, sp, #92	; 0x5c
 800fe92:	f001 fe63 	bl	8011b5c <__match>
 800fe96:	2800      	cmp	r0, #0
 800fe98:	f43f aeb0 	beq.w	800fbfc <_strtod_l+0xc4>
 800fe9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fe9e:	498d      	ldr	r1, [pc, #564]	; (80100d4 <_strtod_l+0x59c>)
 800fea0:	3b01      	subs	r3, #1
 800fea2:	a817      	add	r0, sp, #92	; 0x5c
 800fea4:	9317      	str	r3, [sp, #92]	; 0x5c
 800fea6:	f001 fe59 	bl	8011b5c <__match>
 800feaa:	b910      	cbnz	r0, 800feb2 <_strtod_l+0x37a>
 800feac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800feae:	3301      	adds	r3, #1
 800feb0:	9317      	str	r3, [sp, #92]	; 0x5c
 800feb2:	f8df b230 	ldr.w	fp, [pc, #560]	; 80100e4 <_strtod_l+0x5ac>
 800feb6:	f04f 0a00 	mov.w	sl, #0
 800feba:	e681      	b.n	800fbc0 <_strtod_l+0x88>
 800febc:	4886      	ldr	r0, [pc, #536]	; (80100d8 <_strtod_l+0x5a0>)
 800febe:	f002 fd3f 	bl	8012940 <nan>
 800fec2:	ec5b ab10 	vmov	sl, fp, d0
 800fec6:	e67b      	b.n	800fbc0 <_strtod_l+0x88>
 800fec8:	9b05      	ldr	r3, [sp, #20]
 800feca:	9807      	ldr	r0, [sp, #28]
 800fecc:	1af3      	subs	r3, r6, r3
 800fece:	2f00      	cmp	r7, #0
 800fed0:	bf08      	it	eq
 800fed2:	462f      	moveq	r7, r5
 800fed4:	2d10      	cmp	r5, #16
 800fed6:	9306      	str	r3, [sp, #24]
 800fed8:	46a8      	mov	r8, r5
 800feda:	bfa8      	it	ge
 800fedc:	f04f 0810 	movge.w	r8, #16
 800fee0:	f7f0 fb10 	bl	8000504 <__aeabi_ui2d>
 800fee4:	2d09      	cmp	r5, #9
 800fee6:	4682      	mov	sl, r0
 800fee8:	468b      	mov	fp, r1
 800feea:	dd13      	ble.n	800ff14 <_strtod_l+0x3dc>
 800feec:	4b7b      	ldr	r3, [pc, #492]	; (80100dc <_strtod_l+0x5a4>)
 800feee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800fef2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800fef6:	f7f0 fb7f 	bl	80005f8 <__aeabi_dmul>
 800fefa:	4682      	mov	sl, r0
 800fefc:	4648      	mov	r0, r9
 800fefe:	468b      	mov	fp, r1
 800ff00:	f7f0 fb00 	bl	8000504 <__aeabi_ui2d>
 800ff04:	4602      	mov	r2, r0
 800ff06:	460b      	mov	r3, r1
 800ff08:	4650      	mov	r0, sl
 800ff0a:	4659      	mov	r1, fp
 800ff0c:	f7f0 f9be 	bl	800028c <__adddf3>
 800ff10:	4682      	mov	sl, r0
 800ff12:	468b      	mov	fp, r1
 800ff14:	2d0f      	cmp	r5, #15
 800ff16:	dc38      	bgt.n	800ff8a <_strtod_l+0x452>
 800ff18:	9b06      	ldr	r3, [sp, #24]
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	f43f ae50 	beq.w	800fbc0 <_strtod_l+0x88>
 800ff20:	dd24      	ble.n	800ff6c <_strtod_l+0x434>
 800ff22:	2b16      	cmp	r3, #22
 800ff24:	dc0b      	bgt.n	800ff3e <_strtod_l+0x406>
 800ff26:	496d      	ldr	r1, [pc, #436]	; (80100dc <_strtod_l+0x5a4>)
 800ff28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ff2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff30:	4652      	mov	r2, sl
 800ff32:	465b      	mov	r3, fp
 800ff34:	f7f0 fb60 	bl	80005f8 <__aeabi_dmul>
 800ff38:	4682      	mov	sl, r0
 800ff3a:	468b      	mov	fp, r1
 800ff3c:	e640      	b.n	800fbc0 <_strtod_l+0x88>
 800ff3e:	9a06      	ldr	r2, [sp, #24]
 800ff40:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ff44:	4293      	cmp	r3, r2
 800ff46:	db20      	blt.n	800ff8a <_strtod_l+0x452>
 800ff48:	4c64      	ldr	r4, [pc, #400]	; (80100dc <_strtod_l+0x5a4>)
 800ff4a:	f1c5 050f 	rsb	r5, r5, #15
 800ff4e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ff52:	4652      	mov	r2, sl
 800ff54:	465b      	mov	r3, fp
 800ff56:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff5a:	f7f0 fb4d 	bl	80005f8 <__aeabi_dmul>
 800ff5e:	9b06      	ldr	r3, [sp, #24]
 800ff60:	1b5d      	subs	r5, r3, r5
 800ff62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ff66:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ff6a:	e7e3      	b.n	800ff34 <_strtod_l+0x3fc>
 800ff6c:	9b06      	ldr	r3, [sp, #24]
 800ff6e:	3316      	adds	r3, #22
 800ff70:	db0b      	blt.n	800ff8a <_strtod_l+0x452>
 800ff72:	9b05      	ldr	r3, [sp, #20]
 800ff74:	1b9e      	subs	r6, r3, r6
 800ff76:	4b59      	ldr	r3, [pc, #356]	; (80100dc <_strtod_l+0x5a4>)
 800ff78:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ff7c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ff80:	4650      	mov	r0, sl
 800ff82:	4659      	mov	r1, fp
 800ff84:	f7f0 fc62 	bl	800084c <__aeabi_ddiv>
 800ff88:	e7d6      	b.n	800ff38 <_strtod_l+0x400>
 800ff8a:	9b06      	ldr	r3, [sp, #24]
 800ff8c:	eba5 0808 	sub.w	r8, r5, r8
 800ff90:	4498      	add	r8, r3
 800ff92:	f1b8 0f00 	cmp.w	r8, #0
 800ff96:	dd74      	ble.n	8010082 <_strtod_l+0x54a>
 800ff98:	f018 030f 	ands.w	r3, r8, #15
 800ff9c:	d00a      	beq.n	800ffb4 <_strtod_l+0x47c>
 800ff9e:	494f      	ldr	r1, [pc, #316]	; (80100dc <_strtod_l+0x5a4>)
 800ffa0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ffa4:	4652      	mov	r2, sl
 800ffa6:	465b      	mov	r3, fp
 800ffa8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ffac:	f7f0 fb24 	bl	80005f8 <__aeabi_dmul>
 800ffb0:	4682      	mov	sl, r0
 800ffb2:	468b      	mov	fp, r1
 800ffb4:	f038 080f 	bics.w	r8, r8, #15
 800ffb8:	d04f      	beq.n	801005a <_strtod_l+0x522>
 800ffba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ffbe:	dd22      	ble.n	8010006 <_strtod_l+0x4ce>
 800ffc0:	2500      	movs	r5, #0
 800ffc2:	462e      	mov	r6, r5
 800ffc4:	9507      	str	r5, [sp, #28]
 800ffc6:	9505      	str	r5, [sp, #20]
 800ffc8:	2322      	movs	r3, #34	; 0x22
 800ffca:	f8df b118 	ldr.w	fp, [pc, #280]	; 80100e4 <_strtod_l+0x5ac>
 800ffce:	6023      	str	r3, [r4, #0]
 800ffd0:	f04f 0a00 	mov.w	sl, #0
 800ffd4:	9b07      	ldr	r3, [sp, #28]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	f43f adf2 	beq.w	800fbc0 <_strtod_l+0x88>
 800ffdc:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ffde:	4620      	mov	r0, r4
 800ffe0:	f001 fed2 	bl	8011d88 <_Bfree>
 800ffe4:	9905      	ldr	r1, [sp, #20]
 800ffe6:	4620      	mov	r0, r4
 800ffe8:	f001 fece 	bl	8011d88 <_Bfree>
 800ffec:	4631      	mov	r1, r6
 800ffee:	4620      	mov	r0, r4
 800fff0:	f001 feca 	bl	8011d88 <_Bfree>
 800fff4:	9907      	ldr	r1, [sp, #28]
 800fff6:	4620      	mov	r0, r4
 800fff8:	f001 fec6 	bl	8011d88 <_Bfree>
 800fffc:	4629      	mov	r1, r5
 800fffe:	4620      	mov	r0, r4
 8010000:	f001 fec2 	bl	8011d88 <_Bfree>
 8010004:	e5dc      	b.n	800fbc0 <_strtod_l+0x88>
 8010006:	4b36      	ldr	r3, [pc, #216]	; (80100e0 <_strtod_l+0x5a8>)
 8010008:	9304      	str	r3, [sp, #16]
 801000a:	2300      	movs	r3, #0
 801000c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8010010:	4650      	mov	r0, sl
 8010012:	4659      	mov	r1, fp
 8010014:	4699      	mov	r9, r3
 8010016:	f1b8 0f01 	cmp.w	r8, #1
 801001a:	dc21      	bgt.n	8010060 <_strtod_l+0x528>
 801001c:	b10b      	cbz	r3, 8010022 <_strtod_l+0x4ea>
 801001e:	4682      	mov	sl, r0
 8010020:	468b      	mov	fp, r1
 8010022:	4b2f      	ldr	r3, [pc, #188]	; (80100e0 <_strtod_l+0x5a8>)
 8010024:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8010028:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 801002c:	4652      	mov	r2, sl
 801002e:	465b      	mov	r3, fp
 8010030:	e9d9 0100 	ldrd	r0, r1, [r9]
 8010034:	f7f0 fae0 	bl	80005f8 <__aeabi_dmul>
 8010038:	4b2a      	ldr	r3, [pc, #168]	; (80100e4 <_strtod_l+0x5ac>)
 801003a:	460a      	mov	r2, r1
 801003c:	400b      	ands	r3, r1
 801003e:	492a      	ldr	r1, [pc, #168]	; (80100e8 <_strtod_l+0x5b0>)
 8010040:	428b      	cmp	r3, r1
 8010042:	4682      	mov	sl, r0
 8010044:	d8bc      	bhi.n	800ffc0 <_strtod_l+0x488>
 8010046:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801004a:	428b      	cmp	r3, r1
 801004c:	bf86      	itte	hi
 801004e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80100ec <_strtod_l+0x5b4>
 8010052:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8010056:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801005a:	2300      	movs	r3, #0
 801005c:	9304      	str	r3, [sp, #16]
 801005e:	e084      	b.n	801016a <_strtod_l+0x632>
 8010060:	f018 0f01 	tst.w	r8, #1
 8010064:	d005      	beq.n	8010072 <_strtod_l+0x53a>
 8010066:	9b04      	ldr	r3, [sp, #16]
 8010068:	e9d3 2300 	ldrd	r2, r3, [r3]
 801006c:	f7f0 fac4 	bl	80005f8 <__aeabi_dmul>
 8010070:	2301      	movs	r3, #1
 8010072:	9a04      	ldr	r2, [sp, #16]
 8010074:	3208      	adds	r2, #8
 8010076:	f109 0901 	add.w	r9, r9, #1
 801007a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801007e:	9204      	str	r2, [sp, #16]
 8010080:	e7c9      	b.n	8010016 <_strtod_l+0x4de>
 8010082:	d0ea      	beq.n	801005a <_strtod_l+0x522>
 8010084:	f1c8 0800 	rsb	r8, r8, #0
 8010088:	f018 020f 	ands.w	r2, r8, #15
 801008c:	d00a      	beq.n	80100a4 <_strtod_l+0x56c>
 801008e:	4b13      	ldr	r3, [pc, #76]	; (80100dc <_strtod_l+0x5a4>)
 8010090:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010094:	4650      	mov	r0, sl
 8010096:	4659      	mov	r1, fp
 8010098:	e9d3 2300 	ldrd	r2, r3, [r3]
 801009c:	f7f0 fbd6 	bl	800084c <__aeabi_ddiv>
 80100a0:	4682      	mov	sl, r0
 80100a2:	468b      	mov	fp, r1
 80100a4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80100a8:	d0d7      	beq.n	801005a <_strtod_l+0x522>
 80100aa:	f1b8 0f1f 	cmp.w	r8, #31
 80100ae:	dd1f      	ble.n	80100f0 <_strtod_l+0x5b8>
 80100b0:	2500      	movs	r5, #0
 80100b2:	462e      	mov	r6, r5
 80100b4:	9507      	str	r5, [sp, #28]
 80100b6:	9505      	str	r5, [sp, #20]
 80100b8:	2322      	movs	r3, #34	; 0x22
 80100ba:	f04f 0a00 	mov.w	sl, #0
 80100be:	f04f 0b00 	mov.w	fp, #0
 80100c2:	6023      	str	r3, [r4, #0]
 80100c4:	e786      	b.n	800ffd4 <_strtod_l+0x49c>
 80100c6:	bf00      	nop
 80100c8:	08014cbd 	.word	0x08014cbd
 80100cc:	08014cf8 	.word	0x08014cf8
 80100d0:	08014cb5 	.word	0x08014cb5
 80100d4:	08014d3b 	.word	0x08014d3b
 80100d8:	08014fe8 	.word	0x08014fe8
 80100dc:	08014ec8 	.word	0x08014ec8
 80100e0:	08014ea0 	.word	0x08014ea0
 80100e4:	7ff00000 	.word	0x7ff00000
 80100e8:	7ca00000 	.word	0x7ca00000
 80100ec:	7fefffff 	.word	0x7fefffff
 80100f0:	f018 0310 	ands.w	r3, r8, #16
 80100f4:	bf18      	it	ne
 80100f6:	236a      	movne	r3, #106	; 0x6a
 80100f8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80104a8 <_strtod_l+0x970>
 80100fc:	9304      	str	r3, [sp, #16]
 80100fe:	4650      	mov	r0, sl
 8010100:	4659      	mov	r1, fp
 8010102:	2300      	movs	r3, #0
 8010104:	f018 0f01 	tst.w	r8, #1
 8010108:	d004      	beq.n	8010114 <_strtod_l+0x5dc>
 801010a:	e9d9 2300 	ldrd	r2, r3, [r9]
 801010e:	f7f0 fa73 	bl	80005f8 <__aeabi_dmul>
 8010112:	2301      	movs	r3, #1
 8010114:	ea5f 0868 	movs.w	r8, r8, asr #1
 8010118:	f109 0908 	add.w	r9, r9, #8
 801011c:	d1f2      	bne.n	8010104 <_strtod_l+0x5cc>
 801011e:	b10b      	cbz	r3, 8010124 <_strtod_l+0x5ec>
 8010120:	4682      	mov	sl, r0
 8010122:	468b      	mov	fp, r1
 8010124:	9b04      	ldr	r3, [sp, #16]
 8010126:	b1c3      	cbz	r3, 801015a <_strtod_l+0x622>
 8010128:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801012c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8010130:	2b00      	cmp	r3, #0
 8010132:	4659      	mov	r1, fp
 8010134:	dd11      	ble.n	801015a <_strtod_l+0x622>
 8010136:	2b1f      	cmp	r3, #31
 8010138:	f340 8124 	ble.w	8010384 <_strtod_l+0x84c>
 801013c:	2b34      	cmp	r3, #52	; 0x34
 801013e:	bfde      	ittt	le
 8010140:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8010144:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8010148:	fa03 f202 	lslle.w	r2, r3, r2
 801014c:	f04f 0a00 	mov.w	sl, #0
 8010150:	bfcc      	ite	gt
 8010152:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8010156:	ea02 0b01 	andle.w	fp, r2, r1
 801015a:	2200      	movs	r2, #0
 801015c:	2300      	movs	r3, #0
 801015e:	4650      	mov	r0, sl
 8010160:	4659      	mov	r1, fp
 8010162:	f7f0 fcb1 	bl	8000ac8 <__aeabi_dcmpeq>
 8010166:	2800      	cmp	r0, #0
 8010168:	d1a2      	bne.n	80100b0 <_strtod_l+0x578>
 801016a:	9b07      	ldr	r3, [sp, #28]
 801016c:	9300      	str	r3, [sp, #0]
 801016e:	9908      	ldr	r1, [sp, #32]
 8010170:	462b      	mov	r3, r5
 8010172:	463a      	mov	r2, r7
 8010174:	4620      	mov	r0, r4
 8010176:	f001 fe6f 	bl	8011e58 <__s2b>
 801017a:	9007      	str	r0, [sp, #28]
 801017c:	2800      	cmp	r0, #0
 801017e:	f43f af1f 	beq.w	800ffc0 <_strtod_l+0x488>
 8010182:	9b05      	ldr	r3, [sp, #20]
 8010184:	1b9e      	subs	r6, r3, r6
 8010186:	9b06      	ldr	r3, [sp, #24]
 8010188:	2b00      	cmp	r3, #0
 801018a:	bfb4      	ite	lt
 801018c:	4633      	movlt	r3, r6
 801018e:	2300      	movge	r3, #0
 8010190:	930c      	str	r3, [sp, #48]	; 0x30
 8010192:	9b06      	ldr	r3, [sp, #24]
 8010194:	2500      	movs	r5, #0
 8010196:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801019a:	9312      	str	r3, [sp, #72]	; 0x48
 801019c:	462e      	mov	r6, r5
 801019e:	9b07      	ldr	r3, [sp, #28]
 80101a0:	4620      	mov	r0, r4
 80101a2:	6859      	ldr	r1, [r3, #4]
 80101a4:	f001 fdb0 	bl	8011d08 <_Balloc>
 80101a8:	9005      	str	r0, [sp, #20]
 80101aa:	2800      	cmp	r0, #0
 80101ac:	f43f af0c 	beq.w	800ffc8 <_strtod_l+0x490>
 80101b0:	9b07      	ldr	r3, [sp, #28]
 80101b2:	691a      	ldr	r2, [r3, #16]
 80101b4:	3202      	adds	r2, #2
 80101b6:	f103 010c 	add.w	r1, r3, #12
 80101ba:	0092      	lsls	r2, r2, #2
 80101bc:	300c      	adds	r0, #12
 80101be:	f7fe febf 	bl	800ef40 <memcpy>
 80101c2:	ec4b ab10 	vmov	d0, sl, fp
 80101c6:	aa1a      	add	r2, sp, #104	; 0x68
 80101c8:	a919      	add	r1, sp, #100	; 0x64
 80101ca:	4620      	mov	r0, r4
 80101cc:	f002 f98a 	bl	80124e4 <__d2b>
 80101d0:	ec4b ab18 	vmov	d8, sl, fp
 80101d4:	9018      	str	r0, [sp, #96]	; 0x60
 80101d6:	2800      	cmp	r0, #0
 80101d8:	f43f aef6 	beq.w	800ffc8 <_strtod_l+0x490>
 80101dc:	2101      	movs	r1, #1
 80101de:	4620      	mov	r0, r4
 80101e0:	f001 fed4 	bl	8011f8c <__i2b>
 80101e4:	4606      	mov	r6, r0
 80101e6:	2800      	cmp	r0, #0
 80101e8:	f43f aeee 	beq.w	800ffc8 <_strtod_l+0x490>
 80101ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80101ee:	9904      	ldr	r1, [sp, #16]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	bfab      	itete	ge
 80101f4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80101f6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80101f8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80101fa:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80101fe:	bfac      	ite	ge
 8010200:	eb03 0902 	addge.w	r9, r3, r2
 8010204:	1ad7      	sublt	r7, r2, r3
 8010206:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010208:	eba3 0801 	sub.w	r8, r3, r1
 801020c:	4490      	add	r8, r2
 801020e:	4ba1      	ldr	r3, [pc, #644]	; (8010494 <_strtod_l+0x95c>)
 8010210:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8010214:	4598      	cmp	r8, r3
 8010216:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801021a:	f280 80c7 	bge.w	80103ac <_strtod_l+0x874>
 801021e:	eba3 0308 	sub.w	r3, r3, r8
 8010222:	2b1f      	cmp	r3, #31
 8010224:	eba2 0203 	sub.w	r2, r2, r3
 8010228:	f04f 0101 	mov.w	r1, #1
 801022c:	f300 80b1 	bgt.w	8010392 <_strtod_l+0x85a>
 8010230:	fa01 f303 	lsl.w	r3, r1, r3
 8010234:	930d      	str	r3, [sp, #52]	; 0x34
 8010236:	2300      	movs	r3, #0
 8010238:	9308      	str	r3, [sp, #32]
 801023a:	eb09 0802 	add.w	r8, r9, r2
 801023e:	9b04      	ldr	r3, [sp, #16]
 8010240:	45c1      	cmp	r9, r8
 8010242:	4417      	add	r7, r2
 8010244:	441f      	add	r7, r3
 8010246:	464b      	mov	r3, r9
 8010248:	bfa8      	it	ge
 801024a:	4643      	movge	r3, r8
 801024c:	42bb      	cmp	r3, r7
 801024e:	bfa8      	it	ge
 8010250:	463b      	movge	r3, r7
 8010252:	2b00      	cmp	r3, #0
 8010254:	bfc2      	ittt	gt
 8010256:	eba8 0803 	subgt.w	r8, r8, r3
 801025a:	1aff      	subgt	r7, r7, r3
 801025c:	eba9 0903 	subgt.w	r9, r9, r3
 8010260:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010262:	2b00      	cmp	r3, #0
 8010264:	dd17      	ble.n	8010296 <_strtod_l+0x75e>
 8010266:	4631      	mov	r1, r6
 8010268:	461a      	mov	r2, r3
 801026a:	4620      	mov	r0, r4
 801026c:	f001 ff4e 	bl	801210c <__pow5mult>
 8010270:	4606      	mov	r6, r0
 8010272:	2800      	cmp	r0, #0
 8010274:	f43f aea8 	beq.w	800ffc8 <_strtod_l+0x490>
 8010278:	4601      	mov	r1, r0
 801027a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801027c:	4620      	mov	r0, r4
 801027e:	f001 fe9b 	bl	8011fb8 <__multiply>
 8010282:	900b      	str	r0, [sp, #44]	; 0x2c
 8010284:	2800      	cmp	r0, #0
 8010286:	f43f ae9f 	beq.w	800ffc8 <_strtod_l+0x490>
 801028a:	9918      	ldr	r1, [sp, #96]	; 0x60
 801028c:	4620      	mov	r0, r4
 801028e:	f001 fd7b 	bl	8011d88 <_Bfree>
 8010292:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010294:	9318      	str	r3, [sp, #96]	; 0x60
 8010296:	f1b8 0f00 	cmp.w	r8, #0
 801029a:	f300 808c 	bgt.w	80103b6 <_strtod_l+0x87e>
 801029e:	9b06      	ldr	r3, [sp, #24]
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	dd08      	ble.n	80102b6 <_strtod_l+0x77e>
 80102a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80102a6:	9905      	ldr	r1, [sp, #20]
 80102a8:	4620      	mov	r0, r4
 80102aa:	f001 ff2f 	bl	801210c <__pow5mult>
 80102ae:	9005      	str	r0, [sp, #20]
 80102b0:	2800      	cmp	r0, #0
 80102b2:	f43f ae89 	beq.w	800ffc8 <_strtod_l+0x490>
 80102b6:	2f00      	cmp	r7, #0
 80102b8:	dd08      	ble.n	80102cc <_strtod_l+0x794>
 80102ba:	9905      	ldr	r1, [sp, #20]
 80102bc:	463a      	mov	r2, r7
 80102be:	4620      	mov	r0, r4
 80102c0:	f001 ff7e 	bl	80121c0 <__lshift>
 80102c4:	9005      	str	r0, [sp, #20]
 80102c6:	2800      	cmp	r0, #0
 80102c8:	f43f ae7e 	beq.w	800ffc8 <_strtod_l+0x490>
 80102cc:	f1b9 0f00 	cmp.w	r9, #0
 80102d0:	dd08      	ble.n	80102e4 <_strtod_l+0x7ac>
 80102d2:	4631      	mov	r1, r6
 80102d4:	464a      	mov	r2, r9
 80102d6:	4620      	mov	r0, r4
 80102d8:	f001 ff72 	bl	80121c0 <__lshift>
 80102dc:	4606      	mov	r6, r0
 80102de:	2800      	cmp	r0, #0
 80102e0:	f43f ae72 	beq.w	800ffc8 <_strtod_l+0x490>
 80102e4:	9a05      	ldr	r2, [sp, #20]
 80102e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80102e8:	4620      	mov	r0, r4
 80102ea:	f001 fff5 	bl	80122d8 <__mdiff>
 80102ee:	4605      	mov	r5, r0
 80102f0:	2800      	cmp	r0, #0
 80102f2:	f43f ae69 	beq.w	800ffc8 <_strtod_l+0x490>
 80102f6:	68c3      	ldr	r3, [r0, #12]
 80102f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80102fa:	2300      	movs	r3, #0
 80102fc:	60c3      	str	r3, [r0, #12]
 80102fe:	4631      	mov	r1, r6
 8010300:	f001 ffce 	bl	80122a0 <__mcmp>
 8010304:	2800      	cmp	r0, #0
 8010306:	da60      	bge.n	80103ca <_strtod_l+0x892>
 8010308:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801030a:	ea53 030a 	orrs.w	r3, r3, sl
 801030e:	f040 8082 	bne.w	8010416 <_strtod_l+0x8de>
 8010312:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010316:	2b00      	cmp	r3, #0
 8010318:	d17d      	bne.n	8010416 <_strtod_l+0x8de>
 801031a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801031e:	0d1b      	lsrs	r3, r3, #20
 8010320:	051b      	lsls	r3, r3, #20
 8010322:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8010326:	d976      	bls.n	8010416 <_strtod_l+0x8de>
 8010328:	696b      	ldr	r3, [r5, #20]
 801032a:	b913      	cbnz	r3, 8010332 <_strtod_l+0x7fa>
 801032c:	692b      	ldr	r3, [r5, #16]
 801032e:	2b01      	cmp	r3, #1
 8010330:	dd71      	ble.n	8010416 <_strtod_l+0x8de>
 8010332:	4629      	mov	r1, r5
 8010334:	2201      	movs	r2, #1
 8010336:	4620      	mov	r0, r4
 8010338:	f001 ff42 	bl	80121c0 <__lshift>
 801033c:	4631      	mov	r1, r6
 801033e:	4605      	mov	r5, r0
 8010340:	f001 ffae 	bl	80122a0 <__mcmp>
 8010344:	2800      	cmp	r0, #0
 8010346:	dd66      	ble.n	8010416 <_strtod_l+0x8de>
 8010348:	9904      	ldr	r1, [sp, #16]
 801034a:	4a53      	ldr	r2, [pc, #332]	; (8010498 <_strtod_l+0x960>)
 801034c:	465b      	mov	r3, fp
 801034e:	2900      	cmp	r1, #0
 8010350:	f000 8081 	beq.w	8010456 <_strtod_l+0x91e>
 8010354:	ea02 010b 	and.w	r1, r2, fp
 8010358:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801035c:	dc7b      	bgt.n	8010456 <_strtod_l+0x91e>
 801035e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8010362:	f77f aea9 	ble.w	80100b8 <_strtod_l+0x580>
 8010366:	4b4d      	ldr	r3, [pc, #308]	; (801049c <_strtod_l+0x964>)
 8010368:	4650      	mov	r0, sl
 801036a:	4659      	mov	r1, fp
 801036c:	2200      	movs	r2, #0
 801036e:	f7f0 f943 	bl	80005f8 <__aeabi_dmul>
 8010372:	460b      	mov	r3, r1
 8010374:	4303      	orrs	r3, r0
 8010376:	bf08      	it	eq
 8010378:	2322      	moveq	r3, #34	; 0x22
 801037a:	4682      	mov	sl, r0
 801037c:	468b      	mov	fp, r1
 801037e:	bf08      	it	eq
 8010380:	6023      	streq	r3, [r4, #0]
 8010382:	e62b      	b.n	800ffdc <_strtod_l+0x4a4>
 8010384:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010388:	fa02 f303 	lsl.w	r3, r2, r3
 801038c:	ea03 0a0a 	and.w	sl, r3, sl
 8010390:	e6e3      	b.n	801015a <_strtod_l+0x622>
 8010392:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8010396:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801039a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801039e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80103a2:	fa01 f308 	lsl.w	r3, r1, r8
 80103a6:	9308      	str	r3, [sp, #32]
 80103a8:	910d      	str	r1, [sp, #52]	; 0x34
 80103aa:	e746      	b.n	801023a <_strtod_l+0x702>
 80103ac:	2300      	movs	r3, #0
 80103ae:	9308      	str	r3, [sp, #32]
 80103b0:	2301      	movs	r3, #1
 80103b2:	930d      	str	r3, [sp, #52]	; 0x34
 80103b4:	e741      	b.n	801023a <_strtod_l+0x702>
 80103b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80103b8:	4642      	mov	r2, r8
 80103ba:	4620      	mov	r0, r4
 80103bc:	f001 ff00 	bl	80121c0 <__lshift>
 80103c0:	9018      	str	r0, [sp, #96]	; 0x60
 80103c2:	2800      	cmp	r0, #0
 80103c4:	f47f af6b 	bne.w	801029e <_strtod_l+0x766>
 80103c8:	e5fe      	b.n	800ffc8 <_strtod_l+0x490>
 80103ca:	465f      	mov	r7, fp
 80103cc:	d16e      	bne.n	80104ac <_strtod_l+0x974>
 80103ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80103d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80103d4:	b342      	cbz	r2, 8010428 <_strtod_l+0x8f0>
 80103d6:	4a32      	ldr	r2, [pc, #200]	; (80104a0 <_strtod_l+0x968>)
 80103d8:	4293      	cmp	r3, r2
 80103da:	d128      	bne.n	801042e <_strtod_l+0x8f6>
 80103dc:	9b04      	ldr	r3, [sp, #16]
 80103de:	4651      	mov	r1, sl
 80103e0:	b1eb      	cbz	r3, 801041e <_strtod_l+0x8e6>
 80103e2:	4b2d      	ldr	r3, [pc, #180]	; (8010498 <_strtod_l+0x960>)
 80103e4:	403b      	ands	r3, r7
 80103e6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80103ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80103ee:	d819      	bhi.n	8010424 <_strtod_l+0x8ec>
 80103f0:	0d1b      	lsrs	r3, r3, #20
 80103f2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80103f6:	fa02 f303 	lsl.w	r3, r2, r3
 80103fa:	4299      	cmp	r1, r3
 80103fc:	d117      	bne.n	801042e <_strtod_l+0x8f6>
 80103fe:	4b29      	ldr	r3, [pc, #164]	; (80104a4 <_strtod_l+0x96c>)
 8010400:	429f      	cmp	r7, r3
 8010402:	d102      	bne.n	801040a <_strtod_l+0x8d2>
 8010404:	3101      	adds	r1, #1
 8010406:	f43f addf 	beq.w	800ffc8 <_strtod_l+0x490>
 801040a:	4b23      	ldr	r3, [pc, #140]	; (8010498 <_strtod_l+0x960>)
 801040c:	403b      	ands	r3, r7
 801040e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8010412:	f04f 0a00 	mov.w	sl, #0
 8010416:	9b04      	ldr	r3, [sp, #16]
 8010418:	2b00      	cmp	r3, #0
 801041a:	d1a4      	bne.n	8010366 <_strtod_l+0x82e>
 801041c:	e5de      	b.n	800ffdc <_strtod_l+0x4a4>
 801041e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010422:	e7ea      	b.n	80103fa <_strtod_l+0x8c2>
 8010424:	4613      	mov	r3, r2
 8010426:	e7e8      	b.n	80103fa <_strtod_l+0x8c2>
 8010428:	ea53 030a 	orrs.w	r3, r3, sl
 801042c:	d08c      	beq.n	8010348 <_strtod_l+0x810>
 801042e:	9b08      	ldr	r3, [sp, #32]
 8010430:	b1db      	cbz	r3, 801046a <_strtod_l+0x932>
 8010432:	423b      	tst	r3, r7
 8010434:	d0ef      	beq.n	8010416 <_strtod_l+0x8de>
 8010436:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010438:	9a04      	ldr	r2, [sp, #16]
 801043a:	4650      	mov	r0, sl
 801043c:	4659      	mov	r1, fp
 801043e:	b1c3      	cbz	r3, 8010472 <_strtod_l+0x93a>
 8010440:	f7ff fb5b 	bl	800fafa <sulp>
 8010444:	4602      	mov	r2, r0
 8010446:	460b      	mov	r3, r1
 8010448:	ec51 0b18 	vmov	r0, r1, d8
 801044c:	f7ef ff1e 	bl	800028c <__adddf3>
 8010450:	4682      	mov	sl, r0
 8010452:	468b      	mov	fp, r1
 8010454:	e7df      	b.n	8010416 <_strtod_l+0x8de>
 8010456:	4013      	ands	r3, r2
 8010458:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801045c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010460:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010464:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8010468:	e7d5      	b.n	8010416 <_strtod_l+0x8de>
 801046a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801046c:	ea13 0f0a 	tst.w	r3, sl
 8010470:	e7e0      	b.n	8010434 <_strtod_l+0x8fc>
 8010472:	f7ff fb42 	bl	800fafa <sulp>
 8010476:	4602      	mov	r2, r0
 8010478:	460b      	mov	r3, r1
 801047a:	ec51 0b18 	vmov	r0, r1, d8
 801047e:	f7ef ff03 	bl	8000288 <__aeabi_dsub>
 8010482:	2200      	movs	r2, #0
 8010484:	2300      	movs	r3, #0
 8010486:	4682      	mov	sl, r0
 8010488:	468b      	mov	fp, r1
 801048a:	f7f0 fb1d 	bl	8000ac8 <__aeabi_dcmpeq>
 801048e:	2800      	cmp	r0, #0
 8010490:	d0c1      	beq.n	8010416 <_strtod_l+0x8de>
 8010492:	e611      	b.n	80100b8 <_strtod_l+0x580>
 8010494:	fffffc02 	.word	0xfffffc02
 8010498:	7ff00000 	.word	0x7ff00000
 801049c:	39500000 	.word	0x39500000
 80104a0:	000fffff 	.word	0x000fffff
 80104a4:	7fefffff 	.word	0x7fefffff
 80104a8:	08014d10 	.word	0x08014d10
 80104ac:	4631      	mov	r1, r6
 80104ae:	4628      	mov	r0, r5
 80104b0:	f002 f874 	bl	801259c <__ratio>
 80104b4:	ec59 8b10 	vmov	r8, r9, d0
 80104b8:	ee10 0a10 	vmov	r0, s0
 80104bc:	2200      	movs	r2, #0
 80104be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80104c2:	4649      	mov	r1, r9
 80104c4:	f7f0 fb14 	bl	8000af0 <__aeabi_dcmple>
 80104c8:	2800      	cmp	r0, #0
 80104ca:	d07a      	beq.n	80105c2 <_strtod_l+0xa8a>
 80104cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d04a      	beq.n	8010568 <_strtod_l+0xa30>
 80104d2:	4b95      	ldr	r3, [pc, #596]	; (8010728 <_strtod_l+0xbf0>)
 80104d4:	2200      	movs	r2, #0
 80104d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80104da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8010728 <_strtod_l+0xbf0>
 80104de:	f04f 0800 	mov.w	r8, #0
 80104e2:	4b92      	ldr	r3, [pc, #584]	; (801072c <_strtod_l+0xbf4>)
 80104e4:	403b      	ands	r3, r7
 80104e6:	930d      	str	r3, [sp, #52]	; 0x34
 80104e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80104ea:	4b91      	ldr	r3, [pc, #580]	; (8010730 <_strtod_l+0xbf8>)
 80104ec:	429a      	cmp	r2, r3
 80104ee:	f040 80b0 	bne.w	8010652 <_strtod_l+0xb1a>
 80104f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80104f6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80104fa:	ec4b ab10 	vmov	d0, sl, fp
 80104fe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010502:	f001 ff73 	bl	80123ec <__ulp>
 8010506:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801050a:	ec53 2b10 	vmov	r2, r3, d0
 801050e:	f7f0 f873 	bl	80005f8 <__aeabi_dmul>
 8010512:	4652      	mov	r2, sl
 8010514:	465b      	mov	r3, fp
 8010516:	f7ef feb9 	bl	800028c <__adddf3>
 801051a:	460b      	mov	r3, r1
 801051c:	4983      	ldr	r1, [pc, #524]	; (801072c <_strtod_l+0xbf4>)
 801051e:	4a85      	ldr	r2, [pc, #532]	; (8010734 <_strtod_l+0xbfc>)
 8010520:	4019      	ands	r1, r3
 8010522:	4291      	cmp	r1, r2
 8010524:	4682      	mov	sl, r0
 8010526:	d960      	bls.n	80105ea <_strtod_l+0xab2>
 8010528:	ee18 3a90 	vmov	r3, s17
 801052c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8010530:	4293      	cmp	r3, r2
 8010532:	d104      	bne.n	801053e <_strtod_l+0xa06>
 8010534:	ee18 3a10 	vmov	r3, s16
 8010538:	3301      	adds	r3, #1
 801053a:	f43f ad45 	beq.w	800ffc8 <_strtod_l+0x490>
 801053e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8010740 <_strtod_l+0xc08>
 8010542:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8010546:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010548:	4620      	mov	r0, r4
 801054a:	f001 fc1d 	bl	8011d88 <_Bfree>
 801054e:	9905      	ldr	r1, [sp, #20]
 8010550:	4620      	mov	r0, r4
 8010552:	f001 fc19 	bl	8011d88 <_Bfree>
 8010556:	4631      	mov	r1, r6
 8010558:	4620      	mov	r0, r4
 801055a:	f001 fc15 	bl	8011d88 <_Bfree>
 801055e:	4629      	mov	r1, r5
 8010560:	4620      	mov	r0, r4
 8010562:	f001 fc11 	bl	8011d88 <_Bfree>
 8010566:	e61a      	b.n	801019e <_strtod_l+0x666>
 8010568:	f1ba 0f00 	cmp.w	sl, #0
 801056c:	d11b      	bne.n	80105a6 <_strtod_l+0xa6e>
 801056e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010572:	b9f3      	cbnz	r3, 80105b2 <_strtod_l+0xa7a>
 8010574:	4b6c      	ldr	r3, [pc, #432]	; (8010728 <_strtod_l+0xbf0>)
 8010576:	2200      	movs	r2, #0
 8010578:	4640      	mov	r0, r8
 801057a:	4649      	mov	r1, r9
 801057c:	f7f0 faae 	bl	8000adc <__aeabi_dcmplt>
 8010580:	b9d0      	cbnz	r0, 80105b8 <_strtod_l+0xa80>
 8010582:	4640      	mov	r0, r8
 8010584:	4649      	mov	r1, r9
 8010586:	4b6c      	ldr	r3, [pc, #432]	; (8010738 <_strtod_l+0xc00>)
 8010588:	2200      	movs	r2, #0
 801058a:	f7f0 f835 	bl	80005f8 <__aeabi_dmul>
 801058e:	4680      	mov	r8, r0
 8010590:	4689      	mov	r9, r1
 8010592:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010596:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 801059a:	9315      	str	r3, [sp, #84]	; 0x54
 801059c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80105a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80105a4:	e79d      	b.n	80104e2 <_strtod_l+0x9aa>
 80105a6:	f1ba 0f01 	cmp.w	sl, #1
 80105aa:	d102      	bne.n	80105b2 <_strtod_l+0xa7a>
 80105ac:	2f00      	cmp	r7, #0
 80105ae:	f43f ad83 	beq.w	80100b8 <_strtod_l+0x580>
 80105b2:	4b62      	ldr	r3, [pc, #392]	; (801073c <_strtod_l+0xc04>)
 80105b4:	2200      	movs	r2, #0
 80105b6:	e78e      	b.n	80104d6 <_strtod_l+0x99e>
 80105b8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8010738 <_strtod_l+0xc00>
 80105bc:	f04f 0800 	mov.w	r8, #0
 80105c0:	e7e7      	b.n	8010592 <_strtod_l+0xa5a>
 80105c2:	4b5d      	ldr	r3, [pc, #372]	; (8010738 <_strtod_l+0xc00>)
 80105c4:	4640      	mov	r0, r8
 80105c6:	4649      	mov	r1, r9
 80105c8:	2200      	movs	r2, #0
 80105ca:	f7f0 f815 	bl	80005f8 <__aeabi_dmul>
 80105ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80105d0:	4680      	mov	r8, r0
 80105d2:	4689      	mov	r9, r1
 80105d4:	b933      	cbnz	r3, 80105e4 <_strtod_l+0xaac>
 80105d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80105da:	900e      	str	r0, [sp, #56]	; 0x38
 80105dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80105de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80105e2:	e7dd      	b.n	80105a0 <_strtod_l+0xa68>
 80105e4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80105e8:	e7f9      	b.n	80105de <_strtod_l+0xaa6>
 80105ea:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80105ee:	9b04      	ldr	r3, [sp, #16]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d1a8      	bne.n	8010546 <_strtod_l+0xa0e>
 80105f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80105f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80105fa:	0d1b      	lsrs	r3, r3, #20
 80105fc:	051b      	lsls	r3, r3, #20
 80105fe:	429a      	cmp	r2, r3
 8010600:	d1a1      	bne.n	8010546 <_strtod_l+0xa0e>
 8010602:	4640      	mov	r0, r8
 8010604:	4649      	mov	r1, r9
 8010606:	f7f0 fba7 	bl	8000d58 <__aeabi_d2lz>
 801060a:	f7ef ffc7 	bl	800059c <__aeabi_l2d>
 801060e:	4602      	mov	r2, r0
 8010610:	460b      	mov	r3, r1
 8010612:	4640      	mov	r0, r8
 8010614:	4649      	mov	r1, r9
 8010616:	f7ef fe37 	bl	8000288 <__aeabi_dsub>
 801061a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801061c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010620:	ea43 030a 	orr.w	r3, r3, sl
 8010624:	4313      	orrs	r3, r2
 8010626:	4680      	mov	r8, r0
 8010628:	4689      	mov	r9, r1
 801062a:	d055      	beq.n	80106d8 <_strtod_l+0xba0>
 801062c:	a336      	add	r3, pc, #216	; (adr r3, 8010708 <_strtod_l+0xbd0>)
 801062e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010632:	f7f0 fa53 	bl	8000adc <__aeabi_dcmplt>
 8010636:	2800      	cmp	r0, #0
 8010638:	f47f acd0 	bne.w	800ffdc <_strtod_l+0x4a4>
 801063c:	a334      	add	r3, pc, #208	; (adr r3, 8010710 <_strtod_l+0xbd8>)
 801063e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010642:	4640      	mov	r0, r8
 8010644:	4649      	mov	r1, r9
 8010646:	f7f0 fa67 	bl	8000b18 <__aeabi_dcmpgt>
 801064a:	2800      	cmp	r0, #0
 801064c:	f43f af7b 	beq.w	8010546 <_strtod_l+0xa0e>
 8010650:	e4c4      	b.n	800ffdc <_strtod_l+0x4a4>
 8010652:	9b04      	ldr	r3, [sp, #16]
 8010654:	b333      	cbz	r3, 80106a4 <_strtod_l+0xb6c>
 8010656:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010658:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801065c:	d822      	bhi.n	80106a4 <_strtod_l+0xb6c>
 801065e:	a32e      	add	r3, pc, #184	; (adr r3, 8010718 <_strtod_l+0xbe0>)
 8010660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010664:	4640      	mov	r0, r8
 8010666:	4649      	mov	r1, r9
 8010668:	f7f0 fa42 	bl	8000af0 <__aeabi_dcmple>
 801066c:	b1a0      	cbz	r0, 8010698 <_strtod_l+0xb60>
 801066e:	4649      	mov	r1, r9
 8010670:	4640      	mov	r0, r8
 8010672:	f7f0 fa99 	bl	8000ba8 <__aeabi_d2uiz>
 8010676:	2801      	cmp	r0, #1
 8010678:	bf38      	it	cc
 801067a:	2001      	movcc	r0, #1
 801067c:	f7ef ff42 	bl	8000504 <__aeabi_ui2d>
 8010680:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010682:	4680      	mov	r8, r0
 8010684:	4689      	mov	r9, r1
 8010686:	bb23      	cbnz	r3, 80106d2 <_strtod_l+0xb9a>
 8010688:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801068c:	9010      	str	r0, [sp, #64]	; 0x40
 801068e:	9311      	str	r3, [sp, #68]	; 0x44
 8010690:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010694:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801069a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801069c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80106a0:	1a9b      	subs	r3, r3, r2
 80106a2:	9309      	str	r3, [sp, #36]	; 0x24
 80106a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80106a8:	eeb0 0a48 	vmov.f32	s0, s16
 80106ac:	eef0 0a68 	vmov.f32	s1, s17
 80106b0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80106b4:	f001 fe9a 	bl	80123ec <__ulp>
 80106b8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80106bc:	ec53 2b10 	vmov	r2, r3, d0
 80106c0:	f7ef ff9a 	bl	80005f8 <__aeabi_dmul>
 80106c4:	ec53 2b18 	vmov	r2, r3, d8
 80106c8:	f7ef fde0 	bl	800028c <__adddf3>
 80106cc:	4682      	mov	sl, r0
 80106ce:	468b      	mov	fp, r1
 80106d0:	e78d      	b.n	80105ee <_strtod_l+0xab6>
 80106d2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80106d6:	e7db      	b.n	8010690 <_strtod_l+0xb58>
 80106d8:	a311      	add	r3, pc, #68	; (adr r3, 8010720 <_strtod_l+0xbe8>)
 80106da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106de:	f7f0 f9fd 	bl	8000adc <__aeabi_dcmplt>
 80106e2:	e7b2      	b.n	801064a <_strtod_l+0xb12>
 80106e4:	2300      	movs	r3, #0
 80106e6:	930a      	str	r3, [sp, #40]	; 0x28
 80106e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80106ea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80106ec:	6013      	str	r3, [r2, #0]
 80106ee:	f7ff ba6b 	b.w	800fbc8 <_strtod_l+0x90>
 80106f2:	2a65      	cmp	r2, #101	; 0x65
 80106f4:	f43f ab5f 	beq.w	800fdb6 <_strtod_l+0x27e>
 80106f8:	2a45      	cmp	r2, #69	; 0x45
 80106fa:	f43f ab5c 	beq.w	800fdb6 <_strtod_l+0x27e>
 80106fe:	2301      	movs	r3, #1
 8010700:	f7ff bb94 	b.w	800fe2c <_strtod_l+0x2f4>
 8010704:	f3af 8000 	nop.w
 8010708:	94a03595 	.word	0x94a03595
 801070c:	3fdfffff 	.word	0x3fdfffff
 8010710:	35afe535 	.word	0x35afe535
 8010714:	3fe00000 	.word	0x3fe00000
 8010718:	ffc00000 	.word	0xffc00000
 801071c:	41dfffff 	.word	0x41dfffff
 8010720:	94a03595 	.word	0x94a03595
 8010724:	3fcfffff 	.word	0x3fcfffff
 8010728:	3ff00000 	.word	0x3ff00000
 801072c:	7ff00000 	.word	0x7ff00000
 8010730:	7fe00000 	.word	0x7fe00000
 8010734:	7c9fffff 	.word	0x7c9fffff
 8010738:	3fe00000 	.word	0x3fe00000
 801073c:	bff00000 	.word	0xbff00000
 8010740:	7fefffff 	.word	0x7fefffff

08010744 <strtod>:
 8010744:	460a      	mov	r2, r1
 8010746:	4601      	mov	r1, r0
 8010748:	4802      	ldr	r0, [pc, #8]	; (8010754 <strtod+0x10>)
 801074a:	4b03      	ldr	r3, [pc, #12]	; (8010758 <strtod+0x14>)
 801074c:	6800      	ldr	r0, [r0, #0]
 801074e:	f7ff b9f3 	b.w	800fb38 <_strtod_l>
 8010752:	bf00      	nop
 8010754:	20000244 	.word	0x20000244
 8010758:	200002ac 	.word	0x200002ac

0801075c <_strtol_l.constprop.0>:
 801075c:	2b01      	cmp	r3, #1
 801075e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010762:	d001      	beq.n	8010768 <_strtol_l.constprop.0+0xc>
 8010764:	2b24      	cmp	r3, #36	; 0x24
 8010766:	d906      	bls.n	8010776 <_strtol_l.constprop.0+0x1a>
 8010768:	f7fe fb04 	bl	800ed74 <__errno>
 801076c:	2316      	movs	r3, #22
 801076e:	6003      	str	r3, [r0, #0]
 8010770:	2000      	movs	r0, #0
 8010772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010776:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801085c <_strtol_l.constprop.0+0x100>
 801077a:	460d      	mov	r5, r1
 801077c:	462e      	mov	r6, r5
 801077e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010782:	f814 700c 	ldrb.w	r7, [r4, ip]
 8010786:	f017 0708 	ands.w	r7, r7, #8
 801078a:	d1f7      	bne.n	801077c <_strtol_l.constprop.0+0x20>
 801078c:	2c2d      	cmp	r4, #45	; 0x2d
 801078e:	d132      	bne.n	80107f6 <_strtol_l.constprop.0+0x9a>
 8010790:	782c      	ldrb	r4, [r5, #0]
 8010792:	2701      	movs	r7, #1
 8010794:	1cb5      	adds	r5, r6, #2
 8010796:	2b00      	cmp	r3, #0
 8010798:	d05b      	beq.n	8010852 <_strtol_l.constprop.0+0xf6>
 801079a:	2b10      	cmp	r3, #16
 801079c:	d109      	bne.n	80107b2 <_strtol_l.constprop.0+0x56>
 801079e:	2c30      	cmp	r4, #48	; 0x30
 80107a0:	d107      	bne.n	80107b2 <_strtol_l.constprop.0+0x56>
 80107a2:	782c      	ldrb	r4, [r5, #0]
 80107a4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80107a8:	2c58      	cmp	r4, #88	; 0x58
 80107aa:	d14d      	bne.n	8010848 <_strtol_l.constprop.0+0xec>
 80107ac:	786c      	ldrb	r4, [r5, #1]
 80107ae:	2310      	movs	r3, #16
 80107b0:	3502      	adds	r5, #2
 80107b2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80107b6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80107ba:	f04f 0c00 	mov.w	ip, #0
 80107be:	fbb8 f9f3 	udiv	r9, r8, r3
 80107c2:	4666      	mov	r6, ip
 80107c4:	fb03 8a19 	mls	sl, r3, r9, r8
 80107c8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80107cc:	f1be 0f09 	cmp.w	lr, #9
 80107d0:	d816      	bhi.n	8010800 <_strtol_l.constprop.0+0xa4>
 80107d2:	4674      	mov	r4, lr
 80107d4:	42a3      	cmp	r3, r4
 80107d6:	dd24      	ble.n	8010822 <_strtol_l.constprop.0+0xc6>
 80107d8:	f1bc 0f00 	cmp.w	ip, #0
 80107dc:	db1e      	blt.n	801081c <_strtol_l.constprop.0+0xc0>
 80107de:	45b1      	cmp	r9, r6
 80107e0:	d31c      	bcc.n	801081c <_strtol_l.constprop.0+0xc0>
 80107e2:	d101      	bne.n	80107e8 <_strtol_l.constprop.0+0x8c>
 80107e4:	45a2      	cmp	sl, r4
 80107e6:	db19      	blt.n	801081c <_strtol_l.constprop.0+0xc0>
 80107e8:	fb06 4603 	mla	r6, r6, r3, r4
 80107ec:	f04f 0c01 	mov.w	ip, #1
 80107f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80107f4:	e7e8      	b.n	80107c8 <_strtol_l.constprop.0+0x6c>
 80107f6:	2c2b      	cmp	r4, #43	; 0x2b
 80107f8:	bf04      	itt	eq
 80107fa:	782c      	ldrbeq	r4, [r5, #0]
 80107fc:	1cb5      	addeq	r5, r6, #2
 80107fe:	e7ca      	b.n	8010796 <_strtol_l.constprop.0+0x3a>
 8010800:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8010804:	f1be 0f19 	cmp.w	lr, #25
 8010808:	d801      	bhi.n	801080e <_strtol_l.constprop.0+0xb2>
 801080a:	3c37      	subs	r4, #55	; 0x37
 801080c:	e7e2      	b.n	80107d4 <_strtol_l.constprop.0+0x78>
 801080e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8010812:	f1be 0f19 	cmp.w	lr, #25
 8010816:	d804      	bhi.n	8010822 <_strtol_l.constprop.0+0xc6>
 8010818:	3c57      	subs	r4, #87	; 0x57
 801081a:	e7db      	b.n	80107d4 <_strtol_l.constprop.0+0x78>
 801081c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8010820:	e7e6      	b.n	80107f0 <_strtol_l.constprop.0+0x94>
 8010822:	f1bc 0f00 	cmp.w	ip, #0
 8010826:	da05      	bge.n	8010834 <_strtol_l.constprop.0+0xd8>
 8010828:	2322      	movs	r3, #34	; 0x22
 801082a:	6003      	str	r3, [r0, #0]
 801082c:	4646      	mov	r6, r8
 801082e:	b942      	cbnz	r2, 8010842 <_strtol_l.constprop.0+0xe6>
 8010830:	4630      	mov	r0, r6
 8010832:	e79e      	b.n	8010772 <_strtol_l.constprop.0+0x16>
 8010834:	b107      	cbz	r7, 8010838 <_strtol_l.constprop.0+0xdc>
 8010836:	4276      	negs	r6, r6
 8010838:	2a00      	cmp	r2, #0
 801083a:	d0f9      	beq.n	8010830 <_strtol_l.constprop.0+0xd4>
 801083c:	f1bc 0f00 	cmp.w	ip, #0
 8010840:	d000      	beq.n	8010844 <_strtol_l.constprop.0+0xe8>
 8010842:	1e69      	subs	r1, r5, #1
 8010844:	6011      	str	r1, [r2, #0]
 8010846:	e7f3      	b.n	8010830 <_strtol_l.constprop.0+0xd4>
 8010848:	2430      	movs	r4, #48	; 0x30
 801084a:	2b00      	cmp	r3, #0
 801084c:	d1b1      	bne.n	80107b2 <_strtol_l.constprop.0+0x56>
 801084e:	2308      	movs	r3, #8
 8010850:	e7af      	b.n	80107b2 <_strtol_l.constprop.0+0x56>
 8010852:	2c30      	cmp	r4, #48	; 0x30
 8010854:	d0a5      	beq.n	80107a2 <_strtol_l.constprop.0+0x46>
 8010856:	230a      	movs	r3, #10
 8010858:	e7ab      	b.n	80107b2 <_strtol_l.constprop.0+0x56>
 801085a:	bf00      	nop
 801085c:	08014ba9 	.word	0x08014ba9

08010860 <strtol>:
 8010860:	4613      	mov	r3, r2
 8010862:	460a      	mov	r2, r1
 8010864:	4601      	mov	r1, r0
 8010866:	4802      	ldr	r0, [pc, #8]	; (8010870 <strtol+0x10>)
 8010868:	6800      	ldr	r0, [r0, #0]
 801086a:	f7ff bf77 	b.w	801075c <_strtol_l.constprop.0>
 801086e:	bf00      	nop
 8010870:	20000244 	.word	0x20000244

08010874 <_vsniprintf_r>:
 8010874:	b530      	push	{r4, r5, lr}
 8010876:	4614      	mov	r4, r2
 8010878:	2c00      	cmp	r4, #0
 801087a:	b09b      	sub	sp, #108	; 0x6c
 801087c:	4605      	mov	r5, r0
 801087e:	461a      	mov	r2, r3
 8010880:	da05      	bge.n	801088e <_vsniprintf_r+0x1a>
 8010882:	238b      	movs	r3, #139	; 0x8b
 8010884:	6003      	str	r3, [r0, #0]
 8010886:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801088a:	b01b      	add	sp, #108	; 0x6c
 801088c:	bd30      	pop	{r4, r5, pc}
 801088e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8010892:	f8ad 300c 	strh.w	r3, [sp, #12]
 8010896:	bf14      	ite	ne
 8010898:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801089c:	4623      	moveq	r3, r4
 801089e:	9302      	str	r3, [sp, #8]
 80108a0:	9305      	str	r3, [sp, #20]
 80108a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80108a6:	9100      	str	r1, [sp, #0]
 80108a8:	9104      	str	r1, [sp, #16]
 80108aa:	f8ad 300e 	strh.w	r3, [sp, #14]
 80108ae:	4669      	mov	r1, sp
 80108b0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80108b2:	f001 ff45 	bl	8012740 <_svfiprintf_r>
 80108b6:	1c43      	adds	r3, r0, #1
 80108b8:	bfbc      	itt	lt
 80108ba:	238b      	movlt	r3, #139	; 0x8b
 80108bc:	602b      	strlt	r3, [r5, #0]
 80108be:	2c00      	cmp	r4, #0
 80108c0:	d0e3      	beq.n	801088a <_vsniprintf_r+0x16>
 80108c2:	9b00      	ldr	r3, [sp, #0]
 80108c4:	2200      	movs	r2, #0
 80108c6:	701a      	strb	r2, [r3, #0]
 80108c8:	e7df      	b.n	801088a <_vsniprintf_r+0x16>
	...

080108cc <vsniprintf>:
 80108cc:	b507      	push	{r0, r1, r2, lr}
 80108ce:	9300      	str	r3, [sp, #0]
 80108d0:	4613      	mov	r3, r2
 80108d2:	460a      	mov	r2, r1
 80108d4:	4601      	mov	r1, r0
 80108d6:	4803      	ldr	r0, [pc, #12]	; (80108e4 <vsniprintf+0x18>)
 80108d8:	6800      	ldr	r0, [r0, #0]
 80108da:	f7ff ffcb 	bl	8010874 <_vsniprintf_r>
 80108de:	b003      	add	sp, #12
 80108e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80108e4:	20000244 	.word	0x20000244

080108e8 <quorem>:
 80108e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108ec:	6903      	ldr	r3, [r0, #16]
 80108ee:	690c      	ldr	r4, [r1, #16]
 80108f0:	42a3      	cmp	r3, r4
 80108f2:	4607      	mov	r7, r0
 80108f4:	f2c0 8081 	blt.w	80109fa <quorem+0x112>
 80108f8:	3c01      	subs	r4, #1
 80108fa:	f101 0814 	add.w	r8, r1, #20
 80108fe:	f100 0514 	add.w	r5, r0, #20
 8010902:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010906:	9301      	str	r3, [sp, #4]
 8010908:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801090c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010910:	3301      	adds	r3, #1
 8010912:	429a      	cmp	r2, r3
 8010914:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010918:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801091c:	fbb2 f6f3 	udiv	r6, r2, r3
 8010920:	d331      	bcc.n	8010986 <quorem+0x9e>
 8010922:	f04f 0e00 	mov.w	lr, #0
 8010926:	4640      	mov	r0, r8
 8010928:	46ac      	mov	ip, r5
 801092a:	46f2      	mov	sl, lr
 801092c:	f850 2b04 	ldr.w	r2, [r0], #4
 8010930:	b293      	uxth	r3, r2
 8010932:	fb06 e303 	mla	r3, r6, r3, lr
 8010936:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801093a:	b29b      	uxth	r3, r3
 801093c:	ebaa 0303 	sub.w	r3, sl, r3
 8010940:	f8dc a000 	ldr.w	sl, [ip]
 8010944:	0c12      	lsrs	r2, r2, #16
 8010946:	fa13 f38a 	uxtah	r3, r3, sl
 801094a:	fb06 e202 	mla	r2, r6, r2, lr
 801094e:	9300      	str	r3, [sp, #0]
 8010950:	9b00      	ldr	r3, [sp, #0]
 8010952:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010956:	b292      	uxth	r2, r2
 8010958:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801095c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010960:	f8bd 3000 	ldrh.w	r3, [sp]
 8010964:	4581      	cmp	r9, r0
 8010966:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801096a:	f84c 3b04 	str.w	r3, [ip], #4
 801096e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010972:	d2db      	bcs.n	801092c <quorem+0x44>
 8010974:	f855 300b 	ldr.w	r3, [r5, fp]
 8010978:	b92b      	cbnz	r3, 8010986 <quorem+0x9e>
 801097a:	9b01      	ldr	r3, [sp, #4]
 801097c:	3b04      	subs	r3, #4
 801097e:	429d      	cmp	r5, r3
 8010980:	461a      	mov	r2, r3
 8010982:	d32e      	bcc.n	80109e2 <quorem+0xfa>
 8010984:	613c      	str	r4, [r7, #16]
 8010986:	4638      	mov	r0, r7
 8010988:	f001 fc8a 	bl	80122a0 <__mcmp>
 801098c:	2800      	cmp	r0, #0
 801098e:	db24      	blt.n	80109da <quorem+0xf2>
 8010990:	3601      	adds	r6, #1
 8010992:	4628      	mov	r0, r5
 8010994:	f04f 0c00 	mov.w	ip, #0
 8010998:	f858 2b04 	ldr.w	r2, [r8], #4
 801099c:	f8d0 e000 	ldr.w	lr, [r0]
 80109a0:	b293      	uxth	r3, r2
 80109a2:	ebac 0303 	sub.w	r3, ip, r3
 80109a6:	0c12      	lsrs	r2, r2, #16
 80109a8:	fa13 f38e 	uxtah	r3, r3, lr
 80109ac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80109b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80109b4:	b29b      	uxth	r3, r3
 80109b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80109ba:	45c1      	cmp	r9, r8
 80109bc:	f840 3b04 	str.w	r3, [r0], #4
 80109c0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80109c4:	d2e8      	bcs.n	8010998 <quorem+0xb0>
 80109c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80109ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80109ce:	b922      	cbnz	r2, 80109da <quorem+0xf2>
 80109d0:	3b04      	subs	r3, #4
 80109d2:	429d      	cmp	r5, r3
 80109d4:	461a      	mov	r2, r3
 80109d6:	d30a      	bcc.n	80109ee <quorem+0x106>
 80109d8:	613c      	str	r4, [r7, #16]
 80109da:	4630      	mov	r0, r6
 80109dc:	b003      	add	sp, #12
 80109de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109e2:	6812      	ldr	r2, [r2, #0]
 80109e4:	3b04      	subs	r3, #4
 80109e6:	2a00      	cmp	r2, #0
 80109e8:	d1cc      	bne.n	8010984 <quorem+0x9c>
 80109ea:	3c01      	subs	r4, #1
 80109ec:	e7c7      	b.n	801097e <quorem+0x96>
 80109ee:	6812      	ldr	r2, [r2, #0]
 80109f0:	3b04      	subs	r3, #4
 80109f2:	2a00      	cmp	r2, #0
 80109f4:	d1f0      	bne.n	80109d8 <quorem+0xf0>
 80109f6:	3c01      	subs	r4, #1
 80109f8:	e7eb      	b.n	80109d2 <quorem+0xea>
 80109fa:	2000      	movs	r0, #0
 80109fc:	e7ee      	b.n	80109dc <quorem+0xf4>
	...

08010a00 <_dtoa_r>:
 8010a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a04:	ed2d 8b04 	vpush	{d8-d9}
 8010a08:	ec57 6b10 	vmov	r6, r7, d0
 8010a0c:	b093      	sub	sp, #76	; 0x4c
 8010a0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010a10:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010a14:	9106      	str	r1, [sp, #24]
 8010a16:	ee10 aa10 	vmov	sl, s0
 8010a1a:	4604      	mov	r4, r0
 8010a1c:	9209      	str	r2, [sp, #36]	; 0x24
 8010a1e:	930c      	str	r3, [sp, #48]	; 0x30
 8010a20:	46bb      	mov	fp, r7
 8010a22:	b975      	cbnz	r5, 8010a42 <_dtoa_r+0x42>
 8010a24:	2010      	movs	r0, #16
 8010a26:	f7fe fa7b 	bl	800ef20 <malloc>
 8010a2a:	4602      	mov	r2, r0
 8010a2c:	6260      	str	r0, [r4, #36]	; 0x24
 8010a2e:	b920      	cbnz	r0, 8010a3a <_dtoa_r+0x3a>
 8010a30:	4ba7      	ldr	r3, [pc, #668]	; (8010cd0 <_dtoa_r+0x2d0>)
 8010a32:	21ea      	movs	r1, #234	; 0xea
 8010a34:	48a7      	ldr	r0, [pc, #668]	; (8010cd4 <_dtoa_r+0x2d4>)
 8010a36:	f001 ffed 	bl	8012a14 <__assert_func>
 8010a3a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010a3e:	6005      	str	r5, [r0, #0]
 8010a40:	60c5      	str	r5, [r0, #12]
 8010a42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010a44:	6819      	ldr	r1, [r3, #0]
 8010a46:	b151      	cbz	r1, 8010a5e <_dtoa_r+0x5e>
 8010a48:	685a      	ldr	r2, [r3, #4]
 8010a4a:	604a      	str	r2, [r1, #4]
 8010a4c:	2301      	movs	r3, #1
 8010a4e:	4093      	lsls	r3, r2
 8010a50:	608b      	str	r3, [r1, #8]
 8010a52:	4620      	mov	r0, r4
 8010a54:	f001 f998 	bl	8011d88 <_Bfree>
 8010a58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010a5a:	2200      	movs	r2, #0
 8010a5c:	601a      	str	r2, [r3, #0]
 8010a5e:	1e3b      	subs	r3, r7, #0
 8010a60:	bfaa      	itet	ge
 8010a62:	2300      	movge	r3, #0
 8010a64:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010a68:	f8c8 3000 	strge.w	r3, [r8]
 8010a6c:	4b9a      	ldr	r3, [pc, #616]	; (8010cd8 <_dtoa_r+0x2d8>)
 8010a6e:	bfbc      	itt	lt
 8010a70:	2201      	movlt	r2, #1
 8010a72:	f8c8 2000 	strlt.w	r2, [r8]
 8010a76:	ea33 030b 	bics.w	r3, r3, fp
 8010a7a:	d11b      	bne.n	8010ab4 <_dtoa_r+0xb4>
 8010a7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010a7e:	f242 730f 	movw	r3, #9999	; 0x270f
 8010a82:	6013      	str	r3, [r2, #0]
 8010a84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010a88:	4333      	orrs	r3, r6
 8010a8a:	f000 8592 	beq.w	80115b2 <_dtoa_r+0xbb2>
 8010a8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010a90:	b963      	cbnz	r3, 8010aac <_dtoa_r+0xac>
 8010a92:	4b92      	ldr	r3, [pc, #584]	; (8010cdc <_dtoa_r+0x2dc>)
 8010a94:	e022      	b.n	8010adc <_dtoa_r+0xdc>
 8010a96:	4b92      	ldr	r3, [pc, #584]	; (8010ce0 <_dtoa_r+0x2e0>)
 8010a98:	9301      	str	r3, [sp, #4]
 8010a9a:	3308      	adds	r3, #8
 8010a9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010a9e:	6013      	str	r3, [r2, #0]
 8010aa0:	9801      	ldr	r0, [sp, #4]
 8010aa2:	b013      	add	sp, #76	; 0x4c
 8010aa4:	ecbd 8b04 	vpop	{d8-d9}
 8010aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010aac:	4b8b      	ldr	r3, [pc, #556]	; (8010cdc <_dtoa_r+0x2dc>)
 8010aae:	9301      	str	r3, [sp, #4]
 8010ab0:	3303      	adds	r3, #3
 8010ab2:	e7f3      	b.n	8010a9c <_dtoa_r+0x9c>
 8010ab4:	2200      	movs	r2, #0
 8010ab6:	2300      	movs	r3, #0
 8010ab8:	4650      	mov	r0, sl
 8010aba:	4659      	mov	r1, fp
 8010abc:	f7f0 f804 	bl	8000ac8 <__aeabi_dcmpeq>
 8010ac0:	ec4b ab19 	vmov	d9, sl, fp
 8010ac4:	4680      	mov	r8, r0
 8010ac6:	b158      	cbz	r0, 8010ae0 <_dtoa_r+0xe0>
 8010ac8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010aca:	2301      	movs	r3, #1
 8010acc:	6013      	str	r3, [r2, #0]
 8010ace:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	f000 856b 	beq.w	80115ac <_dtoa_r+0xbac>
 8010ad6:	4883      	ldr	r0, [pc, #524]	; (8010ce4 <_dtoa_r+0x2e4>)
 8010ad8:	6018      	str	r0, [r3, #0]
 8010ada:	1e43      	subs	r3, r0, #1
 8010adc:	9301      	str	r3, [sp, #4]
 8010ade:	e7df      	b.n	8010aa0 <_dtoa_r+0xa0>
 8010ae0:	ec4b ab10 	vmov	d0, sl, fp
 8010ae4:	aa10      	add	r2, sp, #64	; 0x40
 8010ae6:	a911      	add	r1, sp, #68	; 0x44
 8010ae8:	4620      	mov	r0, r4
 8010aea:	f001 fcfb 	bl	80124e4 <__d2b>
 8010aee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8010af2:	ee08 0a10 	vmov	s16, r0
 8010af6:	2d00      	cmp	r5, #0
 8010af8:	f000 8084 	beq.w	8010c04 <_dtoa_r+0x204>
 8010afc:	ee19 3a90 	vmov	r3, s19
 8010b00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010b04:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010b08:	4656      	mov	r6, sl
 8010b0a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010b0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010b12:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010b16:	4b74      	ldr	r3, [pc, #464]	; (8010ce8 <_dtoa_r+0x2e8>)
 8010b18:	2200      	movs	r2, #0
 8010b1a:	4630      	mov	r0, r6
 8010b1c:	4639      	mov	r1, r7
 8010b1e:	f7ef fbb3 	bl	8000288 <__aeabi_dsub>
 8010b22:	a365      	add	r3, pc, #404	; (adr r3, 8010cb8 <_dtoa_r+0x2b8>)
 8010b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b28:	f7ef fd66 	bl	80005f8 <__aeabi_dmul>
 8010b2c:	a364      	add	r3, pc, #400	; (adr r3, 8010cc0 <_dtoa_r+0x2c0>)
 8010b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b32:	f7ef fbab 	bl	800028c <__adddf3>
 8010b36:	4606      	mov	r6, r0
 8010b38:	4628      	mov	r0, r5
 8010b3a:	460f      	mov	r7, r1
 8010b3c:	f7ef fcf2 	bl	8000524 <__aeabi_i2d>
 8010b40:	a361      	add	r3, pc, #388	; (adr r3, 8010cc8 <_dtoa_r+0x2c8>)
 8010b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b46:	f7ef fd57 	bl	80005f8 <__aeabi_dmul>
 8010b4a:	4602      	mov	r2, r0
 8010b4c:	460b      	mov	r3, r1
 8010b4e:	4630      	mov	r0, r6
 8010b50:	4639      	mov	r1, r7
 8010b52:	f7ef fb9b 	bl	800028c <__adddf3>
 8010b56:	4606      	mov	r6, r0
 8010b58:	460f      	mov	r7, r1
 8010b5a:	f7ef fffd 	bl	8000b58 <__aeabi_d2iz>
 8010b5e:	2200      	movs	r2, #0
 8010b60:	9000      	str	r0, [sp, #0]
 8010b62:	2300      	movs	r3, #0
 8010b64:	4630      	mov	r0, r6
 8010b66:	4639      	mov	r1, r7
 8010b68:	f7ef ffb8 	bl	8000adc <__aeabi_dcmplt>
 8010b6c:	b150      	cbz	r0, 8010b84 <_dtoa_r+0x184>
 8010b6e:	9800      	ldr	r0, [sp, #0]
 8010b70:	f7ef fcd8 	bl	8000524 <__aeabi_i2d>
 8010b74:	4632      	mov	r2, r6
 8010b76:	463b      	mov	r3, r7
 8010b78:	f7ef ffa6 	bl	8000ac8 <__aeabi_dcmpeq>
 8010b7c:	b910      	cbnz	r0, 8010b84 <_dtoa_r+0x184>
 8010b7e:	9b00      	ldr	r3, [sp, #0]
 8010b80:	3b01      	subs	r3, #1
 8010b82:	9300      	str	r3, [sp, #0]
 8010b84:	9b00      	ldr	r3, [sp, #0]
 8010b86:	2b16      	cmp	r3, #22
 8010b88:	d85a      	bhi.n	8010c40 <_dtoa_r+0x240>
 8010b8a:	9a00      	ldr	r2, [sp, #0]
 8010b8c:	4b57      	ldr	r3, [pc, #348]	; (8010cec <_dtoa_r+0x2ec>)
 8010b8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b96:	ec51 0b19 	vmov	r0, r1, d9
 8010b9a:	f7ef ff9f 	bl	8000adc <__aeabi_dcmplt>
 8010b9e:	2800      	cmp	r0, #0
 8010ba0:	d050      	beq.n	8010c44 <_dtoa_r+0x244>
 8010ba2:	9b00      	ldr	r3, [sp, #0]
 8010ba4:	3b01      	subs	r3, #1
 8010ba6:	9300      	str	r3, [sp, #0]
 8010ba8:	2300      	movs	r3, #0
 8010baa:	930b      	str	r3, [sp, #44]	; 0x2c
 8010bac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010bae:	1b5d      	subs	r5, r3, r5
 8010bb0:	1e6b      	subs	r3, r5, #1
 8010bb2:	9305      	str	r3, [sp, #20]
 8010bb4:	bf45      	ittet	mi
 8010bb6:	f1c5 0301 	rsbmi	r3, r5, #1
 8010bba:	9304      	strmi	r3, [sp, #16]
 8010bbc:	2300      	movpl	r3, #0
 8010bbe:	2300      	movmi	r3, #0
 8010bc0:	bf4c      	ite	mi
 8010bc2:	9305      	strmi	r3, [sp, #20]
 8010bc4:	9304      	strpl	r3, [sp, #16]
 8010bc6:	9b00      	ldr	r3, [sp, #0]
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	db3d      	blt.n	8010c48 <_dtoa_r+0x248>
 8010bcc:	9b05      	ldr	r3, [sp, #20]
 8010bce:	9a00      	ldr	r2, [sp, #0]
 8010bd0:	920a      	str	r2, [sp, #40]	; 0x28
 8010bd2:	4413      	add	r3, r2
 8010bd4:	9305      	str	r3, [sp, #20]
 8010bd6:	2300      	movs	r3, #0
 8010bd8:	9307      	str	r3, [sp, #28]
 8010bda:	9b06      	ldr	r3, [sp, #24]
 8010bdc:	2b09      	cmp	r3, #9
 8010bde:	f200 8089 	bhi.w	8010cf4 <_dtoa_r+0x2f4>
 8010be2:	2b05      	cmp	r3, #5
 8010be4:	bfc4      	itt	gt
 8010be6:	3b04      	subgt	r3, #4
 8010be8:	9306      	strgt	r3, [sp, #24]
 8010bea:	9b06      	ldr	r3, [sp, #24]
 8010bec:	f1a3 0302 	sub.w	r3, r3, #2
 8010bf0:	bfcc      	ite	gt
 8010bf2:	2500      	movgt	r5, #0
 8010bf4:	2501      	movle	r5, #1
 8010bf6:	2b03      	cmp	r3, #3
 8010bf8:	f200 8087 	bhi.w	8010d0a <_dtoa_r+0x30a>
 8010bfc:	e8df f003 	tbb	[pc, r3]
 8010c00:	59383a2d 	.word	0x59383a2d
 8010c04:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010c08:	441d      	add	r5, r3
 8010c0a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010c0e:	2b20      	cmp	r3, #32
 8010c10:	bfc1      	itttt	gt
 8010c12:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010c16:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010c1a:	fa0b f303 	lslgt.w	r3, fp, r3
 8010c1e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010c22:	bfda      	itte	le
 8010c24:	f1c3 0320 	rsble	r3, r3, #32
 8010c28:	fa06 f003 	lslle.w	r0, r6, r3
 8010c2c:	4318      	orrgt	r0, r3
 8010c2e:	f7ef fc69 	bl	8000504 <__aeabi_ui2d>
 8010c32:	2301      	movs	r3, #1
 8010c34:	4606      	mov	r6, r0
 8010c36:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010c3a:	3d01      	subs	r5, #1
 8010c3c:	930e      	str	r3, [sp, #56]	; 0x38
 8010c3e:	e76a      	b.n	8010b16 <_dtoa_r+0x116>
 8010c40:	2301      	movs	r3, #1
 8010c42:	e7b2      	b.n	8010baa <_dtoa_r+0x1aa>
 8010c44:	900b      	str	r0, [sp, #44]	; 0x2c
 8010c46:	e7b1      	b.n	8010bac <_dtoa_r+0x1ac>
 8010c48:	9b04      	ldr	r3, [sp, #16]
 8010c4a:	9a00      	ldr	r2, [sp, #0]
 8010c4c:	1a9b      	subs	r3, r3, r2
 8010c4e:	9304      	str	r3, [sp, #16]
 8010c50:	4253      	negs	r3, r2
 8010c52:	9307      	str	r3, [sp, #28]
 8010c54:	2300      	movs	r3, #0
 8010c56:	930a      	str	r3, [sp, #40]	; 0x28
 8010c58:	e7bf      	b.n	8010bda <_dtoa_r+0x1da>
 8010c5a:	2300      	movs	r3, #0
 8010c5c:	9308      	str	r3, [sp, #32]
 8010c5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	dc55      	bgt.n	8010d10 <_dtoa_r+0x310>
 8010c64:	2301      	movs	r3, #1
 8010c66:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010c6a:	461a      	mov	r2, r3
 8010c6c:	9209      	str	r2, [sp, #36]	; 0x24
 8010c6e:	e00c      	b.n	8010c8a <_dtoa_r+0x28a>
 8010c70:	2301      	movs	r3, #1
 8010c72:	e7f3      	b.n	8010c5c <_dtoa_r+0x25c>
 8010c74:	2300      	movs	r3, #0
 8010c76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010c78:	9308      	str	r3, [sp, #32]
 8010c7a:	9b00      	ldr	r3, [sp, #0]
 8010c7c:	4413      	add	r3, r2
 8010c7e:	9302      	str	r3, [sp, #8]
 8010c80:	3301      	adds	r3, #1
 8010c82:	2b01      	cmp	r3, #1
 8010c84:	9303      	str	r3, [sp, #12]
 8010c86:	bfb8      	it	lt
 8010c88:	2301      	movlt	r3, #1
 8010c8a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010c8c:	2200      	movs	r2, #0
 8010c8e:	6042      	str	r2, [r0, #4]
 8010c90:	2204      	movs	r2, #4
 8010c92:	f102 0614 	add.w	r6, r2, #20
 8010c96:	429e      	cmp	r6, r3
 8010c98:	6841      	ldr	r1, [r0, #4]
 8010c9a:	d93d      	bls.n	8010d18 <_dtoa_r+0x318>
 8010c9c:	4620      	mov	r0, r4
 8010c9e:	f001 f833 	bl	8011d08 <_Balloc>
 8010ca2:	9001      	str	r0, [sp, #4]
 8010ca4:	2800      	cmp	r0, #0
 8010ca6:	d13b      	bne.n	8010d20 <_dtoa_r+0x320>
 8010ca8:	4b11      	ldr	r3, [pc, #68]	; (8010cf0 <_dtoa_r+0x2f0>)
 8010caa:	4602      	mov	r2, r0
 8010cac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010cb0:	e6c0      	b.n	8010a34 <_dtoa_r+0x34>
 8010cb2:	2301      	movs	r3, #1
 8010cb4:	e7df      	b.n	8010c76 <_dtoa_r+0x276>
 8010cb6:	bf00      	nop
 8010cb8:	636f4361 	.word	0x636f4361
 8010cbc:	3fd287a7 	.word	0x3fd287a7
 8010cc0:	8b60c8b3 	.word	0x8b60c8b3
 8010cc4:	3fc68a28 	.word	0x3fc68a28
 8010cc8:	509f79fb 	.word	0x509f79fb
 8010ccc:	3fd34413 	.word	0x3fd34413
 8010cd0:	08014d45 	.word	0x08014d45
 8010cd4:	08014d5c 	.word	0x08014d5c
 8010cd8:	7ff00000 	.word	0x7ff00000
 8010cdc:	08014d41 	.word	0x08014d41
 8010ce0:	08014d38 	.word	0x08014d38
 8010ce4:	08014cc1 	.word	0x08014cc1
 8010ce8:	3ff80000 	.word	0x3ff80000
 8010cec:	08014ec8 	.word	0x08014ec8
 8010cf0:	08014db7 	.word	0x08014db7
 8010cf4:	2501      	movs	r5, #1
 8010cf6:	2300      	movs	r3, #0
 8010cf8:	9306      	str	r3, [sp, #24]
 8010cfa:	9508      	str	r5, [sp, #32]
 8010cfc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010d00:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010d04:	2200      	movs	r2, #0
 8010d06:	2312      	movs	r3, #18
 8010d08:	e7b0      	b.n	8010c6c <_dtoa_r+0x26c>
 8010d0a:	2301      	movs	r3, #1
 8010d0c:	9308      	str	r3, [sp, #32]
 8010d0e:	e7f5      	b.n	8010cfc <_dtoa_r+0x2fc>
 8010d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d12:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010d16:	e7b8      	b.n	8010c8a <_dtoa_r+0x28a>
 8010d18:	3101      	adds	r1, #1
 8010d1a:	6041      	str	r1, [r0, #4]
 8010d1c:	0052      	lsls	r2, r2, #1
 8010d1e:	e7b8      	b.n	8010c92 <_dtoa_r+0x292>
 8010d20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010d22:	9a01      	ldr	r2, [sp, #4]
 8010d24:	601a      	str	r2, [r3, #0]
 8010d26:	9b03      	ldr	r3, [sp, #12]
 8010d28:	2b0e      	cmp	r3, #14
 8010d2a:	f200 809d 	bhi.w	8010e68 <_dtoa_r+0x468>
 8010d2e:	2d00      	cmp	r5, #0
 8010d30:	f000 809a 	beq.w	8010e68 <_dtoa_r+0x468>
 8010d34:	9b00      	ldr	r3, [sp, #0]
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	dd32      	ble.n	8010da0 <_dtoa_r+0x3a0>
 8010d3a:	4ab7      	ldr	r2, [pc, #732]	; (8011018 <_dtoa_r+0x618>)
 8010d3c:	f003 030f 	and.w	r3, r3, #15
 8010d40:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010d44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010d48:	9b00      	ldr	r3, [sp, #0]
 8010d4a:	05d8      	lsls	r0, r3, #23
 8010d4c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010d50:	d516      	bpl.n	8010d80 <_dtoa_r+0x380>
 8010d52:	4bb2      	ldr	r3, [pc, #712]	; (801101c <_dtoa_r+0x61c>)
 8010d54:	ec51 0b19 	vmov	r0, r1, d9
 8010d58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010d5c:	f7ef fd76 	bl	800084c <__aeabi_ddiv>
 8010d60:	f007 070f 	and.w	r7, r7, #15
 8010d64:	4682      	mov	sl, r0
 8010d66:	468b      	mov	fp, r1
 8010d68:	2503      	movs	r5, #3
 8010d6a:	4eac      	ldr	r6, [pc, #688]	; (801101c <_dtoa_r+0x61c>)
 8010d6c:	b957      	cbnz	r7, 8010d84 <_dtoa_r+0x384>
 8010d6e:	4642      	mov	r2, r8
 8010d70:	464b      	mov	r3, r9
 8010d72:	4650      	mov	r0, sl
 8010d74:	4659      	mov	r1, fp
 8010d76:	f7ef fd69 	bl	800084c <__aeabi_ddiv>
 8010d7a:	4682      	mov	sl, r0
 8010d7c:	468b      	mov	fp, r1
 8010d7e:	e028      	b.n	8010dd2 <_dtoa_r+0x3d2>
 8010d80:	2502      	movs	r5, #2
 8010d82:	e7f2      	b.n	8010d6a <_dtoa_r+0x36a>
 8010d84:	07f9      	lsls	r1, r7, #31
 8010d86:	d508      	bpl.n	8010d9a <_dtoa_r+0x39a>
 8010d88:	4640      	mov	r0, r8
 8010d8a:	4649      	mov	r1, r9
 8010d8c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010d90:	f7ef fc32 	bl	80005f8 <__aeabi_dmul>
 8010d94:	3501      	adds	r5, #1
 8010d96:	4680      	mov	r8, r0
 8010d98:	4689      	mov	r9, r1
 8010d9a:	107f      	asrs	r7, r7, #1
 8010d9c:	3608      	adds	r6, #8
 8010d9e:	e7e5      	b.n	8010d6c <_dtoa_r+0x36c>
 8010da0:	f000 809b 	beq.w	8010eda <_dtoa_r+0x4da>
 8010da4:	9b00      	ldr	r3, [sp, #0]
 8010da6:	4f9d      	ldr	r7, [pc, #628]	; (801101c <_dtoa_r+0x61c>)
 8010da8:	425e      	negs	r6, r3
 8010daa:	4b9b      	ldr	r3, [pc, #620]	; (8011018 <_dtoa_r+0x618>)
 8010dac:	f006 020f 	and.w	r2, r6, #15
 8010db0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010db8:	ec51 0b19 	vmov	r0, r1, d9
 8010dbc:	f7ef fc1c 	bl	80005f8 <__aeabi_dmul>
 8010dc0:	1136      	asrs	r6, r6, #4
 8010dc2:	4682      	mov	sl, r0
 8010dc4:	468b      	mov	fp, r1
 8010dc6:	2300      	movs	r3, #0
 8010dc8:	2502      	movs	r5, #2
 8010dca:	2e00      	cmp	r6, #0
 8010dcc:	d17a      	bne.n	8010ec4 <_dtoa_r+0x4c4>
 8010dce:	2b00      	cmp	r3, #0
 8010dd0:	d1d3      	bne.n	8010d7a <_dtoa_r+0x37a>
 8010dd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	f000 8082 	beq.w	8010ede <_dtoa_r+0x4de>
 8010dda:	4b91      	ldr	r3, [pc, #580]	; (8011020 <_dtoa_r+0x620>)
 8010ddc:	2200      	movs	r2, #0
 8010dde:	4650      	mov	r0, sl
 8010de0:	4659      	mov	r1, fp
 8010de2:	f7ef fe7b 	bl	8000adc <__aeabi_dcmplt>
 8010de6:	2800      	cmp	r0, #0
 8010de8:	d079      	beq.n	8010ede <_dtoa_r+0x4de>
 8010dea:	9b03      	ldr	r3, [sp, #12]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d076      	beq.n	8010ede <_dtoa_r+0x4de>
 8010df0:	9b02      	ldr	r3, [sp, #8]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	dd36      	ble.n	8010e64 <_dtoa_r+0x464>
 8010df6:	9b00      	ldr	r3, [sp, #0]
 8010df8:	4650      	mov	r0, sl
 8010dfa:	4659      	mov	r1, fp
 8010dfc:	1e5f      	subs	r7, r3, #1
 8010dfe:	2200      	movs	r2, #0
 8010e00:	4b88      	ldr	r3, [pc, #544]	; (8011024 <_dtoa_r+0x624>)
 8010e02:	f7ef fbf9 	bl	80005f8 <__aeabi_dmul>
 8010e06:	9e02      	ldr	r6, [sp, #8]
 8010e08:	4682      	mov	sl, r0
 8010e0a:	468b      	mov	fp, r1
 8010e0c:	3501      	adds	r5, #1
 8010e0e:	4628      	mov	r0, r5
 8010e10:	f7ef fb88 	bl	8000524 <__aeabi_i2d>
 8010e14:	4652      	mov	r2, sl
 8010e16:	465b      	mov	r3, fp
 8010e18:	f7ef fbee 	bl	80005f8 <__aeabi_dmul>
 8010e1c:	4b82      	ldr	r3, [pc, #520]	; (8011028 <_dtoa_r+0x628>)
 8010e1e:	2200      	movs	r2, #0
 8010e20:	f7ef fa34 	bl	800028c <__adddf3>
 8010e24:	46d0      	mov	r8, sl
 8010e26:	46d9      	mov	r9, fp
 8010e28:	4682      	mov	sl, r0
 8010e2a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010e2e:	2e00      	cmp	r6, #0
 8010e30:	d158      	bne.n	8010ee4 <_dtoa_r+0x4e4>
 8010e32:	4b7e      	ldr	r3, [pc, #504]	; (801102c <_dtoa_r+0x62c>)
 8010e34:	2200      	movs	r2, #0
 8010e36:	4640      	mov	r0, r8
 8010e38:	4649      	mov	r1, r9
 8010e3a:	f7ef fa25 	bl	8000288 <__aeabi_dsub>
 8010e3e:	4652      	mov	r2, sl
 8010e40:	465b      	mov	r3, fp
 8010e42:	4680      	mov	r8, r0
 8010e44:	4689      	mov	r9, r1
 8010e46:	f7ef fe67 	bl	8000b18 <__aeabi_dcmpgt>
 8010e4a:	2800      	cmp	r0, #0
 8010e4c:	f040 8295 	bne.w	801137a <_dtoa_r+0x97a>
 8010e50:	4652      	mov	r2, sl
 8010e52:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010e56:	4640      	mov	r0, r8
 8010e58:	4649      	mov	r1, r9
 8010e5a:	f7ef fe3f 	bl	8000adc <__aeabi_dcmplt>
 8010e5e:	2800      	cmp	r0, #0
 8010e60:	f040 8289 	bne.w	8011376 <_dtoa_r+0x976>
 8010e64:	ec5b ab19 	vmov	sl, fp, d9
 8010e68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	f2c0 8148 	blt.w	8011100 <_dtoa_r+0x700>
 8010e70:	9a00      	ldr	r2, [sp, #0]
 8010e72:	2a0e      	cmp	r2, #14
 8010e74:	f300 8144 	bgt.w	8011100 <_dtoa_r+0x700>
 8010e78:	4b67      	ldr	r3, [pc, #412]	; (8011018 <_dtoa_r+0x618>)
 8010e7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010e7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010e82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	f280 80d5 	bge.w	8011034 <_dtoa_r+0x634>
 8010e8a:	9b03      	ldr	r3, [sp, #12]
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	f300 80d1 	bgt.w	8011034 <_dtoa_r+0x634>
 8010e92:	f040 826f 	bne.w	8011374 <_dtoa_r+0x974>
 8010e96:	4b65      	ldr	r3, [pc, #404]	; (801102c <_dtoa_r+0x62c>)
 8010e98:	2200      	movs	r2, #0
 8010e9a:	4640      	mov	r0, r8
 8010e9c:	4649      	mov	r1, r9
 8010e9e:	f7ef fbab 	bl	80005f8 <__aeabi_dmul>
 8010ea2:	4652      	mov	r2, sl
 8010ea4:	465b      	mov	r3, fp
 8010ea6:	f7ef fe2d 	bl	8000b04 <__aeabi_dcmpge>
 8010eaa:	9e03      	ldr	r6, [sp, #12]
 8010eac:	4637      	mov	r7, r6
 8010eae:	2800      	cmp	r0, #0
 8010eb0:	f040 8245 	bne.w	801133e <_dtoa_r+0x93e>
 8010eb4:	9d01      	ldr	r5, [sp, #4]
 8010eb6:	2331      	movs	r3, #49	; 0x31
 8010eb8:	f805 3b01 	strb.w	r3, [r5], #1
 8010ebc:	9b00      	ldr	r3, [sp, #0]
 8010ebe:	3301      	adds	r3, #1
 8010ec0:	9300      	str	r3, [sp, #0]
 8010ec2:	e240      	b.n	8011346 <_dtoa_r+0x946>
 8010ec4:	07f2      	lsls	r2, r6, #31
 8010ec6:	d505      	bpl.n	8010ed4 <_dtoa_r+0x4d4>
 8010ec8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010ecc:	f7ef fb94 	bl	80005f8 <__aeabi_dmul>
 8010ed0:	3501      	adds	r5, #1
 8010ed2:	2301      	movs	r3, #1
 8010ed4:	1076      	asrs	r6, r6, #1
 8010ed6:	3708      	adds	r7, #8
 8010ed8:	e777      	b.n	8010dca <_dtoa_r+0x3ca>
 8010eda:	2502      	movs	r5, #2
 8010edc:	e779      	b.n	8010dd2 <_dtoa_r+0x3d2>
 8010ede:	9f00      	ldr	r7, [sp, #0]
 8010ee0:	9e03      	ldr	r6, [sp, #12]
 8010ee2:	e794      	b.n	8010e0e <_dtoa_r+0x40e>
 8010ee4:	9901      	ldr	r1, [sp, #4]
 8010ee6:	4b4c      	ldr	r3, [pc, #304]	; (8011018 <_dtoa_r+0x618>)
 8010ee8:	4431      	add	r1, r6
 8010eea:	910d      	str	r1, [sp, #52]	; 0x34
 8010eec:	9908      	ldr	r1, [sp, #32]
 8010eee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010ef2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010ef6:	2900      	cmp	r1, #0
 8010ef8:	d043      	beq.n	8010f82 <_dtoa_r+0x582>
 8010efa:	494d      	ldr	r1, [pc, #308]	; (8011030 <_dtoa_r+0x630>)
 8010efc:	2000      	movs	r0, #0
 8010efe:	f7ef fca5 	bl	800084c <__aeabi_ddiv>
 8010f02:	4652      	mov	r2, sl
 8010f04:	465b      	mov	r3, fp
 8010f06:	f7ef f9bf 	bl	8000288 <__aeabi_dsub>
 8010f0a:	9d01      	ldr	r5, [sp, #4]
 8010f0c:	4682      	mov	sl, r0
 8010f0e:	468b      	mov	fp, r1
 8010f10:	4649      	mov	r1, r9
 8010f12:	4640      	mov	r0, r8
 8010f14:	f7ef fe20 	bl	8000b58 <__aeabi_d2iz>
 8010f18:	4606      	mov	r6, r0
 8010f1a:	f7ef fb03 	bl	8000524 <__aeabi_i2d>
 8010f1e:	4602      	mov	r2, r0
 8010f20:	460b      	mov	r3, r1
 8010f22:	4640      	mov	r0, r8
 8010f24:	4649      	mov	r1, r9
 8010f26:	f7ef f9af 	bl	8000288 <__aeabi_dsub>
 8010f2a:	3630      	adds	r6, #48	; 0x30
 8010f2c:	f805 6b01 	strb.w	r6, [r5], #1
 8010f30:	4652      	mov	r2, sl
 8010f32:	465b      	mov	r3, fp
 8010f34:	4680      	mov	r8, r0
 8010f36:	4689      	mov	r9, r1
 8010f38:	f7ef fdd0 	bl	8000adc <__aeabi_dcmplt>
 8010f3c:	2800      	cmp	r0, #0
 8010f3e:	d163      	bne.n	8011008 <_dtoa_r+0x608>
 8010f40:	4642      	mov	r2, r8
 8010f42:	464b      	mov	r3, r9
 8010f44:	4936      	ldr	r1, [pc, #216]	; (8011020 <_dtoa_r+0x620>)
 8010f46:	2000      	movs	r0, #0
 8010f48:	f7ef f99e 	bl	8000288 <__aeabi_dsub>
 8010f4c:	4652      	mov	r2, sl
 8010f4e:	465b      	mov	r3, fp
 8010f50:	f7ef fdc4 	bl	8000adc <__aeabi_dcmplt>
 8010f54:	2800      	cmp	r0, #0
 8010f56:	f040 80b5 	bne.w	80110c4 <_dtoa_r+0x6c4>
 8010f5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010f5c:	429d      	cmp	r5, r3
 8010f5e:	d081      	beq.n	8010e64 <_dtoa_r+0x464>
 8010f60:	4b30      	ldr	r3, [pc, #192]	; (8011024 <_dtoa_r+0x624>)
 8010f62:	2200      	movs	r2, #0
 8010f64:	4650      	mov	r0, sl
 8010f66:	4659      	mov	r1, fp
 8010f68:	f7ef fb46 	bl	80005f8 <__aeabi_dmul>
 8010f6c:	4b2d      	ldr	r3, [pc, #180]	; (8011024 <_dtoa_r+0x624>)
 8010f6e:	4682      	mov	sl, r0
 8010f70:	468b      	mov	fp, r1
 8010f72:	4640      	mov	r0, r8
 8010f74:	4649      	mov	r1, r9
 8010f76:	2200      	movs	r2, #0
 8010f78:	f7ef fb3e 	bl	80005f8 <__aeabi_dmul>
 8010f7c:	4680      	mov	r8, r0
 8010f7e:	4689      	mov	r9, r1
 8010f80:	e7c6      	b.n	8010f10 <_dtoa_r+0x510>
 8010f82:	4650      	mov	r0, sl
 8010f84:	4659      	mov	r1, fp
 8010f86:	f7ef fb37 	bl	80005f8 <__aeabi_dmul>
 8010f8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010f8c:	9d01      	ldr	r5, [sp, #4]
 8010f8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010f90:	4682      	mov	sl, r0
 8010f92:	468b      	mov	fp, r1
 8010f94:	4649      	mov	r1, r9
 8010f96:	4640      	mov	r0, r8
 8010f98:	f7ef fdde 	bl	8000b58 <__aeabi_d2iz>
 8010f9c:	4606      	mov	r6, r0
 8010f9e:	f7ef fac1 	bl	8000524 <__aeabi_i2d>
 8010fa2:	3630      	adds	r6, #48	; 0x30
 8010fa4:	4602      	mov	r2, r0
 8010fa6:	460b      	mov	r3, r1
 8010fa8:	4640      	mov	r0, r8
 8010faa:	4649      	mov	r1, r9
 8010fac:	f7ef f96c 	bl	8000288 <__aeabi_dsub>
 8010fb0:	f805 6b01 	strb.w	r6, [r5], #1
 8010fb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010fb6:	429d      	cmp	r5, r3
 8010fb8:	4680      	mov	r8, r0
 8010fba:	4689      	mov	r9, r1
 8010fbc:	f04f 0200 	mov.w	r2, #0
 8010fc0:	d124      	bne.n	801100c <_dtoa_r+0x60c>
 8010fc2:	4b1b      	ldr	r3, [pc, #108]	; (8011030 <_dtoa_r+0x630>)
 8010fc4:	4650      	mov	r0, sl
 8010fc6:	4659      	mov	r1, fp
 8010fc8:	f7ef f960 	bl	800028c <__adddf3>
 8010fcc:	4602      	mov	r2, r0
 8010fce:	460b      	mov	r3, r1
 8010fd0:	4640      	mov	r0, r8
 8010fd2:	4649      	mov	r1, r9
 8010fd4:	f7ef fda0 	bl	8000b18 <__aeabi_dcmpgt>
 8010fd8:	2800      	cmp	r0, #0
 8010fda:	d173      	bne.n	80110c4 <_dtoa_r+0x6c4>
 8010fdc:	4652      	mov	r2, sl
 8010fde:	465b      	mov	r3, fp
 8010fe0:	4913      	ldr	r1, [pc, #76]	; (8011030 <_dtoa_r+0x630>)
 8010fe2:	2000      	movs	r0, #0
 8010fe4:	f7ef f950 	bl	8000288 <__aeabi_dsub>
 8010fe8:	4602      	mov	r2, r0
 8010fea:	460b      	mov	r3, r1
 8010fec:	4640      	mov	r0, r8
 8010fee:	4649      	mov	r1, r9
 8010ff0:	f7ef fd74 	bl	8000adc <__aeabi_dcmplt>
 8010ff4:	2800      	cmp	r0, #0
 8010ff6:	f43f af35 	beq.w	8010e64 <_dtoa_r+0x464>
 8010ffa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8010ffc:	1e6b      	subs	r3, r5, #1
 8010ffe:	930f      	str	r3, [sp, #60]	; 0x3c
 8011000:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011004:	2b30      	cmp	r3, #48	; 0x30
 8011006:	d0f8      	beq.n	8010ffa <_dtoa_r+0x5fa>
 8011008:	9700      	str	r7, [sp, #0]
 801100a:	e049      	b.n	80110a0 <_dtoa_r+0x6a0>
 801100c:	4b05      	ldr	r3, [pc, #20]	; (8011024 <_dtoa_r+0x624>)
 801100e:	f7ef faf3 	bl	80005f8 <__aeabi_dmul>
 8011012:	4680      	mov	r8, r0
 8011014:	4689      	mov	r9, r1
 8011016:	e7bd      	b.n	8010f94 <_dtoa_r+0x594>
 8011018:	08014ec8 	.word	0x08014ec8
 801101c:	08014ea0 	.word	0x08014ea0
 8011020:	3ff00000 	.word	0x3ff00000
 8011024:	40240000 	.word	0x40240000
 8011028:	401c0000 	.word	0x401c0000
 801102c:	40140000 	.word	0x40140000
 8011030:	3fe00000 	.word	0x3fe00000
 8011034:	9d01      	ldr	r5, [sp, #4]
 8011036:	4656      	mov	r6, sl
 8011038:	465f      	mov	r7, fp
 801103a:	4642      	mov	r2, r8
 801103c:	464b      	mov	r3, r9
 801103e:	4630      	mov	r0, r6
 8011040:	4639      	mov	r1, r7
 8011042:	f7ef fc03 	bl	800084c <__aeabi_ddiv>
 8011046:	f7ef fd87 	bl	8000b58 <__aeabi_d2iz>
 801104a:	4682      	mov	sl, r0
 801104c:	f7ef fa6a 	bl	8000524 <__aeabi_i2d>
 8011050:	4642      	mov	r2, r8
 8011052:	464b      	mov	r3, r9
 8011054:	f7ef fad0 	bl	80005f8 <__aeabi_dmul>
 8011058:	4602      	mov	r2, r0
 801105a:	460b      	mov	r3, r1
 801105c:	4630      	mov	r0, r6
 801105e:	4639      	mov	r1, r7
 8011060:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8011064:	f7ef f910 	bl	8000288 <__aeabi_dsub>
 8011068:	f805 6b01 	strb.w	r6, [r5], #1
 801106c:	9e01      	ldr	r6, [sp, #4]
 801106e:	9f03      	ldr	r7, [sp, #12]
 8011070:	1bae      	subs	r6, r5, r6
 8011072:	42b7      	cmp	r7, r6
 8011074:	4602      	mov	r2, r0
 8011076:	460b      	mov	r3, r1
 8011078:	d135      	bne.n	80110e6 <_dtoa_r+0x6e6>
 801107a:	f7ef f907 	bl	800028c <__adddf3>
 801107e:	4642      	mov	r2, r8
 8011080:	464b      	mov	r3, r9
 8011082:	4606      	mov	r6, r0
 8011084:	460f      	mov	r7, r1
 8011086:	f7ef fd47 	bl	8000b18 <__aeabi_dcmpgt>
 801108a:	b9d0      	cbnz	r0, 80110c2 <_dtoa_r+0x6c2>
 801108c:	4642      	mov	r2, r8
 801108e:	464b      	mov	r3, r9
 8011090:	4630      	mov	r0, r6
 8011092:	4639      	mov	r1, r7
 8011094:	f7ef fd18 	bl	8000ac8 <__aeabi_dcmpeq>
 8011098:	b110      	cbz	r0, 80110a0 <_dtoa_r+0x6a0>
 801109a:	f01a 0f01 	tst.w	sl, #1
 801109e:	d110      	bne.n	80110c2 <_dtoa_r+0x6c2>
 80110a0:	4620      	mov	r0, r4
 80110a2:	ee18 1a10 	vmov	r1, s16
 80110a6:	f000 fe6f 	bl	8011d88 <_Bfree>
 80110aa:	2300      	movs	r3, #0
 80110ac:	9800      	ldr	r0, [sp, #0]
 80110ae:	702b      	strb	r3, [r5, #0]
 80110b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80110b2:	3001      	adds	r0, #1
 80110b4:	6018      	str	r0, [r3, #0]
 80110b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	f43f acf1 	beq.w	8010aa0 <_dtoa_r+0xa0>
 80110be:	601d      	str	r5, [r3, #0]
 80110c0:	e4ee      	b.n	8010aa0 <_dtoa_r+0xa0>
 80110c2:	9f00      	ldr	r7, [sp, #0]
 80110c4:	462b      	mov	r3, r5
 80110c6:	461d      	mov	r5, r3
 80110c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80110cc:	2a39      	cmp	r2, #57	; 0x39
 80110ce:	d106      	bne.n	80110de <_dtoa_r+0x6de>
 80110d0:	9a01      	ldr	r2, [sp, #4]
 80110d2:	429a      	cmp	r2, r3
 80110d4:	d1f7      	bne.n	80110c6 <_dtoa_r+0x6c6>
 80110d6:	9901      	ldr	r1, [sp, #4]
 80110d8:	2230      	movs	r2, #48	; 0x30
 80110da:	3701      	adds	r7, #1
 80110dc:	700a      	strb	r2, [r1, #0]
 80110de:	781a      	ldrb	r2, [r3, #0]
 80110e0:	3201      	adds	r2, #1
 80110e2:	701a      	strb	r2, [r3, #0]
 80110e4:	e790      	b.n	8011008 <_dtoa_r+0x608>
 80110e6:	4ba6      	ldr	r3, [pc, #664]	; (8011380 <_dtoa_r+0x980>)
 80110e8:	2200      	movs	r2, #0
 80110ea:	f7ef fa85 	bl	80005f8 <__aeabi_dmul>
 80110ee:	2200      	movs	r2, #0
 80110f0:	2300      	movs	r3, #0
 80110f2:	4606      	mov	r6, r0
 80110f4:	460f      	mov	r7, r1
 80110f6:	f7ef fce7 	bl	8000ac8 <__aeabi_dcmpeq>
 80110fa:	2800      	cmp	r0, #0
 80110fc:	d09d      	beq.n	801103a <_dtoa_r+0x63a>
 80110fe:	e7cf      	b.n	80110a0 <_dtoa_r+0x6a0>
 8011100:	9a08      	ldr	r2, [sp, #32]
 8011102:	2a00      	cmp	r2, #0
 8011104:	f000 80d7 	beq.w	80112b6 <_dtoa_r+0x8b6>
 8011108:	9a06      	ldr	r2, [sp, #24]
 801110a:	2a01      	cmp	r2, #1
 801110c:	f300 80ba 	bgt.w	8011284 <_dtoa_r+0x884>
 8011110:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011112:	2a00      	cmp	r2, #0
 8011114:	f000 80b2 	beq.w	801127c <_dtoa_r+0x87c>
 8011118:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801111c:	9e07      	ldr	r6, [sp, #28]
 801111e:	9d04      	ldr	r5, [sp, #16]
 8011120:	9a04      	ldr	r2, [sp, #16]
 8011122:	441a      	add	r2, r3
 8011124:	9204      	str	r2, [sp, #16]
 8011126:	9a05      	ldr	r2, [sp, #20]
 8011128:	2101      	movs	r1, #1
 801112a:	441a      	add	r2, r3
 801112c:	4620      	mov	r0, r4
 801112e:	9205      	str	r2, [sp, #20]
 8011130:	f000 ff2c 	bl	8011f8c <__i2b>
 8011134:	4607      	mov	r7, r0
 8011136:	2d00      	cmp	r5, #0
 8011138:	dd0c      	ble.n	8011154 <_dtoa_r+0x754>
 801113a:	9b05      	ldr	r3, [sp, #20]
 801113c:	2b00      	cmp	r3, #0
 801113e:	dd09      	ble.n	8011154 <_dtoa_r+0x754>
 8011140:	42ab      	cmp	r3, r5
 8011142:	9a04      	ldr	r2, [sp, #16]
 8011144:	bfa8      	it	ge
 8011146:	462b      	movge	r3, r5
 8011148:	1ad2      	subs	r2, r2, r3
 801114a:	9204      	str	r2, [sp, #16]
 801114c:	9a05      	ldr	r2, [sp, #20]
 801114e:	1aed      	subs	r5, r5, r3
 8011150:	1ad3      	subs	r3, r2, r3
 8011152:	9305      	str	r3, [sp, #20]
 8011154:	9b07      	ldr	r3, [sp, #28]
 8011156:	b31b      	cbz	r3, 80111a0 <_dtoa_r+0x7a0>
 8011158:	9b08      	ldr	r3, [sp, #32]
 801115a:	2b00      	cmp	r3, #0
 801115c:	f000 80af 	beq.w	80112be <_dtoa_r+0x8be>
 8011160:	2e00      	cmp	r6, #0
 8011162:	dd13      	ble.n	801118c <_dtoa_r+0x78c>
 8011164:	4639      	mov	r1, r7
 8011166:	4632      	mov	r2, r6
 8011168:	4620      	mov	r0, r4
 801116a:	f000 ffcf 	bl	801210c <__pow5mult>
 801116e:	ee18 2a10 	vmov	r2, s16
 8011172:	4601      	mov	r1, r0
 8011174:	4607      	mov	r7, r0
 8011176:	4620      	mov	r0, r4
 8011178:	f000 ff1e 	bl	8011fb8 <__multiply>
 801117c:	ee18 1a10 	vmov	r1, s16
 8011180:	4680      	mov	r8, r0
 8011182:	4620      	mov	r0, r4
 8011184:	f000 fe00 	bl	8011d88 <_Bfree>
 8011188:	ee08 8a10 	vmov	s16, r8
 801118c:	9b07      	ldr	r3, [sp, #28]
 801118e:	1b9a      	subs	r2, r3, r6
 8011190:	d006      	beq.n	80111a0 <_dtoa_r+0x7a0>
 8011192:	ee18 1a10 	vmov	r1, s16
 8011196:	4620      	mov	r0, r4
 8011198:	f000 ffb8 	bl	801210c <__pow5mult>
 801119c:	ee08 0a10 	vmov	s16, r0
 80111a0:	2101      	movs	r1, #1
 80111a2:	4620      	mov	r0, r4
 80111a4:	f000 fef2 	bl	8011f8c <__i2b>
 80111a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	4606      	mov	r6, r0
 80111ae:	f340 8088 	ble.w	80112c2 <_dtoa_r+0x8c2>
 80111b2:	461a      	mov	r2, r3
 80111b4:	4601      	mov	r1, r0
 80111b6:	4620      	mov	r0, r4
 80111b8:	f000 ffa8 	bl	801210c <__pow5mult>
 80111bc:	9b06      	ldr	r3, [sp, #24]
 80111be:	2b01      	cmp	r3, #1
 80111c0:	4606      	mov	r6, r0
 80111c2:	f340 8081 	ble.w	80112c8 <_dtoa_r+0x8c8>
 80111c6:	f04f 0800 	mov.w	r8, #0
 80111ca:	6933      	ldr	r3, [r6, #16]
 80111cc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80111d0:	6918      	ldr	r0, [r3, #16]
 80111d2:	f000 fe8b 	bl	8011eec <__hi0bits>
 80111d6:	f1c0 0020 	rsb	r0, r0, #32
 80111da:	9b05      	ldr	r3, [sp, #20]
 80111dc:	4418      	add	r0, r3
 80111de:	f010 001f 	ands.w	r0, r0, #31
 80111e2:	f000 8092 	beq.w	801130a <_dtoa_r+0x90a>
 80111e6:	f1c0 0320 	rsb	r3, r0, #32
 80111ea:	2b04      	cmp	r3, #4
 80111ec:	f340 808a 	ble.w	8011304 <_dtoa_r+0x904>
 80111f0:	f1c0 001c 	rsb	r0, r0, #28
 80111f4:	9b04      	ldr	r3, [sp, #16]
 80111f6:	4403      	add	r3, r0
 80111f8:	9304      	str	r3, [sp, #16]
 80111fa:	9b05      	ldr	r3, [sp, #20]
 80111fc:	4403      	add	r3, r0
 80111fe:	4405      	add	r5, r0
 8011200:	9305      	str	r3, [sp, #20]
 8011202:	9b04      	ldr	r3, [sp, #16]
 8011204:	2b00      	cmp	r3, #0
 8011206:	dd07      	ble.n	8011218 <_dtoa_r+0x818>
 8011208:	ee18 1a10 	vmov	r1, s16
 801120c:	461a      	mov	r2, r3
 801120e:	4620      	mov	r0, r4
 8011210:	f000 ffd6 	bl	80121c0 <__lshift>
 8011214:	ee08 0a10 	vmov	s16, r0
 8011218:	9b05      	ldr	r3, [sp, #20]
 801121a:	2b00      	cmp	r3, #0
 801121c:	dd05      	ble.n	801122a <_dtoa_r+0x82a>
 801121e:	4631      	mov	r1, r6
 8011220:	461a      	mov	r2, r3
 8011222:	4620      	mov	r0, r4
 8011224:	f000 ffcc 	bl	80121c0 <__lshift>
 8011228:	4606      	mov	r6, r0
 801122a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801122c:	2b00      	cmp	r3, #0
 801122e:	d06e      	beq.n	801130e <_dtoa_r+0x90e>
 8011230:	ee18 0a10 	vmov	r0, s16
 8011234:	4631      	mov	r1, r6
 8011236:	f001 f833 	bl	80122a0 <__mcmp>
 801123a:	2800      	cmp	r0, #0
 801123c:	da67      	bge.n	801130e <_dtoa_r+0x90e>
 801123e:	9b00      	ldr	r3, [sp, #0]
 8011240:	3b01      	subs	r3, #1
 8011242:	ee18 1a10 	vmov	r1, s16
 8011246:	9300      	str	r3, [sp, #0]
 8011248:	220a      	movs	r2, #10
 801124a:	2300      	movs	r3, #0
 801124c:	4620      	mov	r0, r4
 801124e:	f000 fdbd 	bl	8011dcc <__multadd>
 8011252:	9b08      	ldr	r3, [sp, #32]
 8011254:	ee08 0a10 	vmov	s16, r0
 8011258:	2b00      	cmp	r3, #0
 801125a:	f000 81b1 	beq.w	80115c0 <_dtoa_r+0xbc0>
 801125e:	2300      	movs	r3, #0
 8011260:	4639      	mov	r1, r7
 8011262:	220a      	movs	r2, #10
 8011264:	4620      	mov	r0, r4
 8011266:	f000 fdb1 	bl	8011dcc <__multadd>
 801126a:	9b02      	ldr	r3, [sp, #8]
 801126c:	2b00      	cmp	r3, #0
 801126e:	4607      	mov	r7, r0
 8011270:	f300 808e 	bgt.w	8011390 <_dtoa_r+0x990>
 8011274:	9b06      	ldr	r3, [sp, #24]
 8011276:	2b02      	cmp	r3, #2
 8011278:	dc51      	bgt.n	801131e <_dtoa_r+0x91e>
 801127a:	e089      	b.n	8011390 <_dtoa_r+0x990>
 801127c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801127e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011282:	e74b      	b.n	801111c <_dtoa_r+0x71c>
 8011284:	9b03      	ldr	r3, [sp, #12]
 8011286:	1e5e      	subs	r6, r3, #1
 8011288:	9b07      	ldr	r3, [sp, #28]
 801128a:	42b3      	cmp	r3, r6
 801128c:	bfbf      	itttt	lt
 801128e:	9b07      	ldrlt	r3, [sp, #28]
 8011290:	9607      	strlt	r6, [sp, #28]
 8011292:	1af2      	sublt	r2, r6, r3
 8011294:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8011296:	bfb6      	itet	lt
 8011298:	189b      	addlt	r3, r3, r2
 801129a:	1b9e      	subge	r6, r3, r6
 801129c:	930a      	strlt	r3, [sp, #40]	; 0x28
 801129e:	9b03      	ldr	r3, [sp, #12]
 80112a0:	bfb8      	it	lt
 80112a2:	2600      	movlt	r6, #0
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	bfb7      	itett	lt
 80112a8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80112ac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80112b0:	1a9d      	sublt	r5, r3, r2
 80112b2:	2300      	movlt	r3, #0
 80112b4:	e734      	b.n	8011120 <_dtoa_r+0x720>
 80112b6:	9e07      	ldr	r6, [sp, #28]
 80112b8:	9d04      	ldr	r5, [sp, #16]
 80112ba:	9f08      	ldr	r7, [sp, #32]
 80112bc:	e73b      	b.n	8011136 <_dtoa_r+0x736>
 80112be:	9a07      	ldr	r2, [sp, #28]
 80112c0:	e767      	b.n	8011192 <_dtoa_r+0x792>
 80112c2:	9b06      	ldr	r3, [sp, #24]
 80112c4:	2b01      	cmp	r3, #1
 80112c6:	dc18      	bgt.n	80112fa <_dtoa_r+0x8fa>
 80112c8:	f1ba 0f00 	cmp.w	sl, #0
 80112cc:	d115      	bne.n	80112fa <_dtoa_r+0x8fa>
 80112ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80112d2:	b993      	cbnz	r3, 80112fa <_dtoa_r+0x8fa>
 80112d4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80112d8:	0d1b      	lsrs	r3, r3, #20
 80112da:	051b      	lsls	r3, r3, #20
 80112dc:	b183      	cbz	r3, 8011300 <_dtoa_r+0x900>
 80112de:	9b04      	ldr	r3, [sp, #16]
 80112e0:	3301      	adds	r3, #1
 80112e2:	9304      	str	r3, [sp, #16]
 80112e4:	9b05      	ldr	r3, [sp, #20]
 80112e6:	3301      	adds	r3, #1
 80112e8:	9305      	str	r3, [sp, #20]
 80112ea:	f04f 0801 	mov.w	r8, #1
 80112ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	f47f af6a 	bne.w	80111ca <_dtoa_r+0x7ca>
 80112f6:	2001      	movs	r0, #1
 80112f8:	e76f      	b.n	80111da <_dtoa_r+0x7da>
 80112fa:	f04f 0800 	mov.w	r8, #0
 80112fe:	e7f6      	b.n	80112ee <_dtoa_r+0x8ee>
 8011300:	4698      	mov	r8, r3
 8011302:	e7f4      	b.n	80112ee <_dtoa_r+0x8ee>
 8011304:	f43f af7d 	beq.w	8011202 <_dtoa_r+0x802>
 8011308:	4618      	mov	r0, r3
 801130a:	301c      	adds	r0, #28
 801130c:	e772      	b.n	80111f4 <_dtoa_r+0x7f4>
 801130e:	9b03      	ldr	r3, [sp, #12]
 8011310:	2b00      	cmp	r3, #0
 8011312:	dc37      	bgt.n	8011384 <_dtoa_r+0x984>
 8011314:	9b06      	ldr	r3, [sp, #24]
 8011316:	2b02      	cmp	r3, #2
 8011318:	dd34      	ble.n	8011384 <_dtoa_r+0x984>
 801131a:	9b03      	ldr	r3, [sp, #12]
 801131c:	9302      	str	r3, [sp, #8]
 801131e:	9b02      	ldr	r3, [sp, #8]
 8011320:	b96b      	cbnz	r3, 801133e <_dtoa_r+0x93e>
 8011322:	4631      	mov	r1, r6
 8011324:	2205      	movs	r2, #5
 8011326:	4620      	mov	r0, r4
 8011328:	f000 fd50 	bl	8011dcc <__multadd>
 801132c:	4601      	mov	r1, r0
 801132e:	4606      	mov	r6, r0
 8011330:	ee18 0a10 	vmov	r0, s16
 8011334:	f000 ffb4 	bl	80122a0 <__mcmp>
 8011338:	2800      	cmp	r0, #0
 801133a:	f73f adbb 	bgt.w	8010eb4 <_dtoa_r+0x4b4>
 801133e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011340:	9d01      	ldr	r5, [sp, #4]
 8011342:	43db      	mvns	r3, r3
 8011344:	9300      	str	r3, [sp, #0]
 8011346:	f04f 0800 	mov.w	r8, #0
 801134a:	4631      	mov	r1, r6
 801134c:	4620      	mov	r0, r4
 801134e:	f000 fd1b 	bl	8011d88 <_Bfree>
 8011352:	2f00      	cmp	r7, #0
 8011354:	f43f aea4 	beq.w	80110a0 <_dtoa_r+0x6a0>
 8011358:	f1b8 0f00 	cmp.w	r8, #0
 801135c:	d005      	beq.n	801136a <_dtoa_r+0x96a>
 801135e:	45b8      	cmp	r8, r7
 8011360:	d003      	beq.n	801136a <_dtoa_r+0x96a>
 8011362:	4641      	mov	r1, r8
 8011364:	4620      	mov	r0, r4
 8011366:	f000 fd0f 	bl	8011d88 <_Bfree>
 801136a:	4639      	mov	r1, r7
 801136c:	4620      	mov	r0, r4
 801136e:	f000 fd0b 	bl	8011d88 <_Bfree>
 8011372:	e695      	b.n	80110a0 <_dtoa_r+0x6a0>
 8011374:	2600      	movs	r6, #0
 8011376:	4637      	mov	r7, r6
 8011378:	e7e1      	b.n	801133e <_dtoa_r+0x93e>
 801137a:	9700      	str	r7, [sp, #0]
 801137c:	4637      	mov	r7, r6
 801137e:	e599      	b.n	8010eb4 <_dtoa_r+0x4b4>
 8011380:	40240000 	.word	0x40240000
 8011384:	9b08      	ldr	r3, [sp, #32]
 8011386:	2b00      	cmp	r3, #0
 8011388:	f000 80ca 	beq.w	8011520 <_dtoa_r+0xb20>
 801138c:	9b03      	ldr	r3, [sp, #12]
 801138e:	9302      	str	r3, [sp, #8]
 8011390:	2d00      	cmp	r5, #0
 8011392:	dd05      	ble.n	80113a0 <_dtoa_r+0x9a0>
 8011394:	4639      	mov	r1, r7
 8011396:	462a      	mov	r2, r5
 8011398:	4620      	mov	r0, r4
 801139a:	f000 ff11 	bl	80121c0 <__lshift>
 801139e:	4607      	mov	r7, r0
 80113a0:	f1b8 0f00 	cmp.w	r8, #0
 80113a4:	d05b      	beq.n	801145e <_dtoa_r+0xa5e>
 80113a6:	6879      	ldr	r1, [r7, #4]
 80113a8:	4620      	mov	r0, r4
 80113aa:	f000 fcad 	bl	8011d08 <_Balloc>
 80113ae:	4605      	mov	r5, r0
 80113b0:	b928      	cbnz	r0, 80113be <_dtoa_r+0x9be>
 80113b2:	4b87      	ldr	r3, [pc, #540]	; (80115d0 <_dtoa_r+0xbd0>)
 80113b4:	4602      	mov	r2, r0
 80113b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80113ba:	f7ff bb3b 	b.w	8010a34 <_dtoa_r+0x34>
 80113be:	693a      	ldr	r2, [r7, #16]
 80113c0:	3202      	adds	r2, #2
 80113c2:	0092      	lsls	r2, r2, #2
 80113c4:	f107 010c 	add.w	r1, r7, #12
 80113c8:	300c      	adds	r0, #12
 80113ca:	f7fd fdb9 	bl	800ef40 <memcpy>
 80113ce:	2201      	movs	r2, #1
 80113d0:	4629      	mov	r1, r5
 80113d2:	4620      	mov	r0, r4
 80113d4:	f000 fef4 	bl	80121c0 <__lshift>
 80113d8:	9b01      	ldr	r3, [sp, #4]
 80113da:	f103 0901 	add.w	r9, r3, #1
 80113de:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80113e2:	4413      	add	r3, r2
 80113e4:	9305      	str	r3, [sp, #20]
 80113e6:	f00a 0301 	and.w	r3, sl, #1
 80113ea:	46b8      	mov	r8, r7
 80113ec:	9304      	str	r3, [sp, #16]
 80113ee:	4607      	mov	r7, r0
 80113f0:	4631      	mov	r1, r6
 80113f2:	ee18 0a10 	vmov	r0, s16
 80113f6:	f7ff fa77 	bl	80108e8 <quorem>
 80113fa:	4641      	mov	r1, r8
 80113fc:	9002      	str	r0, [sp, #8]
 80113fe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011402:	ee18 0a10 	vmov	r0, s16
 8011406:	f000 ff4b 	bl	80122a0 <__mcmp>
 801140a:	463a      	mov	r2, r7
 801140c:	9003      	str	r0, [sp, #12]
 801140e:	4631      	mov	r1, r6
 8011410:	4620      	mov	r0, r4
 8011412:	f000 ff61 	bl	80122d8 <__mdiff>
 8011416:	68c2      	ldr	r2, [r0, #12]
 8011418:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 801141c:	4605      	mov	r5, r0
 801141e:	bb02      	cbnz	r2, 8011462 <_dtoa_r+0xa62>
 8011420:	4601      	mov	r1, r0
 8011422:	ee18 0a10 	vmov	r0, s16
 8011426:	f000 ff3b 	bl	80122a0 <__mcmp>
 801142a:	4602      	mov	r2, r0
 801142c:	4629      	mov	r1, r5
 801142e:	4620      	mov	r0, r4
 8011430:	9207      	str	r2, [sp, #28]
 8011432:	f000 fca9 	bl	8011d88 <_Bfree>
 8011436:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801143a:	ea43 0102 	orr.w	r1, r3, r2
 801143e:	9b04      	ldr	r3, [sp, #16]
 8011440:	430b      	orrs	r3, r1
 8011442:	464d      	mov	r5, r9
 8011444:	d10f      	bne.n	8011466 <_dtoa_r+0xa66>
 8011446:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801144a:	d02a      	beq.n	80114a2 <_dtoa_r+0xaa2>
 801144c:	9b03      	ldr	r3, [sp, #12]
 801144e:	2b00      	cmp	r3, #0
 8011450:	dd02      	ble.n	8011458 <_dtoa_r+0xa58>
 8011452:	9b02      	ldr	r3, [sp, #8]
 8011454:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8011458:	f88b a000 	strb.w	sl, [fp]
 801145c:	e775      	b.n	801134a <_dtoa_r+0x94a>
 801145e:	4638      	mov	r0, r7
 8011460:	e7ba      	b.n	80113d8 <_dtoa_r+0x9d8>
 8011462:	2201      	movs	r2, #1
 8011464:	e7e2      	b.n	801142c <_dtoa_r+0xa2c>
 8011466:	9b03      	ldr	r3, [sp, #12]
 8011468:	2b00      	cmp	r3, #0
 801146a:	db04      	blt.n	8011476 <_dtoa_r+0xa76>
 801146c:	9906      	ldr	r1, [sp, #24]
 801146e:	430b      	orrs	r3, r1
 8011470:	9904      	ldr	r1, [sp, #16]
 8011472:	430b      	orrs	r3, r1
 8011474:	d122      	bne.n	80114bc <_dtoa_r+0xabc>
 8011476:	2a00      	cmp	r2, #0
 8011478:	ddee      	ble.n	8011458 <_dtoa_r+0xa58>
 801147a:	ee18 1a10 	vmov	r1, s16
 801147e:	2201      	movs	r2, #1
 8011480:	4620      	mov	r0, r4
 8011482:	f000 fe9d 	bl	80121c0 <__lshift>
 8011486:	4631      	mov	r1, r6
 8011488:	ee08 0a10 	vmov	s16, r0
 801148c:	f000 ff08 	bl	80122a0 <__mcmp>
 8011490:	2800      	cmp	r0, #0
 8011492:	dc03      	bgt.n	801149c <_dtoa_r+0xa9c>
 8011494:	d1e0      	bne.n	8011458 <_dtoa_r+0xa58>
 8011496:	f01a 0f01 	tst.w	sl, #1
 801149a:	d0dd      	beq.n	8011458 <_dtoa_r+0xa58>
 801149c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80114a0:	d1d7      	bne.n	8011452 <_dtoa_r+0xa52>
 80114a2:	2339      	movs	r3, #57	; 0x39
 80114a4:	f88b 3000 	strb.w	r3, [fp]
 80114a8:	462b      	mov	r3, r5
 80114aa:	461d      	mov	r5, r3
 80114ac:	3b01      	subs	r3, #1
 80114ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80114b2:	2a39      	cmp	r2, #57	; 0x39
 80114b4:	d071      	beq.n	801159a <_dtoa_r+0xb9a>
 80114b6:	3201      	adds	r2, #1
 80114b8:	701a      	strb	r2, [r3, #0]
 80114ba:	e746      	b.n	801134a <_dtoa_r+0x94a>
 80114bc:	2a00      	cmp	r2, #0
 80114be:	dd07      	ble.n	80114d0 <_dtoa_r+0xad0>
 80114c0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80114c4:	d0ed      	beq.n	80114a2 <_dtoa_r+0xaa2>
 80114c6:	f10a 0301 	add.w	r3, sl, #1
 80114ca:	f88b 3000 	strb.w	r3, [fp]
 80114ce:	e73c      	b.n	801134a <_dtoa_r+0x94a>
 80114d0:	9b05      	ldr	r3, [sp, #20]
 80114d2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80114d6:	4599      	cmp	r9, r3
 80114d8:	d047      	beq.n	801156a <_dtoa_r+0xb6a>
 80114da:	ee18 1a10 	vmov	r1, s16
 80114de:	2300      	movs	r3, #0
 80114e0:	220a      	movs	r2, #10
 80114e2:	4620      	mov	r0, r4
 80114e4:	f000 fc72 	bl	8011dcc <__multadd>
 80114e8:	45b8      	cmp	r8, r7
 80114ea:	ee08 0a10 	vmov	s16, r0
 80114ee:	f04f 0300 	mov.w	r3, #0
 80114f2:	f04f 020a 	mov.w	r2, #10
 80114f6:	4641      	mov	r1, r8
 80114f8:	4620      	mov	r0, r4
 80114fa:	d106      	bne.n	801150a <_dtoa_r+0xb0a>
 80114fc:	f000 fc66 	bl	8011dcc <__multadd>
 8011500:	4680      	mov	r8, r0
 8011502:	4607      	mov	r7, r0
 8011504:	f109 0901 	add.w	r9, r9, #1
 8011508:	e772      	b.n	80113f0 <_dtoa_r+0x9f0>
 801150a:	f000 fc5f 	bl	8011dcc <__multadd>
 801150e:	4639      	mov	r1, r7
 8011510:	4680      	mov	r8, r0
 8011512:	2300      	movs	r3, #0
 8011514:	220a      	movs	r2, #10
 8011516:	4620      	mov	r0, r4
 8011518:	f000 fc58 	bl	8011dcc <__multadd>
 801151c:	4607      	mov	r7, r0
 801151e:	e7f1      	b.n	8011504 <_dtoa_r+0xb04>
 8011520:	9b03      	ldr	r3, [sp, #12]
 8011522:	9302      	str	r3, [sp, #8]
 8011524:	9d01      	ldr	r5, [sp, #4]
 8011526:	ee18 0a10 	vmov	r0, s16
 801152a:	4631      	mov	r1, r6
 801152c:	f7ff f9dc 	bl	80108e8 <quorem>
 8011530:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011534:	9b01      	ldr	r3, [sp, #4]
 8011536:	f805 ab01 	strb.w	sl, [r5], #1
 801153a:	1aea      	subs	r2, r5, r3
 801153c:	9b02      	ldr	r3, [sp, #8]
 801153e:	4293      	cmp	r3, r2
 8011540:	dd09      	ble.n	8011556 <_dtoa_r+0xb56>
 8011542:	ee18 1a10 	vmov	r1, s16
 8011546:	2300      	movs	r3, #0
 8011548:	220a      	movs	r2, #10
 801154a:	4620      	mov	r0, r4
 801154c:	f000 fc3e 	bl	8011dcc <__multadd>
 8011550:	ee08 0a10 	vmov	s16, r0
 8011554:	e7e7      	b.n	8011526 <_dtoa_r+0xb26>
 8011556:	9b02      	ldr	r3, [sp, #8]
 8011558:	2b00      	cmp	r3, #0
 801155a:	bfc8      	it	gt
 801155c:	461d      	movgt	r5, r3
 801155e:	9b01      	ldr	r3, [sp, #4]
 8011560:	bfd8      	it	le
 8011562:	2501      	movle	r5, #1
 8011564:	441d      	add	r5, r3
 8011566:	f04f 0800 	mov.w	r8, #0
 801156a:	ee18 1a10 	vmov	r1, s16
 801156e:	2201      	movs	r2, #1
 8011570:	4620      	mov	r0, r4
 8011572:	f000 fe25 	bl	80121c0 <__lshift>
 8011576:	4631      	mov	r1, r6
 8011578:	ee08 0a10 	vmov	s16, r0
 801157c:	f000 fe90 	bl	80122a0 <__mcmp>
 8011580:	2800      	cmp	r0, #0
 8011582:	dc91      	bgt.n	80114a8 <_dtoa_r+0xaa8>
 8011584:	d102      	bne.n	801158c <_dtoa_r+0xb8c>
 8011586:	f01a 0f01 	tst.w	sl, #1
 801158a:	d18d      	bne.n	80114a8 <_dtoa_r+0xaa8>
 801158c:	462b      	mov	r3, r5
 801158e:	461d      	mov	r5, r3
 8011590:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011594:	2a30      	cmp	r2, #48	; 0x30
 8011596:	d0fa      	beq.n	801158e <_dtoa_r+0xb8e>
 8011598:	e6d7      	b.n	801134a <_dtoa_r+0x94a>
 801159a:	9a01      	ldr	r2, [sp, #4]
 801159c:	429a      	cmp	r2, r3
 801159e:	d184      	bne.n	80114aa <_dtoa_r+0xaaa>
 80115a0:	9b00      	ldr	r3, [sp, #0]
 80115a2:	3301      	adds	r3, #1
 80115a4:	9300      	str	r3, [sp, #0]
 80115a6:	2331      	movs	r3, #49	; 0x31
 80115a8:	7013      	strb	r3, [r2, #0]
 80115aa:	e6ce      	b.n	801134a <_dtoa_r+0x94a>
 80115ac:	4b09      	ldr	r3, [pc, #36]	; (80115d4 <_dtoa_r+0xbd4>)
 80115ae:	f7ff ba95 	b.w	8010adc <_dtoa_r+0xdc>
 80115b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	f47f aa6e 	bne.w	8010a96 <_dtoa_r+0x96>
 80115ba:	4b07      	ldr	r3, [pc, #28]	; (80115d8 <_dtoa_r+0xbd8>)
 80115bc:	f7ff ba8e 	b.w	8010adc <_dtoa_r+0xdc>
 80115c0:	9b02      	ldr	r3, [sp, #8]
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	dcae      	bgt.n	8011524 <_dtoa_r+0xb24>
 80115c6:	9b06      	ldr	r3, [sp, #24]
 80115c8:	2b02      	cmp	r3, #2
 80115ca:	f73f aea8 	bgt.w	801131e <_dtoa_r+0x91e>
 80115ce:	e7a9      	b.n	8011524 <_dtoa_r+0xb24>
 80115d0:	08014db7 	.word	0x08014db7
 80115d4:	08014cc0 	.word	0x08014cc0
 80115d8:	08014d38 	.word	0x08014d38

080115dc <rshift>:
 80115dc:	6903      	ldr	r3, [r0, #16]
 80115de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80115e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80115e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80115ea:	f100 0414 	add.w	r4, r0, #20
 80115ee:	dd45      	ble.n	801167c <rshift+0xa0>
 80115f0:	f011 011f 	ands.w	r1, r1, #31
 80115f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80115f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80115fc:	d10c      	bne.n	8011618 <rshift+0x3c>
 80115fe:	f100 0710 	add.w	r7, r0, #16
 8011602:	4629      	mov	r1, r5
 8011604:	42b1      	cmp	r1, r6
 8011606:	d334      	bcc.n	8011672 <rshift+0x96>
 8011608:	1a9b      	subs	r3, r3, r2
 801160a:	009b      	lsls	r3, r3, #2
 801160c:	1eea      	subs	r2, r5, #3
 801160e:	4296      	cmp	r6, r2
 8011610:	bf38      	it	cc
 8011612:	2300      	movcc	r3, #0
 8011614:	4423      	add	r3, r4
 8011616:	e015      	b.n	8011644 <rshift+0x68>
 8011618:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801161c:	f1c1 0820 	rsb	r8, r1, #32
 8011620:	40cf      	lsrs	r7, r1
 8011622:	f105 0e04 	add.w	lr, r5, #4
 8011626:	46a1      	mov	r9, r4
 8011628:	4576      	cmp	r6, lr
 801162a:	46f4      	mov	ip, lr
 801162c:	d815      	bhi.n	801165a <rshift+0x7e>
 801162e:	1a9a      	subs	r2, r3, r2
 8011630:	0092      	lsls	r2, r2, #2
 8011632:	3a04      	subs	r2, #4
 8011634:	3501      	adds	r5, #1
 8011636:	42ae      	cmp	r6, r5
 8011638:	bf38      	it	cc
 801163a:	2200      	movcc	r2, #0
 801163c:	18a3      	adds	r3, r4, r2
 801163e:	50a7      	str	r7, [r4, r2]
 8011640:	b107      	cbz	r7, 8011644 <rshift+0x68>
 8011642:	3304      	adds	r3, #4
 8011644:	1b1a      	subs	r2, r3, r4
 8011646:	42a3      	cmp	r3, r4
 8011648:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801164c:	bf08      	it	eq
 801164e:	2300      	moveq	r3, #0
 8011650:	6102      	str	r2, [r0, #16]
 8011652:	bf08      	it	eq
 8011654:	6143      	streq	r3, [r0, #20]
 8011656:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801165a:	f8dc c000 	ldr.w	ip, [ip]
 801165e:	fa0c fc08 	lsl.w	ip, ip, r8
 8011662:	ea4c 0707 	orr.w	r7, ip, r7
 8011666:	f849 7b04 	str.w	r7, [r9], #4
 801166a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801166e:	40cf      	lsrs	r7, r1
 8011670:	e7da      	b.n	8011628 <rshift+0x4c>
 8011672:	f851 cb04 	ldr.w	ip, [r1], #4
 8011676:	f847 cf04 	str.w	ip, [r7, #4]!
 801167a:	e7c3      	b.n	8011604 <rshift+0x28>
 801167c:	4623      	mov	r3, r4
 801167e:	e7e1      	b.n	8011644 <rshift+0x68>

08011680 <__hexdig_fun>:
 8011680:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8011684:	2b09      	cmp	r3, #9
 8011686:	d802      	bhi.n	801168e <__hexdig_fun+0xe>
 8011688:	3820      	subs	r0, #32
 801168a:	b2c0      	uxtb	r0, r0
 801168c:	4770      	bx	lr
 801168e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8011692:	2b05      	cmp	r3, #5
 8011694:	d801      	bhi.n	801169a <__hexdig_fun+0x1a>
 8011696:	3847      	subs	r0, #71	; 0x47
 8011698:	e7f7      	b.n	801168a <__hexdig_fun+0xa>
 801169a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801169e:	2b05      	cmp	r3, #5
 80116a0:	d801      	bhi.n	80116a6 <__hexdig_fun+0x26>
 80116a2:	3827      	subs	r0, #39	; 0x27
 80116a4:	e7f1      	b.n	801168a <__hexdig_fun+0xa>
 80116a6:	2000      	movs	r0, #0
 80116a8:	4770      	bx	lr
	...

080116ac <__gethex>:
 80116ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116b0:	ed2d 8b02 	vpush	{d8}
 80116b4:	b089      	sub	sp, #36	; 0x24
 80116b6:	ee08 0a10 	vmov	s16, r0
 80116ba:	9304      	str	r3, [sp, #16]
 80116bc:	4bb4      	ldr	r3, [pc, #720]	; (8011990 <__gethex+0x2e4>)
 80116be:	681b      	ldr	r3, [r3, #0]
 80116c0:	9301      	str	r3, [sp, #4]
 80116c2:	4618      	mov	r0, r3
 80116c4:	468b      	mov	fp, r1
 80116c6:	4690      	mov	r8, r2
 80116c8:	f7ee fd82 	bl	80001d0 <strlen>
 80116cc:	9b01      	ldr	r3, [sp, #4]
 80116ce:	f8db 2000 	ldr.w	r2, [fp]
 80116d2:	4403      	add	r3, r0
 80116d4:	4682      	mov	sl, r0
 80116d6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80116da:	9305      	str	r3, [sp, #20]
 80116dc:	1c93      	adds	r3, r2, #2
 80116de:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80116e2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80116e6:	32fe      	adds	r2, #254	; 0xfe
 80116e8:	18d1      	adds	r1, r2, r3
 80116ea:	461f      	mov	r7, r3
 80116ec:	f813 0b01 	ldrb.w	r0, [r3], #1
 80116f0:	9100      	str	r1, [sp, #0]
 80116f2:	2830      	cmp	r0, #48	; 0x30
 80116f4:	d0f8      	beq.n	80116e8 <__gethex+0x3c>
 80116f6:	f7ff ffc3 	bl	8011680 <__hexdig_fun>
 80116fa:	4604      	mov	r4, r0
 80116fc:	2800      	cmp	r0, #0
 80116fe:	d13a      	bne.n	8011776 <__gethex+0xca>
 8011700:	9901      	ldr	r1, [sp, #4]
 8011702:	4652      	mov	r2, sl
 8011704:	4638      	mov	r0, r7
 8011706:	f7fe f9ce 	bl	800faa6 <strncmp>
 801170a:	4605      	mov	r5, r0
 801170c:	2800      	cmp	r0, #0
 801170e:	d168      	bne.n	80117e2 <__gethex+0x136>
 8011710:	f817 000a 	ldrb.w	r0, [r7, sl]
 8011714:	eb07 060a 	add.w	r6, r7, sl
 8011718:	f7ff ffb2 	bl	8011680 <__hexdig_fun>
 801171c:	2800      	cmp	r0, #0
 801171e:	d062      	beq.n	80117e6 <__gethex+0x13a>
 8011720:	4633      	mov	r3, r6
 8011722:	7818      	ldrb	r0, [r3, #0]
 8011724:	2830      	cmp	r0, #48	; 0x30
 8011726:	461f      	mov	r7, r3
 8011728:	f103 0301 	add.w	r3, r3, #1
 801172c:	d0f9      	beq.n	8011722 <__gethex+0x76>
 801172e:	f7ff ffa7 	bl	8011680 <__hexdig_fun>
 8011732:	2301      	movs	r3, #1
 8011734:	fab0 f480 	clz	r4, r0
 8011738:	0964      	lsrs	r4, r4, #5
 801173a:	4635      	mov	r5, r6
 801173c:	9300      	str	r3, [sp, #0]
 801173e:	463a      	mov	r2, r7
 8011740:	4616      	mov	r6, r2
 8011742:	3201      	adds	r2, #1
 8011744:	7830      	ldrb	r0, [r6, #0]
 8011746:	f7ff ff9b 	bl	8011680 <__hexdig_fun>
 801174a:	2800      	cmp	r0, #0
 801174c:	d1f8      	bne.n	8011740 <__gethex+0x94>
 801174e:	9901      	ldr	r1, [sp, #4]
 8011750:	4652      	mov	r2, sl
 8011752:	4630      	mov	r0, r6
 8011754:	f7fe f9a7 	bl	800faa6 <strncmp>
 8011758:	b980      	cbnz	r0, 801177c <__gethex+0xd0>
 801175a:	b94d      	cbnz	r5, 8011770 <__gethex+0xc4>
 801175c:	eb06 050a 	add.w	r5, r6, sl
 8011760:	462a      	mov	r2, r5
 8011762:	4616      	mov	r6, r2
 8011764:	3201      	adds	r2, #1
 8011766:	7830      	ldrb	r0, [r6, #0]
 8011768:	f7ff ff8a 	bl	8011680 <__hexdig_fun>
 801176c:	2800      	cmp	r0, #0
 801176e:	d1f8      	bne.n	8011762 <__gethex+0xb6>
 8011770:	1bad      	subs	r5, r5, r6
 8011772:	00ad      	lsls	r5, r5, #2
 8011774:	e004      	b.n	8011780 <__gethex+0xd4>
 8011776:	2400      	movs	r4, #0
 8011778:	4625      	mov	r5, r4
 801177a:	e7e0      	b.n	801173e <__gethex+0x92>
 801177c:	2d00      	cmp	r5, #0
 801177e:	d1f7      	bne.n	8011770 <__gethex+0xc4>
 8011780:	7833      	ldrb	r3, [r6, #0]
 8011782:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011786:	2b50      	cmp	r3, #80	; 0x50
 8011788:	d13b      	bne.n	8011802 <__gethex+0x156>
 801178a:	7873      	ldrb	r3, [r6, #1]
 801178c:	2b2b      	cmp	r3, #43	; 0x2b
 801178e:	d02c      	beq.n	80117ea <__gethex+0x13e>
 8011790:	2b2d      	cmp	r3, #45	; 0x2d
 8011792:	d02e      	beq.n	80117f2 <__gethex+0x146>
 8011794:	1c71      	adds	r1, r6, #1
 8011796:	f04f 0900 	mov.w	r9, #0
 801179a:	7808      	ldrb	r0, [r1, #0]
 801179c:	f7ff ff70 	bl	8011680 <__hexdig_fun>
 80117a0:	1e43      	subs	r3, r0, #1
 80117a2:	b2db      	uxtb	r3, r3
 80117a4:	2b18      	cmp	r3, #24
 80117a6:	d82c      	bhi.n	8011802 <__gethex+0x156>
 80117a8:	f1a0 0210 	sub.w	r2, r0, #16
 80117ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80117b0:	f7ff ff66 	bl	8011680 <__hexdig_fun>
 80117b4:	1e43      	subs	r3, r0, #1
 80117b6:	b2db      	uxtb	r3, r3
 80117b8:	2b18      	cmp	r3, #24
 80117ba:	d91d      	bls.n	80117f8 <__gethex+0x14c>
 80117bc:	f1b9 0f00 	cmp.w	r9, #0
 80117c0:	d000      	beq.n	80117c4 <__gethex+0x118>
 80117c2:	4252      	negs	r2, r2
 80117c4:	4415      	add	r5, r2
 80117c6:	f8cb 1000 	str.w	r1, [fp]
 80117ca:	b1e4      	cbz	r4, 8011806 <__gethex+0x15a>
 80117cc:	9b00      	ldr	r3, [sp, #0]
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	bf14      	ite	ne
 80117d2:	2700      	movne	r7, #0
 80117d4:	2706      	moveq	r7, #6
 80117d6:	4638      	mov	r0, r7
 80117d8:	b009      	add	sp, #36	; 0x24
 80117da:	ecbd 8b02 	vpop	{d8}
 80117de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117e2:	463e      	mov	r6, r7
 80117e4:	4625      	mov	r5, r4
 80117e6:	2401      	movs	r4, #1
 80117e8:	e7ca      	b.n	8011780 <__gethex+0xd4>
 80117ea:	f04f 0900 	mov.w	r9, #0
 80117ee:	1cb1      	adds	r1, r6, #2
 80117f0:	e7d3      	b.n	801179a <__gethex+0xee>
 80117f2:	f04f 0901 	mov.w	r9, #1
 80117f6:	e7fa      	b.n	80117ee <__gethex+0x142>
 80117f8:	230a      	movs	r3, #10
 80117fa:	fb03 0202 	mla	r2, r3, r2, r0
 80117fe:	3a10      	subs	r2, #16
 8011800:	e7d4      	b.n	80117ac <__gethex+0x100>
 8011802:	4631      	mov	r1, r6
 8011804:	e7df      	b.n	80117c6 <__gethex+0x11a>
 8011806:	1bf3      	subs	r3, r6, r7
 8011808:	3b01      	subs	r3, #1
 801180a:	4621      	mov	r1, r4
 801180c:	2b07      	cmp	r3, #7
 801180e:	dc0b      	bgt.n	8011828 <__gethex+0x17c>
 8011810:	ee18 0a10 	vmov	r0, s16
 8011814:	f000 fa78 	bl	8011d08 <_Balloc>
 8011818:	4604      	mov	r4, r0
 801181a:	b940      	cbnz	r0, 801182e <__gethex+0x182>
 801181c:	4b5d      	ldr	r3, [pc, #372]	; (8011994 <__gethex+0x2e8>)
 801181e:	4602      	mov	r2, r0
 8011820:	21de      	movs	r1, #222	; 0xde
 8011822:	485d      	ldr	r0, [pc, #372]	; (8011998 <__gethex+0x2ec>)
 8011824:	f001 f8f6 	bl	8012a14 <__assert_func>
 8011828:	3101      	adds	r1, #1
 801182a:	105b      	asrs	r3, r3, #1
 801182c:	e7ee      	b.n	801180c <__gethex+0x160>
 801182e:	f100 0914 	add.w	r9, r0, #20
 8011832:	f04f 0b00 	mov.w	fp, #0
 8011836:	f1ca 0301 	rsb	r3, sl, #1
 801183a:	f8cd 9008 	str.w	r9, [sp, #8]
 801183e:	f8cd b000 	str.w	fp, [sp]
 8011842:	9306      	str	r3, [sp, #24]
 8011844:	42b7      	cmp	r7, r6
 8011846:	d340      	bcc.n	80118ca <__gethex+0x21e>
 8011848:	9802      	ldr	r0, [sp, #8]
 801184a:	9b00      	ldr	r3, [sp, #0]
 801184c:	f840 3b04 	str.w	r3, [r0], #4
 8011850:	eba0 0009 	sub.w	r0, r0, r9
 8011854:	1080      	asrs	r0, r0, #2
 8011856:	0146      	lsls	r6, r0, #5
 8011858:	6120      	str	r0, [r4, #16]
 801185a:	4618      	mov	r0, r3
 801185c:	f000 fb46 	bl	8011eec <__hi0bits>
 8011860:	1a30      	subs	r0, r6, r0
 8011862:	f8d8 6000 	ldr.w	r6, [r8]
 8011866:	42b0      	cmp	r0, r6
 8011868:	dd63      	ble.n	8011932 <__gethex+0x286>
 801186a:	1b87      	subs	r7, r0, r6
 801186c:	4639      	mov	r1, r7
 801186e:	4620      	mov	r0, r4
 8011870:	f000 feea 	bl	8012648 <__any_on>
 8011874:	4682      	mov	sl, r0
 8011876:	b1a8      	cbz	r0, 80118a4 <__gethex+0x1f8>
 8011878:	1e7b      	subs	r3, r7, #1
 801187a:	1159      	asrs	r1, r3, #5
 801187c:	f003 021f 	and.w	r2, r3, #31
 8011880:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8011884:	f04f 0a01 	mov.w	sl, #1
 8011888:	fa0a f202 	lsl.w	r2, sl, r2
 801188c:	420a      	tst	r2, r1
 801188e:	d009      	beq.n	80118a4 <__gethex+0x1f8>
 8011890:	4553      	cmp	r3, sl
 8011892:	dd05      	ble.n	80118a0 <__gethex+0x1f4>
 8011894:	1eb9      	subs	r1, r7, #2
 8011896:	4620      	mov	r0, r4
 8011898:	f000 fed6 	bl	8012648 <__any_on>
 801189c:	2800      	cmp	r0, #0
 801189e:	d145      	bne.n	801192c <__gethex+0x280>
 80118a0:	f04f 0a02 	mov.w	sl, #2
 80118a4:	4639      	mov	r1, r7
 80118a6:	4620      	mov	r0, r4
 80118a8:	f7ff fe98 	bl	80115dc <rshift>
 80118ac:	443d      	add	r5, r7
 80118ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80118b2:	42ab      	cmp	r3, r5
 80118b4:	da4c      	bge.n	8011950 <__gethex+0x2a4>
 80118b6:	ee18 0a10 	vmov	r0, s16
 80118ba:	4621      	mov	r1, r4
 80118bc:	f000 fa64 	bl	8011d88 <_Bfree>
 80118c0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80118c2:	2300      	movs	r3, #0
 80118c4:	6013      	str	r3, [r2, #0]
 80118c6:	27a3      	movs	r7, #163	; 0xa3
 80118c8:	e785      	b.n	80117d6 <__gethex+0x12a>
 80118ca:	1e73      	subs	r3, r6, #1
 80118cc:	9a05      	ldr	r2, [sp, #20]
 80118ce:	9303      	str	r3, [sp, #12]
 80118d0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80118d4:	4293      	cmp	r3, r2
 80118d6:	d019      	beq.n	801190c <__gethex+0x260>
 80118d8:	f1bb 0f20 	cmp.w	fp, #32
 80118dc:	d107      	bne.n	80118ee <__gethex+0x242>
 80118de:	9b02      	ldr	r3, [sp, #8]
 80118e0:	9a00      	ldr	r2, [sp, #0]
 80118e2:	f843 2b04 	str.w	r2, [r3], #4
 80118e6:	9302      	str	r3, [sp, #8]
 80118e8:	2300      	movs	r3, #0
 80118ea:	9300      	str	r3, [sp, #0]
 80118ec:	469b      	mov	fp, r3
 80118ee:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80118f2:	f7ff fec5 	bl	8011680 <__hexdig_fun>
 80118f6:	9b00      	ldr	r3, [sp, #0]
 80118f8:	f000 000f 	and.w	r0, r0, #15
 80118fc:	fa00 f00b 	lsl.w	r0, r0, fp
 8011900:	4303      	orrs	r3, r0
 8011902:	9300      	str	r3, [sp, #0]
 8011904:	f10b 0b04 	add.w	fp, fp, #4
 8011908:	9b03      	ldr	r3, [sp, #12]
 801190a:	e00d      	b.n	8011928 <__gethex+0x27c>
 801190c:	9b03      	ldr	r3, [sp, #12]
 801190e:	9a06      	ldr	r2, [sp, #24]
 8011910:	4413      	add	r3, r2
 8011912:	42bb      	cmp	r3, r7
 8011914:	d3e0      	bcc.n	80118d8 <__gethex+0x22c>
 8011916:	4618      	mov	r0, r3
 8011918:	9901      	ldr	r1, [sp, #4]
 801191a:	9307      	str	r3, [sp, #28]
 801191c:	4652      	mov	r2, sl
 801191e:	f7fe f8c2 	bl	800faa6 <strncmp>
 8011922:	9b07      	ldr	r3, [sp, #28]
 8011924:	2800      	cmp	r0, #0
 8011926:	d1d7      	bne.n	80118d8 <__gethex+0x22c>
 8011928:	461e      	mov	r6, r3
 801192a:	e78b      	b.n	8011844 <__gethex+0x198>
 801192c:	f04f 0a03 	mov.w	sl, #3
 8011930:	e7b8      	b.n	80118a4 <__gethex+0x1f8>
 8011932:	da0a      	bge.n	801194a <__gethex+0x29e>
 8011934:	1a37      	subs	r7, r6, r0
 8011936:	4621      	mov	r1, r4
 8011938:	ee18 0a10 	vmov	r0, s16
 801193c:	463a      	mov	r2, r7
 801193e:	f000 fc3f 	bl	80121c0 <__lshift>
 8011942:	1bed      	subs	r5, r5, r7
 8011944:	4604      	mov	r4, r0
 8011946:	f100 0914 	add.w	r9, r0, #20
 801194a:	f04f 0a00 	mov.w	sl, #0
 801194e:	e7ae      	b.n	80118ae <__gethex+0x202>
 8011950:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8011954:	42a8      	cmp	r0, r5
 8011956:	dd72      	ble.n	8011a3e <__gethex+0x392>
 8011958:	1b45      	subs	r5, r0, r5
 801195a:	42ae      	cmp	r6, r5
 801195c:	dc36      	bgt.n	80119cc <__gethex+0x320>
 801195e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011962:	2b02      	cmp	r3, #2
 8011964:	d02a      	beq.n	80119bc <__gethex+0x310>
 8011966:	2b03      	cmp	r3, #3
 8011968:	d02c      	beq.n	80119c4 <__gethex+0x318>
 801196a:	2b01      	cmp	r3, #1
 801196c:	d11c      	bne.n	80119a8 <__gethex+0x2fc>
 801196e:	42ae      	cmp	r6, r5
 8011970:	d11a      	bne.n	80119a8 <__gethex+0x2fc>
 8011972:	2e01      	cmp	r6, #1
 8011974:	d112      	bne.n	801199c <__gethex+0x2f0>
 8011976:	9a04      	ldr	r2, [sp, #16]
 8011978:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801197c:	6013      	str	r3, [r2, #0]
 801197e:	2301      	movs	r3, #1
 8011980:	6123      	str	r3, [r4, #16]
 8011982:	f8c9 3000 	str.w	r3, [r9]
 8011986:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011988:	2762      	movs	r7, #98	; 0x62
 801198a:	601c      	str	r4, [r3, #0]
 801198c:	e723      	b.n	80117d6 <__gethex+0x12a>
 801198e:	bf00      	nop
 8011990:	08014e30 	.word	0x08014e30
 8011994:	08014db7 	.word	0x08014db7
 8011998:	08014dc8 	.word	0x08014dc8
 801199c:	1e71      	subs	r1, r6, #1
 801199e:	4620      	mov	r0, r4
 80119a0:	f000 fe52 	bl	8012648 <__any_on>
 80119a4:	2800      	cmp	r0, #0
 80119a6:	d1e6      	bne.n	8011976 <__gethex+0x2ca>
 80119a8:	ee18 0a10 	vmov	r0, s16
 80119ac:	4621      	mov	r1, r4
 80119ae:	f000 f9eb 	bl	8011d88 <_Bfree>
 80119b2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80119b4:	2300      	movs	r3, #0
 80119b6:	6013      	str	r3, [r2, #0]
 80119b8:	2750      	movs	r7, #80	; 0x50
 80119ba:	e70c      	b.n	80117d6 <__gethex+0x12a>
 80119bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d1f2      	bne.n	80119a8 <__gethex+0x2fc>
 80119c2:	e7d8      	b.n	8011976 <__gethex+0x2ca>
 80119c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d1d5      	bne.n	8011976 <__gethex+0x2ca>
 80119ca:	e7ed      	b.n	80119a8 <__gethex+0x2fc>
 80119cc:	1e6f      	subs	r7, r5, #1
 80119ce:	f1ba 0f00 	cmp.w	sl, #0
 80119d2:	d131      	bne.n	8011a38 <__gethex+0x38c>
 80119d4:	b127      	cbz	r7, 80119e0 <__gethex+0x334>
 80119d6:	4639      	mov	r1, r7
 80119d8:	4620      	mov	r0, r4
 80119da:	f000 fe35 	bl	8012648 <__any_on>
 80119de:	4682      	mov	sl, r0
 80119e0:	117b      	asrs	r3, r7, #5
 80119e2:	2101      	movs	r1, #1
 80119e4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80119e8:	f007 071f 	and.w	r7, r7, #31
 80119ec:	fa01 f707 	lsl.w	r7, r1, r7
 80119f0:	421f      	tst	r7, r3
 80119f2:	4629      	mov	r1, r5
 80119f4:	4620      	mov	r0, r4
 80119f6:	bf18      	it	ne
 80119f8:	f04a 0a02 	orrne.w	sl, sl, #2
 80119fc:	1b76      	subs	r6, r6, r5
 80119fe:	f7ff fded 	bl	80115dc <rshift>
 8011a02:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011a06:	2702      	movs	r7, #2
 8011a08:	f1ba 0f00 	cmp.w	sl, #0
 8011a0c:	d048      	beq.n	8011aa0 <__gethex+0x3f4>
 8011a0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011a12:	2b02      	cmp	r3, #2
 8011a14:	d015      	beq.n	8011a42 <__gethex+0x396>
 8011a16:	2b03      	cmp	r3, #3
 8011a18:	d017      	beq.n	8011a4a <__gethex+0x39e>
 8011a1a:	2b01      	cmp	r3, #1
 8011a1c:	d109      	bne.n	8011a32 <__gethex+0x386>
 8011a1e:	f01a 0f02 	tst.w	sl, #2
 8011a22:	d006      	beq.n	8011a32 <__gethex+0x386>
 8011a24:	f8d9 0000 	ldr.w	r0, [r9]
 8011a28:	ea4a 0a00 	orr.w	sl, sl, r0
 8011a2c:	f01a 0f01 	tst.w	sl, #1
 8011a30:	d10e      	bne.n	8011a50 <__gethex+0x3a4>
 8011a32:	f047 0710 	orr.w	r7, r7, #16
 8011a36:	e033      	b.n	8011aa0 <__gethex+0x3f4>
 8011a38:	f04f 0a01 	mov.w	sl, #1
 8011a3c:	e7d0      	b.n	80119e0 <__gethex+0x334>
 8011a3e:	2701      	movs	r7, #1
 8011a40:	e7e2      	b.n	8011a08 <__gethex+0x35c>
 8011a42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011a44:	f1c3 0301 	rsb	r3, r3, #1
 8011a48:	9315      	str	r3, [sp, #84]	; 0x54
 8011a4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d0f0      	beq.n	8011a32 <__gethex+0x386>
 8011a50:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011a54:	f104 0314 	add.w	r3, r4, #20
 8011a58:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011a5c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011a60:	f04f 0c00 	mov.w	ip, #0
 8011a64:	4618      	mov	r0, r3
 8011a66:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a6a:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8011a6e:	d01c      	beq.n	8011aaa <__gethex+0x3fe>
 8011a70:	3201      	adds	r2, #1
 8011a72:	6002      	str	r2, [r0, #0]
 8011a74:	2f02      	cmp	r7, #2
 8011a76:	f104 0314 	add.w	r3, r4, #20
 8011a7a:	d13f      	bne.n	8011afc <__gethex+0x450>
 8011a7c:	f8d8 2000 	ldr.w	r2, [r8]
 8011a80:	3a01      	subs	r2, #1
 8011a82:	42b2      	cmp	r2, r6
 8011a84:	d10a      	bne.n	8011a9c <__gethex+0x3f0>
 8011a86:	1171      	asrs	r1, r6, #5
 8011a88:	2201      	movs	r2, #1
 8011a8a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011a8e:	f006 061f 	and.w	r6, r6, #31
 8011a92:	fa02 f606 	lsl.w	r6, r2, r6
 8011a96:	421e      	tst	r6, r3
 8011a98:	bf18      	it	ne
 8011a9a:	4617      	movne	r7, r2
 8011a9c:	f047 0720 	orr.w	r7, r7, #32
 8011aa0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011aa2:	601c      	str	r4, [r3, #0]
 8011aa4:	9b04      	ldr	r3, [sp, #16]
 8011aa6:	601d      	str	r5, [r3, #0]
 8011aa8:	e695      	b.n	80117d6 <__gethex+0x12a>
 8011aaa:	4299      	cmp	r1, r3
 8011aac:	f843 cc04 	str.w	ip, [r3, #-4]
 8011ab0:	d8d8      	bhi.n	8011a64 <__gethex+0x3b8>
 8011ab2:	68a3      	ldr	r3, [r4, #8]
 8011ab4:	459b      	cmp	fp, r3
 8011ab6:	db19      	blt.n	8011aec <__gethex+0x440>
 8011ab8:	6861      	ldr	r1, [r4, #4]
 8011aba:	ee18 0a10 	vmov	r0, s16
 8011abe:	3101      	adds	r1, #1
 8011ac0:	f000 f922 	bl	8011d08 <_Balloc>
 8011ac4:	4681      	mov	r9, r0
 8011ac6:	b918      	cbnz	r0, 8011ad0 <__gethex+0x424>
 8011ac8:	4b1a      	ldr	r3, [pc, #104]	; (8011b34 <__gethex+0x488>)
 8011aca:	4602      	mov	r2, r0
 8011acc:	2184      	movs	r1, #132	; 0x84
 8011ace:	e6a8      	b.n	8011822 <__gethex+0x176>
 8011ad0:	6922      	ldr	r2, [r4, #16]
 8011ad2:	3202      	adds	r2, #2
 8011ad4:	f104 010c 	add.w	r1, r4, #12
 8011ad8:	0092      	lsls	r2, r2, #2
 8011ada:	300c      	adds	r0, #12
 8011adc:	f7fd fa30 	bl	800ef40 <memcpy>
 8011ae0:	4621      	mov	r1, r4
 8011ae2:	ee18 0a10 	vmov	r0, s16
 8011ae6:	f000 f94f 	bl	8011d88 <_Bfree>
 8011aea:	464c      	mov	r4, r9
 8011aec:	6923      	ldr	r3, [r4, #16]
 8011aee:	1c5a      	adds	r2, r3, #1
 8011af0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011af4:	6122      	str	r2, [r4, #16]
 8011af6:	2201      	movs	r2, #1
 8011af8:	615a      	str	r2, [r3, #20]
 8011afa:	e7bb      	b.n	8011a74 <__gethex+0x3c8>
 8011afc:	6922      	ldr	r2, [r4, #16]
 8011afe:	455a      	cmp	r2, fp
 8011b00:	dd0b      	ble.n	8011b1a <__gethex+0x46e>
 8011b02:	2101      	movs	r1, #1
 8011b04:	4620      	mov	r0, r4
 8011b06:	f7ff fd69 	bl	80115dc <rshift>
 8011b0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011b0e:	3501      	adds	r5, #1
 8011b10:	42ab      	cmp	r3, r5
 8011b12:	f6ff aed0 	blt.w	80118b6 <__gethex+0x20a>
 8011b16:	2701      	movs	r7, #1
 8011b18:	e7c0      	b.n	8011a9c <__gethex+0x3f0>
 8011b1a:	f016 061f 	ands.w	r6, r6, #31
 8011b1e:	d0fa      	beq.n	8011b16 <__gethex+0x46a>
 8011b20:	4453      	add	r3, sl
 8011b22:	f1c6 0620 	rsb	r6, r6, #32
 8011b26:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011b2a:	f000 f9df 	bl	8011eec <__hi0bits>
 8011b2e:	42b0      	cmp	r0, r6
 8011b30:	dbe7      	blt.n	8011b02 <__gethex+0x456>
 8011b32:	e7f0      	b.n	8011b16 <__gethex+0x46a>
 8011b34:	08014db7 	.word	0x08014db7

08011b38 <L_shift>:
 8011b38:	f1c2 0208 	rsb	r2, r2, #8
 8011b3c:	0092      	lsls	r2, r2, #2
 8011b3e:	b570      	push	{r4, r5, r6, lr}
 8011b40:	f1c2 0620 	rsb	r6, r2, #32
 8011b44:	6843      	ldr	r3, [r0, #4]
 8011b46:	6804      	ldr	r4, [r0, #0]
 8011b48:	fa03 f506 	lsl.w	r5, r3, r6
 8011b4c:	432c      	orrs	r4, r5
 8011b4e:	40d3      	lsrs	r3, r2
 8011b50:	6004      	str	r4, [r0, #0]
 8011b52:	f840 3f04 	str.w	r3, [r0, #4]!
 8011b56:	4288      	cmp	r0, r1
 8011b58:	d3f4      	bcc.n	8011b44 <L_shift+0xc>
 8011b5a:	bd70      	pop	{r4, r5, r6, pc}

08011b5c <__match>:
 8011b5c:	b530      	push	{r4, r5, lr}
 8011b5e:	6803      	ldr	r3, [r0, #0]
 8011b60:	3301      	adds	r3, #1
 8011b62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011b66:	b914      	cbnz	r4, 8011b6e <__match+0x12>
 8011b68:	6003      	str	r3, [r0, #0]
 8011b6a:	2001      	movs	r0, #1
 8011b6c:	bd30      	pop	{r4, r5, pc}
 8011b6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b72:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011b76:	2d19      	cmp	r5, #25
 8011b78:	bf98      	it	ls
 8011b7a:	3220      	addls	r2, #32
 8011b7c:	42a2      	cmp	r2, r4
 8011b7e:	d0f0      	beq.n	8011b62 <__match+0x6>
 8011b80:	2000      	movs	r0, #0
 8011b82:	e7f3      	b.n	8011b6c <__match+0x10>

08011b84 <__hexnan>:
 8011b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b88:	680b      	ldr	r3, [r1, #0]
 8011b8a:	115e      	asrs	r6, r3, #5
 8011b8c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011b90:	f013 031f 	ands.w	r3, r3, #31
 8011b94:	b087      	sub	sp, #28
 8011b96:	bf18      	it	ne
 8011b98:	3604      	addne	r6, #4
 8011b9a:	2500      	movs	r5, #0
 8011b9c:	1f37      	subs	r7, r6, #4
 8011b9e:	4690      	mov	r8, r2
 8011ba0:	6802      	ldr	r2, [r0, #0]
 8011ba2:	9301      	str	r3, [sp, #4]
 8011ba4:	4682      	mov	sl, r0
 8011ba6:	f846 5c04 	str.w	r5, [r6, #-4]
 8011baa:	46b9      	mov	r9, r7
 8011bac:	463c      	mov	r4, r7
 8011bae:	9502      	str	r5, [sp, #8]
 8011bb0:	46ab      	mov	fp, r5
 8011bb2:	7851      	ldrb	r1, [r2, #1]
 8011bb4:	1c53      	adds	r3, r2, #1
 8011bb6:	9303      	str	r3, [sp, #12]
 8011bb8:	b341      	cbz	r1, 8011c0c <__hexnan+0x88>
 8011bba:	4608      	mov	r0, r1
 8011bbc:	9205      	str	r2, [sp, #20]
 8011bbe:	9104      	str	r1, [sp, #16]
 8011bc0:	f7ff fd5e 	bl	8011680 <__hexdig_fun>
 8011bc4:	2800      	cmp	r0, #0
 8011bc6:	d14f      	bne.n	8011c68 <__hexnan+0xe4>
 8011bc8:	9904      	ldr	r1, [sp, #16]
 8011bca:	9a05      	ldr	r2, [sp, #20]
 8011bcc:	2920      	cmp	r1, #32
 8011bce:	d818      	bhi.n	8011c02 <__hexnan+0x7e>
 8011bd0:	9b02      	ldr	r3, [sp, #8]
 8011bd2:	459b      	cmp	fp, r3
 8011bd4:	dd13      	ble.n	8011bfe <__hexnan+0x7a>
 8011bd6:	454c      	cmp	r4, r9
 8011bd8:	d206      	bcs.n	8011be8 <__hexnan+0x64>
 8011bda:	2d07      	cmp	r5, #7
 8011bdc:	dc04      	bgt.n	8011be8 <__hexnan+0x64>
 8011bde:	462a      	mov	r2, r5
 8011be0:	4649      	mov	r1, r9
 8011be2:	4620      	mov	r0, r4
 8011be4:	f7ff ffa8 	bl	8011b38 <L_shift>
 8011be8:	4544      	cmp	r4, r8
 8011bea:	d950      	bls.n	8011c8e <__hexnan+0x10a>
 8011bec:	2300      	movs	r3, #0
 8011bee:	f1a4 0904 	sub.w	r9, r4, #4
 8011bf2:	f844 3c04 	str.w	r3, [r4, #-4]
 8011bf6:	f8cd b008 	str.w	fp, [sp, #8]
 8011bfa:	464c      	mov	r4, r9
 8011bfc:	461d      	mov	r5, r3
 8011bfe:	9a03      	ldr	r2, [sp, #12]
 8011c00:	e7d7      	b.n	8011bb2 <__hexnan+0x2e>
 8011c02:	2929      	cmp	r1, #41	; 0x29
 8011c04:	d156      	bne.n	8011cb4 <__hexnan+0x130>
 8011c06:	3202      	adds	r2, #2
 8011c08:	f8ca 2000 	str.w	r2, [sl]
 8011c0c:	f1bb 0f00 	cmp.w	fp, #0
 8011c10:	d050      	beq.n	8011cb4 <__hexnan+0x130>
 8011c12:	454c      	cmp	r4, r9
 8011c14:	d206      	bcs.n	8011c24 <__hexnan+0xa0>
 8011c16:	2d07      	cmp	r5, #7
 8011c18:	dc04      	bgt.n	8011c24 <__hexnan+0xa0>
 8011c1a:	462a      	mov	r2, r5
 8011c1c:	4649      	mov	r1, r9
 8011c1e:	4620      	mov	r0, r4
 8011c20:	f7ff ff8a 	bl	8011b38 <L_shift>
 8011c24:	4544      	cmp	r4, r8
 8011c26:	d934      	bls.n	8011c92 <__hexnan+0x10e>
 8011c28:	f1a8 0204 	sub.w	r2, r8, #4
 8011c2c:	4623      	mov	r3, r4
 8011c2e:	f853 1b04 	ldr.w	r1, [r3], #4
 8011c32:	f842 1f04 	str.w	r1, [r2, #4]!
 8011c36:	429f      	cmp	r7, r3
 8011c38:	d2f9      	bcs.n	8011c2e <__hexnan+0xaa>
 8011c3a:	1b3b      	subs	r3, r7, r4
 8011c3c:	f023 0303 	bic.w	r3, r3, #3
 8011c40:	3304      	adds	r3, #4
 8011c42:	3401      	adds	r4, #1
 8011c44:	3e03      	subs	r6, #3
 8011c46:	42b4      	cmp	r4, r6
 8011c48:	bf88      	it	hi
 8011c4a:	2304      	movhi	r3, #4
 8011c4c:	4443      	add	r3, r8
 8011c4e:	2200      	movs	r2, #0
 8011c50:	f843 2b04 	str.w	r2, [r3], #4
 8011c54:	429f      	cmp	r7, r3
 8011c56:	d2fb      	bcs.n	8011c50 <__hexnan+0xcc>
 8011c58:	683b      	ldr	r3, [r7, #0]
 8011c5a:	b91b      	cbnz	r3, 8011c64 <__hexnan+0xe0>
 8011c5c:	4547      	cmp	r7, r8
 8011c5e:	d127      	bne.n	8011cb0 <__hexnan+0x12c>
 8011c60:	2301      	movs	r3, #1
 8011c62:	603b      	str	r3, [r7, #0]
 8011c64:	2005      	movs	r0, #5
 8011c66:	e026      	b.n	8011cb6 <__hexnan+0x132>
 8011c68:	3501      	adds	r5, #1
 8011c6a:	2d08      	cmp	r5, #8
 8011c6c:	f10b 0b01 	add.w	fp, fp, #1
 8011c70:	dd06      	ble.n	8011c80 <__hexnan+0xfc>
 8011c72:	4544      	cmp	r4, r8
 8011c74:	d9c3      	bls.n	8011bfe <__hexnan+0x7a>
 8011c76:	2300      	movs	r3, #0
 8011c78:	f844 3c04 	str.w	r3, [r4, #-4]
 8011c7c:	2501      	movs	r5, #1
 8011c7e:	3c04      	subs	r4, #4
 8011c80:	6822      	ldr	r2, [r4, #0]
 8011c82:	f000 000f 	and.w	r0, r0, #15
 8011c86:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8011c8a:	6022      	str	r2, [r4, #0]
 8011c8c:	e7b7      	b.n	8011bfe <__hexnan+0x7a>
 8011c8e:	2508      	movs	r5, #8
 8011c90:	e7b5      	b.n	8011bfe <__hexnan+0x7a>
 8011c92:	9b01      	ldr	r3, [sp, #4]
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	d0df      	beq.n	8011c58 <__hexnan+0xd4>
 8011c98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011c9c:	f1c3 0320 	rsb	r3, r3, #32
 8011ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8011ca4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011ca8:	401a      	ands	r2, r3
 8011caa:	f846 2c04 	str.w	r2, [r6, #-4]
 8011cae:	e7d3      	b.n	8011c58 <__hexnan+0xd4>
 8011cb0:	3f04      	subs	r7, #4
 8011cb2:	e7d1      	b.n	8011c58 <__hexnan+0xd4>
 8011cb4:	2004      	movs	r0, #4
 8011cb6:	b007      	add	sp, #28
 8011cb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011cbc <_localeconv_r>:
 8011cbc:	4800      	ldr	r0, [pc, #0]	; (8011cc0 <_localeconv_r+0x4>)
 8011cbe:	4770      	bx	lr
 8011cc0:	2000039c 	.word	0x2000039c

08011cc4 <__retarget_lock_init_recursive>:
 8011cc4:	4770      	bx	lr

08011cc6 <__retarget_lock_acquire_recursive>:
 8011cc6:	4770      	bx	lr

08011cc8 <__retarget_lock_release_recursive>:
 8011cc8:	4770      	bx	lr

08011cca <__ascii_mbtowc>:
 8011cca:	b082      	sub	sp, #8
 8011ccc:	b901      	cbnz	r1, 8011cd0 <__ascii_mbtowc+0x6>
 8011cce:	a901      	add	r1, sp, #4
 8011cd0:	b142      	cbz	r2, 8011ce4 <__ascii_mbtowc+0x1a>
 8011cd2:	b14b      	cbz	r3, 8011ce8 <__ascii_mbtowc+0x1e>
 8011cd4:	7813      	ldrb	r3, [r2, #0]
 8011cd6:	600b      	str	r3, [r1, #0]
 8011cd8:	7812      	ldrb	r2, [r2, #0]
 8011cda:	1e10      	subs	r0, r2, #0
 8011cdc:	bf18      	it	ne
 8011cde:	2001      	movne	r0, #1
 8011ce0:	b002      	add	sp, #8
 8011ce2:	4770      	bx	lr
 8011ce4:	4610      	mov	r0, r2
 8011ce6:	e7fb      	b.n	8011ce0 <__ascii_mbtowc+0x16>
 8011ce8:	f06f 0001 	mvn.w	r0, #1
 8011cec:	e7f8      	b.n	8011ce0 <__ascii_mbtowc+0x16>
	...

08011cf0 <__malloc_lock>:
 8011cf0:	4801      	ldr	r0, [pc, #4]	; (8011cf8 <__malloc_lock+0x8>)
 8011cf2:	f7ff bfe8 	b.w	8011cc6 <__retarget_lock_acquire_recursive>
 8011cf6:	bf00      	nop
 8011cf8:	200036e0 	.word	0x200036e0

08011cfc <__malloc_unlock>:
 8011cfc:	4801      	ldr	r0, [pc, #4]	; (8011d04 <__malloc_unlock+0x8>)
 8011cfe:	f7ff bfe3 	b.w	8011cc8 <__retarget_lock_release_recursive>
 8011d02:	bf00      	nop
 8011d04:	200036e0 	.word	0x200036e0

08011d08 <_Balloc>:
 8011d08:	b570      	push	{r4, r5, r6, lr}
 8011d0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011d0c:	4604      	mov	r4, r0
 8011d0e:	460d      	mov	r5, r1
 8011d10:	b976      	cbnz	r6, 8011d30 <_Balloc+0x28>
 8011d12:	2010      	movs	r0, #16
 8011d14:	f7fd f904 	bl	800ef20 <malloc>
 8011d18:	4602      	mov	r2, r0
 8011d1a:	6260      	str	r0, [r4, #36]	; 0x24
 8011d1c:	b920      	cbnz	r0, 8011d28 <_Balloc+0x20>
 8011d1e:	4b18      	ldr	r3, [pc, #96]	; (8011d80 <_Balloc+0x78>)
 8011d20:	4818      	ldr	r0, [pc, #96]	; (8011d84 <_Balloc+0x7c>)
 8011d22:	2166      	movs	r1, #102	; 0x66
 8011d24:	f000 fe76 	bl	8012a14 <__assert_func>
 8011d28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011d2c:	6006      	str	r6, [r0, #0]
 8011d2e:	60c6      	str	r6, [r0, #12]
 8011d30:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011d32:	68f3      	ldr	r3, [r6, #12]
 8011d34:	b183      	cbz	r3, 8011d58 <_Balloc+0x50>
 8011d36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011d38:	68db      	ldr	r3, [r3, #12]
 8011d3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011d3e:	b9b8      	cbnz	r0, 8011d70 <_Balloc+0x68>
 8011d40:	2101      	movs	r1, #1
 8011d42:	fa01 f605 	lsl.w	r6, r1, r5
 8011d46:	1d72      	adds	r2, r6, #5
 8011d48:	0092      	lsls	r2, r2, #2
 8011d4a:	4620      	mov	r0, r4
 8011d4c:	f7fd f90e 	bl	800ef6c <_calloc_r>
 8011d50:	b160      	cbz	r0, 8011d6c <_Balloc+0x64>
 8011d52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011d56:	e00e      	b.n	8011d76 <_Balloc+0x6e>
 8011d58:	2221      	movs	r2, #33	; 0x21
 8011d5a:	2104      	movs	r1, #4
 8011d5c:	4620      	mov	r0, r4
 8011d5e:	f7fd f905 	bl	800ef6c <_calloc_r>
 8011d62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011d64:	60f0      	str	r0, [r6, #12]
 8011d66:	68db      	ldr	r3, [r3, #12]
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d1e4      	bne.n	8011d36 <_Balloc+0x2e>
 8011d6c:	2000      	movs	r0, #0
 8011d6e:	bd70      	pop	{r4, r5, r6, pc}
 8011d70:	6802      	ldr	r2, [r0, #0]
 8011d72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011d76:	2300      	movs	r3, #0
 8011d78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011d7c:	e7f7      	b.n	8011d6e <_Balloc+0x66>
 8011d7e:	bf00      	nop
 8011d80:	08014d45 	.word	0x08014d45
 8011d84:	08014e44 	.word	0x08014e44

08011d88 <_Bfree>:
 8011d88:	b570      	push	{r4, r5, r6, lr}
 8011d8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011d8c:	4605      	mov	r5, r0
 8011d8e:	460c      	mov	r4, r1
 8011d90:	b976      	cbnz	r6, 8011db0 <_Bfree+0x28>
 8011d92:	2010      	movs	r0, #16
 8011d94:	f7fd f8c4 	bl	800ef20 <malloc>
 8011d98:	4602      	mov	r2, r0
 8011d9a:	6268      	str	r0, [r5, #36]	; 0x24
 8011d9c:	b920      	cbnz	r0, 8011da8 <_Bfree+0x20>
 8011d9e:	4b09      	ldr	r3, [pc, #36]	; (8011dc4 <_Bfree+0x3c>)
 8011da0:	4809      	ldr	r0, [pc, #36]	; (8011dc8 <_Bfree+0x40>)
 8011da2:	218a      	movs	r1, #138	; 0x8a
 8011da4:	f000 fe36 	bl	8012a14 <__assert_func>
 8011da8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011dac:	6006      	str	r6, [r0, #0]
 8011dae:	60c6      	str	r6, [r0, #12]
 8011db0:	b13c      	cbz	r4, 8011dc2 <_Bfree+0x3a>
 8011db2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011db4:	6862      	ldr	r2, [r4, #4]
 8011db6:	68db      	ldr	r3, [r3, #12]
 8011db8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011dbc:	6021      	str	r1, [r4, #0]
 8011dbe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011dc2:	bd70      	pop	{r4, r5, r6, pc}
 8011dc4:	08014d45 	.word	0x08014d45
 8011dc8:	08014e44 	.word	0x08014e44

08011dcc <__multadd>:
 8011dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011dd0:	690d      	ldr	r5, [r1, #16]
 8011dd2:	4607      	mov	r7, r0
 8011dd4:	460c      	mov	r4, r1
 8011dd6:	461e      	mov	r6, r3
 8011dd8:	f101 0c14 	add.w	ip, r1, #20
 8011ddc:	2000      	movs	r0, #0
 8011dde:	f8dc 3000 	ldr.w	r3, [ip]
 8011de2:	b299      	uxth	r1, r3
 8011de4:	fb02 6101 	mla	r1, r2, r1, r6
 8011de8:	0c1e      	lsrs	r6, r3, #16
 8011dea:	0c0b      	lsrs	r3, r1, #16
 8011dec:	fb02 3306 	mla	r3, r2, r6, r3
 8011df0:	b289      	uxth	r1, r1
 8011df2:	3001      	adds	r0, #1
 8011df4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011df8:	4285      	cmp	r5, r0
 8011dfa:	f84c 1b04 	str.w	r1, [ip], #4
 8011dfe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011e02:	dcec      	bgt.n	8011dde <__multadd+0x12>
 8011e04:	b30e      	cbz	r6, 8011e4a <__multadd+0x7e>
 8011e06:	68a3      	ldr	r3, [r4, #8]
 8011e08:	42ab      	cmp	r3, r5
 8011e0a:	dc19      	bgt.n	8011e40 <__multadd+0x74>
 8011e0c:	6861      	ldr	r1, [r4, #4]
 8011e0e:	4638      	mov	r0, r7
 8011e10:	3101      	adds	r1, #1
 8011e12:	f7ff ff79 	bl	8011d08 <_Balloc>
 8011e16:	4680      	mov	r8, r0
 8011e18:	b928      	cbnz	r0, 8011e26 <__multadd+0x5a>
 8011e1a:	4602      	mov	r2, r0
 8011e1c:	4b0c      	ldr	r3, [pc, #48]	; (8011e50 <__multadd+0x84>)
 8011e1e:	480d      	ldr	r0, [pc, #52]	; (8011e54 <__multadd+0x88>)
 8011e20:	21b5      	movs	r1, #181	; 0xb5
 8011e22:	f000 fdf7 	bl	8012a14 <__assert_func>
 8011e26:	6922      	ldr	r2, [r4, #16]
 8011e28:	3202      	adds	r2, #2
 8011e2a:	f104 010c 	add.w	r1, r4, #12
 8011e2e:	0092      	lsls	r2, r2, #2
 8011e30:	300c      	adds	r0, #12
 8011e32:	f7fd f885 	bl	800ef40 <memcpy>
 8011e36:	4621      	mov	r1, r4
 8011e38:	4638      	mov	r0, r7
 8011e3a:	f7ff ffa5 	bl	8011d88 <_Bfree>
 8011e3e:	4644      	mov	r4, r8
 8011e40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011e44:	3501      	adds	r5, #1
 8011e46:	615e      	str	r6, [r3, #20]
 8011e48:	6125      	str	r5, [r4, #16]
 8011e4a:	4620      	mov	r0, r4
 8011e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e50:	08014db7 	.word	0x08014db7
 8011e54:	08014e44 	.word	0x08014e44

08011e58 <__s2b>:
 8011e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e5c:	460c      	mov	r4, r1
 8011e5e:	4615      	mov	r5, r2
 8011e60:	461f      	mov	r7, r3
 8011e62:	2209      	movs	r2, #9
 8011e64:	3308      	adds	r3, #8
 8011e66:	4606      	mov	r6, r0
 8011e68:	fb93 f3f2 	sdiv	r3, r3, r2
 8011e6c:	2100      	movs	r1, #0
 8011e6e:	2201      	movs	r2, #1
 8011e70:	429a      	cmp	r2, r3
 8011e72:	db09      	blt.n	8011e88 <__s2b+0x30>
 8011e74:	4630      	mov	r0, r6
 8011e76:	f7ff ff47 	bl	8011d08 <_Balloc>
 8011e7a:	b940      	cbnz	r0, 8011e8e <__s2b+0x36>
 8011e7c:	4602      	mov	r2, r0
 8011e7e:	4b19      	ldr	r3, [pc, #100]	; (8011ee4 <__s2b+0x8c>)
 8011e80:	4819      	ldr	r0, [pc, #100]	; (8011ee8 <__s2b+0x90>)
 8011e82:	21ce      	movs	r1, #206	; 0xce
 8011e84:	f000 fdc6 	bl	8012a14 <__assert_func>
 8011e88:	0052      	lsls	r2, r2, #1
 8011e8a:	3101      	adds	r1, #1
 8011e8c:	e7f0      	b.n	8011e70 <__s2b+0x18>
 8011e8e:	9b08      	ldr	r3, [sp, #32]
 8011e90:	6143      	str	r3, [r0, #20]
 8011e92:	2d09      	cmp	r5, #9
 8011e94:	f04f 0301 	mov.w	r3, #1
 8011e98:	6103      	str	r3, [r0, #16]
 8011e9a:	dd16      	ble.n	8011eca <__s2b+0x72>
 8011e9c:	f104 0909 	add.w	r9, r4, #9
 8011ea0:	46c8      	mov	r8, r9
 8011ea2:	442c      	add	r4, r5
 8011ea4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011ea8:	4601      	mov	r1, r0
 8011eaa:	3b30      	subs	r3, #48	; 0x30
 8011eac:	220a      	movs	r2, #10
 8011eae:	4630      	mov	r0, r6
 8011eb0:	f7ff ff8c 	bl	8011dcc <__multadd>
 8011eb4:	45a0      	cmp	r8, r4
 8011eb6:	d1f5      	bne.n	8011ea4 <__s2b+0x4c>
 8011eb8:	f1a5 0408 	sub.w	r4, r5, #8
 8011ebc:	444c      	add	r4, r9
 8011ebe:	1b2d      	subs	r5, r5, r4
 8011ec0:	1963      	adds	r3, r4, r5
 8011ec2:	42bb      	cmp	r3, r7
 8011ec4:	db04      	blt.n	8011ed0 <__s2b+0x78>
 8011ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011eca:	340a      	adds	r4, #10
 8011ecc:	2509      	movs	r5, #9
 8011ece:	e7f6      	b.n	8011ebe <__s2b+0x66>
 8011ed0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011ed4:	4601      	mov	r1, r0
 8011ed6:	3b30      	subs	r3, #48	; 0x30
 8011ed8:	220a      	movs	r2, #10
 8011eda:	4630      	mov	r0, r6
 8011edc:	f7ff ff76 	bl	8011dcc <__multadd>
 8011ee0:	e7ee      	b.n	8011ec0 <__s2b+0x68>
 8011ee2:	bf00      	nop
 8011ee4:	08014db7 	.word	0x08014db7
 8011ee8:	08014e44 	.word	0x08014e44

08011eec <__hi0bits>:
 8011eec:	0c03      	lsrs	r3, r0, #16
 8011eee:	041b      	lsls	r3, r3, #16
 8011ef0:	b9d3      	cbnz	r3, 8011f28 <__hi0bits+0x3c>
 8011ef2:	0400      	lsls	r0, r0, #16
 8011ef4:	2310      	movs	r3, #16
 8011ef6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011efa:	bf04      	itt	eq
 8011efc:	0200      	lsleq	r0, r0, #8
 8011efe:	3308      	addeq	r3, #8
 8011f00:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011f04:	bf04      	itt	eq
 8011f06:	0100      	lsleq	r0, r0, #4
 8011f08:	3304      	addeq	r3, #4
 8011f0a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8011f0e:	bf04      	itt	eq
 8011f10:	0080      	lsleq	r0, r0, #2
 8011f12:	3302      	addeq	r3, #2
 8011f14:	2800      	cmp	r0, #0
 8011f16:	db05      	blt.n	8011f24 <__hi0bits+0x38>
 8011f18:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011f1c:	f103 0301 	add.w	r3, r3, #1
 8011f20:	bf08      	it	eq
 8011f22:	2320      	moveq	r3, #32
 8011f24:	4618      	mov	r0, r3
 8011f26:	4770      	bx	lr
 8011f28:	2300      	movs	r3, #0
 8011f2a:	e7e4      	b.n	8011ef6 <__hi0bits+0xa>

08011f2c <__lo0bits>:
 8011f2c:	6803      	ldr	r3, [r0, #0]
 8011f2e:	f013 0207 	ands.w	r2, r3, #7
 8011f32:	4601      	mov	r1, r0
 8011f34:	d00b      	beq.n	8011f4e <__lo0bits+0x22>
 8011f36:	07da      	lsls	r2, r3, #31
 8011f38:	d423      	bmi.n	8011f82 <__lo0bits+0x56>
 8011f3a:	0798      	lsls	r0, r3, #30
 8011f3c:	bf49      	itett	mi
 8011f3e:	085b      	lsrmi	r3, r3, #1
 8011f40:	089b      	lsrpl	r3, r3, #2
 8011f42:	2001      	movmi	r0, #1
 8011f44:	600b      	strmi	r3, [r1, #0]
 8011f46:	bf5c      	itt	pl
 8011f48:	600b      	strpl	r3, [r1, #0]
 8011f4a:	2002      	movpl	r0, #2
 8011f4c:	4770      	bx	lr
 8011f4e:	b298      	uxth	r0, r3
 8011f50:	b9a8      	cbnz	r0, 8011f7e <__lo0bits+0x52>
 8011f52:	0c1b      	lsrs	r3, r3, #16
 8011f54:	2010      	movs	r0, #16
 8011f56:	b2da      	uxtb	r2, r3
 8011f58:	b90a      	cbnz	r2, 8011f5e <__lo0bits+0x32>
 8011f5a:	3008      	adds	r0, #8
 8011f5c:	0a1b      	lsrs	r3, r3, #8
 8011f5e:	071a      	lsls	r2, r3, #28
 8011f60:	bf04      	itt	eq
 8011f62:	091b      	lsreq	r3, r3, #4
 8011f64:	3004      	addeq	r0, #4
 8011f66:	079a      	lsls	r2, r3, #30
 8011f68:	bf04      	itt	eq
 8011f6a:	089b      	lsreq	r3, r3, #2
 8011f6c:	3002      	addeq	r0, #2
 8011f6e:	07da      	lsls	r2, r3, #31
 8011f70:	d403      	bmi.n	8011f7a <__lo0bits+0x4e>
 8011f72:	085b      	lsrs	r3, r3, #1
 8011f74:	f100 0001 	add.w	r0, r0, #1
 8011f78:	d005      	beq.n	8011f86 <__lo0bits+0x5a>
 8011f7a:	600b      	str	r3, [r1, #0]
 8011f7c:	4770      	bx	lr
 8011f7e:	4610      	mov	r0, r2
 8011f80:	e7e9      	b.n	8011f56 <__lo0bits+0x2a>
 8011f82:	2000      	movs	r0, #0
 8011f84:	4770      	bx	lr
 8011f86:	2020      	movs	r0, #32
 8011f88:	4770      	bx	lr
	...

08011f8c <__i2b>:
 8011f8c:	b510      	push	{r4, lr}
 8011f8e:	460c      	mov	r4, r1
 8011f90:	2101      	movs	r1, #1
 8011f92:	f7ff feb9 	bl	8011d08 <_Balloc>
 8011f96:	4602      	mov	r2, r0
 8011f98:	b928      	cbnz	r0, 8011fa6 <__i2b+0x1a>
 8011f9a:	4b05      	ldr	r3, [pc, #20]	; (8011fb0 <__i2b+0x24>)
 8011f9c:	4805      	ldr	r0, [pc, #20]	; (8011fb4 <__i2b+0x28>)
 8011f9e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011fa2:	f000 fd37 	bl	8012a14 <__assert_func>
 8011fa6:	2301      	movs	r3, #1
 8011fa8:	6144      	str	r4, [r0, #20]
 8011faa:	6103      	str	r3, [r0, #16]
 8011fac:	bd10      	pop	{r4, pc}
 8011fae:	bf00      	nop
 8011fb0:	08014db7 	.word	0x08014db7
 8011fb4:	08014e44 	.word	0x08014e44

08011fb8 <__multiply>:
 8011fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fbc:	4691      	mov	r9, r2
 8011fbe:	690a      	ldr	r2, [r1, #16]
 8011fc0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011fc4:	429a      	cmp	r2, r3
 8011fc6:	bfb8      	it	lt
 8011fc8:	460b      	movlt	r3, r1
 8011fca:	460c      	mov	r4, r1
 8011fcc:	bfbc      	itt	lt
 8011fce:	464c      	movlt	r4, r9
 8011fd0:	4699      	movlt	r9, r3
 8011fd2:	6927      	ldr	r7, [r4, #16]
 8011fd4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011fd8:	68a3      	ldr	r3, [r4, #8]
 8011fda:	6861      	ldr	r1, [r4, #4]
 8011fdc:	eb07 060a 	add.w	r6, r7, sl
 8011fe0:	42b3      	cmp	r3, r6
 8011fe2:	b085      	sub	sp, #20
 8011fe4:	bfb8      	it	lt
 8011fe6:	3101      	addlt	r1, #1
 8011fe8:	f7ff fe8e 	bl	8011d08 <_Balloc>
 8011fec:	b930      	cbnz	r0, 8011ffc <__multiply+0x44>
 8011fee:	4602      	mov	r2, r0
 8011ff0:	4b44      	ldr	r3, [pc, #272]	; (8012104 <__multiply+0x14c>)
 8011ff2:	4845      	ldr	r0, [pc, #276]	; (8012108 <__multiply+0x150>)
 8011ff4:	f240 115d 	movw	r1, #349	; 0x15d
 8011ff8:	f000 fd0c 	bl	8012a14 <__assert_func>
 8011ffc:	f100 0514 	add.w	r5, r0, #20
 8012000:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012004:	462b      	mov	r3, r5
 8012006:	2200      	movs	r2, #0
 8012008:	4543      	cmp	r3, r8
 801200a:	d321      	bcc.n	8012050 <__multiply+0x98>
 801200c:	f104 0314 	add.w	r3, r4, #20
 8012010:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8012014:	f109 0314 	add.w	r3, r9, #20
 8012018:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801201c:	9202      	str	r2, [sp, #8]
 801201e:	1b3a      	subs	r2, r7, r4
 8012020:	3a15      	subs	r2, #21
 8012022:	f022 0203 	bic.w	r2, r2, #3
 8012026:	3204      	adds	r2, #4
 8012028:	f104 0115 	add.w	r1, r4, #21
 801202c:	428f      	cmp	r7, r1
 801202e:	bf38      	it	cc
 8012030:	2204      	movcc	r2, #4
 8012032:	9201      	str	r2, [sp, #4]
 8012034:	9a02      	ldr	r2, [sp, #8]
 8012036:	9303      	str	r3, [sp, #12]
 8012038:	429a      	cmp	r2, r3
 801203a:	d80c      	bhi.n	8012056 <__multiply+0x9e>
 801203c:	2e00      	cmp	r6, #0
 801203e:	dd03      	ble.n	8012048 <__multiply+0x90>
 8012040:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012044:	2b00      	cmp	r3, #0
 8012046:	d05a      	beq.n	80120fe <__multiply+0x146>
 8012048:	6106      	str	r6, [r0, #16]
 801204a:	b005      	add	sp, #20
 801204c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012050:	f843 2b04 	str.w	r2, [r3], #4
 8012054:	e7d8      	b.n	8012008 <__multiply+0x50>
 8012056:	f8b3 a000 	ldrh.w	sl, [r3]
 801205a:	f1ba 0f00 	cmp.w	sl, #0
 801205e:	d024      	beq.n	80120aa <__multiply+0xf2>
 8012060:	f104 0e14 	add.w	lr, r4, #20
 8012064:	46a9      	mov	r9, r5
 8012066:	f04f 0c00 	mov.w	ip, #0
 801206a:	f85e 2b04 	ldr.w	r2, [lr], #4
 801206e:	f8d9 1000 	ldr.w	r1, [r9]
 8012072:	fa1f fb82 	uxth.w	fp, r2
 8012076:	b289      	uxth	r1, r1
 8012078:	fb0a 110b 	mla	r1, sl, fp, r1
 801207c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8012080:	f8d9 2000 	ldr.w	r2, [r9]
 8012084:	4461      	add	r1, ip
 8012086:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801208a:	fb0a c20b 	mla	r2, sl, fp, ip
 801208e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8012092:	b289      	uxth	r1, r1
 8012094:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8012098:	4577      	cmp	r7, lr
 801209a:	f849 1b04 	str.w	r1, [r9], #4
 801209e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80120a2:	d8e2      	bhi.n	801206a <__multiply+0xb2>
 80120a4:	9a01      	ldr	r2, [sp, #4]
 80120a6:	f845 c002 	str.w	ip, [r5, r2]
 80120aa:	9a03      	ldr	r2, [sp, #12]
 80120ac:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80120b0:	3304      	adds	r3, #4
 80120b2:	f1b9 0f00 	cmp.w	r9, #0
 80120b6:	d020      	beq.n	80120fa <__multiply+0x142>
 80120b8:	6829      	ldr	r1, [r5, #0]
 80120ba:	f104 0c14 	add.w	ip, r4, #20
 80120be:	46ae      	mov	lr, r5
 80120c0:	f04f 0a00 	mov.w	sl, #0
 80120c4:	f8bc b000 	ldrh.w	fp, [ip]
 80120c8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80120cc:	fb09 220b 	mla	r2, r9, fp, r2
 80120d0:	4492      	add	sl, r2
 80120d2:	b289      	uxth	r1, r1
 80120d4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80120d8:	f84e 1b04 	str.w	r1, [lr], #4
 80120dc:	f85c 2b04 	ldr.w	r2, [ip], #4
 80120e0:	f8be 1000 	ldrh.w	r1, [lr]
 80120e4:	0c12      	lsrs	r2, r2, #16
 80120e6:	fb09 1102 	mla	r1, r9, r2, r1
 80120ea:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80120ee:	4567      	cmp	r7, ip
 80120f0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80120f4:	d8e6      	bhi.n	80120c4 <__multiply+0x10c>
 80120f6:	9a01      	ldr	r2, [sp, #4]
 80120f8:	50a9      	str	r1, [r5, r2]
 80120fa:	3504      	adds	r5, #4
 80120fc:	e79a      	b.n	8012034 <__multiply+0x7c>
 80120fe:	3e01      	subs	r6, #1
 8012100:	e79c      	b.n	801203c <__multiply+0x84>
 8012102:	bf00      	nop
 8012104:	08014db7 	.word	0x08014db7
 8012108:	08014e44 	.word	0x08014e44

0801210c <__pow5mult>:
 801210c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012110:	4615      	mov	r5, r2
 8012112:	f012 0203 	ands.w	r2, r2, #3
 8012116:	4606      	mov	r6, r0
 8012118:	460f      	mov	r7, r1
 801211a:	d007      	beq.n	801212c <__pow5mult+0x20>
 801211c:	4c25      	ldr	r4, [pc, #148]	; (80121b4 <__pow5mult+0xa8>)
 801211e:	3a01      	subs	r2, #1
 8012120:	2300      	movs	r3, #0
 8012122:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012126:	f7ff fe51 	bl	8011dcc <__multadd>
 801212a:	4607      	mov	r7, r0
 801212c:	10ad      	asrs	r5, r5, #2
 801212e:	d03d      	beq.n	80121ac <__pow5mult+0xa0>
 8012130:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8012132:	b97c      	cbnz	r4, 8012154 <__pow5mult+0x48>
 8012134:	2010      	movs	r0, #16
 8012136:	f7fc fef3 	bl	800ef20 <malloc>
 801213a:	4602      	mov	r2, r0
 801213c:	6270      	str	r0, [r6, #36]	; 0x24
 801213e:	b928      	cbnz	r0, 801214c <__pow5mult+0x40>
 8012140:	4b1d      	ldr	r3, [pc, #116]	; (80121b8 <__pow5mult+0xac>)
 8012142:	481e      	ldr	r0, [pc, #120]	; (80121bc <__pow5mult+0xb0>)
 8012144:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012148:	f000 fc64 	bl	8012a14 <__assert_func>
 801214c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012150:	6004      	str	r4, [r0, #0]
 8012152:	60c4      	str	r4, [r0, #12]
 8012154:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012158:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801215c:	b94c      	cbnz	r4, 8012172 <__pow5mult+0x66>
 801215e:	f240 2171 	movw	r1, #625	; 0x271
 8012162:	4630      	mov	r0, r6
 8012164:	f7ff ff12 	bl	8011f8c <__i2b>
 8012168:	2300      	movs	r3, #0
 801216a:	f8c8 0008 	str.w	r0, [r8, #8]
 801216e:	4604      	mov	r4, r0
 8012170:	6003      	str	r3, [r0, #0]
 8012172:	f04f 0900 	mov.w	r9, #0
 8012176:	07eb      	lsls	r3, r5, #31
 8012178:	d50a      	bpl.n	8012190 <__pow5mult+0x84>
 801217a:	4639      	mov	r1, r7
 801217c:	4622      	mov	r2, r4
 801217e:	4630      	mov	r0, r6
 8012180:	f7ff ff1a 	bl	8011fb8 <__multiply>
 8012184:	4639      	mov	r1, r7
 8012186:	4680      	mov	r8, r0
 8012188:	4630      	mov	r0, r6
 801218a:	f7ff fdfd 	bl	8011d88 <_Bfree>
 801218e:	4647      	mov	r7, r8
 8012190:	106d      	asrs	r5, r5, #1
 8012192:	d00b      	beq.n	80121ac <__pow5mult+0xa0>
 8012194:	6820      	ldr	r0, [r4, #0]
 8012196:	b938      	cbnz	r0, 80121a8 <__pow5mult+0x9c>
 8012198:	4622      	mov	r2, r4
 801219a:	4621      	mov	r1, r4
 801219c:	4630      	mov	r0, r6
 801219e:	f7ff ff0b 	bl	8011fb8 <__multiply>
 80121a2:	6020      	str	r0, [r4, #0]
 80121a4:	f8c0 9000 	str.w	r9, [r0]
 80121a8:	4604      	mov	r4, r0
 80121aa:	e7e4      	b.n	8012176 <__pow5mult+0x6a>
 80121ac:	4638      	mov	r0, r7
 80121ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80121b2:	bf00      	nop
 80121b4:	08014f90 	.word	0x08014f90
 80121b8:	08014d45 	.word	0x08014d45
 80121bc:	08014e44 	.word	0x08014e44

080121c0 <__lshift>:
 80121c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80121c4:	460c      	mov	r4, r1
 80121c6:	6849      	ldr	r1, [r1, #4]
 80121c8:	6923      	ldr	r3, [r4, #16]
 80121ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80121ce:	68a3      	ldr	r3, [r4, #8]
 80121d0:	4607      	mov	r7, r0
 80121d2:	4691      	mov	r9, r2
 80121d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80121d8:	f108 0601 	add.w	r6, r8, #1
 80121dc:	42b3      	cmp	r3, r6
 80121de:	db0b      	blt.n	80121f8 <__lshift+0x38>
 80121e0:	4638      	mov	r0, r7
 80121e2:	f7ff fd91 	bl	8011d08 <_Balloc>
 80121e6:	4605      	mov	r5, r0
 80121e8:	b948      	cbnz	r0, 80121fe <__lshift+0x3e>
 80121ea:	4602      	mov	r2, r0
 80121ec:	4b2a      	ldr	r3, [pc, #168]	; (8012298 <__lshift+0xd8>)
 80121ee:	482b      	ldr	r0, [pc, #172]	; (801229c <__lshift+0xdc>)
 80121f0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80121f4:	f000 fc0e 	bl	8012a14 <__assert_func>
 80121f8:	3101      	adds	r1, #1
 80121fa:	005b      	lsls	r3, r3, #1
 80121fc:	e7ee      	b.n	80121dc <__lshift+0x1c>
 80121fe:	2300      	movs	r3, #0
 8012200:	f100 0114 	add.w	r1, r0, #20
 8012204:	f100 0210 	add.w	r2, r0, #16
 8012208:	4618      	mov	r0, r3
 801220a:	4553      	cmp	r3, sl
 801220c:	db37      	blt.n	801227e <__lshift+0xbe>
 801220e:	6920      	ldr	r0, [r4, #16]
 8012210:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012214:	f104 0314 	add.w	r3, r4, #20
 8012218:	f019 091f 	ands.w	r9, r9, #31
 801221c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012220:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8012224:	d02f      	beq.n	8012286 <__lshift+0xc6>
 8012226:	f1c9 0e20 	rsb	lr, r9, #32
 801222a:	468a      	mov	sl, r1
 801222c:	f04f 0c00 	mov.w	ip, #0
 8012230:	681a      	ldr	r2, [r3, #0]
 8012232:	fa02 f209 	lsl.w	r2, r2, r9
 8012236:	ea42 020c 	orr.w	r2, r2, ip
 801223a:	f84a 2b04 	str.w	r2, [sl], #4
 801223e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012242:	4298      	cmp	r0, r3
 8012244:	fa22 fc0e 	lsr.w	ip, r2, lr
 8012248:	d8f2      	bhi.n	8012230 <__lshift+0x70>
 801224a:	1b03      	subs	r3, r0, r4
 801224c:	3b15      	subs	r3, #21
 801224e:	f023 0303 	bic.w	r3, r3, #3
 8012252:	3304      	adds	r3, #4
 8012254:	f104 0215 	add.w	r2, r4, #21
 8012258:	4290      	cmp	r0, r2
 801225a:	bf38      	it	cc
 801225c:	2304      	movcc	r3, #4
 801225e:	f841 c003 	str.w	ip, [r1, r3]
 8012262:	f1bc 0f00 	cmp.w	ip, #0
 8012266:	d001      	beq.n	801226c <__lshift+0xac>
 8012268:	f108 0602 	add.w	r6, r8, #2
 801226c:	3e01      	subs	r6, #1
 801226e:	4638      	mov	r0, r7
 8012270:	612e      	str	r6, [r5, #16]
 8012272:	4621      	mov	r1, r4
 8012274:	f7ff fd88 	bl	8011d88 <_Bfree>
 8012278:	4628      	mov	r0, r5
 801227a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801227e:	f842 0f04 	str.w	r0, [r2, #4]!
 8012282:	3301      	adds	r3, #1
 8012284:	e7c1      	b.n	801220a <__lshift+0x4a>
 8012286:	3904      	subs	r1, #4
 8012288:	f853 2b04 	ldr.w	r2, [r3], #4
 801228c:	f841 2f04 	str.w	r2, [r1, #4]!
 8012290:	4298      	cmp	r0, r3
 8012292:	d8f9      	bhi.n	8012288 <__lshift+0xc8>
 8012294:	e7ea      	b.n	801226c <__lshift+0xac>
 8012296:	bf00      	nop
 8012298:	08014db7 	.word	0x08014db7
 801229c:	08014e44 	.word	0x08014e44

080122a0 <__mcmp>:
 80122a0:	b530      	push	{r4, r5, lr}
 80122a2:	6902      	ldr	r2, [r0, #16]
 80122a4:	690c      	ldr	r4, [r1, #16]
 80122a6:	1b12      	subs	r2, r2, r4
 80122a8:	d10e      	bne.n	80122c8 <__mcmp+0x28>
 80122aa:	f100 0314 	add.w	r3, r0, #20
 80122ae:	3114      	adds	r1, #20
 80122b0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80122b4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80122b8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80122bc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80122c0:	42a5      	cmp	r5, r4
 80122c2:	d003      	beq.n	80122cc <__mcmp+0x2c>
 80122c4:	d305      	bcc.n	80122d2 <__mcmp+0x32>
 80122c6:	2201      	movs	r2, #1
 80122c8:	4610      	mov	r0, r2
 80122ca:	bd30      	pop	{r4, r5, pc}
 80122cc:	4283      	cmp	r3, r0
 80122ce:	d3f3      	bcc.n	80122b8 <__mcmp+0x18>
 80122d0:	e7fa      	b.n	80122c8 <__mcmp+0x28>
 80122d2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80122d6:	e7f7      	b.n	80122c8 <__mcmp+0x28>

080122d8 <__mdiff>:
 80122d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122dc:	460c      	mov	r4, r1
 80122de:	4606      	mov	r6, r0
 80122e0:	4611      	mov	r1, r2
 80122e2:	4620      	mov	r0, r4
 80122e4:	4690      	mov	r8, r2
 80122e6:	f7ff ffdb 	bl	80122a0 <__mcmp>
 80122ea:	1e05      	subs	r5, r0, #0
 80122ec:	d110      	bne.n	8012310 <__mdiff+0x38>
 80122ee:	4629      	mov	r1, r5
 80122f0:	4630      	mov	r0, r6
 80122f2:	f7ff fd09 	bl	8011d08 <_Balloc>
 80122f6:	b930      	cbnz	r0, 8012306 <__mdiff+0x2e>
 80122f8:	4b3a      	ldr	r3, [pc, #232]	; (80123e4 <__mdiff+0x10c>)
 80122fa:	4602      	mov	r2, r0
 80122fc:	f240 2132 	movw	r1, #562	; 0x232
 8012300:	4839      	ldr	r0, [pc, #228]	; (80123e8 <__mdiff+0x110>)
 8012302:	f000 fb87 	bl	8012a14 <__assert_func>
 8012306:	2301      	movs	r3, #1
 8012308:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801230c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012310:	bfa4      	itt	ge
 8012312:	4643      	movge	r3, r8
 8012314:	46a0      	movge	r8, r4
 8012316:	4630      	mov	r0, r6
 8012318:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801231c:	bfa6      	itte	ge
 801231e:	461c      	movge	r4, r3
 8012320:	2500      	movge	r5, #0
 8012322:	2501      	movlt	r5, #1
 8012324:	f7ff fcf0 	bl	8011d08 <_Balloc>
 8012328:	b920      	cbnz	r0, 8012334 <__mdiff+0x5c>
 801232a:	4b2e      	ldr	r3, [pc, #184]	; (80123e4 <__mdiff+0x10c>)
 801232c:	4602      	mov	r2, r0
 801232e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012332:	e7e5      	b.n	8012300 <__mdiff+0x28>
 8012334:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8012338:	6926      	ldr	r6, [r4, #16]
 801233a:	60c5      	str	r5, [r0, #12]
 801233c:	f104 0914 	add.w	r9, r4, #20
 8012340:	f108 0514 	add.w	r5, r8, #20
 8012344:	f100 0e14 	add.w	lr, r0, #20
 8012348:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801234c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8012350:	f108 0210 	add.w	r2, r8, #16
 8012354:	46f2      	mov	sl, lr
 8012356:	2100      	movs	r1, #0
 8012358:	f859 3b04 	ldr.w	r3, [r9], #4
 801235c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012360:	fa1f f883 	uxth.w	r8, r3
 8012364:	fa11 f18b 	uxtah	r1, r1, fp
 8012368:	0c1b      	lsrs	r3, r3, #16
 801236a:	eba1 0808 	sub.w	r8, r1, r8
 801236e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012372:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012376:	fa1f f888 	uxth.w	r8, r8
 801237a:	1419      	asrs	r1, r3, #16
 801237c:	454e      	cmp	r6, r9
 801237e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012382:	f84a 3b04 	str.w	r3, [sl], #4
 8012386:	d8e7      	bhi.n	8012358 <__mdiff+0x80>
 8012388:	1b33      	subs	r3, r6, r4
 801238a:	3b15      	subs	r3, #21
 801238c:	f023 0303 	bic.w	r3, r3, #3
 8012390:	3304      	adds	r3, #4
 8012392:	3415      	adds	r4, #21
 8012394:	42a6      	cmp	r6, r4
 8012396:	bf38      	it	cc
 8012398:	2304      	movcc	r3, #4
 801239a:	441d      	add	r5, r3
 801239c:	4473      	add	r3, lr
 801239e:	469e      	mov	lr, r3
 80123a0:	462e      	mov	r6, r5
 80123a2:	4566      	cmp	r6, ip
 80123a4:	d30e      	bcc.n	80123c4 <__mdiff+0xec>
 80123a6:	f10c 0203 	add.w	r2, ip, #3
 80123aa:	1b52      	subs	r2, r2, r5
 80123ac:	f022 0203 	bic.w	r2, r2, #3
 80123b0:	3d03      	subs	r5, #3
 80123b2:	45ac      	cmp	ip, r5
 80123b4:	bf38      	it	cc
 80123b6:	2200      	movcc	r2, #0
 80123b8:	441a      	add	r2, r3
 80123ba:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80123be:	b17b      	cbz	r3, 80123e0 <__mdiff+0x108>
 80123c0:	6107      	str	r7, [r0, #16]
 80123c2:	e7a3      	b.n	801230c <__mdiff+0x34>
 80123c4:	f856 8b04 	ldr.w	r8, [r6], #4
 80123c8:	fa11 f288 	uxtah	r2, r1, r8
 80123cc:	1414      	asrs	r4, r2, #16
 80123ce:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80123d2:	b292      	uxth	r2, r2
 80123d4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80123d8:	f84e 2b04 	str.w	r2, [lr], #4
 80123dc:	1421      	asrs	r1, r4, #16
 80123de:	e7e0      	b.n	80123a2 <__mdiff+0xca>
 80123e0:	3f01      	subs	r7, #1
 80123e2:	e7ea      	b.n	80123ba <__mdiff+0xe2>
 80123e4:	08014db7 	.word	0x08014db7
 80123e8:	08014e44 	.word	0x08014e44

080123ec <__ulp>:
 80123ec:	b082      	sub	sp, #8
 80123ee:	ed8d 0b00 	vstr	d0, [sp]
 80123f2:	9b01      	ldr	r3, [sp, #4]
 80123f4:	4912      	ldr	r1, [pc, #72]	; (8012440 <__ulp+0x54>)
 80123f6:	4019      	ands	r1, r3
 80123f8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80123fc:	2900      	cmp	r1, #0
 80123fe:	dd05      	ble.n	801240c <__ulp+0x20>
 8012400:	2200      	movs	r2, #0
 8012402:	460b      	mov	r3, r1
 8012404:	ec43 2b10 	vmov	d0, r2, r3
 8012408:	b002      	add	sp, #8
 801240a:	4770      	bx	lr
 801240c:	4249      	negs	r1, r1
 801240e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8012412:	ea4f 5021 	mov.w	r0, r1, asr #20
 8012416:	f04f 0200 	mov.w	r2, #0
 801241a:	f04f 0300 	mov.w	r3, #0
 801241e:	da04      	bge.n	801242a <__ulp+0x3e>
 8012420:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8012424:	fa41 f300 	asr.w	r3, r1, r0
 8012428:	e7ec      	b.n	8012404 <__ulp+0x18>
 801242a:	f1a0 0114 	sub.w	r1, r0, #20
 801242e:	291e      	cmp	r1, #30
 8012430:	bfda      	itte	le
 8012432:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8012436:	fa20 f101 	lsrle.w	r1, r0, r1
 801243a:	2101      	movgt	r1, #1
 801243c:	460a      	mov	r2, r1
 801243e:	e7e1      	b.n	8012404 <__ulp+0x18>
 8012440:	7ff00000 	.word	0x7ff00000

08012444 <__b2d>:
 8012444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012446:	6905      	ldr	r5, [r0, #16]
 8012448:	f100 0714 	add.w	r7, r0, #20
 801244c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8012450:	1f2e      	subs	r6, r5, #4
 8012452:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8012456:	4620      	mov	r0, r4
 8012458:	f7ff fd48 	bl	8011eec <__hi0bits>
 801245c:	f1c0 0320 	rsb	r3, r0, #32
 8012460:	280a      	cmp	r0, #10
 8012462:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80124e0 <__b2d+0x9c>
 8012466:	600b      	str	r3, [r1, #0]
 8012468:	dc14      	bgt.n	8012494 <__b2d+0x50>
 801246a:	f1c0 0e0b 	rsb	lr, r0, #11
 801246e:	fa24 f10e 	lsr.w	r1, r4, lr
 8012472:	42b7      	cmp	r7, r6
 8012474:	ea41 030c 	orr.w	r3, r1, ip
 8012478:	bf34      	ite	cc
 801247a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801247e:	2100      	movcs	r1, #0
 8012480:	3015      	adds	r0, #21
 8012482:	fa04 f000 	lsl.w	r0, r4, r0
 8012486:	fa21 f10e 	lsr.w	r1, r1, lr
 801248a:	ea40 0201 	orr.w	r2, r0, r1
 801248e:	ec43 2b10 	vmov	d0, r2, r3
 8012492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012494:	42b7      	cmp	r7, r6
 8012496:	bf3a      	itte	cc
 8012498:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801249c:	f1a5 0608 	subcc.w	r6, r5, #8
 80124a0:	2100      	movcs	r1, #0
 80124a2:	380b      	subs	r0, #11
 80124a4:	d017      	beq.n	80124d6 <__b2d+0x92>
 80124a6:	f1c0 0c20 	rsb	ip, r0, #32
 80124aa:	fa04 f500 	lsl.w	r5, r4, r0
 80124ae:	42be      	cmp	r6, r7
 80124b0:	fa21 f40c 	lsr.w	r4, r1, ip
 80124b4:	ea45 0504 	orr.w	r5, r5, r4
 80124b8:	bf8c      	ite	hi
 80124ba:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80124be:	2400      	movls	r4, #0
 80124c0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80124c4:	fa01 f000 	lsl.w	r0, r1, r0
 80124c8:	fa24 f40c 	lsr.w	r4, r4, ip
 80124cc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80124d0:	ea40 0204 	orr.w	r2, r0, r4
 80124d4:	e7db      	b.n	801248e <__b2d+0x4a>
 80124d6:	ea44 030c 	orr.w	r3, r4, ip
 80124da:	460a      	mov	r2, r1
 80124dc:	e7d7      	b.n	801248e <__b2d+0x4a>
 80124de:	bf00      	nop
 80124e0:	3ff00000 	.word	0x3ff00000

080124e4 <__d2b>:
 80124e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80124e8:	4689      	mov	r9, r1
 80124ea:	2101      	movs	r1, #1
 80124ec:	ec57 6b10 	vmov	r6, r7, d0
 80124f0:	4690      	mov	r8, r2
 80124f2:	f7ff fc09 	bl	8011d08 <_Balloc>
 80124f6:	4604      	mov	r4, r0
 80124f8:	b930      	cbnz	r0, 8012508 <__d2b+0x24>
 80124fa:	4602      	mov	r2, r0
 80124fc:	4b25      	ldr	r3, [pc, #148]	; (8012594 <__d2b+0xb0>)
 80124fe:	4826      	ldr	r0, [pc, #152]	; (8012598 <__d2b+0xb4>)
 8012500:	f240 310a 	movw	r1, #778	; 0x30a
 8012504:	f000 fa86 	bl	8012a14 <__assert_func>
 8012508:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801250c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012510:	bb35      	cbnz	r5, 8012560 <__d2b+0x7c>
 8012512:	2e00      	cmp	r6, #0
 8012514:	9301      	str	r3, [sp, #4]
 8012516:	d028      	beq.n	801256a <__d2b+0x86>
 8012518:	4668      	mov	r0, sp
 801251a:	9600      	str	r6, [sp, #0]
 801251c:	f7ff fd06 	bl	8011f2c <__lo0bits>
 8012520:	9900      	ldr	r1, [sp, #0]
 8012522:	b300      	cbz	r0, 8012566 <__d2b+0x82>
 8012524:	9a01      	ldr	r2, [sp, #4]
 8012526:	f1c0 0320 	rsb	r3, r0, #32
 801252a:	fa02 f303 	lsl.w	r3, r2, r3
 801252e:	430b      	orrs	r3, r1
 8012530:	40c2      	lsrs	r2, r0
 8012532:	6163      	str	r3, [r4, #20]
 8012534:	9201      	str	r2, [sp, #4]
 8012536:	9b01      	ldr	r3, [sp, #4]
 8012538:	61a3      	str	r3, [r4, #24]
 801253a:	2b00      	cmp	r3, #0
 801253c:	bf14      	ite	ne
 801253e:	2202      	movne	r2, #2
 8012540:	2201      	moveq	r2, #1
 8012542:	6122      	str	r2, [r4, #16]
 8012544:	b1d5      	cbz	r5, 801257c <__d2b+0x98>
 8012546:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801254a:	4405      	add	r5, r0
 801254c:	f8c9 5000 	str.w	r5, [r9]
 8012550:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012554:	f8c8 0000 	str.w	r0, [r8]
 8012558:	4620      	mov	r0, r4
 801255a:	b003      	add	sp, #12
 801255c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012560:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012564:	e7d5      	b.n	8012512 <__d2b+0x2e>
 8012566:	6161      	str	r1, [r4, #20]
 8012568:	e7e5      	b.n	8012536 <__d2b+0x52>
 801256a:	a801      	add	r0, sp, #4
 801256c:	f7ff fcde 	bl	8011f2c <__lo0bits>
 8012570:	9b01      	ldr	r3, [sp, #4]
 8012572:	6163      	str	r3, [r4, #20]
 8012574:	2201      	movs	r2, #1
 8012576:	6122      	str	r2, [r4, #16]
 8012578:	3020      	adds	r0, #32
 801257a:	e7e3      	b.n	8012544 <__d2b+0x60>
 801257c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012580:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012584:	f8c9 0000 	str.w	r0, [r9]
 8012588:	6918      	ldr	r0, [r3, #16]
 801258a:	f7ff fcaf 	bl	8011eec <__hi0bits>
 801258e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012592:	e7df      	b.n	8012554 <__d2b+0x70>
 8012594:	08014db7 	.word	0x08014db7
 8012598:	08014e44 	.word	0x08014e44

0801259c <__ratio>:
 801259c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125a0:	4688      	mov	r8, r1
 80125a2:	4669      	mov	r1, sp
 80125a4:	4681      	mov	r9, r0
 80125a6:	f7ff ff4d 	bl	8012444 <__b2d>
 80125aa:	a901      	add	r1, sp, #4
 80125ac:	4640      	mov	r0, r8
 80125ae:	ec55 4b10 	vmov	r4, r5, d0
 80125b2:	f7ff ff47 	bl	8012444 <__b2d>
 80125b6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80125ba:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80125be:	eba3 0c02 	sub.w	ip, r3, r2
 80125c2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80125c6:	1a9b      	subs	r3, r3, r2
 80125c8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80125cc:	ec51 0b10 	vmov	r0, r1, d0
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	bfd6      	itet	le
 80125d4:	460a      	movle	r2, r1
 80125d6:	462a      	movgt	r2, r5
 80125d8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80125dc:	468b      	mov	fp, r1
 80125de:	462f      	mov	r7, r5
 80125e0:	bfd4      	ite	le
 80125e2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80125e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80125ea:	4620      	mov	r0, r4
 80125ec:	ee10 2a10 	vmov	r2, s0
 80125f0:	465b      	mov	r3, fp
 80125f2:	4639      	mov	r1, r7
 80125f4:	f7ee f92a 	bl	800084c <__aeabi_ddiv>
 80125f8:	ec41 0b10 	vmov	d0, r0, r1
 80125fc:	b003      	add	sp, #12
 80125fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012602 <__copybits>:
 8012602:	3901      	subs	r1, #1
 8012604:	b570      	push	{r4, r5, r6, lr}
 8012606:	1149      	asrs	r1, r1, #5
 8012608:	6914      	ldr	r4, [r2, #16]
 801260a:	3101      	adds	r1, #1
 801260c:	f102 0314 	add.w	r3, r2, #20
 8012610:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012614:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012618:	1f05      	subs	r5, r0, #4
 801261a:	42a3      	cmp	r3, r4
 801261c:	d30c      	bcc.n	8012638 <__copybits+0x36>
 801261e:	1aa3      	subs	r3, r4, r2
 8012620:	3b11      	subs	r3, #17
 8012622:	f023 0303 	bic.w	r3, r3, #3
 8012626:	3211      	adds	r2, #17
 8012628:	42a2      	cmp	r2, r4
 801262a:	bf88      	it	hi
 801262c:	2300      	movhi	r3, #0
 801262e:	4418      	add	r0, r3
 8012630:	2300      	movs	r3, #0
 8012632:	4288      	cmp	r0, r1
 8012634:	d305      	bcc.n	8012642 <__copybits+0x40>
 8012636:	bd70      	pop	{r4, r5, r6, pc}
 8012638:	f853 6b04 	ldr.w	r6, [r3], #4
 801263c:	f845 6f04 	str.w	r6, [r5, #4]!
 8012640:	e7eb      	b.n	801261a <__copybits+0x18>
 8012642:	f840 3b04 	str.w	r3, [r0], #4
 8012646:	e7f4      	b.n	8012632 <__copybits+0x30>

08012648 <__any_on>:
 8012648:	f100 0214 	add.w	r2, r0, #20
 801264c:	6900      	ldr	r0, [r0, #16]
 801264e:	114b      	asrs	r3, r1, #5
 8012650:	4298      	cmp	r0, r3
 8012652:	b510      	push	{r4, lr}
 8012654:	db11      	blt.n	801267a <__any_on+0x32>
 8012656:	dd0a      	ble.n	801266e <__any_on+0x26>
 8012658:	f011 011f 	ands.w	r1, r1, #31
 801265c:	d007      	beq.n	801266e <__any_on+0x26>
 801265e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012662:	fa24 f001 	lsr.w	r0, r4, r1
 8012666:	fa00 f101 	lsl.w	r1, r0, r1
 801266a:	428c      	cmp	r4, r1
 801266c:	d10b      	bne.n	8012686 <__any_on+0x3e>
 801266e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012672:	4293      	cmp	r3, r2
 8012674:	d803      	bhi.n	801267e <__any_on+0x36>
 8012676:	2000      	movs	r0, #0
 8012678:	bd10      	pop	{r4, pc}
 801267a:	4603      	mov	r3, r0
 801267c:	e7f7      	b.n	801266e <__any_on+0x26>
 801267e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012682:	2900      	cmp	r1, #0
 8012684:	d0f5      	beq.n	8012672 <__any_on+0x2a>
 8012686:	2001      	movs	r0, #1
 8012688:	e7f6      	b.n	8012678 <__any_on+0x30>

0801268a <__ssputs_r>:
 801268a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801268e:	688e      	ldr	r6, [r1, #8]
 8012690:	429e      	cmp	r6, r3
 8012692:	4682      	mov	sl, r0
 8012694:	460c      	mov	r4, r1
 8012696:	4690      	mov	r8, r2
 8012698:	461f      	mov	r7, r3
 801269a:	d838      	bhi.n	801270e <__ssputs_r+0x84>
 801269c:	898a      	ldrh	r2, [r1, #12]
 801269e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80126a2:	d032      	beq.n	801270a <__ssputs_r+0x80>
 80126a4:	6825      	ldr	r5, [r4, #0]
 80126a6:	6909      	ldr	r1, [r1, #16]
 80126a8:	eba5 0901 	sub.w	r9, r5, r1
 80126ac:	6965      	ldr	r5, [r4, #20]
 80126ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80126b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80126b6:	3301      	adds	r3, #1
 80126b8:	444b      	add	r3, r9
 80126ba:	106d      	asrs	r5, r5, #1
 80126bc:	429d      	cmp	r5, r3
 80126be:	bf38      	it	cc
 80126c0:	461d      	movcc	r5, r3
 80126c2:	0553      	lsls	r3, r2, #21
 80126c4:	d531      	bpl.n	801272a <__ssputs_r+0xa0>
 80126c6:	4629      	mov	r1, r5
 80126c8:	f7fc fcd2 	bl	800f070 <_malloc_r>
 80126cc:	4606      	mov	r6, r0
 80126ce:	b950      	cbnz	r0, 80126e6 <__ssputs_r+0x5c>
 80126d0:	230c      	movs	r3, #12
 80126d2:	f8ca 3000 	str.w	r3, [sl]
 80126d6:	89a3      	ldrh	r3, [r4, #12]
 80126d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80126dc:	81a3      	strh	r3, [r4, #12]
 80126de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80126e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80126e6:	6921      	ldr	r1, [r4, #16]
 80126e8:	464a      	mov	r2, r9
 80126ea:	f7fc fc29 	bl	800ef40 <memcpy>
 80126ee:	89a3      	ldrh	r3, [r4, #12]
 80126f0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80126f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80126f8:	81a3      	strh	r3, [r4, #12]
 80126fa:	6126      	str	r6, [r4, #16]
 80126fc:	6165      	str	r5, [r4, #20]
 80126fe:	444e      	add	r6, r9
 8012700:	eba5 0509 	sub.w	r5, r5, r9
 8012704:	6026      	str	r6, [r4, #0]
 8012706:	60a5      	str	r5, [r4, #8]
 8012708:	463e      	mov	r6, r7
 801270a:	42be      	cmp	r6, r7
 801270c:	d900      	bls.n	8012710 <__ssputs_r+0x86>
 801270e:	463e      	mov	r6, r7
 8012710:	6820      	ldr	r0, [r4, #0]
 8012712:	4632      	mov	r2, r6
 8012714:	4641      	mov	r1, r8
 8012716:	f000 f9cf 	bl	8012ab8 <memmove>
 801271a:	68a3      	ldr	r3, [r4, #8]
 801271c:	1b9b      	subs	r3, r3, r6
 801271e:	60a3      	str	r3, [r4, #8]
 8012720:	6823      	ldr	r3, [r4, #0]
 8012722:	4433      	add	r3, r6
 8012724:	6023      	str	r3, [r4, #0]
 8012726:	2000      	movs	r0, #0
 8012728:	e7db      	b.n	80126e2 <__ssputs_r+0x58>
 801272a:	462a      	mov	r2, r5
 801272c:	f000 f9de 	bl	8012aec <_realloc_r>
 8012730:	4606      	mov	r6, r0
 8012732:	2800      	cmp	r0, #0
 8012734:	d1e1      	bne.n	80126fa <__ssputs_r+0x70>
 8012736:	6921      	ldr	r1, [r4, #16]
 8012738:	4650      	mov	r0, sl
 801273a:	f7fc fc2d 	bl	800ef98 <_free_r>
 801273e:	e7c7      	b.n	80126d0 <__ssputs_r+0x46>

08012740 <_svfiprintf_r>:
 8012740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012744:	4698      	mov	r8, r3
 8012746:	898b      	ldrh	r3, [r1, #12]
 8012748:	061b      	lsls	r3, r3, #24
 801274a:	b09d      	sub	sp, #116	; 0x74
 801274c:	4607      	mov	r7, r0
 801274e:	460d      	mov	r5, r1
 8012750:	4614      	mov	r4, r2
 8012752:	d50e      	bpl.n	8012772 <_svfiprintf_r+0x32>
 8012754:	690b      	ldr	r3, [r1, #16]
 8012756:	b963      	cbnz	r3, 8012772 <_svfiprintf_r+0x32>
 8012758:	2140      	movs	r1, #64	; 0x40
 801275a:	f7fc fc89 	bl	800f070 <_malloc_r>
 801275e:	6028      	str	r0, [r5, #0]
 8012760:	6128      	str	r0, [r5, #16]
 8012762:	b920      	cbnz	r0, 801276e <_svfiprintf_r+0x2e>
 8012764:	230c      	movs	r3, #12
 8012766:	603b      	str	r3, [r7, #0]
 8012768:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801276c:	e0d1      	b.n	8012912 <_svfiprintf_r+0x1d2>
 801276e:	2340      	movs	r3, #64	; 0x40
 8012770:	616b      	str	r3, [r5, #20]
 8012772:	2300      	movs	r3, #0
 8012774:	9309      	str	r3, [sp, #36]	; 0x24
 8012776:	2320      	movs	r3, #32
 8012778:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801277c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012780:	2330      	movs	r3, #48	; 0x30
 8012782:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801292c <_svfiprintf_r+0x1ec>
 8012786:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801278a:	f04f 0901 	mov.w	r9, #1
 801278e:	4623      	mov	r3, r4
 8012790:	469a      	mov	sl, r3
 8012792:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012796:	b10a      	cbz	r2, 801279c <_svfiprintf_r+0x5c>
 8012798:	2a25      	cmp	r2, #37	; 0x25
 801279a:	d1f9      	bne.n	8012790 <_svfiprintf_r+0x50>
 801279c:	ebba 0b04 	subs.w	fp, sl, r4
 80127a0:	d00b      	beq.n	80127ba <_svfiprintf_r+0x7a>
 80127a2:	465b      	mov	r3, fp
 80127a4:	4622      	mov	r2, r4
 80127a6:	4629      	mov	r1, r5
 80127a8:	4638      	mov	r0, r7
 80127aa:	f7ff ff6e 	bl	801268a <__ssputs_r>
 80127ae:	3001      	adds	r0, #1
 80127b0:	f000 80aa 	beq.w	8012908 <_svfiprintf_r+0x1c8>
 80127b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80127b6:	445a      	add	r2, fp
 80127b8:	9209      	str	r2, [sp, #36]	; 0x24
 80127ba:	f89a 3000 	ldrb.w	r3, [sl]
 80127be:	2b00      	cmp	r3, #0
 80127c0:	f000 80a2 	beq.w	8012908 <_svfiprintf_r+0x1c8>
 80127c4:	2300      	movs	r3, #0
 80127c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80127ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80127ce:	f10a 0a01 	add.w	sl, sl, #1
 80127d2:	9304      	str	r3, [sp, #16]
 80127d4:	9307      	str	r3, [sp, #28]
 80127d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80127da:	931a      	str	r3, [sp, #104]	; 0x68
 80127dc:	4654      	mov	r4, sl
 80127de:	2205      	movs	r2, #5
 80127e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80127e4:	4851      	ldr	r0, [pc, #324]	; (801292c <_svfiprintf_r+0x1ec>)
 80127e6:	f7ed fcfb 	bl	80001e0 <memchr>
 80127ea:	9a04      	ldr	r2, [sp, #16]
 80127ec:	b9d8      	cbnz	r0, 8012826 <_svfiprintf_r+0xe6>
 80127ee:	06d0      	lsls	r0, r2, #27
 80127f0:	bf44      	itt	mi
 80127f2:	2320      	movmi	r3, #32
 80127f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80127f8:	0711      	lsls	r1, r2, #28
 80127fa:	bf44      	itt	mi
 80127fc:	232b      	movmi	r3, #43	; 0x2b
 80127fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012802:	f89a 3000 	ldrb.w	r3, [sl]
 8012806:	2b2a      	cmp	r3, #42	; 0x2a
 8012808:	d015      	beq.n	8012836 <_svfiprintf_r+0xf6>
 801280a:	9a07      	ldr	r2, [sp, #28]
 801280c:	4654      	mov	r4, sl
 801280e:	2000      	movs	r0, #0
 8012810:	f04f 0c0a 	mov.w	ip, #10
 8012814:	4621      	mov	r1, r4
 8012816:	f811 3b01 	ldrb.w	r3, [r1], #1
 801281a:	3b30      	subs	r3, #48	; 0x30
 801281c:	2b09      	cmp	r3, #9
 801281e:	d94e      	bls.n	80128be <_svfiprintf_r+0x17e>
 8012820:	b1b0      	cbz	r0, 8012850 <_svfiprintf_r+0x110>
 8012822:	9207      	str	r2, [sp, #28]
 8012824:	e014      	b.n	8012850 <_svfiprintf_r+0x110>
 8012826:	eba0 0308 	sub.w	r3, r0, r8
 801282a:	fa09 f303 	lsl.w	r3, r9, r3
 801282e:	4313      	orrs	r3, r2
 8012830:	9304      	str	r3, [sp, #16]
 8012832:	46a2      	mov	sl, r4
 8012834:	e7d2      	b.n	80127dc <_svfiprintf_r+0x9c>
 8012836:	9b03      	ldr	r3, [sp, #12]
 8012838:	1d19      	adds	r1, r3, #4
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	9103      	str	r1, [sp, #12]
 801283e:	2b00      	cmp	r3, #0
 8012840:	bfbb      	ittet	lt
 8012842:	425b      	neglt	r3, r3
 8012844:	f042 0202 	orrlt.w	r2, r2, #2
 8012848:	9307      	strge	r3, [sp, #28]
 801284a:	9307      	strlt	r3, [sp, #28]
 801284c:	bfb8      	it	lt
 801284e:	9204      	strlt	r2, [sp, #16]
 8012850:	7823      	ldrb	r3, [r4, #0]
 8012852:	2b2e      	cmp	r3, #46	; 0x2e
 8012854:	d10c      	bne.n	8012870 <_svfiprintf_r+0x130>
 8012856:	7863      	ldrb	r3, [r4, #1]
 8012858:	2b2a      	cmp	r3, #42	; 0x2a
 801285a:	d135      	bne.n	80128c8 <_svfiprintf_r+0x188>
 801285c:	9b03      	ldr	r3, [sp, #12]
 801285e:	1d1a      	adds	r2, r3, #4
 8012860:	681b      	ldr	r3, [r3, #0]
 8012862:	9203      	str	r2, [sp, #12]
 8012864:	2b00      	cmp	r3, #0
 8012866:	bfb8      	it	lt
 8012868:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801286c:	3402      	adds	r4, #2
 801286e:	9305      	str	r3, [sp, #20]
 8012870:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801293c <_svfiprintf_r+0x1fc>
 8012874:	7821      	ldrb	r1, [r4, #0]
 8012876:	2203      	movs	r2, #3
 8012878:	4650      	mov	r0, sl
 801287a:	f7ed fcb1 	bl	80001e0 <memchr>
 801287e:	b140      	cbz	r0, 8012892 <_svfiprintf_r+0x152>
 8012880:	2340      	movs	r3, #64	; 0x40
 8012882:	eba0 000a 	sub.w	r0, r0, sl
 8012886:	fa03 f000 	lsl.w	r0, r3, r0
 801288a:	9b04      	ldr	r3, [sp, #16]
 801288c:	4303      	orrs	r3, r0
 801288e:	3401      	adds	r4, #1
 8012890:	9304      	str	r3, [sp, #16]
 8012892:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012896:	4826      	ldr	r0, [pc, #152]	; (8012930 <_svfiprintf_r+0x1f0>)
 8012898:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801289c:	2206      	movs	r2, #6
 801289e:	f7ed fc9f 	bl	80001e0 <memchr>
 80128a2:	2800      	cmp	r0, #0
 80128a4:	d038      	beq.n	8012918 <_svfiprintf_r+0x1d8>
 80128a6:	4b23      	ldr	r3, [pc, #140]	; (8012934 <_svfiprintf_r+0x1f4>)
 80128a8:	bb1b      	cbnz	r3, 80128f2 <_svfiprintf_r+0x1b2>
 80128aa:	9b03      	ldr	r3, [sp, #12]
 80128ac:	3307      	adds	r3, #7
 80128ae:	f023 0307 	bic.w	r3, r3, #7
 80128b2:	3308      	adds	r3, #8
 80128b4:	9303      	str	r3, [sp, #12]
 80128b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80128b8:	4433      	add	r3, r6
 80128ba:	9309      	str	r3, [sp, #36]	; 0x24
 80128bc:	e767      	b.n	801278e <_svfiprintf_r+0x4e>
 80128be:	fb0c 3202 	mla	r2, ip, r2, r3
 80128c2:	460c      	mov	r4, r1
 80128c4:	2001      	movs	r0, #1
 80128c6:	e7a5      	b.n	8012814 <_svfiprintf_r+0xd4>
 80128c8:	2300      	movs	r3, #0
 80128ca:	3401      	adds	r4, #1
 80128cc:	9305      	str	r3, [sp, #20]
 80128ce:	4619      	mov	r1, r3
 80128d0:	f04f 0c0a 	mov.w	ip, #10
 80128d4:	4620      	mov	r0, r4
 80128d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80128da:	3a30      	subs	r2, #48	; 0x30
 80128dc:	2a09      	cmp	r2, #9
 80128de:	d903      	bls.n	80128e8 <_svfiprintf_r+0x1a8>
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d0c5      	beq.n	8012870 <_svfiprintf_r+0x130>
 80128e4:	9105      	str	r1, [sp, #20]
 80128e6:	e7c3      	b.n	8012870 <_svfiprintf_r+0x130>
 80128e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80128ec:	4604      	mov	r4, r0
 80128ee:	2301      	movs	r3, #1
 80128f0:	e7f0      	b.n	80128d4 <_svfiprintf_r+0x194>
 80128f2:	ab03      	add	r3, sp, #12
 80128f4:	9300      	str	r3, [sp, #0]
 80128f6:	462a      	mov	r2, r5
 80128f8:	4b0f      	ldr	r3, [pc, #60]	; (8012938 <_svfiprintf_r+0x1f8>)
 80128fa:	a904      	add	r1, sp, #16
 80128fc:	4638      	mov	r0, r7
 80128fe:	f7fc fccb 	bl	800f298 <_printf_float>
 8012902:	1c42      	adds	r2, r0, #1
 8012904:	4606      	mov	r6, r0
 8012906:	d1d6      	bne.n	80128b6 <_svfiprintf_r+0x176>
 8012908:	89ab      	ldrh	r3, [r5, #12]
 801290a:	065b      	lsls	r3, r3, #25
 801290c:	f53f af2c 	bmi.w	8012768 <_svfiprintf_r+0x28>
 8012910:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012912:	b01d      	add	sp, #116	; 0x74
 8012914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012918:	ab03      	add	r3, sp, #12
 801291a:	9300      	str	r3, [sp, #0]
 801291c:	462a      	mov	r2, r5
 801291e:	4b06      	ldr	r3, [pc, #24]	; (8012938 <_svfiprintf_r+0x1f8>)
 8012920:	a904      	add	r1, sp, #16
 8012922:	4638      	mov	r0, r7
 8012924:	f7fc ff5c 	bl	800f7e0 <_printf_i>
 8012928:	e7eb      	b.n	8012902 <_svfiprintf_r+0x1c2>
 801292a:	bf00      	nop
 801292c:	08014f9c 	.word	0x08014f9c
 8012930:	08014fa6 	.word	0x08014fa6
 8012934:	0800f299 	.word	0x0800f299
 8012938:	0801268b 	.word	0x0801268b
 801293c:	08014fa2 	.word	0x08014fa2

08012940 <nan>:
 8012940:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012948 <nan+0x8>
 8012944:	4770      	bx	lr
 8012946:	bf00      	nop
 8012948:	00000000 	.word	0x00000000
 801294c:	7ff80000 	.word	0x7ff80000

08012950 <__sread>:
 8012950:	b510      	push	{r4, lr}
 8012952:	460c      	mov	r4, r1
 8012954:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012958:	f000 fa50 	bl	8012dfc <_read_r>
 801295c:	2800      	cmp	r0, #0
 801295e:	bfab      	itete	ge
 8012960:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012962:	89a3      	ldrhlt	r3, [r4, #12]
 8012964:	181b      	addge	r3, r3, r0
 8012966:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801296a:	bfac      	ite	ge
 801296c:	6563      	strge	r3, [r4, #84]	; 0x54
 801296e:	81a3      	strhlt	r3, [r4, #12]
 8012970:	bd10      	pop	{r4, pc}

08012972 <__swrite>:
 8012972:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012976:	461f      	mov	r7, r3
 8012978:	898b      	ldrh	r3, [r1, #12]
 801297a:	05db      	lsls	r3, r3, #23
 801297c:	4605      	mov	r5, r0
 801297e:	460c      	mov	r4, r1
 8012980:	4616      	mov	r6, r2
 8012982:	d505      	bpl.n	8012990 <__swrite+0x1e>
 8012984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012988:	2302      	movs	r3, #2
 801298a:	2200      	movs	r2, #0
 801298c:	f000 f882 	bl	8012a94 <_lseek_r>
 8012990:	89a3      	ldrh	r3, [r4, #12]
 8012992:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012996:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801299a:	81a3      	strh	r3, [r4, #12]
 801299c:	4632      	mov	r2, r6
 801299e:	463b      	mov	r3, r7
 80129a0:	4628      	mov	r0, r5
 80129a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80129a6:	f000 b823 	b.w	80129f0 <_write_r>

080129aa <__sseek>:
 80129aa:	b510      	push	{r4, lr}
 80129ac:	460c      	mov	r4, r1
 80129ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80129b2:	f000 f86f 	bl	8012a94 <_lseek_r>
 80129b6:	1c43      	adds	r3, r0, #1
 80129b8:	89a3      	ldrh	r3, [r4, #12]
 80129ba:	bf15      	itete	ne
 80129bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80129be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80129c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80129c6:	81a3      	strheq	r3, [r4, #12]
 80129c8:	bf18      	it	ne
 80129ca:	81a3      	strhne	r3, [r4, #12]
 80129cc:	bd10      	pop	{r4, pc}

080129ce <__sclose>:
 80129ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80129d2:	f000 b83d 	b.w	8012a50 <_close_r>

080129d6 <__ascii_wctomb>:
 80129d6:	b149      	cbz	r1, 80129ec <__ascii_wctomb+0x16>
 80129d8:	2aff      	cmp	r2, #255	; 0xff
 80129da:	bf85      	ittet	hi
 80129dc:	238a      	movhi	r3, #138	; 0x8a
 80129de:	6003      	strhi	r3, [r0, #0]
 80129e0:	700a      	strbls	r2, [r1, #0]
 80129e2:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80129e6:	bf98      	it	ls
 80129e8:	2001      	movls	r0, #1
 80129ea:	4770      	bx	lr
 80129ec:	4608      	mov	r0, r1
 80129ee:	4770      	bx	lr

080129f0 <_write_r>:
 80129f0:	b538      	push	{r3, r4, r5, lr}
 80129f2:	4d07      	ldr	r5, [pc, #28]	; (8012a10 <_write_r+0x20>)
 80129f4:	4604      	mov	r4, r0
 80129f6:	4608      	mov	r0, r1
 80129f8:	4611      	mov	r1, r2
 80129fa:	2200      	movs	r2, #0
 80129fc:	602a      	str	r2, [r5, #0]
 80129fe:	461a      	mov	r2, r3
 8012a00:	f7f3 fbe9 	bl	80061d6 <_write>
 8012a04:	1c43      	adds	r3, r0, #1
 8012a06:	d102      	bne.n	8012a0e <_write_r+0x1e>
 8012a08:	682b      	ldr	r3, [r5, #0]
 8012a0a:	b103      	cbz	r3, 8012a0e <_write_r+0x1e>
 8012a0c:	6023      	str	r3, [r4, #0]
 8012a0e:	bd38      	pop	{r3, r4, r5, pc}
 8012a10:	200036e4 	.word	0x200036e4

08012a14 <__assert_func>:
 8012a14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012a16:	4614      	mov	r4, r2
 8012a18:	461a      	mov	r2, r3
 8012a1a:	4b09      	ldr	r3, [pc, #36]	; (8012a40 <__assert_func+0x2c>)
 8012a1c:	681b      	ldr	r3, [r3, #0]
 8012a1e:	4605      	mov	r5, r0
 8012a20:	68d8      	ldr	r0, [r3, #12]
 8012a22:	b14c      	cbz	r4, 8012a38 <__assert_func+0x24>
 8012a24:	4b07      	ldr	r3, [pc, #28]	; (8012a44 <__assert_func+0x30>)
 8012a26:	9100      	str	r1, [sp, #0]
 8012a28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012a2c:	4906      	ldr	r1, [pc, #24]	; (8012a48 <__assert_func+0x34>)
 8012a2e:	462b      	mov	r3, r5
 8012a30:	f000 f81e 	bl	8012a70 <fiprintf>
 8012a34:	f000 fab4 	bl	8012fa0 <abort>
 8012a38:	4b04      	ldr	r3, [pc, #16]	; (8012a4c <__assert_func+0x38>)
 8012a3a:	461c      	mov	r4, r3
 8012a3c:	e7f3      	b.n	8012a26 <__assert_func+0x12>
 8012a3e:	bf00      	nop
 8012a40:	20000244 	.word	0x20000244
 8012a44:	08014fad 	.word	0x08014fad
 8012a48:	08014fba 	.word	0x08014fba
 8012a4c:	08014fe8 	.word	0x08014fe8

08012a50 <_close_r>:
 8012a50:	b538      	push	{r3, r4, r5, lr}
 8012a52:	4d06      	ldr	r5, [pc, #24]	; (8012a6c <_close_r+0x1c>)
 8012a54:	2300      	movs	r3, #0
 8012a56:	4604      	mov	r4, r0
 8012a58:	4608      	mov	r0, r1
 8012a5a:	602b      	str	r3, [r5, #0]
 8012a5c:	f7f3 fbd7 	bl	800620e <_close>
 8012a60:	1c43      	adds	r3, r0, #1
 8012a62:	d102      	bne.n	8012a6a <_close_r+0x1a>
 8012a64:	682b      	ldr	r3, [r5, #0]
 8012a66:	b103      	cbz	r3, 8012a6a <_close_r+0x1a>
 8012a68:	6023      	str	r3, [r4, #0]
 8012a6a:	bd38      	pop	{r3, r4, r5, pc}
 8012a6c:	200036e4 	.word	0x200036e4

08012a70 <fiprintf>:
 8012a70:	b40e      	push	{r1, r2, r3}
 8012a72:	b503      	push	{r0, r1, lr}
 8012a74:	4601      	mov	r1, r0
 8012a76:	ab03      	add	r3, sp, #12
 8012a78:	4805      	ldr	r0, [pc, #20]	; (8012a90 <fiprintf+0x20>)
 8012a7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8012a7e:	6800      	ldr	r0, [r0, #0]
 8012a80:	9301      	str	r3, [sp, #4]
 8012a82:	f000 f88b 	bl	8012b9c <_vfiprintf_r>
 8012a86:	b002      	add	sp, #8
 8012a88:	f85d eb04 	ldr.w	lr, [sp], #4
 8012a8c:	b003      	add	sp, #12
 8012a8e:	4770      	bx	lr
 8012a90:	20000244 	.word	0x20000244

08012a94 <_lseek_r>:
 8012a94:	b538      	push	{r3, r4, r5, lr}
 8012a96:	4d07      	ldr	r5, [pc, #28]	; (8012ab4 <_lseek_r+0x20>)
 8012a98:	4604      	mov	r4, r0
 8012a9a:	4608      	mov	r0, r1
 8012a9c:	4611      	mov	r1, r2
 8012a9e:	2200      	movs	r2, #0
 8012aa0:	602a      	str	r2, [r5, #0]
 8012aa2:	461a      	mov	r2, r3
 8012aa4:	f7f3 fbda 	bl	800625c <_lseek>
 8012aa8:	1c43      	adds	r3, r0, #1
 8012aaa:	d102      	bne.n	8012ab2 <_lseek_r+0x1e>
 8012aac:	682b      	ldr	r3, [r5, #0]
 8012aae:	b103      	cbz	r3, 8012ab2 <_lseek_r+0x1e>
 8012ab0:	6023      	str	r3, [r4, #0]
 8012ab2:	bd38      	pop	{r3, r4, r5, pc}
 8012ab4:	200036e4 	.word	0x200036e4

08012ab8 <memmove>:
 8012ab8:	4288      	cmp	r0, r1
 8012aba:	b510      	push	{r4, lr}
 8012abc:	eb01 0402 	add.w	r4, r1, r2
 8012ac0:	d902      	bls.n	8012ac8 <memmove+0x10>
 8012ac2:	4284      	cmp	r4, r0
 8012ac4:	4623      	mov	r3, r4
 8012ac6:	d807      	bhi.n	8012ad8 <memmove+0x20>
 8012ac8:	1e43      	subs	r3, r0, #1
 8012aca:	42a1      	cmp	r1, r4
 8012acc:	d008      	beq.n	8012ae0 <memmove+0x28>
 8012ace:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012ad2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012ad6:	e7f8      	b.n	8012aca <memmove+0x12>
 8012ad8:	4402      	add	r2, r0
 8012ada:	4601      	mov	r1, r0
 8012adc:	428a      	cmp	r2, r1
 8012ade:	d100      	bne.n	8012ae2 <memmove+0x2a>
 8012ae0:	bd10      	pop	{r4, pc}
 8012ae2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012ae6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012aea:	e7f7      	b.n	8012adc <memmove+0x24>

08012aec <_realloc_r>:
 8012aec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012af0:	4680      	mov	r8, r0
 8012af2:	4614      	mov	r4, r2
 8012af4:	460e      	mov	r6, r1
 8012af6:	b921      	cbnz	r1, 8012b02 <_realloc_r+0x16>
 8012af8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012afc:	4611      	mov	r1, r2
 8012afe:	f7fc bab7 	b.w	800f070 <_malloc_r>
 8012b02:	b92a      	cbnz	r2, 8012b10 <_realloc_r+0x24>
 8012b04:	f7fc fa48 	bl	800ef98 <_free_r>
 8012b08:	4625      	mov	r5, r4
 8012b0a:	4628      	mov	r0, r5
 8012b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b10:	f000 fc6a 	bl	80133e8 <_malloc_usable_size_r>
 8012b14:	4284      	cmp	r4, r0
 8012b16:	4607      	mov	r7, r0
 8012b18:	d802      	bhi.n	8012b20 <_realloc_r+0x34>
 8012b1a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012b1e:	d812      	bhi.n	8012b46 <_realloc_r+0x5a>
 8012b20:	4621      	mov	r1, r4
 8012b22:	4640      	mov	r0, r8
 8012b24:	f7fc faa4 	bl	800f070 <_malloc_r>
 8012b28:	4605      	mov	r5, r0
 8012b2a:	2800      	cmp	r0, #0
 8012b2c:	d0ed      	beq.n	8012b0a <_realloc_r+0x1e>
 8012b2e:	42bc      	cmp	r4, r7
 8012b30:	4622      	mov	r2, r4
 8012b32:	4631      	mov	r1, r6
 8012b34:	bf28      	it	cs
 8012b36:	463a      	movcs	r2, r7
 8012b38:	f7fc fa02 	bl	800ef40 <memcpy>
 8012b3c:	4631      	mov	r1, r6
 8012b3e:	4640      	mov	r0, r8
 8012b40:	f7fc fa2a 	bl	800ef98 <_free_r>
 8012b44:	e7e1      	b.n	8012b0a <_realloc_r+0x1e>
 8012b46:	4635      	mov	r5, r6
 8012b48:	e7df      	b.n	8012b0a <_realloc_r+0x1e>

08012b4a <__sfputc_r>:
 8012b4a:	6893      	ldr	r3, [r2, #8]
 8012b4c:	3b01      	subs	r3, #1
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	b410      	push	{r4}
 8012b52:	6093      	str	r3, [r2, #8]
 8012b54:	da08      	bge.n	8012b68 <__sfputc_r+0x1e>
 8012b56:	6994      	ldr	r4, [r2, #24]
 8012b58:	42a3      	cmp	r3, r4
 8012b5a:	db01      	blt.n	8012b60 <__sfputc_r+0x16>
 8012b5c:	290a      	cmp	r1, #10
 8012b5e:	d103      	bne.n	8012b68 <__sfputc_r+0x1e>
 8012b60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012b64:	f000 b95c 	b.w	8012e20 <__swbuf_r>
 8012b68:	6813      	ldr	r3, [r2, #0]
 8012b6a:	1c58      	adds	r0, r3, #1
 8012b6c:	6010      	str	r0, [r2, #0]
 8012b6e:	7019      	strb	r1, [r3, #0]
 8012b70:	4608      	mov	r0, r1
 8012b72:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012b76:	4770      	bx	lr

08012b78 <__sfputs_r>:
 8012b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b7a:	4606      	mov	r6, r0
 8012b7c:	460f      	mov	r7, r1
 8012b7e:	4614      	mov	r4, r2
 8012b80:	18d5      	adds	r5, r2, r3
 8012b82:	42ac      	cmp	r4, r5
 8012b84:	d101      	bne.n	8012b8a <__sfputs_r+0x12>
 8012b86:	2000      	movs	r0, #0
 8012b88:	e007      	b.n	8012b9a <__sfputs_r+0x22>
 8012b8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b8e:	463a      	mov	r2, r7
 8012b90:	4630      	mov	r0, r6
 8012b92:	f7ff ffda 	bl	8012b4a <__sfputc_r>
 8012b96:	1c43      	adds	r3, r0, #1
 8012b98:	d1f3      	bne.n	8012b82 <__sfputs_r+0xa>
 8012b9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012b9c <_vfiprintf_r>:
 8012b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ba0:	460d      	mov	r5, r1
 8012ba2:	b09d      	sub	sp, #116	; 0x74
 8012ba4:	4614      	mov	r4, r2
 8012ba6:	4698      	mov	r8, r3
 8012ba8:	4606      	mov	r6, r0
 8012baa:	b118      	cbz	r0, 8012bb4 <_vfiprintf_r+0x18>
 8012bac:	6983      	ldr	r3, [r0, #24]
 8012bae:	b90b      	cbnz	r3, 8012bb4 <_vfiprintf_r+0x18>
 8012bb0:	f000 fb18 	bl	80131e4 <__sinit>
 8012bb4:	4b89      	ldr	r3, [pc, #548]	; (8012ddc <_vfiprintf_r+0x240>)
 8012bb6:	429d      	cmp	r5, r3
 8012bb8:	d11b      	bne.n	8012bf2 <_vfiprintf_r+0x56>
 8012bba:	6875      	ldr	r5, [r6, #4]
 8012bbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012bbe:	07d9      	lsls	r1, r3, #31
 8012bc0:	d405      	bmi.n	8012bce <_vfiprintf_r+0x32>
 8012bc2:	89ab      	ldrh	r3, [r5, #12]
 8012bc4:	059a      	lsls	r2, r3, #22
 8012bc6:	d402      	bmi.n	8012bce <_vfiprintf_r+0x32>
 8012bc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012bca:	f7ff f87c 	bl	8011cc6 <__retarget_lock_acquire_recursive>
 8012bce:	89ab      	ldrh	r3, [r5, #12]
 8012bd0:	071b      	lsls	r3, r3, #28
 8012bd2:	d501      	bpl.n	8012bd8 <_vfiprintf_r+0x3c>
 8012bd4:	692b      	ldr	r3, [r5, #16]
 8012bd6:	b9eb      	cbnz	r3, 8012c14 <_vfiprintf_r+0x78>
 8012bd8:	4629      	mov	r1, r5
 8012bda:	4630      	mov	r0, r6
 8012bdc:	f000 f972 	bl	8012ec4 <__swsetup_r>
 8012be0:	b1c0      	cbz	r0, 8012c14 <_vfiprintf_r+0x78>
 8012be2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012be4:	07dc      	lsls	r4, r3, #31
 8012be6:	d50e      	bpl.n	8012c06 <_vfiprintf_r+0x6a>
 8012be8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012bec:	b01d      	add	sp, #116	; 0x74
 8012bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bf2:	4b7b      	ldr	r3, [pc, #492]	; (8012de0 <_vfiprintf_r+0x244>)
 8012bf4:	429d      	cmp	r5, r3
 8012bf6:	d101      	bne.n	8012bfc <_vfiprintf_r+0x60>
 8012bf8:	68b5      	ldr	r5, [r6, #8]
 8012bfa:	e7df      	b.n	8012bbc <_vfiprintf_r+0x20>
 8012bfc:	4b79      	ldr	r3, [pc, #484]	; (8012de4 <_vfiprintf_r+0x248>)
 8012bfe:	429d      	cmp	r5, r3
 8012c00:	bf08      	it	eq
 8012c02:	68f5      	ldreq	r5, [r6, #12]
 8012c04:	e7da      	b.n	8012bbc <_vfiprintf_r+0x20>
 8012c06:	89ab      	ldrh	r3, [r5, #12]
 8012c08:	0598      	lsls	r0, r3, #22
 8012c0a:	d4ed      	bmi.n	8012be8 <_vfiprintf_r+0x4c>
 8012c0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012c0e:	f7ff f85b 	bl	8011cc8 <__retarget_lock_release_recursive>
 8012c12:	e7e9      	b.n	8012be8 <_vfiprintf_r+0x4c>
 8012c14:	2300      	movs	r3, #0
 8012c16:	9309      	str	r3, [sp, #36]	; 0x24
 8012c18:	2320      	movs	r3, #32
 8012c1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012c1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012c22:	2330      	movs	r3, #48	; 0x30
 8012c24:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012de8 <_vfiprintf_r+0x24c>
 8012c28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012c2c:	f04f 0901 	mov.w	r9, #1
 8012c30:	4623      	mov	r3, r4
 8012c32:	469a      	mov	sl, r3
 8012c34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012c38:	b10a      	cbz	r2, 8012c3e <_vfiprintf_r+0xa2>
 8012c3a:	2a25      	cmp	r2, #37	; 0x25
 8012c3c:	d1f9      	bne.n	8012c32 <_vfiprintf_r+0x96>
 8012c3e:	ebba 0b04 	subs.w	fp, sl, r4
 8012c42:	d00b      	beq.n	8012c5c <_vfiprintf_r+0xc0>
 8012c44:	465b      	mov	r3, fp
 8012c46:	4622      	mov	r2, r4
 8012c48:	4629      	mov	r1, r5
 8012c4a:	4630      	mov	r0, r6
 8012c4c:	f7ff ff94 	bl	8012b78 <__sfputs_r>
 8012c50:	3001      	adds	r0, #1
 8012c52:	f000 80aa 	beq.w	8012daa <_vfiprintf_r+0x20e>
 8012c56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012c58:	445a      	add	r2, fp
 8012c5a:	9209      	str	r2, [sp, #36]	; 0x24
 8012c5c:	f89a 3000 	ldrb.w	r3, [sl]
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	f000 80a2 	beq.w	8012daa <_vfiprintf_r+0x20e>
 8012c66:	2300      	movs	r3, #0
 8012c68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012c6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012c70:	f10a 0a01 	add.w	sl, sl, #1
 8012c74:	9304      	str	r3, [sp, #16]
 8012c76:	9307      	str	r3, [sp, #28]
 8012c78:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012c7c:	931a      	str	r3, [sp, #104]	; 0x68
 8012c7e:	4654      	mov	r4, sl
 8012c80:	2205      	movs	r2, #5
 8012c82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c86:	4858      	ldr	r0, [pc, #352]	; (8012de8 <_vfiprintf_r+0x24c>)
 8012c88:	f7ed faaa 	bl	80001e0 <memchr>
 8012c8c:	9a04      	ldr	r2, [sp, #16]
 8012c8e:	b9d8      	cbnz	r0, 8012cc8 <_vfiprintf_r+0x12c>
 8012c90:	06d1      	lsls	r1, r2, #27
 8012c92:	bf44      	itt	mi
 8012c94:	2320      	movmi	r3, #32
 8012c96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012c9a:	0713      	lsls	r3, r2, #28
 8012c9c:	bf44      	itt	mi
 8012c9e:	232b      	movmi	r3, #43	; 0x2b
 8012ca0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012ca4:	f89a 3000 	ldrb.w	r3, [sl]
 8012ca8:	2b2a      	cmp	r3, #42	; 0x2a
 8012caa:	d015      	beq.n	8012cd8 <_vfiprintf_r+0x13c>
 8012cac:	9a07      	ldr	r2, [sp, #28]
 8012cae:	4654      	mov	r4, sl
 8012cb0:	2000      	movs	r0, #0
 8012cb2:	f04f 0c0a 	mov.w	ip, #10
 8012cb6:	4621      	mov	r1, r4
 8012cb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012cbc:	3b30      	subs	r3, #48	; 0x30
 8012cbe:	2b09      	cmp	r3, #9
 8012cc0:	d94e      	bls.n	8012d60 <_vfiprintf_r+0x1c4>
 8012cc2:	b1b0      	cbz	r0, 8012cf2 <_vfiprintf_r+0x156>
 8012cc4:	9207      	str	r2, [sp, #28]
 8012cc6:	e014      	b.n	8012cf2 <_vfiprintf_r+0x156>
 8012cc8:	eba0 0308 	sub.w	r3, r0, r8
 8012ccc:	fa09 f303 	lsl.w	r3, r9, r3
 8012cd0:	4313      	orrs	r3, r2
 8012cd2:	9304      	str	r3, [sp, #16]
 8012cd4:	46a2      	mov	sl, r4
 8012cd6:	e7d2      	b.n	8012c7e <_vfiprintf_r+0xe2>
 8012cd8:	9b03      	ldr	r3, [sp, #12]
 8012cda:	1d19      	adds	r1, r3, #4
 8012cdc:	681b      	ldr	r3, [r3, #0]
 8012cde:	9103      	str	r1, [sp, #12]
 8012ce0:	2b00      	cmp	r3, #0
 8012ce2:	bfbb      	ittet	lt
 8012ce4:	425b      	neglt	r3, r3
 8012ce6:	f042 0202 	orrlt.w	r2, r2, #2
 8012cea:	9307      	strge	r3, [sp, #28]
 8012cec:	9307      	strlt	r3, [sp, #28]
 8012cee:	bfb8      	it	lt
 8012cf0:	9204      	strlt	r2, [sp, #16]
 8012cf2:	7823      	ldrb	r3, [r4, #0]
 8012cf4:	2b2e      	cmp	r3, #46	; 0x2e
 8012cf6:	d10c      	bne.n	8012d12 <_vfiprintf_r+0x176>
 8012cf8:	7863      	ldrb	r3, [r4, #1]
 8012cfa:	2b2a      	cmp	r3, #42	; 0x2a
 8012cfc:	d135      	bne.n	8012d6a <_vfiprintf_r+0x1ce>
 8012cfe:	9b03      	ldr	r3, [sp, #12]
 8012d00:	1d1a      	adds	r2, r3, #4
 8012d02:	681b      	ldr	r3, [r3, #0]
 8012d04:	9203      	str	r2, [sp, #12]
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	bfb8      	it	lt
 8012d0a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8012d0e:	3402      	adds	r4, #2
 8012d10:	9305      	str	r3, [sp, #20]
 8012d12:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012df8 <_vfiprintf_r+0x25c>
 8012d16:	7821      	ldrb	r1, [r4, #0]
 8012d18:	2203      	movs	r2, #3
 8012d1a:	4650      	mov	r0, sl
 8012d1c:	f7ed fa60 	bl	80001e0 <memchr>
 8012d20:	b140      	cbz	r0, 8012d34 <_vfiprintf_r+0x198>
 8012d22:	2340      	movs	r3, #64	; 0x40
 8012d24:	eba0 000a 	sub.w	r0, r0, sl
 8012d28:	fa03 f000 	lsl.w	r0, r3, r0
 8012d2c:	9b04      	ldr	r3, [sp, #16]
 8012d2e:	4303      	orrs	r3, r0
 8012d30:	3401      	adds	r4, #1
 8012d32:	9304      	str	r3, [sp, #16]
 8012d34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d38:	482c      	ldr	r0, [pc, #176]	; (8012dec <_vfiprintf_r+0x250>)
 8012d3a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012d3e:	2206      	movs	r2, #6
 8012d40:	f7ed fa4e 	bl	80001e0 <memchr>
 8012d44:	2800      	cmp	r0, #0
 8012d46:	d03f      	beq.n	8012dc8 <_vfiprintf_r+0x22c>
 8012d48:	4b29      	ldr	r3, [pc, #164]	; (8012df0 <_vfiprintf_r+0x254>)
 8012d4a:	bb1b      	cbnz	r3, 8012d94 <_vfiprintf_r+0x1f8>
 8012d4c:	9b03      	ldr	r3, [sp, #12]
 8012d4e:	3307      	adds	r3, #7
 8012d50:	f023 0307 	bic.w	r3, r3, #7
 8012d54:	3308      	adds	r3, #8
 8012d56:	9303      	str	r3, [sp, #12]
 8012d58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d5a:	443b      	add	r3, r7
 8012d5c:	9309      	str	r3, [sp, #36]	; 0x24
 8012d5e:	e767      	b.n	8012c30 <_vfiprintf_r+0x94>
 8012d60:	fb0c 3202 	mla	r2, ip, r2, r3
 8012d64:	460c      	mov	r4, r1
 8012d66:	2001      	movs	r0, #1
 8012d68:	e7a5      	b.n	8012cb6 <_vfiprintf_r+0x11a>
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	3401      	adds	r4, #1
 8012d6e:	9305      	str	r3, [sp, #20]
 8012d70:	4619      	mov	r1, r3
 8012d72:	f04f 0c0a 	mov.w	ip, #10
 8012d76:	4620      	mov	r0, r4
 8012d78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012d7c:	3a30      	subs	r2, #48	; 0x30
 8012d7e:	2a09      	cmp	r2, #9
 8012d80:	d903      	bls.n	8012d8a <_vfiprintf_r+0x1ee>
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d0c5      	beq.n	8012d12 <_vfiprintf_r+0x176>
 8012d86:	9105      	str	r1, [sp, #20]
 8012d88:	e7c3      	b.n	8012d12 <_vfiprintf_r+0x176>
 8012d8a:	fb0c 2101 	mla	r1, ip, r1, r2
 8012d8e:	4604      	mov	r4, r0
 8012d90:	2301      	movs	r3, #1
 8012d92:	e7f0      	b.n	8012d76 <_vfiprintf_r+0x1da>
 8012d94:	ab03      	add	r3, sp, #12
 8012d96:	9300      	str	r3, [sp, #0]
 8012d98:	462a      	mov	r2, r5
 8012d9a:	4b16      	ldr	r3, [pc, #88]	; (8012df4 <_vfiprintf_r+0x258>)
 8012d9c:	a904      	add	r1, sp, #16
 8012d9e:	4630      	mov	r0, r6
 8012da0:	f7fc fa7a 	bl	800f298 <_printf_float>
 8012da4:	4607      	mov	r7, r0
 8012da6:	1c78      	adds	r0, r7, #1
 8012da8:	d1d6      	bne.n	8012d58 <_vfiprintf_r+0x1bc>
 8012daa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012dac:	07d9      	lsls	r1, r3, #31
 8012dae:	d405      	bmi.n	8012dbc <_vfiprintf_r+0x220>
 8012db0:	89ab      	ldrh	r3, [r5, #12]
 8012db2:	059a      	lsls	r2, r3, #22
 8012db4:	d402      	bmi.n	8012dbc <_vfiprintf_r+0x220>
 8012db6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012db8:	f7fe ff86 	bl	8011cc8 <__retarget_lock_release_recursive>
 8012dbc:	89ab      	ldrh	r3, [r5, #12]
 8012dbe:	065b      	lsls	r3, r3, #25
 8012dc0:	f53f af12 	bmi.w	8012be8 <_vfiprintf_r+0x4c>
 8012dc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012dc6:	e711      	b.n	8012bec <_vfiprintf_r+0x50>
 8012dc8:	ab03      	add	r3, sp, #12
 8012dca:	9300      	str	r3, [sp, #0]
 8012dcc:	462a      	mov	r2, r5
 8012dce:	4b09      	ldr	r3, [pc, #36]	; (8012df4 <_vfiprintf_r+0x258>)
 8012dd0:	a904      	add	r1, sp, #16
 8012dd2:	4630      	mov	r0, r6
 8012dd4:	f7fc fd04 	bl	800f7e0 <_printf_i>
 8012dd8:	e7e4      	b.n	8012da4 <_vfiprintf_r+0x208>
 8012dda:	bf00      	nop
 8012ddc:	0801500c 	.word	0x0801500c
 8012de0:	0801502c 	.word	0x0801502c
 8012de4:	08014fec 	.word	0x08014fec
 8012de8:	08014f9c 	.word	0x08014f9c
 8012dec:	08014fa6 	.word	0x08014fa6
 8012df0:	0800f299 	.word	0x0800f299
 8012df4:	08012b79 	.word	0x08012b79
 8012df8:	08014fa2 	.word	0x08014fa2

08012dfc <_read_r>:
 8012dfc:	b538      	push	{r3, r4, r5, lr}
 8012dfe:	4d07      	ldr	r5, [pc, #28]	; (8012e1c <_read_r+0x20>)
 8012e00:	4604      	mov	r4, r0
 8012e02:	4608      	mov	r0, r1
 8012e04:	4611      	mov	r1, r2
 8012e06:	2200      	movs	r2, #0
 8012e08:	602a      	str	r2, [r5, #0]
 8012e0a:	461a      	mov	r2, r3
 8012e0c:	f7f3 f9c6 	bl	800619c <_read>
 8012e10:	1c43      	adds	r3, r0, #1
 8012e12:	d102      	bne.n	8012e1a <_read_r+0x1e>
 8012e14:	682b      	ldr	r3, [r5, #0]
 8012e16:	b103      	cbz	r3, 8012e1a <_read_r+0x1e>
 8012e18:	6023      	str	r3, [r4, #0]
 8012e1a:	bd38      	pop	{r3, r4, r5, pc}
 8012e1c:	200036e4 	.word	0x200036e4

08012e20 <__swbuf_r>:
 8012e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e22:	460e      	mov	r6, r1
 8012e24:	4614      	mov	r4, r2
 8012e26:	4605      	mov	r5, r0
 8012e28:	b118      	cbz	r0, 8012e32 <__swbuf_r+0x12>
 8012e2a:	6983      	ldr	r3, [r0, #24]
 8012e2c:	b90b      	cbnz	r3, 8012e32 <__swbuf_r+0x12>
 8012e2e:	f000 f9d9 	bl	80131e4 <__sinit>
 8012e32:	4b21      	ldr	r3, [pc, #132]	; (8012eb8 <__swbuf_r+0x98>)
 8012e34:	429c      	cmp	r4, r3
 8012e36:	d12b      	bne.n	8012e90 <__swbuf_r+0x70>
 8012e38:	686c      	ldr	r4, [r5, #4]
 8012e3a:	69a3      	ldr	r3, [r4, #24]
 8012e3c:	60a3      	str	r3, [r4, #8]
 8012e3e:	89a3      	ldrh	r3, [r4, #12]
 8012e40:	071a      	lsls	r2, r3, #28
 8012e42:	d52f      	bpl.n	8012ea4 <__swbuf_r+0x84>
 8012e44:	6923      	ldr	r3, [r4, #16]
 8012e46:	b36b      	cbz	r3, 8012ea4 <__swbuf_r+0x84>
 8012e48:	6923      	ldr	r3, [r4, #16]
 8012e4a:	6820      	ldr	r0, [r4, #0]
 8012e4c:	1ac0      	subs	r0, r0, r3
 8012e4e:	6963      	ldr	r3, [r4, #20]
 8012e50:	b2f6      	uxtb	r6, r6
 8012e52:	4283      	cmp	r3, r0
 8012e54:	4637      	mov	r7, r6
 8012e56:	dc04      	bgt.n	8012e62 <__swbuf_r+0x42>
 8012e58:	4621      	mov	r1, r4
 8012e5a:	4628      	mov	r0, r5
 8012e5c:	f000 f92e 	bl	80130bc <_fflush_r>
 8012e60:	bb30      	cbnz	r0, 8012eb0 <__swbuf_r+0x90>
 8012e62:	68a3      	ldr	r3, [r4, #8]
 8012e64:	3b01      	subs	r3, #1
 8012e66:	60a3      	str	r3, [r4, #8]
 8012e68:	6823      	ldr	r3, [r4, #0]
 8012e6a:	1c5a      	adds	r2, r3, #1
 8012e6c:	6022      	str	r2, [r4, #0]
 8012e6e:	701e      	strb	r6, [r3, #0]
 8012e70:	6963      	ldr	r3, [r4, #20]
 8012e72:	3001      	adds	r0, #1
 8012e74:	4283      	cmp	r3, r0
 8012e76:	d004      	beq.n	8012e82 <__swbuf_r+0x62>
 8012e78:	89a3      	ldrh	r3, [r4, #12]
 8012e7a:	07db      	lsls	r3, r3, #31
 8012e7c:	d506      	bpl.n	8012e8c <__swbuf_r+0x6c>
 8012e7e:	2e0a      	cmp	r6, #10
 8012e80:	d104      	bne.n	8012e8c <__swbuf_r+0x6c>
 8012e82:	4621      	mov	r1, r4
 8012e84:	4628      	mov	r0, r5
 8012e86:	f000 f919 	bl	80130bc <_fflush_r>
 8012e8a:	b988      	cbnz	r0, 8012eb0 <__swbuf_r+0x90>
 8012e8c:	4638      	mov	r0, r7
 8012e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e90:	4b0a      	ldr	r3, [pc, #40]	; (8012ebc <__swbuf_r+0x9c>)
 8012e92:	429c      	cmp	r4, r3
 8012e94:	d101      	bne.n	8012e9a <__swbuf_r+0x7a>
 8012e96:	68ac      	ldr	r4, [r5, #8]
 8012e98:	e7cf      	b.n	8012e3a <__swbuf_r+0x1a>
 8012e9a:	4b09      	ldr	r3, [pc, #36]	; (8012ec0 <__swbuf_r+0xa0>)
 8012e9c:	429c      	cmp	r4, r3
 8012e9e:	bf08      	it	eq
 8012ea0:	68ec      	ldreq	r4, [r5, #12]
 8012ea2:	e7ca      	b.n	8012e3a <__swbuf_r+0x1a>
 8012ea4:	4621      	mov	r1, r4
 8012ea6:	4628      	mov	r0, r5
 8012ea8:	f000 f80c 	bl	8012ec4 <__swsetup_r>
 8012eac:	2800      	cmp	r0, #0
 8012eae:	d0cb      	beq.n	8012e48 <__swbuf_r+0x28>
 8012eb0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8012eb4:	e7ea      	b.n	8012e8c <__swbuf_r+0x6c>
 8012eb6:	bf00      	nop
 8012eb8:	0801500c 	.word	0x0801500c
 8012ebc:	0801502c 	.word	0x0801502c
 8012ec0:	08014fec 	.word	0x08014fec

08012ec4 <__swsetup_r>:
 8012ec4:	4b32      	ldr	r3, [pc, #200]	; (8012f90 <__swsetup_r+0xcc>)
 8012ec6:	b570      	push	{r4, r5, r6, lr}
 8012ec8:	681d      	ldr	r5, [r3, #0]
 8012eca:	4606      	mov	r6, r0
 8012ecc:	460c      	mov	r4, r1
 8012ece:	b125      	cbz	r5, 8012eda <__swsetup_r+0x16>
 8012ed0:	69ab      	ldr	r3, [r5, #24]
 8012ed2:	b913      	cbnz	r3, 8012eda <__swsetup_r+0x16>
 8012ed4:	4628      	mov	r0, r5
 8012ed6:	f000 f985 	bl	80131e4 <__sinit>
 8012eda:	4b2e      	ldr	r3, [pc, #184]	; (8012f94 <__swsetup_r+0xd0>)
 8012edc:	429c      	cmp	r4, r3
 8012ede:	d10f      	bne.n	8012f00 <__swsetup_r+0x3c>
 8012ee0:	686c      	ldr	r4, [r5, #4]
 8012ee2:	89a3      	ldrh	r3, [r4, #12]
 8012ee4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012ee8:	0719      	lsls	r1, r3, #28
 8012eea:	d42c      	bmi.n	8012f46 <__swsetup_r+0x82>
 8012eec:	06dd      	lsls	r5, r3, #27
 8012eee:	d411      	bmi.n	8012f14 <__swsetup_r+0x50>
 8012ef0:	2309      	movs	r3, #9
 8012ef2:	6033      	str	r3, [r6, #0]
 8012ef4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012ef8:	81a3      	strh	r3, [r4, #12]
 8012efa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012efe:	e03e      	b.n	8012f7e <__swsetup_r+0xba>
 8012f00:	4b25      	ldr	r3, [pc, #148]	; (8012f98 <__swsetup_r+0xd4>)
 8012f02:	429c      	cmp	r4, r3
 8012f04:	d101      	bne.n	8012f0a <__swsetup_r+0x46>
 8012f06:	68ac      	ldr	r4, [r5, #8]
 8012f08:	e7eb      	b.n	8012ee2 <__swsetup_r+0x1e>
 8012f0a:	4b24      	ldr	r3, [pc, #144]	; (8012f9c <__swsetup_r+0xd8>)
 8012f0c:	429c      	cmp	r4, r3
 8012f0e:	bf08      	it	eq
 8012f10:	68ec      	ldreq	r4, [r5, #12]
 8012f12:	e7e6      	b.n	8012ee2 <__swsetup_r+0x1e>
 8012f14:	0758      	lsls	r0, r3, #29
 8012f16:	d512      	bpl.n	8012f3e <__swsetup_r+0x7a>
 8012f18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012f1a:	b141      	cbz	r1, 8012f2e <__swsetup_r+0x6a>
 8012f1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012f20:	4299      	cmp	r1, r3
 8012f22:	d002      	beq.n	8012f2a <__swsetup_r+0x66>
 8012f24:	4630      	mov	r0, r6
 8012f26:	f7fc f837 	bl	800ef98 <_free_r>
 8012f2a:	2300      	movs	r3, #0
 8012f2c:	6363      	str	r3, [r4, #52]	; 0x34
 8012f2e:	89a3      	ldrh	r3, [r4, #12]
 8012f30:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012f34:	81a3      	strh	r3, [r4, #12]
 8012f36:	2300      	movs	r3, #0
 8012f38:	6063      	str	r3, [r4, #4]
 8012f3a:	6923      	ldr	r3, [r4, #16]
 8012f3c:	6023      	str	r3, [r4, #0]
 8012f3e:	89a3      	ldrh	r3, [r4, #12]
 8012f40:	f043 0308 	orr.w	r3, r3, #8
 8012f44:	81a3      	strh	r3, [r4, #12]
 8012f46:	6923      	ldr	r3, [r4, #16]
 8012f48:	b94b      	cbnz	r3, 8012f5e <__swsetup_r+0x9a>
 8012f4a:	89a3      	ldrh	r3, [r4, #12]
 8012f4c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012f50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012f54:	d003      	beq.n	8012f5e <__swsetup_r+0x9a>
 8012f56:	4621      	mov	r1, r4
 8012f58:	4630      	mov	r0, r6
 8012f5a:	f000 fa05 	bl	8013368 <__smakebuf_r>
 8012f5e:	89a0      	ldrh	r0, [r4, #12]
 8012f60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012f64:	f010 0301 	ands.w	r3, r0, #1
 8012f68:	d00a      	beq.n	8012f80 <__swsetup_r+0xbc>
 8012f6a:	2300      	movs	r3, #0
 8012f6c:	60a3      	str	r3, [r4, #8]
 8012f6e:	6963      	ldr	r3, [r4, #20]
 8012f70:	425b      	negs	r3, r3
 8012f72:	61a3      	str	r3, [r4, #24]
 8012f74:	6923      	ldr	r3, [r4, #16]
 8012f76:	b943      	cbnz	r3, 8012f8a <__swsetup_r+0xc6>
 8012f78:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012f7c:	d1ba      	bne.n	8012ef4 <__swsetup_r+0x30>
 8012f7e:	bd70      	pop	{r4, r5, r6, pc}
 8012f80:	0781      	lsls	r1, r0, #30
 8012f82:	bf58      	it	pl
 8012f84:	6963      	ldrpl	r3, [r4, #20]
 8012f86:	60a3      	str	r3, [r4, #8]
 8012f88:	e7f4      	b.n	8012f74 <__swsetup_r+0xb0>
 8012f8a:	2000      	movs	r0, #0
 8012f8c:	e7f7      	b.n	8012f7e <__swsetup_r+0xba>
 8012f8e:	bf00      	nop
 8012f90:	20000244 	.word	0x20000244
 8012f94:	0801500c 	.word	0x0801500c
 8012f98:	0801502c 	.word	0x0801502c
 8012f9c:	08014fec 	.word	0x08014fec

08012fa0 <abort>:
 8012fa0:	b508      	push	{r3, lr}
 8012fa2:	2006      	movs	r0, #6
 8012fa4:	f000 fa50 	bl	8013448 <raise>
 8012fa8:	2001      	movs	r0, #1
 8012faa:	f7f3 f8ed 	bl	8006188 <_exit>
	...

08012fb0 <__sflush_r>:
 8012fb0:	898a      	ldrh	r2, [r1, #12]
 8012fb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fb6:	4605      	mov	r5, r0
 8012fb8:	0710      	lsls	r0, r2, #28
 8012fba:	460c      	mov	r4, r1
 8012fbc:	d458      	bmi.n	8013070 <__sflush_r+0xc0>
 8012fbe:	684b      	ldr	r3, [r1, #4]
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	dc05      	bgt.n	8012fd0 <__sflush_r+0x20>
 8012fc4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	dc02      	bgt.n	8012fd0 <__sflush_r+0x20>
 8012fca:	2000      	movs	r0, #0
 8012fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012fd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012fd2:	2e00      	cmp	r6, #0
 8012fd4:	d0f9      	beq.n	8012fca <__sflush_r+0x1a>
 8012fd6:	2300      	movs	r3, #0
 8012fd8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012fdc:	682f      	ldr	r7, [r5, #0]
 8012fde:	602b      	str	r3, [r5, #0]
 8012fe0:	d032      	beq.n	8013048 <__sflush_r+0x98>
 8012fe2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012fe4:	89a3      	ldrh	r3, [r4, #12]
 8012fe6:	075a      	lsls	r2, r3, #29
 8012fe8:	d505      	bpl.n	8012ff6 <__sflush_r+0x46>
 8012fea:	6863      	ldr	r3, [r4, #4]
 8012fec:	1ac0      	subs	r0, r0, r3
 8012fee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012ff0:	b10b      	cbz	r3, 8012ff6 <__sflush_r+0x46>
 8012ff2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012ff4:	1ac0      	subs	r0, r0, r3
 8012ff6:	2300      	movs	r3, #0
 8012ff8:	4602      	mov	r2, r0
 8012ffa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012ffc:	6a21      	ldr	r1, [r4, #32]
 8012ffe:	4628      	mov	r0, r5
 8013000:	47b0      	blx	r6
 8013002:	1c43      	adds	r3, r0, #1
 8013004:	89a3      	ldrh	r3, [r4, #12]
 8013006:	d106      	bne.n	8013016 <__sflush_r+0x66>
 8013008:	6829      	ldr	r1, [r5, #0]
 801300a:	291d      	cmp	r1, #29
 801300c:	d82c      	bhi.n	8013068 <__sflush_r+0xb8>
 801300e:	4a2a      	ldr	r2, [pc, #168]	; (80130b8 <__sflush_r+0x108>)
 8013010:	40ca      	lsrs	r2, r1
 8013012:	07d6      	lsls	r6, r2, #31
 8013014:	d528      	bpl.n	8013068 <__sflush_r+0xb8>
 8013016:	2200      	movs	r2, #0
 8013018:	6062      	str	r2, [r4, #4]
 801301a:	04d9      	lsls	r1, r3, #19
 801301c:	6922      	ldr	r2, [r4, #16]
 801301e:	6022      	str	r2, [r4, #0]
 8013020:	d504      	bpl.n	801302c <__sflush_r+0x7c>
 8013022:	1c42      	adds	r2, r0, #1
 8013024:	d101      	bne.n	801302a <__sflush_r+0x7a>
 8013026:	682b      	ldr	r3, [r5, #0]
 8013028:	b903      	cbnz	r3, 801302c <__sflush_r+0x7c>
 801302a:	6560      	str	r0, [r4, #84]	; 0x54
 801302c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801302e:	602f      	str	r7, [r5, #0]
 8013030:	2900      	cmp	r1, #0
 8013032:	d0ca      	beq.n	8012fca <__sflush_r+0x1a>
 8013034:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013038:	4299      	cmp	r1, r3
 801303a:	d002      	beq.n	8013042 <__sflush_r+0x92>
 801303c:	4628      	mov	r0, r5
 801303e:	f7fb ffab 	bl	800ef98 <_free_r>
 8013042:	2000      	movs	r0, #0
 8013044:	6360      	str	r0, [r4, #52]	; 0x34
 8013046:	e7c1      	b.n	8012fcc <__sflush_r+0x1c>
 8013048:	6a21      	ldr	r1, [r4, #32]
 801304a:	2301      	movs	r3, #1
 801304c:	4628      	mov	r0, r5
 801304e:	47b0      	blx	r6
 8013050:	1c41      	adds	r1, r0, #1
 8013052:	d1c7      	bne.n	8012fe4 <__sflush_r+0x34>
 8013054:	682b      	ldr	r3, [r5, #0]
 8013056:	2b00      	cmp	r3, #0
 8013058:	d0c4      	beq.n	8012fe4 <__sflush_r+0x34>
 801305a:	2b1d      	cmp	r3, #29
 801305c:	d001      	beq.n	8013062 <__sflush_r+0xb2>
 801305e:	2b16      	cmp	r3, #22
 8013060:	d101      	bne.n	8013066 <__sflush_r+0xb6>
 8013062:	602f      	str	r7, [r5, #0]
 8013064:	e7b1      	b.n	8012fca <__sflush_r+0x1a>
 8013066:	89a3      	ldrh	r3, [r4, #12]
 8013068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801306c:	81a3      	strh	r3, [r4, #12]
 801306e:	e7ad      	b.n	8012fcc <__sflush_r+0x1c>
 8013070:	690f      	ldr	r7, [r1, #16]
 8013072:	2f00      	cmp	r7, #0
 8013074:	d0a9      	beq.n	8012fca <__sflush_r+0x1a>
 8013076:	0793      	lsls	r3, r2, #30
 8013078:	680e      	ldr	r6, [r1, #0]
 801307a:	bf08      	it	eq
 801307c:	694b      	ldreq	r3, [r1, #20]
 801307e:	600f      	str	r7, [r1, #0]
 8013080:	bf18      	it	ne
 8013082:	2300      	movne	r3, #0
 8013084:	eba6 0807 	sub.w	r8, r6, r7
 8013088:	608b      	str	r3, [r1, #8]
 801308a:	f1b8 0f00 	cmp.w	r8, #0
 801308e:	dd9c      	ble.n	8012fca <__sflush_r+0x1a>
 8013090:	6a21      	ldr	r1, [r4, #32]
 8013092:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013094:	4643      	mov	r3, r8
 8013096:	463a      	mov	r2, r7
 8013098:	4628      	mov	r0, r5
 801309a:	47b0      	blx	r6
 801309c:	2800      	cmp	r0, #0
 801309e:	dc06      	bgt.n	80130ae <__sflush_r+0xfe>
 80130a0:	89a3      	ldrh	r3, [r4, #12]
 80130a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80130a6:	81a3      	strh	r3, [r4, #12]
 80130a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80130ac:	e78e      	b.n	8012fcc <__sflush_r+0x1c>
 80130ae:	4407      	add	r7, r0
 80130b0:	eba8 0800 	sub.w	r8, r8, r0
 80130b4:	e7e9      	b.n	801308a <__sflush_r+0xda>
 80130b6:	bf00      	nop
 80130b8:	20400001 	.word	0x20400001

080130bc <_fflush_r>:
 80130bc:	b538      	push	{r3, r4, r5, lr}
 80130be:	690b      	ldr	r3, [r1, #16]
 80130c0:	4605      	mov	r5, r0
 80130c2:	460c      	mov	r4, r1
 80130c4:	b913      	cbnz	r3, 80130cc <_fflush_r+0x10>
 80130c6:	2500      	movs	r5, #0
 80130c8:	4628      	mov	r0, r5
 80130ca:	bd38      	pop	{r3, r4, r5, pc}
 80130cc:	b118      	cbz	r0, 80130d6 <_fflush_r+0x1a>
 80130ce:	6983      	ldr	r3, [r0, #24]
 80130d0:	b90b      	cbnz	r3, 80130d6 <_fflush_r+0x1a>
 80130d2:	f000 f887 	bl	80131e4 <__sinit>
 80130d6:	4b14      	ldr	r3, [pc, #80]	; (8013128 <_fflush_r+0x6c>)
 80130d8:	429c      	cmp	r4, r3
 80130da:	d11b      	bne.n	8013114 <_fflush_r+0x58>
 80130dc:	686c      	ldr	r4, [r5, #4]
 80130de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d0ef      	beq.n	80130c6 <_fflush_r+0xa>
 80130e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80130e8:	07d0      	lsls	r0, r2, #31
 80130ea:	d404      	bmi.n	80130f6 <_fflush_r+0x3a>
 80130ec:	0599      	lsls	r1, r3, #22
 80130ee:	d402      	bmi.n	80130f6 <_fflush_r+0x3a>
 80130f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80130f2:	f7fe fde8 	bl	8011cc6 <__retarget_lock_acquire_recursive>
 80130f6:	4628      	mov	r0, r5
 80130f8:	4621      	mov	r1, r4
 80130fa:	f7ff ff59 	bl	8012fb0 <__sflush_r>
 80130fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013100:	07da      	lsls	r2, r3, #31
 8013102:	4605      	mov	r5, r0
 8013104:	d4e0      	bmi.n	80130c8 <_fflush_r+0xc>
 8013106:	89a3      	ldrh	r3, [r4, #12]
 8013108:	059b      	lsls	r3, r3, #22
 801310a:	d4dd      	bmi.n	80130c8 <_fflush_r+0xc>
 801310c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801310e:	f7fe fddb 	bl	8011cc8 <__retarget_lock_release_recursive>
 8013112:	e7d9      	b.n	80130c8 <_fflush_r+0xc>
 8013114:	4b05      	ldr	r3, [pc, #20]	; (801312c <_fflush_r+0x70>)
 8013116:	429c      	cmp	r4, r3
 8013118:	d101      	bne.n	801311e <_fflush_r+0x62>
 801311a:	68ac      	ldr	r4, [r5, #8]
 801311c:	e7df      	b.n	80130de <_fflush_r+0x22>
 801311e:	4b04      	ldr	r3, [pc, #16]	; (8013130 <_fflush_r+0x74>)
 8013120:	429c      	cmp	r4, r3
 8013122:	bf08      	it	eq
 8013124:	68ec      	ldreq	r4, [r5, #12]
 8013126:	e7da      	b.n	80130de <_fflush_r+0x22>
 8013128:	0801500c 	.word	0x0801500c
 801312c:	0801502c 	.word	0x0801502c
 8013130:	08014fec 	.word	0x08014fec

08013134 <std>:
 8013134:	2300      	movs	r3, #0
 8013136:	b510      	push	{r4, lr}
 8013138:	4604      	mov	r4, r0
 801313a:	e9c0 3300 	strd	r3, r3, [r0]
 801313e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013142:	6083      	str	r3, [r0, #8]
 8013144:	8181      	strh	r1, [r0, #12]
 8013146:	6643      	str	r3, [r0, #100]	; 0x64
 8013148:	81c2      	strh	r2, [r0, #14]
 801314a:	6183      	str	r3, [r0, #24]
 801314c:	4619      	mov	r1, r3
 801314e:	2208      	movs	r2, #8
 8013150:	305c      	adds	r0, #92	; 0x5c
 8013152:	f7fb ff03 	bl	800ef5c <memset>
 8013156:	4b05      	ldr	r3, [pc, #20]	; (801316c <std+0x38>)
 8013158:	6263      	str	r3, [r4, #36]	; 0x24
 801315a:	4b05      	ldr	r3, [pc, #20]	; (8013170 <std+0x3c>)
 801315c:	62a3      	str	r3, [r4, #40]	; 0x28
 801315e:	4b05      	ldr	r3, [pc, #20]	; (8013174 <std+0x40>)
 8013160:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013162:	4b05      	ldr	r3, [pc, #20]	; (8013178 <std+0x44>)
 8013164:	6224      	str	r4, [r4, #32]
 8013166:	6323      	str	r3, [r4, #48]	; 0x30
 8013168:	bd10      	pop	{r4, pc}
 801316a:	bf00      	nop
 801316c:	08012951 	.word	0x08012951
 8013170:	08012973 	.word	0x08012973
 8013174:	080129ab 	.word	0x080129ab
 8013178:	080129cf 	.word	0x080129cf

0801317c <_cleanup_r>:
 801317c:	4901      	ldr	r1, [pc, #4]	; (8013184 <_cleanup_r+0x8>)
 801317e:	f000 b8af 	b.w	80132e0 <_fwalk_reent>
 8013182:	bf00      	nop
 8013184:	080130bd 	.word	0x080130bd

08013188 <__sfmoreglue>:
 8013188:	b570      	push	{r4, r5, r6, lr}
 801318a:	2268      	movs	r2, #104	; 0x68
 801318c:	1e4d      	subs	r5, r1, #1
 801318e:	4355      	muls	r5, r2
 8013190:	460e      	mov	r6, r1
 8013192:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013196:	f7fb ff6b 	bl	800f070 <_malloc_r>
 801319a:	4604      	mov	r4, r0
 801319c:	b140      	cbz	r0, 80131b0 <__sfmoreglue+0x28>
 801319e:	2100      	movs	r1, #0
 80131a0:	e9c0 1600 	strd	r1, r6, [r0]
 80131a4:	300c      	adds	r0, #12
 80131a6:	60a0      	str	r0, [r4, #8]
 80131a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80131ac:	f7fb fed6 	bl	800ef5c <memset>
 80131b0:	4620      	mov	r0, r4
 80131b2:	bd70      	pop	{r4, r5, r6, pc}

080131b4 <__sfp_lock_acquire>:
 80131b4:	4801      	ldr	r0, [pc, #4]	; (80131bc <__sfp_lock_acquire+0x8>)
 80131b6:	f7fe bd86 	b.w	8011cc6 <__retarget_lock_acquire_recursive>
 80131ba:	bf00      	nop
 80131bc:	200036e1 	.word	0x200036e1

080131c0 <__sfp_lock_release>:
 80131c0:	4801      	ldr	r0, [pc, #4]	; (80131c8 <__sfp_lock_release+0x8>)
 80131c2:	f7fe bd81 	b.w	8011cc8 <__retarget_lock_release_recursive>
 80131c6:	bf00      	nop
 80131c8:	200036e1 	.word	0x200036e1

080131cc <__sinit_lock_acquire>:
 80131cc:	4801      	ldr	r0, [pc, #4]	; (80131d4 <__sinit_lock_acquire+0x8>)
 80131ce:	f7fe bd7a 	b.w	8011cc6 <__retarget_lock_acquire_recursive>
 80131d2:	bf00      	nop
 80131d4:	200036e2 	.word	0x200036e2

080131d8 <__sinit_lock_release>:
 80131d8:	4801      	ldr	r0, [pc, #4]	; (80131e0 <__sinit_lock_release+0x8>)
 80131da:	f7fe bd75 	b.w	8011cc8 <__retarget_lock_release_recursive>
 80131de:	bf00      	nop
 80131e0:	200036e2 	.word	0x200036e2

080131e4 <__sinit>:
 80131e4:	b510      	push	{r4, lr}
 80131e6:	4604      	mov	r4, r0
 80131e8:	f7ff fff0 	bl	80131cc <__sinit_lock_acquire>
 80131ec:	69a3      	ldr	r3, [r4, #24]
 80131ee:	b11b      	cbz	r3, 80131f8 <__sinit+0x14>
 80131f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80131f4:	f7ff bff0 	b.w	80131d8 <__sinit_lock_release>
 80131f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80131fc:	6523      	str	r3, [r4, #80]	; 0x50
 80131fe:	4b13      	ldr	r3, [pc, #76]	; (801324c <__sinit+0x68>)
 8013200:	4a13      	ldr	r2, [pc, #76]	; (8013250 <__sinit+0x6c>)
 8013202:	681b      	ldr	r3, [r3, #0]
 8013204:	62a2      	str	r2, [r4, #40]	; 0x28
 8013206:	42a3      	cmp	r3, r4
 8013208:	bf04      	itt	eq
 801320a:	2301      	moveq	r3, #1
 801320c:	61a3      	streq	r3, [r4, #24]
 801320e:	4620      	mov	r0, r4
 8013210:	f000 f820 	bl	8013254 <__sfp>
 8013214:	6060      	str	r0, [r4, #4]
 8013216:	4620      	mov	r0, r4
 8013218:	f000 f81c 	bl	8013254 <__sfp>
 801321c:	60a0      	str	r0, [r4, #8]
 801321e:	4620      	mov	r0, r4
 8013220:	f000 f818 	bl	8013254 <__sfp>
 8013224:	2200      	movs	r2, #0
 8013226:	60e0      	str	r0, [r4, #12]
 8013228:	2104      	movs	r1, #4
 801322a:	6860      	ldr	r0, [r4, #4]
 801322c:	f7ff ff82 	bl	8013134 <std>
 8013230:	68a0      	ldr	r0, [r4, #8]
 8013232:	2201      	movs	r2, #1
 8013234:	2109      	movs	r1, #9
 8013236:	f7ff ff7d 	bl	8013134 <std>
 801323a:	68e0      	ldr	r0, [r4, #12]
 801323c:	2202      	movs	r2, #2
 801323e:	2112      	movs	r1, #18
 8013240:	f7ff ff78 	bl	8013134 <std>
 8013244:	2301      	movs	r3, #1
 8013246:	61a3      	str	r3, [r4, #24]
 8013248:	e7d2      	b.n	80131f0 <__sinit+0xc>
 801324a:	bf00      	nop
 801324c:	08014cac 	.word	0x08014cac
 8013250:	0801317d 	.word	0x0801317d

08013254 <__sfp>:
 8013254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013256:	4607      	mov	r7, r0
 8013258:	f7ff ffac 	bl	80131b4 <__sfp_lock_acquire>
 801325c:	4b1e      	ldr	r3, [pc, #120]	; (80132d8 <__sfp+0x84>)
 801325e:	681e      	ldr	r6, [r3, #0]
 8013260:	69b3      	ldr	r3, [r6, #24]
 8013262:	b913      	cbnz	r3, 801326a <__sfp+0x16>
 8013264:	4630      	mov	r0, r6
 8013266:	f7ff ffbd 	bl	80131e4 <__sinit>
 801326a:	3648      	adds	r6, #72	; 0x48
 801326c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013270:	3b01      	subs	r3, #1
 8013272:	d503      	bpl.n	801327c <__sfp+0x28>
 8013274:	6833      	ldr	r3, [r6, #0]
 8013276:	b30b      	cbz	r3, 80132bc <__sfp+0x68>
 8013278:	6836      	ldr	r6, [r6, #0]
 801327a:	e7f7      	b.n	801326c <__sfp+0x18>
 801327c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013280:	b9d5      	cbnz	r5, 80132b8 <__sfp+0x64>
 8013282:	4b16      	ldr	r3, [pc, #88]	; (80132dc <__sfp+0x88>)
 8013284:	60e3      	str	r3, [r4, #12]
 8013286:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801328a:	6665      	str	r5, [r4, #100]	; 0x64
 801328c:	f7fe fd1a 	bl	8011cc4 <__retarget_lock_init_recursive>
 8013290:	f7ff ff96 	bl	80131c0 <__sfp_lock_release>
 8013294:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013298:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801329c:	6025      	str	r5, [r4, #0]
 801329e:	61a5      	str	r5, [r4, #24]
 80132a0:	2208      	movs	r2, #8
 80132a2:	4629      	mov	r1, r5
 80132a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80132a8:	f7fb fe58 	bl	800ef5c <memset>
 80132ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80132b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80132b4:	4620      	mov	r0, r4
 80132b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80132b8:	3468      	adds	r4, #104	; 0x68
 80132ba:	e7d9      	b.n	8013270 <__sfp+0x1c>
 80132bc:	2104      	movs	r1, #4
 80132be:	4638      	mov	r0, r7
 80132c0:	f7ff ff62 	bl	8013188 <__sfmoreglue>
 80132c4:	4604      	mov	r4, r0
 80132c6:	6030      	str	r0, [r6, #0]
 80132c8:	2800      	cmp	r0, #0
 80132ca:	d1d5      	bne.n	8013278 <__sfp+0x24>
 80132cc:	f7ff ff78 	bl	80131c0 <__sfp_lock_release>
 80132d0:	230c      	movs	r3, #12
 80132d2:	603b      	str	r3, [r7, #0]
 80132d4:	e7ee      	b.n	80132b4 <__sfp+0x60>
 80132d6:	bf00      	nop
 80132d8:	08014cac 	.word	0x08014cac
 80132dc:	ffff0001 	.word	0xffff0001

080132e0 <_fwalk_reent>:
 80132e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80132e4:	4606      	mov	r6, r0
 80132e6:	4688      	mov	r8, r1
 80132e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80132ec:	2700      	movs	r7, #0
 80132ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80132f2:	f1b9 0901 	subs.w	r9, r9, #1
 80132f6:	d505      	bpl.n	8013304 <_fwalk_reent+0x24>
 80132f8:	6824      	ldr	r4, [r4, #0]
 80132fa:	2c00      	cmp	r4, #0
 80132fc:	d1f7      	bne.n	80132ee <_fwalk_reent+0xe>
 80132fe:	4638      	mov	r0, r7
 8013300:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013304:	89ab      	ldrh	r3, [r5, #12]
 8013306:	2b01      	cmp	r3, #1
 8013308:	d907      	bls.n	801331a <_fwalk_reent+0x3a>
 801330a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801330e:	3301      	adds	r3, #1
 8013310:	d003      	beq.n	801331a <_fwalk_reent+0x3a>
 8013312:	4629      	mov	r1, r5
 8013314:	4630      	mov	r0, r6
 8013316:	47c0      	blx	r8
 8013318:	4307      	orrs	r7, r0
 801331a:	3568      	adds	r5, #104	; 0x68
 801331c:	e7e9      	b.n	80132f2 <_fwalk_reent+0x12>

0801331e <__swhatbuf_r>:
 801331e:	b570      	push	{r4, r5, r6, lr}
 8013320:	460e      	mov	r6, r1
 8013322:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013326:	2900      	cmp	r1, #0
 8013328:	b096      	sub	sp, #88	; 0x58
 801332a:	4614      	mov	r4, r2
 801332c:	461d      	mov	r5, r3
 801332e:	da08      	bge.n	8013342 <__swhatbuf_r+0x24>
 8013330:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8013334:	2200      	movs	r2, #0
 8013336:	602a      	str	r2, [r5, #0]
 8013338:	061a      	lsls	r2, r3, #24
 801333a:	d410      	bmi.n	801335e <__swhatbuf_r+0x40>
 801333c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013340:	e00e      	b.n	8013360 <__swhatbuf_r+0x42>
 8013342:	466a      	mov	r2, sp
 8013344:	f000 f89c 	bl	8013480 <_fstat_r>
 8013348:	2800      	cmp	r0, #0
 801334a:	dbf1      	blt.n	8013330 <__swhatbuf_r+0x12>
 801334c:	9a01      	ldr	r2, [sp, #4]
 801334e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013352:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013356:	425a      	negs	r2, r3
 8013358:	415a      	adcs	r2, r3
 801335a:	602a      	str	r2, [r5, #0]
 801335c:	e7ee      	b.n	801333c <__swhatbuf_r+0x1e>
 801335e:	2340      	movs	r3, #64	; 0x40
 8013360:	2000      	movs	r0, #0
 8013362:	6023      	str	r3, [r4, #0]
 8013364:	b016      	add	sp, #88	; 0x58
 8013366:	bd70      	pop	{r4, r5, r6, pc}

08013368 <__smakebuf_r>:
 8013368:	898b      	ldrh	r3, [r1, #12]
 801336a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801336c:	079d      	lsls	r5, r3, #30
 801336e:	4606      	mov	r6, r0
 8013370:	460c      	mov	r4, r1
 8013372:	d507      	bpl.n	8013384 <__smakebuf_r+0x1c>
 8013374:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013378:	6023      	str	r3, [r4, #0]
 801337a:	6123      	str	r3, [r4, #16]
 801337c:	2301      	movs	r3, #1
 801337e:	6163      	str	r3, [r4, #20]
 8013380:	b002      	add	sp, #8
 8013382:	bd70      	pop	{r4, r5, r6, pc}
 8013384:	ab01      	add	r3, sp, #4
 8013386:	466a      	mov	r2, sp
 8013388:	f7ff ffc9 	bl	801331e <__swhatbuf_r>
 801338c:	9900      	ldr	r1, [sp, #0]
 801338e:	4605      	mov	r5, r0
 8013390:	4630      	mov	r0, r6
 8013392:	f7fb fe6d 	bl	800f070 <_malloc_r>
 8013396:	b948      	cbnz	r0, 80133ac <__smakebuf_r+0x44>
 8013398:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801339c:	059a      	lsls	r2, r3, #22
 801339e:	d4ef      	bmi.n	8013380 <__smakebuf_r+0x18>
 80133a0:	f023 0303 	bic.w	r3, r3, #3
 80133a4:	f043 0302 	orr.w	r3, r3, #2
 80133a8:	81a3      	strh	r3, [r4, #12]
 80133aa:	e7e3      	b.n	8013374 <__smakebuf_r+0xc>
 80133ac:	4b0d      	ldr	r3, [pc, #52]	; (80133e4 <__smakebuf_r+0x7c>)
 80133ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80133b0:	89a3      	ldrh	r3, [r4, #12]
 80133b2:	6020      	str	r0, [r4, #0]
 80133b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80133b8:	81a3      	strh	r3, [r4, #12]
 80133ba:	9b00      	ldr	r3, [sp, #0]
 80133bc:	6163      	str	r3, [r4, #20]
 80133be:	9b01      	ldr	r3, [sp, #4]
 80133c0:	6120      	str	r0, [r4, #16]
 80133c2:	b15b      	cbz	r3, 80133dc <__smakebuf_r+0x74>
 80133c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80133c8:	4630      	mov	r0, r6
 80133ca:	f000 f86b 	bl	80134a4 <_isatty_r>
 80133ce:	b128      	cbz	r0, 80133dc <__smakebuf_r+0x74>
 80133d0:	89a3      	ldrh	r3, [r4, #12]
 80133d2:	f023 0303 	bic.w	r3, r3, #3
 80133d6:	f043 0301 	orr.w	r3, r3, #1
 80133da:	81a3      	strh	r3, [r4, #12]
 80133dc:	89a0      	ldrh	r0, [r4, #12]
 80133de:	4305      	orrs	r5, r0
 80133e0:	81a5      	strh	r5, [r4, #12]
 80133e2:	e7cd      	b.n	8013380 <__smakebuf_r+0x18>
 80133e4:	0801317d 	.word	0x0801317d

080133e8 <_malloc_usable_size_r>:
 80133e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80133ec:	1f18      	subs	r0, r3, #4
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	bfbc      	itt	lt
 80133f2:	580b      	ldrlt	r3, [r1, r0]
 80133f4:	18c0      	addlt	r0, r0, r3
 80133f6:	4770      	bx	lr

080133f8 <_raise_r>:
 80133f8:	291f      	cmp	r1, #31
 80133fa:	b538      	push	{r3, r4, r5, lr}
 80133fc:	4604      	mov	r4, r0
 80133fe:	460d      	mov	r5, r1
 8013400:	d904      	bls.n	801340c <_raise_r+0x14>
 8013402:	2316      	movs	r3, #22
 8013404:	6003      	str	r3, [r0, #0]
 8013406:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801340a:	bd38      	pop	{r3, r4, r5, pc}
 801340c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801340e:	b112      	cbz	r2, 8013416 <_raise_r+0x1e>
 8013410:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013414:	b94b      	cbnz	r3, 801342a <_raise_r+0x32>
 8013416:	4620      	mov	r0, r4
 8013418:	f000 f830 	bl	801347c <_getpid_r>
 801341c:	462a      	mov	r2, r5
 801341e:	4601      	mov	r1, r0
 8013420:	4620      	mov	r0, r4
 8013422:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013426:	f000 b817 	b.w	8013458 <_kill_r>
 801342a:	2b01      	cmp	r3, #1
 801342c:	d00a      	beq.n	8013444 <_raise_r+0x4c>
 801342e:	1c59      	adds	r1, r3, #1
 8013430:	d103      	bne.n	801343a <_raise_r+0x42>
 8013432:	2316      	movs	r3, #22
 8013434:	6003      	str	r3, [r0, #0]
 8013436:	2001      	movs	r0, #1
 8013438:	e7e7      	b.n	801340a <_raise_r+0x12>
 801343a:	2400      	movs	r4, #0
 801343c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013440:	4628      	mov	r0, r5
 8013442:	4798      	blx	r3
 8013444:	2000      	movs	r0, #0
 8013446:	e7e0      	b.n	801340a <_raise_r+0x12>

08013448 <raise>:
 8013448:	4b02      	ldr	r3, [pc, #8]	; (8013454 <raise+0xc>)
 801344a:	4601      	mov	r1, r0
 801344c:	6818      	ldr	r0, [r3, #0]
 801344e:	f7ff bfd3 	b.w	80133f8 <_raise_r>
 8013452:	bf00      	nop
 8013454:	20000244 	.word	0x20000244

08013458 <_kill_r>:
 8013458:	b538      	push	{r3, r4, r5, lr}
 801345a:	4d07      	ldr	r5, [pc, #28]	; (8013478 <_kill_r+0x20>)
 801345c:	2300      	movs	r3, #0
 801345e:	4604      	mov	r4, r0
 8013460:	4608      	mov	r0, r1
 8013462:	4611      	mov	r1, r2
 8013464:	602b      	str	r3, [r5, #0]
 8013466:	f7f2 fe7f 	bl	8006168 <_kill>
 801346a:	1c43      	adds	r3, r0, #1
 801346c:	d102      	bne.n	8013474 <_kill_r+0x1c>
 801346e:	682b      	ldr	r3, [r5, #0]
 8013470:	b103      	cbz	r3, 8013474 <_kill_r+0x1c>
 8013472:	6023      	str	r3, [r4, #0]
 8013474:	bd38      	pop	{r3, r4, r5, pc}
 8013476:	bf00      	nop
 8013478:	200036e4 	.word	0x200036e4

0801347c <_getpid_r>:
 801347c:	f7f2 be6c 	b.w	8006158 <_getpid>

08013480 <_fstat_r>:
 8013480:	b538      	push	{r3, r4, r5, lr}
 8013482:	4d07      	ldr	r5, [pc, #28]	; (80134a0 <_fstat_r+0x20>)
 8013484:	2300      	movs	r3, #0
 8013486:	4604      	mov	r4, r0
 8013488:	4608      	mov	r0, r1
 801348a:	4611      	mov	r1, r2
 801348c:	602b      	str	r3, [r5, #0]
 801348e:	f7f2 feca 	bl	8006226 <_fstat>
 8013492:	1c43      	adds	r3, r0, #1
 8013494:	d102      	bne.n	801349c <_fstat_r+0x1c>
 8013496:	682b      	ldr	r3, [r5, #0]
 8013498:	b103      	cbz	r3, 801349c <_fstat_r+0x1c>
 801349a:	6023      	str	r3, [r4, #0]
 801349c:	bd38      	pop	{r3, r4, r5, pc}
 801349e:	bf00      	nop
 80134a0:	200036e4 	.word	0x200036e4

080134a4 <_isatty_r>:
 80134a4:	b538      	push	{r3, r4, r5, lr}
 80134a6:	4d06      	ldr	r5, [pc, #24]	; (80134c0 <_isatty_r+0x1c>)
 80134a8:	2300      	movs	r3, #0
 80134aa:	4604      	mov	r4, r0
 80134ac:	4608      	mov	r0, r1
 80134ae:	602b      	str	r3, [r5, #0]
 80134b0:	f7f2 fec9 	bl	8006246 <_isatty>
 80134b4:	1c43      	adds	r3, r0, #1
 80134b6:	d102      	bne.n	80134be <_isatty_r+0x1a>
 80134b8:	682b      	ldr	r3, [r5, #0]
 80134ba:	b103      	cbz	r3, 80134be <_isatty_r+0x1a>
 80134bc:	6023      	str	r3, [r4, #0]
 80134be:	bd38      	pop	{r3, r4, r5, pc}
 80134c0:	200036e4 	.word	0x200036e4

080134c4 <_init>:
 80134c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134c6:	bf00      	nop
 80134c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80134ca:	bc08      	pop	{r3}
 80134cc:	469e      	mov	lr, r3
 80134ce:	4770      	bx	lr

080134d0 <_fini>:
 80134d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134d2:	bf00      	nop
 80134d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80134d6:	bc08      	pop	{r3}
 80134d8:	469e      	mov	lr, r3
 80134da:	4770      	bx	lr
