PIN Tool Info:
	Max Number of Threads Supported: 130


Workload Info:
	Total Number of Hardware Threads: 1
	Total Number of Application Threads: 1
	Executing application to completion

Statistics: 
	Defined Simulation Regions: 1
	Log Every 100 Million Instructions
	Reset Sharing Stats: 0

Caches  -- Experiment: 0
All Latencies Are Load-To-Use Latencies

	[Level 0] FLC iCache Size: 32KB  -*- Assoc: 4 -*- TPC: 1 -*- RepPol: -- True LRU -- -*- Lat: 0
	[Level 0] FLC  Cache Size: 32KB  -*- Assoc: 8 -*- TPC: 1 -*- RepPol: -- True LRU -- -*- Lat: 0

	[Level 1] MLC  Cache Size: 256KB  -*- Assoc: 8 -*- TPC: 1 -*- RepPol: -- True LRU -- -*- Lat: 10

	[Level 2] LLC  Cache Size: 1024KB  -*- Assoc: 16 -*- TPC: 1 -*- RepPol: -- Contestant Replacement Policy -- -*- Lat: 30

Setting Up Replacement Policy: SBAR-Internal
	Leader Set Size: 32
	Counter Max Value: 1024
	Leader Set Replacement Policy (Main): -- Contestant Replacement Policy --
	Leader Set Replacement Policy (Aux): -- Contestant Replacement Policy --

	[Level 3] MEM  Latency: 200

Opened Binary Trace File: ../traces/458.sjeng.out.trace.gz


Thread ID: 0
###################################################################
# Total Number of Instructions Forwarded: 0
# Total Number of Instructions Executed:  110877774
###################################################################


Thread Counts: 
	Thread: 0 Instructions: 110877774 Cycles: 121235634


+=+=+=+=+=+=+=+=+=+=+=+=+=+=+= EXPERIMENT 0 +=+=+=+=+=+=+=+=+=+=+=+=+=+=+=

Experiment: 0 Level: 0 CacheID: 0
IL1:   

  Cache Size: 32K (32768 bytes)
  Line Size: 64B
  Associativity: 4
  Number of Banks: 1
  Replacement Type: -- True LRU --

       iFetch Hits:          110831227
       iFetch Misses:            46547
       iFetch Accesses:      110877774
       iFetch Miss Rate:            0%

        Total Hits:          110831227
        Total Misses:            46547
        Total Accesses:      110877774
        Total Miss Rate:            0%


Per Thread Access Statistics:
	Thread 0: Accesses:     110877774 Misses:         46547 Miss Rate:             0%

Total Number of Non Temporal Fills: 0

Total Number of Conflict Misses: 46102
Total Number of Dead Victims: 149
Total Number of Clean Dead Victims: 149
Total Number of Useless Prefetches: 0
Total Number of Useless Non Temporal Fills: 0
Total Number of Conflict Misses That Were Shared: 0

Total Number of OutStanding WriteBacks: 0
Total Number of Write Backs: 0
Total Number of Write Backs Due To Back Invals: 0


REUSE Information: 

Cache Usage: 
	Lines Occupied By Thread [0] = 445





Experiment: 0 Level: 1 CacheID: 0
DL1:   

  Cache Size: 32K (32768 bytes)
  Line Size: 64B
  Associativity: 8
  Number of Banks: 1
  Replacement Type: -- True LRU --

         Load Hits:           24158133
         Load Misses:           100046
         Load Accesses:       24258179
         Load Miss Rate:            0%

        Store Hits:            9337860
        Store Misses:            40007
        Store Accesses:        9377867
        Store Miss Rate:            0%

        Total Hits:           33495993
        Total Misses:           140053
        Total Accesses:       33636046
        Total Miss Rate:            0%


Per Thread Access Statistics:
	Thread 0: Accesses:      33636046 Misses:        140053 Miss Rate:             0%

Total Number of Non Temporal Fills: 0

Total Number of Conflict Misses: 139541
Total Number of Dead Victims: 23305
Total Number of Clean Dead Victims: 20932
Total Number of Useless Prefetches: 0
Total Number of Useless Non Temporal Fills: 0
Total Number of Conflict Misses That Were Shared: 0

Total Number of OutStanding WriteBacks: 280
Total Number of Write Backs: 74556
Total Number of Write Backs Due To Back Invals: 0


REUSE Information: 

Cache Usage: 
	Lines Occupied By Thread [0] = 512





Experiment: 0 Level: 2 CacheID: 0
UL2:   

  Cache Size: 256K (262144 bytes)
  Line Size: 64B
  Associativity: 8
  Number of Banks: 1
  Replacement Type: -- True LRU --

       iFetch Hits:              45764
       iFetch Misses:              783
       iFetch Accesses:          46547
       iFetch Miss Rate:            1%

         Load Hits:              62881
         Load Misses:            37165
         Load Accesses:         100046
         Load Miss Rate:           37%

        Store Hits:              36862
        Store Misses:             3145
        Store Accesses:          40007
        Store Miss Rate:            7%

    WriteBack Hits:              74407
    WriteBack Misses:              149
    WriteBack Accesses:          74556
    WriteBack Miss Rate:            0%

        Total Hits:             145507
        Total Misses:            41093
        Total Accesses:         186600
        Total Miss Rate:           22%


Per Thread Access Statistics:
	Thread 0: Accesses:        186600 Misses:         41093 Miss Rate:            22%

Total Number of Non Temporal Fills: 0

Total Number of Conflict Misses: 37146
Total Number of Dead Victims: 33890
Total Number of Clean Dead Victims: 7442
Total Number of Useless Prefetches: 0
Total Number of Useless Non Temporal Fills: 0
Total Number of Conflict Misses That Were Shared: 0

Total Number of OutStanding WriteBacks: 2912
Total Number of Write Backs: 28492
Total Number of Write Backs Due To Back Invals: 0


REUSE Information: 

Cache Usage: 
	Lines Occupied By Thread [0] = 4096





==========================================================
==== Cache Replacement Championship -- LLC Statistics ====
==========================================================


Cache Configuration: 
	Cache Size:     1024K
	Line Size:      64B
	Associativity:  16
	Tot # Sets:     1024
	Tot # Threads:  1

Cache Statistics: 

	IFETCH    Accesses:   783
	IFETCH    Misses:     532
	IFETCH    Hits:       251
	IFETCH    Miss Rate:  67.9438

	LOAD      Accesses:   37165
	LOAD      Misses:     35439
	LOAD      Hits:       1726
	LOAD      Miss Rate:  95.3558

	STORE     Accesses:   3145
	STORE     Misses:     2379
	STORE     Hits:       766
	STORE     Miss Rate:  75.6439

	WRITEBACK Accesses:   28538
	WRITEBACK Misses:     14827
	WRITEBACK Hits:       13711
	WRITEBACK Miss Rate:  51.9553


Per Thread Demand Reference Statistics: 
	Thread: 0 Lookups: 41093 Misses: 38350 Miss Rate: 93.3249

==========================================================
=========== Replacement Policy Statistics ================
==========================================================
Application Summary: 
	Current Time Stamp: Fri May  3 10:37:21 2019

	Total Number Application Instructions Executed: 110877774
[CMP$im] Finished Requested Instruction Count 110877774  for App 0 at Time: 35795941
Finish Dump Start: 0


Thread ID: 0
###################################################################
# Total Number of Instructions Forwarded: 0
# Total Number of Instructions Executed:  110877774
###################################################################


Thread Counts: 
	Thread: 0 Instructions: 110877774 Cycles: 121235634


+=+=+=+=+=+=+=+=+=+=+=+=+=+=+= EXPERIMENT 0 +=+=+=+=+=+=+=+=+=+=+=+=+=+=+=

Experiment: 0 Level: 0 CacheID: 0
IL1:   

  Cache Size: 32K (32768 bytes)
  Line Size: 64B
  Associativity: 4
  Number of Banks: 1
  Replacement Type: -- True LRU --

       iFetch Hits:          110831227
       iFetch Misses:            46547
       iFetch Accesses:      110877774
       iFetch Miss Rate:            0%

        Total Hits:          110831227
        Total Misses:            46547
        Total Accesses:      110877774
        Total Miss Rate:            0%


Per Thread Access Statistics:
	Thread 0: Accesses:     110877774 Misses:         46547 Miss Rate:             0%

Total Number of Non Temporal Fills: 0

Total Number of Conflict Misses: 46102
Total Number of Dead Victims: 149
Total Number of Clean Dead Victims: 149
Total Number of Useless Prefetches: 0
Total Number of Useless Non Temporal Fills: 0
Total Number of Conflict Misses That Were Shared: 0

Total Number of OutStanding WriteBacks: 0
Total Number of Write Backs: 0
Total Number of Write Backs Due To Back Invals: 0


REUSE Information: 

Cache Usage: 
	Lines Occupied By Thread [0] = 445





Experiment: 0 Level: 1 CacheID: 0
DL1:   

  Cache Size: 32K (32768 bytes)
  Line Size: 64B
  Associativity: 8
  Number of Banks: 1
  Replacement Type: -- True LRU --

         Load Hits:           24158133
         Load Misses:           100046
         Load Accesses:       24258179
         Load Miss Rate:            0%

        Store Hits:            9337860
        Store Misses:            40007
        Store Accesses:        9377867
        Store Miss Rate:            0%

        Total Hits:           33495993
        Total Misses:           140053
        Total Accesses:       33636046
        Total Miss Rate:            0%


Per Thread Access Statistics:
	Thread 0: Accesses:      33636046 Misses:        140053 Miss Rate:             0%

Total Number of Non Temporal Fills: 0

Total Number of Conflict Misses: 139541
Total Number of Dead Victims: 23305
Total Number of Clean Dead Victims: 20932
Total Number of Useless Prefetches: 0
Total Number of Useless Non Temporal Fills: 0
Total Number of Conflict Misses That Were Shared: 0

Total Number of OutStanding WriteBacks: 280
Total Number of Write Backs: 74556
Total Number of Write Backs Due To Back Invals: 0


REUSE Information: 

Cache Usage: 
	Lines Occupied By Thread [0] = 512





Experiment: 0 Level: 2 CacheID: 0
UL2:   

  Cache Size: 256K (262144 bytes)
  Line Size: 64B
  Associativity: 8
  Number of Banks: 1
  Replacement Type: -- True LRU --

       iFetch Hits:              45764
       iFetch Misses:              783
       iFetch Accesses:          46547
       iFetch Miss Rate:            1%

         Load Hits:              62881
         Load Misses:            37165
         Load Accesses:         100046
         Load Miss Rate:           37%

        Store Hits:              36862
        Store Misses:             3145
        Store Accesses:          40007
        Store Miss Rate:            7%

    WriteBack Hits:              74407
    WriteBack Misses:              149
    WriteBack Accesses:          74556
    WriteBack Miss Rate:            0%

        Total Hits:             145507
        Total Misses:            41093
        Total Accesses:         186600
        Total Miss Rate:           22%


Per Thread Access Statistics:
	Thread 0: Accesses:        186600 Misses:         41093 Miss Rate:            22%

Total Number of Non Temporal Fills: 0

Total Number of Conflict Misses: 37146
Total Number of Dead Victims: 33890
Total Number of Clean Dead Victims: 7442
Total Number of Useless Prefetches: 0
Total Number of Useless Non Temporal Fills: 0
Total Number of Conflict Misses That Were Shared: 0

Total Number of OutStanding WriteBacks: 2912
Total Number of Write Backs: 28492
Total Number of Write Backs Due To Back Invals: 0


REUSE Information: 

Cache Usage: 
	Lines Occupied By Thread [0] = 4096





==========================================================
==== Cache Replacement Championship -- LLC Statistics ====
==========================================================


Cache Configuration: 
	Cache Size:     1024K
	Line Size:      64B
	Associativity:  16
	Tot # Sets:     1024
	Tot # Threads:  1

Cache Statistics: 

	IFETCH    Accesses:   783
	IFETCH    Misses:     532
	IFETCH    Hits:       251
	IFETCH    Miss Rate:  67.9438

	LOAD      Accesses:   37165
	LOAD      Misses:     35439
	LOAD      Hits:       1726
	LOAD      Miss Rate:  95.3558

	STORE     Accesses:   3145
	STORE     Misses:     2379
	STORE     Hits:       766
	STORE     Miss Rate:  75.6439

	WRITEBACK Accesses:   28538
	WRITEBACK Misses:     14827
	WRITEBACK Hits:       13711
	WRITEBACK Miss Rate:  51.9553


Per Thread Demand Reference Statistics: 
	Thread: 0 Lookups: 41093 Misses: 38350 Miss Rate: 93.3249

==========================================================
=========== Replacement Policy Statistics ================
==========================================================
Application Summary: 
	Current Time Stamp: Fri May  3 10:37:22 2019

	Total Number Application Instructions Executed: 110877774
Finish Dump End: 0


Thread ID: 0
###################################################################
# Total Number of Instructions Forwarded: 0
# Total Number of Instructions Executed:  110877774
###################################################################


Thread Counts: 
	Thread: 0 Instructions: 110877774 Cycles: 121235634


+=+=+=+=+=+=+=+=+=+=+=+=+=+=+= EXPERIMENT 0 +=+=+=+=+=+=+=+=+=+=+=+=+=+=+=

Experiment: 0 Level: 0 CacheID: 0
IL1:   

  Cache Size: 32K (32768 bytes)
  Line Size: 64B
  Associativity: 4
  Number of Banks: 1
  Replacement Type: -- True LRU --

       iFetch Hits:          110831227
       iFetch Misses:            46547
       iFetch Accesses:      110877774
       iFetch Miss Rate:            0%

        Total Hits:          110831227
        Total Misses:            46547
        Total Accesses:      110877774
        Total Miss Rate:            0%


Per Thread Access Statistics:
	Thread 0: Accesses:     110877774 Misses:         46547 Miss Rate:             0%

Total Number of Non Temporal Fills: 0

Total Number of Conflict Misses: 46102
Total Number of Dead Victims: 149
Total Number of Clean Dead Victims: 149
Total Number of Useless Prefetches: 0
Total Number of Useless Non Temporal Fills: 0
Total Number of Conflict Misses That Were Shared: 0

Total Number of OutStanding WriteBacks: 0
Total Number of Write Backs: 0
Total Number of Write Backs Due To Back Invals: 0


REUSE Information: 

Cache Usage: 
	Lines Occupied By Thread [0] = 445





Experiment: 0 Level: 1 CacheID: 0
DL1:   

  Cache Size: 32K (32768 bytes)
  Line Size: 64B
  Associativity: 8
  Number of Banks: 1
  Replacement Type: -- True LRU --

         Load Hits:           24158133
         Load Misses:           100046
         Load Accesses:       24258179
         Load Miss Rate:            0%

        Store Hits:            9337860
        Store Misses:            40007
        Store Accesses:        9377867
        Store Miss Rate:            0%

        Total Hits:           33495993
        Total Misses:           140053
        Total Accesses:       33636046
        Total Miss Rate:            0%


Per Thread Access Statistics:
	Thread 0: Accesses:      33636046 Misses:        140053 Miss Rate:             0%

Total Number of Non Temporal Fills: 0

Total Number of Conflict Misses: 139541
Total Number of Dead Victims: 23305
Total Number of Clean Dead Victims: 20932
Total Number of Useless Prefetches: 0
Total Number of Useless Non Temporal Fills: 0
Total Number of Conflict Misses That Were Shared: 0

Total Number of OutStanding WriteBacks: 280
Total Number of Write Backs: 74556
Total Number of Write Backs Due To Back Invals: 0


REUSE Information: 

Cache Usage: 
	Lines Occupied By Thread [0] = 512





Experiment: 0 Level: 2 CacheID: 0
UL2:   

  Cache Size: 256K (262144 bytes)
  Line Size: 64B
  Associativity: 8
  Number of Banks: 1
  Replacement Type: -- True LRU --

       iFetch Hits:              45764
       iFetch Misses:              783
       iFetch Accesses:          46547
       iFetch Miss Rate:            1%

         Load Hits:              62881
         Load Misses:            37165
         Load Accesses:         100046
         Load Miss Rate:           37%

        Store Hits:              36862
        Store Misses:             3145
        Store Accesses:          40007
        Store Miss Rate:            7%

    WriteBack Hits:              74407
    WriteBack Misses:              149
    WriteBack Accesses:          74556
    WriteBack Miss Rate:            0%

        Total Hits:             145507
        Total Misses:            41093
        Total Accesses:         186600
        Total Miss Rate:           22%


Per Thread Access Statistics:
	Thread 0: Accesses:        186600 Misses:         41093 Miss Rate:            22%

Total Number of Non Temporal Fills: 0

Total Number of Conflict Misses: 37146
Total Number of Dead Victims: 33890
Total Number of Clean Dead Victims: 7442
Total Number of Useless Prefetches: 0
Total Number of Useless Non Temporal Fills: 0
Total Number of Conflict Misses That Were Shared: 0

Total Number of OutStanding WriteBacks: 2912
Total Number of Write Backs: 28492
Total Number of Write Backs Due To Back Invals: 0


REUSE Information: 

Cache Usage: 
	Lines Occupied By Thread [0] = 4096





==========================================================
==== Cache Replacement Championship -- LLC Statistics ====
==========================================================


Cache Configuration: 
	Cache Size:     1024K
	Line Size:      64B
	Associativity:  16
	Tot # Sets:     1024
	Tot # Threads:  1

Cache Statistics: 

	IFETCH    Accesses:   783
	IFETCH    Misses:     532
	IFETCH    Hits:       251
	IFETCH    Miss Rate:  67.9438

	LOAD      Accesses:   37165
	LOAD      Misses:     35439
	LOAD      Hits:       1726
	LOAD      Miss Rate:  95.3558

	STORE     Accesses:   3145
	STORE     Misses:     2379
	STORE     Hits:       766
	STORE     Miss Rate:  75.6439

	WRITEBACK Accesses:   28538
	WRITEBACK Misses:     14827
	WRITEBACK Hits:       13711
	WRITEBACK Miss Rate:  51.9553


Per Thread Demand Reference Statistics: 
	Thread: 0 Lookups: 41093 Misses: 38350 Miss Rate: 93.3249

==========================================================
=========== Replacement Policy Statistics ================
==========================================================
Application Summary: 
	Current Time Stamp: Fri May  3 10:37:22 2019

	Total Number Application Instructions Executed: 110877774

Thread ID: 0 Says I am DONE!

Application Finished
 -- Reached End of Total Requested Instruction Count -- 


Full Run Summary: (Global Instructions: 110877774)
	Thread ID: 0 ICOUNT: 110877774 CYC: 35795942 CPI: 0.322841 Global Cycles: 35795942 LLC Misses: 38350


Region of Interest Summary: 
	Thread ID: 0 ICOUNT: 110877774 CYC: 35795941 CPI: 0.322841 Global Cycles: 35795942 LLC Misses: 38350

==========================================================
==== Cache Replacement Championship -- LLC Statistics ====
==========================================================


Cache Configuration: 
	Cache Size:     1024K
	Line Size:      64B
	Associativity:  16
	Tot # Sets:     1024
	Tot # Threads:  1

Cache Statistics: 

	IFETCH    Accesses:   783
	IFETCH    Misses:     532
	IFETCH    Hits:       251
	IFETCH    Miss Rate:  67.9438

	LOAD      Accesses:   37165
	LOAD      Misses:     35439
	LOAD      Hits:       1726
	LOAD      Miss Rate:  95.3558

	STORE     Accesses:   3145
	STORE     Misses:     2379
	STORE     Hits:       766
	STORE     Miss Rate:  75.6439

	WRITEBACK Accesses:   28538
	WRITEBACK Misses:     14827
	WRITEBACK Hits:       13711
	WRITEBACK Miss Rate:  51.9553


Per Thread Demand Reference Statistics: 
	Thread: 0 Lookups: 41093 Misses: 38350 Miss Rate: 93.3249

==========================================================
=========== Replacement Policy Statistics ================
==========================================================
