Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Mon Dec 31 03:47:22 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/reg_sw1/CLOCK_r_REG50_S24
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_cr1sw1/add_3438/CLOCK_r_REG29_S13
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/reg_sw1/CLOCK_r_REG50_S24/CK (DFFR_X1)               0.00       0.00 r
  DP/reg_sw1/CLOCK_r_REG50_S24/QN (DFFR_X1)               0.07       0.07 r
  DP/reg_sw1/U44/ZN (INV_X2)                              0.05       0.12 f
  DP/reg_sw1/Q[17] (reg_N24_11)                           0.00       0.12 f
  DP/MULT_cr1sw1/x[17] (mbeDadda_mult_4)                  0.00       0.12 f
  DP/MULT_cr1sw1/recoding_block_4/x[17] (r4mbePP_preprocessing_n_bit24_52)
                                                          0.00       0.12 f
  DP/MULT_cr1sw1/recoding_block_4/MUX_X/i0[17] (mux2_n_bit25_105)
                                                          0.00       0.12 f
  DP/MULT_cr1sw1/recoding_block_4/MUX_X/U22/Z (MUX2_X1)
                                                          0.08       0.20 f
  DP/MULT_cr1sw1/recoding_block_4/MUX_X/o[17] (mux2_n_bit25_105)
                                                          0.00       0.20 f
  DP/MULT_cr1sw1/recoding_block_4/MUX_0/i1[17] (mux2_n_bit25_104)
                                                          0.00       0.20 f
  DP/MULT_cr1sw1/recoding_block_4/MUX_0/U20/ZN (AND2_X1)
                                                          0.04       0.24 f
  DP/MULT_cr1sw1/recoding_block_4/MUX_0/o[17] (mux2_n_bit25_104)
                                                          0.00       0.24 f
  DP/MULT_cr1sw1/recoding_block_4/x_absY[17] (r4mbePP_preprocessing_n_bit24_52)
                                                          0.00       0.24 f
  DP/MULT_cr1sw1/bitwiseInverterX_4/dataIn[17] (bitwiseInv_n_bit25_48)
                                                          0.00       0.24 f
  DP/MULT_cr1sw1/bitwiseInverterX_4/U23/ZN (XNOR2_X1)     0.06       0.29 f
  DP/MULT_cr1sw1/bitwiseInverterX_4/dataOut[17] (bitwiseInv_n_bit25_48)
                                                          0.00       0.29 f
  DP/MULT_cr1sw1/lv4_c25_FA_1/i1 (fullAdder_893)          0.00       0.29 f
  DP/MULT_cr1sw1/lv4_c25_FA_1/HA_0/i1 (halfAdder_1787)
                                                          0.00       0.29 f
  DP/MULT_cr1sw1/lv4_c25_FA_1/HA_0/U4/Z (XOR2_X1)         0.08       0.38 f
  DP/MULT_cr1sw1/lv4_c25_FA_1/HA_0/s (halfAdder_1787)     0.00       0.38 f
  DP/MULT_cr1sw1/lv4_c25_FA_1/HA_1/i1 (halfAdder_1786)
                                                          0.00       0.38 f
  DP/MULT_cr1sw1/lv4_c25_FA_1/HA_1/U1/ZN (AND2_X1)        0.04       0.42 f
  DP/MULT_cr1sw1/lv4_c25_FA_1/HA_1/co (halfAdder_1786)
                                                          0.00       0.42 f
  DP/MULT_cr1sw1/lv4_c25_FA_1/U1/ZN (OR2_X1)              0.06       0.47 f
  DP/MULT_cr1sw1/lv4_c25_FA_1/co (fullAdder_893)          0.00       0.47 f
  DP/MULT_cr1sw1/lv3_c26_FA_0/i1 (fullAdder_854)          0.00       0.47 f
  DP/MULT_cr1sw1/lv3_c26_FA_0/HA_0/i1 (halfAdder_1709)
                                                          0.00       0.47 f
  DP/MULT_cr1sw1/lv3_c26_FA_0/HA_0/U2/Z (XOR2_X1)         0.07       0.55 f
  DP/MULT_cr1sw1/lv3_c26_FA_0/HA_0/s (halfAdder_1709)     0.00       0.55 f
  DP/MULT_cr1sw1/lv3_c26_FA_0/HA_1/i1 (halfAdder_1708)
                                                          0.00       0.55 f
  DP/MULT_cr1sw1/lv3_c26_FA_0/HA_1/U1/ZN (AND2_X1)        0.04       0.59 f
  DP/MULT_cr1sw1/lv3_c26_FA_0/HA_1/co (halfAdder_1708)
                                                          0.00       0.59 f
  DP/MULT_cr1sw1/lv3_c26_FA_0/U1/ZN (OR2_X2)              0.06       0.64 f
  DP/MULT_cr1sw1/lv3_c26_FA_0/co (fullAdder_854)          0.00       0.64 f
  DP/MULT_cr1sw1/lv2_c27_FA_0/i0 (fullAdder_807)          0.00       0.64 f
  DP/MULT_cr1sw1/lv2_c27_FA_0/HA_0/i0 (halfAdder_1615)
                                                          0.00       0.64 f
  DP/MULT_cr1sw1/lv2_c27_FA_0/HA_0/U3/ZN (NAND2_X1)       0.03       0.67 r
  DP/MULT_cr1sw1/lv2_c27_FA_0/HA_0/U6/ZN (NAND2_X1)       0.03       0.70 f
  DP/MULT_cr1sw1/lv2_c27_FA_0/HA_0/s (halfAdder_1615)     0.00       0.70 f
  DP/MULT_cr1sw1/lv2_c27_FA_0/HA_1/i1 (halfAdder_1614)
                                                          0.00       0.70 f
  DP/MULT_cr1sw1/lv2_c27_FA_0/HA_1/U2/ZN (AND2_X1)        0.04       0.74 f
  DP/MULT_cr1sw1/lv2_c27_FA_0/HA_1/co (halfAdder_1614)
                                                          0.00       0.74 f
  DP/MULT_cr1sw1/lv2_c27_FA_0/U1/ZN (OR2_X2)              0.05       0.79 f
  DP/MULT_cr1sw1/lv2_c27_FA_0/co (fullAdder_807)          0.00       0.79 f
  DP/MULT_cr1sw1/lv1_c28_FA_0/i0 (fullAdder_770)          0.00       0.79 f
  DP/MULT_cr1sw1/lv1_c28_FA_0/HA_0/i0 (halfAdder_1541)
                                                          0.00       0.79 f
  DP/MULT_cr1sw1/lv1_c28_FA_0/HA_0/U4/Z (XOR2_X1)         0.07       0.87 f
  DP/MULT_cr1sw1/lv1_c28_FA_0/HA_0/s (halfAdder_1541)     0.00       0.87 f
  DP/MULT_cr1sw1/lv1_c28_FA_0/HA_1/i1 (halfAdder_1540)
                                                          0.00       0.87 f
  DP/MULT_cr1sw1/lv1_c28_FA_0/HA_1/U2/ZN (AND2_X1)        0.04       0.90 f
  DP/MULT_cr1sw1/lv1_c28_FA_0/HA_1/co (halfAdder_1540)
                                                          0.00       0.90 f
  DP/MULT_cr1sw1/lv1_c28_FA_0/U1/ZN (OR2_X1)              0.06       0.96 f
  DP/MULT_cr1sw1/lv1_c28_FA_0/co (fullAdder_770)          0.00       0.96 f
  DP/MULT_cr1sw1/lv0_c29_FA_0/i0 (fullAdder_743)          0.00       0.96 f
  DP/MULT_cr1sw1/lv0_c29_FA_0/HA_0/i0 (halfAdder_1487)
                                                          0.00       0.96 f
  DP/MULT_cr1sw1/lv0_c29_FA_0/HA_0/U2/Z (XOR2_X1)         0.07       1.03 f
  DP/MULT_cr1sw1/lv0_c29_FA_0/HA_0/s (halfAdder_1487)     0.00       1.03 f
  DP/MULT_cr1sw1/lv0_c29_FA_0/HA_1/i1 (halfAdder_1486)
                                                          0.00       1.03 f
  DP/MULT_cr1sw1/lv0_c29_FA_0/HA_1/U1/ZN (AND2_X1)        0.04       1.07 f
  DP/MULT_cr1sw1/lv0_c29_FA_0/HA_1/co (halfAdder_1486)
                                                          0.00       1.07 f
  DP/MULT_cr1sw1/lv0_c29_FA_0/U1/ZN (OR2_X2)              0.06       1.13 f
  DP/MULT_cr1sw1/lv0_c29_FA_0/co (fullAdder_743)          0.00       1.13 f
  DP/MULT_cr1sw1/add_3438/A[14] (mbeDadda_mult_4_DW01_add_0)
                                                          0.00       1.13 f
  DP/MULT_cr1sw1/add_3438/U318/ZN (NOR2_X1)               0.04       1.18 r
  DP/MULT_cr1sw1/add_3438/U536/ZN (OAI21_X1)              0.03       1.21 f
  DP/MULT_cr1sw1/add_3438/U360/ZN (AOI21_X1)              0.06       1.26 r
  DP/MULT_cr1sw1/add_3438/U551/ZN (OAI21_X1)              0.03       1.29 f
  DP/MULT_cr1sw1/add_3438/CLOCK_r_REG29_S13/D (DFFR_X1)
                                                          0.01       1.30 f
  data arrival time                                                  1.30

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_cr1sw1/add_3438/CLOCK_r_REG29_S13/CK (DFFR_X1)
                                                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.41


1
