--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 117 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.994ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_36 (SLICE_X20Y202.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_20 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_36 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.546ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_20 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y163.YQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<21>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_20
    SLICE_X20Y202.BY     net (fanout=1)        2.023   u1_plasma_top/u2_ddr/u2_ddr/data_write2<20>
    SLICE_X20Y202.CLK    Tdick                 0.279   u1_plasma_top/u2_ddr/u2_ddr/data_write2<37>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_36
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (0.523ns logic, 2.023ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_46 (SLICE_X25Y205.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_46 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y175.YQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    SLICE_X25Y205.BY     net (fanout=1)        1.825   u1_plasma_top/u2_ddr/u2_ddr/data_write2<30>
    SLICE_X25Y205.CLK    Tdick                 0.292   u1_plasma_top/u2_ddr/u2_ddr/data_write2<47>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_46
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (0.536ns logic, 1.825ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_41 (SLICE_X21Y205.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_25 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_41 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_25 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y174.XQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    SLICE_X21Y205.BX     net (fanout=1)        1.728   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
    SLICE_X21Y205.CLK    Tdick                 0.282   u1_plasma_top/u2_ddr/u2_ddr/data_write2<41>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_41
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (0.526ns logic, 1.728ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_25 (SLICE_X28Y213.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_25 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.189ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.894 - 0.945)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y209.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X24Y208.F4     net (fanout=5)        0.318   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X24Y208.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X28Y213.CE     net (fanout=8)        0.452   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X28Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    -------------------------------------------------  ---------------------------
    Total                                      1.189ns (0.419ns logic, 0.770ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_25 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.365ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.894 - 0.955)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y208.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X24Y208.F1     net (fanout=6)        0.494   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X24Y208.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X28Y213.CE     net (fanout=8)        0.452   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X28Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (0.419ns logic, 0.946ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.662ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_25 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.595ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.894 - 0.955)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y209.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X24Y208.F2     net (fanout=7)        0.709   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X24Y208.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X28Y213.CE     net (fanout=8)        0.452   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X28Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_25
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (0.434ns logic, 1.161ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_24 (SLICE_X28Y213.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_24 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.189ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.894 - 0.945)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y209.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X24Y208.F4     net (fanout=5)        0.318   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X24Y208.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X28Y213.CE     net (fanout=8)        0.452   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X28Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    -------------------------------------------------  ---------------------------
    Total                                      1.189ns (0.419ns logic, 0.770ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_24 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.365ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.894 - 0.955)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y208.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X24Y208.F1     net (fanout=6)        0.494   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X24Y208.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X28Y213.CE     net (fanout=8)        0.452   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X28Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (0.419ns logic, 0.946ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.662ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_24 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.595ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.894 - 0.955)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y209.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X24Y208.F2     net (fanout=7)        0.709   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X24Y208.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X28Y213.CE     net (fanout=8)        0.452   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X28Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_24
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (0.434ns logic, 1.161ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_21 (SLICE_X18Y201.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_21 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (1.048 - 0.945)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y209.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X24Y208.F4     net (fanout=5)        0.318   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X24Y208.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X18Y201.CE     net (fanout=8)        0.722   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X18Y201.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<21>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_21
    -------------------------------------------------  ---------------------------
    Total                                      1.459ns (0.419ns logic, 1.040ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_21 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.048 - 0.955)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y208.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X24Y208.F1     net (fanout=6)        0.494   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X24Y208.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X18Y201.CE     net (fanout=8)        0.722   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X18Y201.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<21>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_21
    -------------------------------------------------  ---------------------------
    Total                                      1.635ns (0.419ns logic, 1.216ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_21 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.048 - 0.955)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y209.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X24Y208.F2     net (fanout=7)        0.709   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X24Y208.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X18Y201.CE     net (fanout=8)        0.722   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X18Y201.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<21>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_21
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (0.434ns logic, 1.431ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR
  Location pin: SLICE_X31Y213.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR
  Location pin: SLICE_X31Y213.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<3>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_3/SR
  Location pin: SLICE_X27Y215.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 119265020 paths analyzed, 4989 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.332ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_27 (SLICE_X37Y179.F2), 1123 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_27 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.756ns (Levels of Logic = 7)
  Clock Path Skew:      -4.486ns (0.156 - 4.642)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y169.YQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y166.G1     net (fanout=1)        0.740   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y166.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X37Y168.G3     net (fanout=18)       0.426   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X37Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_2
    SLICE_X39Y168.G1     net (fanout=9)        0.697   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or00001
    SLICE_X39Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>1
    SLICE_X42Y166.F1     net (fanout=66)       1.227   u1_plasma_top/u1_plasma/u1_cpu/rt_index<0>
    SLICE_X42Y166.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[3].reg_bit2b.SLICEM_F
    SLICE_X41Y169.F2     net (fanout=1)        0.467   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<3>
    SLICE_X41Y169.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<3>1
    SLICE_X38Y178.F1     net (fanout=8)        0.858   u1_plasma_top/u1_plasma/u1_cpu/reg_target<3>
    SLICE_X38Y178.XMUX   Tif5x                 0.473   u1_plasma_top/data_write<27>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<27>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<27>_f5
    SLICE_X37Y179.F2     net (fanout=4)        0.493   u1_plasma_top/data_write<27>
    SLICE_X37Y179.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_27_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_27
    -------------------------------------------------  ---------------------------
    Total                                      6.756ns (1.848ns logic, 4.908ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_23 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_27 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.798ns (Levels of Logic = 6)
  Clock Path Skew:      -4.429ns (0.156 - 4.585)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_23 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y179.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<23>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_23
    SLICE_X37Y170.G1     net (fanout=23)       1.038   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<23>
    SLICE_X37Y170.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>2_SW0
    SLICE_X39Y168.G2     net (fanout=7)        1.032   N271
    SLICE_X39Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>1
    SLICE_X42Y166.F1     net (fanout=66)       1.227   u1_plasma_top/u1_plasma/u1_cpu/rt_index<0>
    SLICE_X42Y166.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[3].reg_bit2b.SLICEM_F
    SLICE_X41Y169.F2     net (fanout=1)        0.467   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<3>
    SLICE_X41Y169.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<3>1
    SLICE_X38Y178.F1     net (fanout=8)        0.858   u1_plasma_top/u1_plasma/u1_cpu/reg_target<3>
    SLICE_X38Y178.XMUX   Tif5x                 0.473   u1_plasma_top/data_write<27>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<27>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<27>_f5
    SLICE_X37Y179.F2     net (fanout=4)        0.493   u1_plasma_top/data_write<27>
    SLICE_X37Y179.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_27_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_27
    -------------------------------------------------  ---------------------------
    Total                                      6.798ns (1.683ns logic, 5.115ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_27 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.731ns (Levels of Logic = 7)
  Clock Path Skew:      -4.486ns (0.156 - 4.642)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y169.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X37Y166.G2     net (fanout=18)       0.731   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X37Y166.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X37Y168.G3     net (fanout=18)       0.426   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X37Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_2
    SLICE_X39Y168.G1     net (fanout=9)        0.697   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or00001
    SLICE_X39Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>1
    SLICE_X42Y166.F1     net (fanout=66)       1.227   u1_plasma_top/u1_plasma/u1_cpu/rt_index<0>
    SLICE_X42Y166.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[3].reg_bit2b.SLICEM_F
    SLICE_X41Y169.F2     net (fanout=1)        0.467   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<3>
    SLICE_X41Y169.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<3>1
    SLICE_X38Y178.F1     net (fanout=8)        0.858   u1_plasma_top/u1_plasma/u1_cpu/reg_target<3>
    SLICE_X38Y178.XMUX   Tif5x                 0.473   u1_plasma_top/data_write<27>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<27>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<27>_f5
    SLICE_X37Y179.F2     net (fanout=4)        0.493   u1_plasma_top/data_write<27>
    SLICE_X37Y179.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_27_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_27
    -------------------------------------------------  ---------------------------
    Total                                      6.731ns (1.832ns logic, 4.899ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (SLICE_X37Y182.G4), 1104 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.700ns (Levels of Logic = 7)
  Clock Path Skew:      -4.481ns (0.161 - 4.642)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y169.YQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y166.G1     net (fanout=1)        0.740   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y166.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X37Y168.G3     net (fanout=18)       0.426   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X37Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_2
    SLICE_X37Y170.F1     net (fanout=9)        0.504   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or00001
    SLICE_X37Y170.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X39Y169.G1     net (fanout=69)       1.050   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X39Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<17>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y172.F2     net (fanout=16)       1.014   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y172.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<28>1
    SLICE_X36Y175.G2     net (fanout=4)        0.471   u1_plasma_top/u1_plasma/u1_cpu/reg_target<28>
    SLICE_X36Y175.XMUX   Tif5x                 0.477   u1_plasma_top/data_write<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>_f5
    SLICE_X37Y182.G4     net (fanout=4)        0.647   u1_plasma_top/data_write<28>
    SLICE_X37Y182.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    -------------------------------------------------  ---------------------------
    Total                                      6.700ns (1.848ns logic, 4.852ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.691ns (Levels of Logic = 7)
  Clock Path Skew:      -4.481ns (0.161 - 4.642)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y169.YQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y166.G1     net (fanout=1)        0.740   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y166.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X37Y168.G3     net (fanout=18)       0.426   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X37Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_2
    SLICE_X37Y170.F1     net (fanout=9)        0.504   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or00001
    SLICE_X37Y170.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X39Y169.G1     net (fanout=69)       1.050   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X39Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<17>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y172.F2     net (fanout=16)       1.014   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y172.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<28>1
    SLICE_X36Y175.F2     net (fanout=4)        0.466   u1_plasma_top/u1_plasma/u1_cpu/reg_target<28>
    SLICE_X36Y175.XMUX   Tif5x                 0.473   u1_plasma_top/data_write<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>_f5
    SLICE_X37Y182.G4     net (fanout=4)        0.647   u1_plasma_top/data_write<28>
    SLICE_X37Y182.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    -------------------------------------------------  ---------------------------
    Total                                      6.691ns (1.844ns logic, 4.847ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.675ns (Levels of Logic = 7)
  Clock Path Skew:      -4.481ns (0.161 - 4.642)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y169.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X37Y166.G2     net (fanout=18)       0.731   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X37Y166.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X37Y168.G3     net (fanout=18)       0.426   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X37Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_2
    SLICE_X37Y170.F1     net (fanout=9)        0.504   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or00001
    SLICE_X37Y170.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X39Y169.G1     net (fanout=69)       1.050   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X39Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<17>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y172.F2     net (fanout=16)       1.014   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y172.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<28>1
    SLICE_X36Y175.G2     net (fanout=4)        0.471   u1_plasma_top/u1_plasma/u1_cpu/reg_target<28>
    SLICE_X36Y175.XMUX   Tif5x                 0.477   u1_plasma_top/data_write<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>_f5
    SLICE_X37Y182.G4     net (fanout=4)        0.647   u1_plasma_top/data_write<28>
    SLICE_X37Y182.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    -------------------------------------------------  ---------------------------
    Total                                      6.675ns (1.832ns logic, 4.843ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_22 (SLICE_X35Y179.G2), 557 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_22 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.788ns (Levels of Logic = 7)
  Clock Path Skew:      -4.389ns (0.211 - 4.600)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y164.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3
    SLICE_X37Y164.G1     net (fanout=19)       0.739   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
    SLICE_X37Y164.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<4>12
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X37Y169.G1     net (fanout=3)        0.638   N678
    SLICE_X37Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X35Y168.G1     net (fanout=137)      0.598   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X35Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or000052
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
    SLICE_X36Y171.F2     net (fanout=51)       0.989   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X36Y171.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<6>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[6].reg_bit2a.SLICEM_F
    SLICE_X41Y174.G3     net (fanout=1)        0.505   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<6>
    SLICE_X41Y174.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<6>1
    SLICE_X35Y167.F2     net (fanout=8)        1.123   u1_plasma_top/u1_plasma/u1_cpu/reg_target<6>
    SLICE_X35Y167.X      Tilo                  0.165   u1_plasma_top/data_write<22>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<22>1
    SLICE_X35Y179.G2     net (fanout=4)        0.675   u1_plasma_top/data_write<22>
    SLICE_X35Y179.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_22_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_22
    -------------------------------------------------  ---------------------------
    Total                                      6.788ns (1.521ns logic, 5.267ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_22 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.681ns (Levels of Logic = 7)
  Clock Path Skew:      -4.431ns (0.211 - 4.642)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y169.YQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y166.G1     net (fanout=1)        0.740   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y166.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X37Y169.G2     net (fanout=18)       0.514   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X37Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X35Y168.G1     net (fanout=137)      0.598   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X35Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or000052
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
    SLICE_X36Y171.F2     net (fanout=51)       0.989   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X36Y171.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<6>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[6].reg_bit2a.SLICEM_F
    SLICE_X41Y174.G3     net (fanout=1)        0.505   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<6>
    SLICE_X41Y174.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<6>1
    SLICE_X35Y167.F2     net (fanout=8)        1.123   u1_plasma_top/u1_plasma/u1_cpu/reg_target<6>
    SLICE_X35Y167.X      Tilo                  0.165   u1_plasma_top/data_write<22>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<22>1
    SLICE_X35Y179.G2     net (fanout=4)        0.675   u1_plasma_top/data_write<22>
    SLICE_X35Y179.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_22_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_22
    -------------------------------------------------  ---------------------------
    Total                                      6.681ns (1.537ns logic, 5.144ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_22 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.656ns (Levels of Logic = 7)
  Clock Path Skew:      -4.431ns (0.211 - 4.642)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y169.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X37Y166.G2     net (fanout=18)       0.731   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X37Y166.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X37Y169.G2     net (fanout=18)       0.514   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X37Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X35Y168.G1     net (fanout=137)      0.598   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X35Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or000052
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
    SLICE_X36Y171.F2     net (fanout=51)       0.989   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X36Y171.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<6>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[6].reg_bit2a.SLICEM_F
    SLICE_X41Y174.G3     net (fanout=1)        0.505   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<6>
    SLICE_X41Y174.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_write2<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<6>1
    SLICE_X35Y167.F2     net (fanout=8)        1.123   u1_plasma_top/u1_plasma/u1_cpu/reg_target<6>
    SLICE_X35Y167.X      Tilo                  0.165   u1_plasma_top/data_write<22>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<22>1
    SLICE_X35Y179.G2     net (fanout=4)        0.675   u1_plasma_top/data_write<22>
    SLICE_X35Y179.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_22_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_22
    -------------------------------------------------  ---------------------------
    Total                                      6.656ns (1.521ns logic, 5.135ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_21 (SLICE_X38Y185.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_21 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_21 to u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y184.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_21
    SLICE_X38Y185.F4     net (fanout=1)        0.262   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<21>
    SLICE_X38Y185.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux000041
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.148ns logic, 0.262ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1 (SLICE_X66Y168.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u3_uart/data_save_reg_10 (FF)
  Destination:          u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u3_uart/data_save_reg_10 to u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y168.YQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<11>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_10
    SLICE_X66Y168.F4     net (fanout=1)        0.262   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<10>
    SLICE_X66Y168.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<1>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1_mux00001
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.148ns logic, 0.262ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_23 (SLICE_X38Y179.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_23 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.885 - 0.854)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_23 to u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y178.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<23>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_23
    SLICE_X38Y179.F4     net (fanout=1)        0.301   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<23>
    SLICE_X38Y179.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<23>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux0000621
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.148ns logic, 0.301ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Location pin: RAMB16_X3Y17.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Location pin: RAMB16_X3Y20.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|      9.236ns|            0|            0|            0|    119265137|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|      5.994ns|     11.666ns|            0|            0|          117|    119265020|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     23.332ns|          N/A|            0|            0|    119265020|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.478|         |    5.867|    2.850|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 119265137 paths, 0 nets, and 15973 connections

Design statistics:
   Minimum period:  23.332ns{1}   (Maximum frequency:  42.860MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 31 20:58:46 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 627 MB



