<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Verilog on CHIPS Alliance</title><link>https://chipsalliance.org/preview/209/tags/verilog/</link><description>Recent content in Verilog on CHIPS Alliance</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Thu, 07 May 2020 00:00:00 +0000</lastBuildDate><atom:link href="https://chipsalliance.org/preview/209/tags/verilog/index.xml" rel="self" type="application/rss+xml"/><item><title>SystemVerilog Linting and Formatting with FuseSoC â€“ Verible Integration</title><link>https://chipsalliance.org/preview/209/news/systemverilog-linting-and-formatting-with-fusesoc-verible-integration/</link><pubDate>Thu, 07 May 2020 00:00:00 +0000</pubDate><guid>https://chipsalliance.org/preview/209/news/systemverilog-linting-and-formatting-with-fusesoc-verible-integration/</guid><description>&lt;p>&lt;em>This post was originally published at &lt;a href="https://antmicro.com/blog/2020/04/systemverilog-linter-and-formatter-in-fusesoc/">Antmicro&lt;/a>.&lt;/em>&lt;/p>
&lt;p>Although new ASIC design methodologies and tools such as Chisel are on the rise, most ASIC projects still use SystemVerilog, the support of which in open source tools has traditionally lagged behind. This is unfortunate, as using proprietary alternatives with the CI systems of open source projects is neither scalable due to licensing costs and restrictions nor simple due to the need for license management and obfuscation.&lt;/p></description></item></channel></rss>