Timing Violation Report Min Delay Analysis

SmartTime Version 2025.2
Microchip Technology Inc. - Microchip Libero Software Release 2025.2 (Version 2025.2.0.14)
Date: Fri Jan 16 16:27:39 2026


Design: BaseDesign
Family: PolarFireSoC
Die: MPFS095T
Package: FCSG325
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_lt,fast_hv_lt,slow_lv_ht


Path 1
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_0[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            2.104
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 2
  From: MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_Z[2]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ie.genblk1[2].interrupt_enable_register_0/interrupt_enable_reg:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            2.111
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3[0]:D
  Delay (ns):              0.144
  Slack (ns):              0.077
  Arrival (ns):            2.064
  Required (ns):           1.987
  Operating Conditions: fast_hv_lt

Path 4
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_synch[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_in_write[0]:D
  Delay (ns):              0.148
  Slack (ns):              0.080
  Arrival (ns):            2.075
  Required (ns):           1.995
  Operating Conditions: fast_hv_lt

Path 5
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D
  Delay (ns):              0.152
  Slack (ns):              0.084
  Arrival (ns):            2.100
  Required (ns):           2.016
  Operating Conditions: fast_hv_lt

Path 6
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[1]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[1]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            2.109
  Required (ns):           2.025
  Operating Conditions: fast_hv_lt

Path 7
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            2.091
  Required (ns):           2.007
  Operating Conditions: fast_hv_lt

Path 8
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            2.092
  Required (ns):           2.007
  Operating Conditions: fast_hv_lt

Path 9
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D
  Delay (ns):              0.160
  Slack (ns):              0.086
  Arrival (ns):            2.108
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 10
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte[5]:D
  Delay (ns):              0.160
  Slack (ns):              0.086
  Arrival (ns):            2.108
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 11
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[0]:D
  Delay (ns):              0.160
  Slack (ns):              0.087
  Arrival (ns):            2.095
  Required (ns):           2.008
  Operating Conditions: fast_hv_lt

Path 12
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:D
  Delay (ns):              0.161
  Slack (ns):              0.087
  Arrival (ns):            2.121
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 13
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D
  Delay (ns):              0.161
  Slack (ns):              0.087
  Arrival (ns):            2.109
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 14
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin2[3]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[3].gpin3[3]:D
  Delay (ns):              0.155
  Slack (ns):              0.087
  Arrival (ns):            2.093
  Required (ns):           2.006
  Operating Conditions: fast_hv_lt

Path 15
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:D
  Delay (ns):              0.161
  Slack (ns):              0.087
  Arrival (ns):            2.094
  Required (ns):           2.007
  Operating Conditions: fast_hv_lt

Path 16
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:D
  Delay (ns):              0.161
  Slack (ns):              0.087
  Arrival (ns):            2.094
  Required (ns):           2.007
  Operating Conditions: fast_hv_lt

Path 17
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_1[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[1]:D
  Delay (ns):              0.162
  Slack (ns):              0.088
  Arrival (ns):            2.114
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 18
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:D
  Delay (ns):              0.162
  Slack (ns):              0.088
  Arrival (ns):            2.095
  Required (ns):           2.007
  Operating Conditions: fast_hv_lt

Path 19
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.123
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 20
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.096
  Required (ns):           2.007
  Operating Conditions: fast_hv_lt

Path 21
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.096
  Required (ns):           2.007
  Operating Conditions: fast_hv_lt

Path 22
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.112
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 23
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte[6]:D
  Delay (ns):              0.165
  Slack (ns):              0.091
  Arrival (ns):            2.113
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 24
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin2[2]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin3[2]:D
  Delay (ns):              0.167
  Slack (ns):              0.093
  Arrival (ns):            2.105
  Required (ns):           2.012
  Operating Conditions: fast_hv_lt

Path 25
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_0[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_1[0]:D
  Delay (ns):              0.176
  Slack (ns):              0.102
  Arrival (ns):            2.128
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 26
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_0[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[0]:D
  Delay (ns):              0.176
  Slack (ns):              0.102
  Arrival (ns):            2.128
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 27
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D
  Delay (ns):              0.268
  Slack (ns):              0.109
  Arrival (ns):            2.201
  Required (ns):           2.092
  Operating Conditions: fast_hv_lt

Path 28
  From: MIV_ESS_C0_0/MIV_PLIC_0/apb_interface_0/interrupt_enable_wr_data_Z[1]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ie.genblk1[1].interrupt_enable_register_0/interrupt_enable_reg:D
  Delay (ns):              0.189
  Slack (ns):              0.112
  Arrival (ns):            2.146
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 29
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[30]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[30]:D
  Delay (ns):              0.192
  Slack (ns):              0.116
  Arrival (ns):            2.114
  Required (ns):           1.998
  Operating Conditions: fast_hv_lt

Path 30
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D
  Delay (ns):              0.192
  Slack (ns):              0.118
  Arrival (ns):            2.140
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 31
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_trap_ret_ex:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_trap_ret_retr:D
  Delay (ns):              0.213
  Slack (ns):              0.119
  Arrival (ns):            2.134
  Required (ns):           2.015
  Operating Conditions: fast_hv_lt

Path 32
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write[1]:D
  Delay (ns):              0.211
  Slack (ns):              0.119
  Arrival (ns):            3.635
  Required (ns):           3.516
  Operating Conditions: fast_hv_lt

Path 33
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:D
  Delay (ns):              0.194
  Slack (ns):              0.120
  Arrival (ns):            2.114
  Required (ns):           1.994
  Operating Conditions: fast_hv_lt

Path 34
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_synch[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_in_write[1]:D
  Delay (ns):              0.206
  Slack (ns):              0.121
  Arrival (ns):            2.135
  Required (ns):           2.014
  Operating Conditions: fast_hv_lt

Path 35
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write[0]:D
  Delay (ns):              0.194
  Slack (ns):              0.121
  Arrival (ns):            3.622
  Required (ns):           3.501
  Operating Conditions: fast_hv_lt

Path 36
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[2]:D
  Delay (ns):              0.195
  Slack (ns):              0.122
  Arrival (ns):            2.119
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 37
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[35]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[34]:D
  Delay (ns):              0.197
  Slack (ns):              0.122
  Arrival (ns):            3.413
  Required (ns):           3.291
  Operating Conditions: fast_hv_lt

Path 38
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D
  Delay (ns):              0.196
  Slack (ns):              0.122
  Arrival (ns):            2.156
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 39
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:D
  Delay (ns):              0.196
  Slack (ns):              0.122
  Arrival (ns):            2.129
  Required (ns):           2.007
  Operating Conditions: fast_hv_lt

Path 40
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4[0]:D
  Delay (ns):              0.197
  Slack (ns):              0.123
  Arrival (ns):            2.117
  Required (ns):           1.994
  Operating Conditions: fast_hv_lt

Path 41
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:D
  Delay (ns):              0.197
  Slack (ns):              0.123
  Arrival (ns):            2.117
  Required (ns):           1.994
  Operating Conditions: fast_hv_lt

Path 42
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_2[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:D
  Delay (ns):              0.201
  Slack (ns):              0.124
  Arrival (ns):            2.158
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 43
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[39]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[38]:D
  Delay (ns):              0.201
  Slack (ns):              0.125
  Arrival (ns):            3.416
  Required (ns):           3.291
  Operating Conditions: fast_hv_lt

Path 44
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:D
  Delay (ns):              0.199
  Slack (ns):              0.125
  Arrival (ns):            2.159
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 45
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin2[2]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].APB_32.edge_pos[2]:D
  Delay (ns):              0.199
  Slack (ns):              0.125
  Arrival (ns):            2.137
  Required (ns):           2.012
  Operating Conditions: fast_hv_lt

Path 46
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[46]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[45]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.125
  Required (ns):           1.999
  Operating Conditions: fast_hv_lt

Path 47
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_gpr_addr[3]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.122
  Required (ns):           1.996
  Operating Conditions: fast_hv_lt

Path 48
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[0]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_2[0]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.143
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 49
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.133
  Required (ns):           2.007
  Operating Conditions: fast_hv_lt

Path 50
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[3]:D
  Delay (ns):              0.201
  Slack (ns):              0.127
  Arrival (ns):            2.123
  Required (ns):           1.996
  Operating Conditions: fast_hv_lt

Path 51
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[14]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[13]:D
  Delay (ns):              0.205
  Slack (ns):              0.127
  Arrival (ns):            3.415
  Required (ns):           3.288
  Operating Conditions: fast_hv_lt

Path 52
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:D
  Delay (ns):              0.280
  Slack (ns):              0.127
  Arrival (ns):            2.213
  Required (ns):           2.086
  Operating Conditions: fast_hv_lt

Path 53
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/genblk1.RXRDY:D
  Delay (ns):              0.204
  Slack (ns):              0.127
  Arrival (ns):            2.157
  Required (ns):           2.030
  Operating Conditions: fast_hv_lt

Path 54
  From: MIV_ESS_C0_0/MIV_PLIC_0/plic_core_ip.genblk1[1].interrupt_pending_register/interrupt_pending_reg[0]:CLK
  To:   MIV_ESS_C0_0/MIV_PLIC_0/interrupt_claim_complete_0/int_priority[2]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.157
  Required (ns):           2.029
  Operating Conditions: fast_hv_lt

Path 55
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.150
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 56
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin1[2]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin2[2]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.140
  Required (ns):           2.012
  Operating Conditions: fast_hv_lt

Path 57
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[28]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[27]:D
  Delay (ns):              0.203
  Slack (ns):              0.129
  Arrival (ns):            2.127
  Required (ns):           1.998
  Operating Conditions: fast_hv_lt

Path 58
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr:D
  Delay (ns):              0.279
  Slack (ns):              0.129
  Arrival (ns):            2.205
  Required (ns):           2.076
  Operating Conditions: fast_hv_lt

Path 59
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:D
  Delay (ns):              0.282
  Slack (ns):              0.129
  Arrival (ns):            2.215
  Required (ns):           2.086
  Operating Conditions: fast_hv_lt

Path 60
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:D
  Delay (ns):              0.202
  Slack (ns):              0.129
  Arrival (ns):            2.151
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 61
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[36]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[35]:D
  Delay (ns):              0.205
  Slack (ns):              0.130
  Arrival (ns):            3.421
  Required (ns):           3.291
  Operating Conditions: fast_hv_lt

Path 62
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[19]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[18]:D
  Delay (ns):              0.208
  Slack (ns):              0.131
  Arrival (ns):            2.155
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 63
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[17]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[16]:D
  Delay (ns):              0.208
  Slack (ns):              0.131
  Arrival (ns):            2.155
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 64
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[1]:D
  Delay (ns):              0.204
  Slack (ns):              0.131
  Arrival (ns):            2.128
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 65
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[37]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[36]:D
  Delay (ns):              0.207
  Slack (ns):              0.131
  Arrival (ns):            3.422
  Required (ns):           3.291
  Operating Conditions: fast_hv_lt

Path 66
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[60]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[59]:D
  Delay (ns):              0.205
  Slack (ns):              0.132
  Arrival (ns):            2.144
  Required (ns):           2.012
  Operating Conditions: fast_hv_lt

Path 67
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[27]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[26]:D
  Delay (ns):              0.207
  Slack (ns):              0.132
  Arrival (ns):            2.131
  Required (ns):           1.999
  Operating Conditions: fast_hv_lt

Path 68
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_state[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_state[5]:D
  Delay (ns):              0.209
  Slack (ns):              0.132
  Arrival (ns):            2.129
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 69
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[6]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[6]:D
  Delay (ns):              0.206
  Slack (ns):              0.132
  Arrival (ns):            2.136
  Required (ns):           2.004
  Operating Conditions: fast_hv_lt

Path 70
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[0]:D
  Delay (ns):              0.205
  Slack (ns):              0.132
  Arrival (ns):            2.129
  Required (ns):           1.997
  Operating Conditions: fast_hv_lt

Path 71
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[5]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[4]:D
  Delay (ns):              0.207
  Slack (ns):              0.132
  Arrival (ns):            3.413
  Required (ns):           3.281
  Operating Conditions: fast_hv_lt

Path 72
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/haddr_reg[9]:CLK
  To:   PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[9]:D
  Delay (ns):              0.206
  Slack (ns):              0.132
  Arrival (ns):            2.139
  Required (ns):           2.007
  Operating Conditions: fast_hv_lt

Path 73
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[10]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[10]:D
  Delay (ns):              0.207
  Slack (ns):              0.133
  Arrival (ns):            2.150
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 74
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr[1]:D
  Delay (ns):              0.201
  Slack (ns):              0.133
  Arrival (ns):            2.137
  Required (ns):           2.004
  Operating Conditions: fast_hv_lt

Path 75
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[9]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[8]:D
  Delay (ns):              0.209
  Slack (ns):              0.133
  Arrival (ns):            3.411
  Required (ns):           3.278
  Operating Conditions: fast_hv_lt

Path 76
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_1[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_0[0]:D
  Delay (ns):              0.207
  Slack (ns):              0.134
  Arrival (ns):            2.159
  Required (ns):           2.025
  Operating Conditions: fast_hv_lt

Path 77
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[22]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[21]:D
  Delay (ns):              0.211
  Slack (ns):              0.134
  Arrival (ns):            2.158
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 78
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[15]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[15]:D
  Delay (ns):              0.208
  Slack (ns):              0.134
  Arrival (ns):            2.119
  Required (ns):           1.985
  Operating Conditions: fast_hv_lt

Path 79
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_gray_ptr[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_gray_ptr[0]:D
  Delay (ns):              0.208
  Slack (ns):              0.134
  Arrival (ns):            2.135
  Required (ns):           2.001
  Operating Conditions: fast_hv_lt

Path 80
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[4]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[5]:D
  Delay (ns):              0.208
  Slack (ns):              0.134
  Arrival (ns):            2.161
  Required (ns):           2.027
  Operating Conditions: fast_hv_lt

Path 81
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[29]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[28]:D
  Delay (ns):              0.209
  Slack (ns):              0.135
  Arrival (ns):            2.133
  Required (ns):           1.998
  Operating Conditions: fast_hv_lt

Path 82
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[2]:D
  Delay (ns):              0.209
  Slack (ns):              0.135
  Arrival (ns):            2.162
  Required (ns):           2.027
  Operating Conditions: fast_hv_lt

Path 83
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:D
  Delay (ns):              0.203
  Slack (ns):              0.135
  Arrival (ns):            2.159
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 84
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[12]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[11]:D
  Delay (ns):              0.213
  Slack (ns):              0.136
  Arrival (ns):            2.160
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 85
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_ptr[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[0]
  Delay (ns):              0.297
  Slack (ns):              0.137
  Arrival (ns):            2.237
  Required (ns):           2.100
  Operating Conditions: fast_hv_lt

Path 86
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[7]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[6]:D
  Delay (ns):              0.214
  Slack (ns):              0.137
  Arrival (ns):            2.159
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 87
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[5]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[4]:D
  Delay (ns):              0.214
  Slack (ns):              0.137
  Arrival (ns):            2.159
  Required (ns):           2.022
  Operating Conditions: fast_hv_lt

Path 88
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[44]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[43]:D
  Delay (ns):              0.211
  Slack (ns):              0.137
  Arrival (ns):            2.136
  Required (ns):           1.999
  Operating Conditions: fast_hv_lt

Path 89
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[5]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[5]:D
  Delay (ns):              0.211
  Slack (ns):              0.137
  Arrival (ns):            2.154
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 90
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[10]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[9]:D
  Delay (ns):              0.212
  Slack (ns):              0.137
  Arrival (ns):            3.415
  Required (ns):           3.278
  Operating Conditions: fast_hv_lt

Path 91
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[13]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[12]:D
  Delay (ns):              0.215
  Slack (ns):              0.138
  Arrival (ns):            2.162
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 92
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/counter[0]:D
  Delay (ns):              0.206
  Slack (ns):              0.138
  Arrival (ns):            2.149
  Required (ns):           2.011
  Operating Conditions: fast_hv_lt

Path 93
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[18]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[18]:D
  Delay (ns):              0.212
  Slack (ns):              0.138
  Arrival (ns):            2.130
  Required (ns):           1.992
  Operating Conditions: fast_hv_lt

Path 94
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[16]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[16]:D
  Delay (ns):              0.212
  Slack (ns):              0.138
  Arrival (ns):            2.128
  Required (ns):           1.990
  Operating Conditions: fast_hv_lt

Path 95
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[4]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[4]:D
  Delay (ns):              0.212
  Slack (ns):              0.138
  Arrival (ns):            2.155
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 96
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[0]:D
  Delay (ns):              0.213
  Slack (ns):              0.138
  Arrival (ns):            3.429
  Required (ns):           3.291
  Operating Conditions: fast_hv_lt

Path 97
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:D
  Delay (ns):              0.206
  Slack (ns):              0.138
  Arrival (ns):            2.155
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 98
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[7]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[6]:D
  Delay (ns):              0.215
  Slack (ns):              0.139
  Arrival (ns):            3.417
  Required (ns):           3.278
  Operating Conditions: fast_hv_lt

Path 99
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[11]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[10]:D
  Delay (ns):              0.215
  Slack (ns):              0.139
  Arrival (ns):            3.417
  Required (ns):           3.278
  Operating Conditions: fast_hv_lt

Path 100
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:D
  Delay (ns):              0.207
  Slack (ns):              0.139
  Arrival (ns):            2.163
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

