<profile>

<section name = "Vitis HLS Report for 'pe_Pipeline_VITIS_LOOP_92_1'" level="0">
<item name = "Date">Mon Sep 15 15:43:52 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">spmm_prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.322 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_92_1">?, ?, 7, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 130, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 43, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 255, 64, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_83_32_1_1_U170">mux_83_32_1_1, 0, 0, 0, 43, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln92_fu_368_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln94_1_fu_420_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln94_2_fu_414_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln94_3_fu_436_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln94_fu_386_p2">+, 0, 0, 27, 20, 20</column>
<column name="icmp_ln92_fu_362_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 31, 62</column>
<column name="i_fu_98">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln94_2_reg_535">3, 0, 3, 0</column>
<column name="add_ln94_3_reg_545">3, 0, 3, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="i_fu_98">31, 0, 31, 0</column>
<column name="i_op_assign_1_reg_549">32, 0, 32, 0</column>
<column name="lshr_ln94_1_reg_540">13, 0, 13, 0</column>
<column name="mul_i_i1_reg_554">32, 0, 32, 0</column>
<column name="add_ln94_3_reg_545">64, 32, 3, 0</column>
<column name="lshr_ln94_1_reg_540">64, 32, 13, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pe_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pe_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pe_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pe_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pe_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pe_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="grp_fu_1241_p_din0">out, 32, ap_ctrl_hs, pe_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="grp_fu_1241_p_din1">out, 32, ap_ctrl_hs, pe_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="grp_fu_1241_p_dout0">in, 32, ap_ctrl_hs, pe_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="grp_fu_1241_p_ce">out, 1, ap_ctrl_hs, pe_Pipeline_VITIS_LOOP_92_1, return value</column>
<column name="len_1">in, 32, ap_none, len_1, scalar</column>
<column name="out_buf_7_address0">out, 13, ap_memory, out_buf_7, array</column>
<column name="out_buf_7_ce0">out, 1, ap_memory, out_buf_7, array</column>
<column name="out_buf_7_we0">out, 1, ap_memory, out_buf_7, array</column>
<column name="out_buf_7_d0">out, 32, ap_memory, out_buf_7, array</column>
<column name="out_buf_6_address0">out, 13, ap_memory, out_buf_6, array</column>
<column name="out_buf_6_ce0">out, 1, ap_memory, out_buf_6, array</column>
<column name="out_buf_6_we0">out, 1, ap_memory, out_buf_6, array</column>
<column name="out_buf_6_d0">out, 32, ap_memory, out_buf_6, array</column>
<column name="out_buf_5_address0">out, 13, ap_memory, out_buf_5, array</column>
<column name="out_buf_5_ce0">out, 1, ap_memory, out_buf_5, array</column>
<column name="out_buf_5_we0">out, 1, ap_memory, out_buf_5, array</column>
<column name="out_buf_5_d0">out, 32, ap_memory, out_buf_5, array</column>
<column name="out_buf_4_address0">out, 13, ap_memory, out_buf_4, array</column>
<column name="out_buf_4_ce0">out, 1, ap_memory, out_buf_4, array</column>
<column name="out_buf_4_we0">out, 1, ap_memory, out_buf_4, array</column>
<column name="out_buf_4_d0">out, 32, ap_memory, out_buf_4, array</column>
<column name="out_buf_3_address0">out, 13, ap_memory, out_buf_3, array</column>
<column name="out_buf_3_ce0">out, 1, ap_memory, out_buf_3, array</column>
<column name="out_buf_3_we0">out, 1, ap_memory, out_buf_3, array</column>
<column name="out_buf_3_d0">out, 32, ap_memory, out_buf_3, array</column>
<column name="out_buf_2_address0">out, 13, ap_memory, out_buf_2, array</column>
<column name="out_buf_2_ce0">out, 1, ap_memory, out_buf_2, array</column>
<column name="out_buf_2_we0">out, 1, ap_memory, out_buf_2, array</column>
<column name="out_buf_2_d0">out, 32, ap_memory, out_buf_2, array</column>
<column name="out_buf_1_address0">out, 13, ap_memory, out_buf_1, array</column>
<column name="out_buf_1_ce0">out, 1, ap_memory, out_buf_1, array</column>
<column name="out_buf_1_we0">out, 1, ap_memory, out_buf_1, array</column>
<column name="out_buf_1_d0">out, 32, ap_memory, out_buf_1, array</column>
<column name="out_buf_0_address0">out, 13, ap_memory, out_buf_0, array</column>
<column name="out_buf_0_ce0">out, 1, ap_memory, out_buf_0, array</column>
<column name="out_buf_0_we0">out, 1, ap_memory, out_buf_0, array</column>
<column name="out_buf_0_d0">out, 32, ap_memory, out_buf_0, array</column>
<column name="add_ln113">in, 20, ap_none, add_ln113, scalar</column>
<column name="dense_buf_0_address0">out, 17, ap_memory, dense_buf_0, array</column>
<column name="dense_buf_0_ce0">out, 1, ap_memory, dense_buf_0, array</column>
<column name="dense_buf_0_q0">in, 32, ap_memory, dense_buf_0, array</column>
<column name="dense_buf_1_address0">out, 17, ap_memory, dense_buf_1, array</column>
<column name="dense_buf_1_ce0">out, 1, ap_memory, dense_buf_1, array</column>
<column name="dense_buf_1_q0">in, 32, ap_memory, dense_buf_1, array</column>
<column name="dense_buf_2_address0">out, 17, ap_memory, dense_buf_2, array</column>
<column name="dense_buf_2_ce0">out, 1, ap_memory, dense_buf_2, array</column>
<column name="dense_buf_2_q0">in, 32, ap_memory, dense_buf_2, array</column>
<column name="dense_buf_3_address0">out, 17, ap_memory, dense_buf_3, array</column>
<column name="dense_buf_3_ce0">out, 1, ap_memory, dense_buf_3, array</column>
<column name="dense_buf_3_q0">in, 32, ap_memory, dense_buf_3, array</column>
<column name="dense_buf_4_address0">out, 17, ap_memory, dense_buf_4, array</column>
<column name="dense_buf_4_ce0">out, 1, ap_memory, dense_buf_4, array</column>
<column name="dense_buf_4_q0">in, 32, ap_memory, dense_buf_4, array</column>
<column name="dense_buf_5_address0">out, 17, ap_memory, dense_buf_5, array</column>
<column name="dense_buf_5_ce0">out, 1, ap_memory, dense_buf_5, array</column>
<column name="dense_buf_5_q0">in, 32, ap_memory, dense_buf_5, array</column>
<column name="dense_buf_6_address0">out, 17, ap_memory, dense_buf_6, array</column>
<column name="dense_buf_6_ce0">out, 1, ap_memory, dense_buf_6, array</column>
<column name="dense_buf_6_q0">in, 32, ap_memory, dense_buf_6, array</column>
<column name="dense_buf_7_address0">out, 17, ap_memory, dense_buf_7, array</column>
<column name="dense_buf_7_ce0">out, 1, ap_memory, dense_buf_7, array</column>
<column name="dense_buf_7_q0">in, 32, ap_memory, dense_buf_7, array</column>
<column name="add_ln94_4">in, 3, ap_none, add_ln94_4, scalar</column>
<column name="conv_i_i">in, 32, ap_none, conv_i_i, scalar</column>
<column name="add_ln113_1">in, 16, ap_none, add_ln113_1, scalar</column>
<column name="add_ln94_5">in, 3, ap_none, add_ln94_5, scalar</column>
</table>
</item>
</section>
</profile>
