/*
 * Copyright (c) 2023 Analog Devices, Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_DMA_MAX32655_DMA_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_DMA_MAX32655_DMA_H_

#define MAX32_DMA_SLOT_MEMTOMEM 0x00U
#define MAX32_DMA_SLOT_SPI1_RX  0x01U
#define MAX32_DMA_SLOT_UART0_RX 0x04U
#define MAX32_DMA_SLOT_UART1_RX 0x05U
#define MAX32_DMA_SLOT_I2C0_RX  0x07U
#define MAX32_DMA_SLOT_I2C1_RX  0x08U
#define MAX32_DMA_SLOT_ADC      0x09U
#define MAX32_DMA_SLOT_I2C2_RX  0x0AU
#define MAX32_DMA_SLOT_UART2_RX 0x0EU
#define MAX32_DMA_SLOT_SPI0_RX  0x0FU
#define MAX32_DMA_SLOT_UART3_RX 0x1CU
#define MAX32_DMA_SLOT_SPI1_TX  0x21U
#define MAX32_DMA_SLOT_UART0_TX 0x24U
#define MAX32_DMA_SLOT_UART1_TX 0x25U
#define MAX32_DMA_SLOT_I2C0_TX  0x27U
#define MAX32_DMA_SLOT_I2C1_TX  0x28U
#define MAX32_DMA_SLOT_I2C2_TX  0x2AU
#define MAX32_DMA_SLOT_CRC      0x2CU
#define MAX32_DMA_SLOT_UART2_TX 0x2EU
#define MAX32_DMA_SLOT_SPI0_TX  0x2FU
#define MAX32_DMA_SLOT_UART3_TX 0x3CU
#define MAX32_DMA_SLOT_I2S      0x3EU

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_DMA_MAX32655_DMA_H_ */
