Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 01:25:59 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_57/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.824      -23.133                     42                 1123       -0.018       -0.073                      6                 1123        1.725        0.000                       0                  1103  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.824      -23.133                     42                 1123       -0.018       -0.073                      6                 1123        1.725        0.000                       0                  1103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           42  Failing Endpoints,  Worst Slack       -0.824ns,  Total Violation      -23.133ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.018ns,  Total Violation       -0.073ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.824ns  (required time - arrival time)
  Source:                 genblk1[12].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.965ns (42.671%)  route 2.640ns (57.329%))
  Logic Levels:           19  (CARRY8=10 LUT2=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 6.036 - 4.000 ) 
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.602ns (routing 0.629ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.574ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, estimated)     1.602     2.548    genblk1[12].reg_in/clk_IBUF_BUFG
    SLICE_X120Y521       FDRE                                         r  genblk1[12].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y521       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.627 r  genblk1[12].reg_in/reg_out_reg[2]/Q
                         net (fo=3, estimated)        0.051     2.678    conv/add000065/O13[2]
    SLICE_X120Y521       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.768 r  conv/add000065/reg_out[1]_i_378/O
                         net (fo=1, routed)           0.009     2.777    conv/add000065/reg_out[1]_i_378_n_0
    SLICE_X120Y521       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     2.891 r  conv/add000065/reg_out_reg[1]_i_201/O[2]
                         net (fo=2, estimated)        0.230     3.121    conv/add000065/reg_out_reg[1]_i_201_n_13
    SLICE_X121Y521       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.158 r  conv/add000065/reg_out[1]_i_207/O
                         net (fo=1, routed)           0.021     3.179    conv/add000065/reg_out[1]_i_207_n_0
    SLICE_X121Y521       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     3.379 r  conv/add000065/reg_out_reg[1]_i_99/O[5]
                         net (fo=2, estimated)        0.367     3.746    conv/add000065/reg_out_reg[1]_i_99_n_10
    SLICE_X123Y521       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     3.797 r  conv/add000065/reg_out[1]_i_102/O
                         net (fo=1, routed)           0.022     3.819    conv/add000065/reg_out[1]_i_102_n_0
    SLICE_X123Y521       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.978 r  conv/add000065/reg_out_reg[1]_i_42/CO[7]
                         net (fo=1, estimated)        0.026     4.004    conv/add000065/reg_out_reg[1]_i_42_n_0
    SLICE_X123Y522       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.060 r  conv/add000065/reg_out_reg[1]_i_142/O[0]
                         net (fo=1, estimated)        0.452     4.512    conv/add000065/reg_out_reg[1]_i_142_n_15
    SLICE_X118Y522       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.548 r  conv/add000065/reg_out[1]_i_66/O
                         net (fo=1, routed)           0.009     4.557    conv/add000065/reg_out[1]_i_66_n_0
    SLICE_X118Y522       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     4.757 r  conv/add000065/reg_out_reg[1]_i_23/O[4]
                         net (fo=2, estimated)        0.222     4.979    conv/add000065/reg_out_reg[1]_i_23_n_11
    SLICE_X118Y526       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.029 r  conv/add000065/reg_out[21]_i_29/O
                         net (fo=1, routed)           0.009     5.038    conv/add000065/reg_out[21]_i_29_n_0
    SLICE_X118Y526       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     5.218 r  conv/add000065/reg_out_reg[21]_i_16/O[5]
                         net (fo=2, estimated)        0.256     5.474    conv/add000065/reg_out_reg[21]_i_16_n_10
    SLICE_X115Y526       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.524 r  conv/add000065/reg_out[17]_i_21/O
                         net (fo=1, routed)           0.008     5.532    conv/add000065/reg_out[17]_i_21_n_0
    SLICE_X115Y526       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.647 r  conv/add000065/reg_out_reg[17]_i_11/CO[7]
                         net (fo=1, estimated)        0.026     5.673    conv/add000065/reg_out_reg[17]_i_11_n_0
    SLICE_X115Y527       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.729 r  conv/add000065/reg_out_reg[21]_i_9/O[0]
                         net (fo=2, estimated)        0.301     6.030    conv/add000065/reg_out_reg[21]_i_9_n_15
    SLICE_X116Y522       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     6.083 r  conv/add000065/reg_out[21]_i_14/O
                         net (fo=1, routed)           0.013     6.096    conv/add000065/reg_out[21]_i_14_n_0
    SLICE_X116Y522       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.302 r  conv/add000065/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, estimated)        0.225     6.527    conv/add000065/reg_out_reg[21]_i_3_n_11
    SLICE_X115Y522       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     6.562 r  conv/add000065/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.010     6.572    conv/add000065/reg_out[21]_i_6_n_0
    SLICE_X115Y522       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.735 r  conv/add000065/reg_out_reg[21]_i_2/O[4]
                         net (fo=2, estimated)        0.119     6.854    reg_out/a[21]
    SLICE_X115Y523       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     6.889 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, estimated)       0.264     7.153    reg_out/reg_out[21]_i_1_n_0
    SLICE_X115Y521       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, estimated)     1.380     6.036    reg_out/clk_IBUF_BUFG
    SLICE_X115Y521       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.403     6.439    
                         clock uncertainty           -0.035     6.404    
    SLICE_X115Y521       FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074     6.330    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -7.153    
  -------------------------------------------------------------------
                         slack                                 -0.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.018ns  (arrival time - required time)
  Source:                 demux/genblk1[29].z_reg[29][4]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[29].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.060ns (40.268%)  route 0.089ns (59.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Net Delay (Source):      1.397ns (routing 0.574ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.629ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, estimated)     1.397     2.053    demux/clk_IBUF_BUFG
    SLICE_X117Y524       FDRE                                         r  demux/genblk1[29].z_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y524       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.113 r  demux/genblk1[29].z_reg[29][4]/Q
                         net (fo=1, estimated)        0.089     2.202    genblk1[29].reg_in/D[4]
    SLICE_X119Y524       FDRE                                         r  genblk1[29].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1102, estimated)     1.615     2.561    genblk1[29].reg_in/clk_IBUF_BUFG
    SLICE_X119Y524       FDRE                                         r  genblk1[29].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.403     2.158    
    SLICE_X119Y524       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.220    genblk1[29].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                 -0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y520  demux/genblk1[45].z_reg[45][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X112Y527  demux/genblk1[44].z_reg[44][2]/C



