// Generated by CIRCT firtool-1.62.0
module Unorder_Select(
  input  [5:0]  io_insts_issue_inst_prj_0,
                io_insts_issue_inst_prj_1,
                io_insts_issue_inst_prj_2,
                io_insts_issue_inst_prj_3,
                io_insts_issue_inst_prj_4,
                io_insts_issue_inst_prj_5,
                io_insts_issue_inst_prk_0,
                io_insts_issue_inst_prk_1,
                io_insts_issue_inst_prk_2,
                io_insts_issue_inst_prk_3,
                io_insts_issue_inst_prk_4,
                io_insts_issue_inst_prk_5,
  input         io_insts_issue_inst_rd_valid_0,
                io_insts_issue_inst_rd_valid_1,
                io_insts_issue_inst_rd_valid_2,
                io_insts_issue_inst_rd_valid_3,
                io_insts_issue_inst_rd_valid_4,
                io_insts_issue_inst_rd_valid_5,
  input  [5:0]  io_insts_issue_inst_prd_0,
                io_insts_issue_inst_prd_1,
                io_insts_issue_inst_prd_2,
                io_insts_issue_inst_prd_3,
                io_insts_issue_inst_prd_4,
                io_insts_issue_inst_prd_5,
  input  [31:0] io_insts_issue_inst_imm_0,
                io_insts_issue_inst_imm_1,
                io_insts_issue_inst_imm_2,
                io_insts_issue_inst_imm_3,
                io_insts_issue_inst_imm_4,
                io_insts_issue_inst_imm_5,
  input  [4:0]  io_insts_issue_inst_rob_index_0,
                io_insts_issue_inst_rob_index_1,
                io_insts_issue_inst_rob_index_2,
                io_insts_issue_inst_rob_index_3,
                io_insts_issue_inst_rob_index_4,
                io_insts_issue_inst_rob_index_5,
  input  [3:0]  io_insts_issue_inst_alu_op_0,
                io_insts_issue_inst_alu_op_1,
                io_insts_issue_inst_alu_op_2,
                io_insts_issue_inst_alu_op_3,
                io_insts_issue_inst_alu_op_4,
                io_insts_issue_inst_alu_op_5,
  input         io_insts_issue_inst_alu_rs1_sel_0,
                io_insts_issue_inst_alu_rs1_sel_1,
                io_insts_issue_inst_alu_rs1_sel_2,
                io_insts_issue_inst_alu_rs1_sel_3,
                io_insts_issue_inst_alu_rs1_sel_4,
                io_insts_issue_inst_alu_rs1_sel_5,
  input  [1:0]  io_insts_issue_inst_alu_rs2_sel_0,
                io_insts_issue_inst_alu_rs2_sel_1,
                io_insts_issue_inst_alu_rs2_sel_2,
                io_insts_issue_inst_alu_rs2_sel_3,
                io_insts_issue_inst_alu_rs2_sel_4,
                io_insts_issue_inst_alu_rs2_sel_5,
  input  [31:0] io_insts_issue_inst_pc_0,
                io_insts_issue_inst_pc_1,
                io_insts_issue_inst_pc_2,
                io_insts_issue_inst_pc_3,
                io_insts_issue_inst_pc_4,
                io_insts_issue_inst_pc_5,
  input         io_issue_req_0,
                io_issue_req_1,
                io_issue_req_2,
                io_issue_req_3,
                io_issue_req_4,
                io_issue_req_5,
                io_stall,
  output        io_issue_ack_0,
                io_issue_ack_1,
                io_issue_ack_2,
                io_issue_ack_3,
                io_issue_ack_4,
                io_issue_ack_5,
  output [5:0]  io_wake_preg,
                io_inst_issue_inst_prj,
                io_inst_issue_inst_prk,
  output        io_inst_issue_inst_rd_valid,
  output [5:0]  io_inst_issue_inst_prd,
  output [31:0] io_inst_issue_inst_imm,
  output [4:0]  io_inst_issue_inst_rob_index,
  output [3:0]  io_inst_issue_inst_alu_op,
  output        io_inst_issue_inst_alu_rs1_sel,
  output [1:0]  io_inst_issue_inst_alu_rs2_sel,
  output [31:0] io_inst_issue_inst_pc,
  output        io_inst_issue_valid
);

  wire [5:0]  _select_enc_T_1 = io_issue_req_4 ? 6'h10 : {io_issue_req_5, 5'h0};
  wire [5:0]  _select_enc_T_2 = io_issue_req_3 ? 6'h8 : _select_enc_T_1;
  wire [5:0]  _select_enc_T_3 = io_issue_req_2 ? 6'h4 : _select_enc_T_2;
  wire [5:0]  _select_enc_T_4 = io_issue_req_1 ? 6'h2 : _select_enc_T_3;
  wire [5:0]  select_enc = io_issue_req_0 ? 6'h1 : _select_enc_T_4;
  wire [31:0] _inst_T_44 = select_enc[0] ? io_insts_issue_inst_pc_0 : 32'h0;
  wire [31:0] _inst_T_45 = select_enc[1] ? io_insts_issue_inst_pc_1 : 32'h0;
  wire [31:0] _inst_T_46 = select_enc[2] ? io_insts_issue_inst_pc_2 : 32'h0;
  wire [31:0] _inst_T_47 = select_enc[3] ? io_insts_issue_inst_pc_3 : 32'h0;
  wire [31:0] _inst_T_48 = select_enc[4] ? io_insts_issue_inst_pc_4 : 32'h0;
  wire [31:0] _inst_T_49 = select_enc[5] ? io_insts_issue_inst_pc_5 : 32'h0;
  wire [1:0]  _inst_T_55 = select_enc[0] ? io_insts_issue_inst_alu_rs2_sel_0 : 2'h0;
  wire [1:0]  _inst_T_56 = select_enc[1] ? io_insts_issue_inst_alu_rs2_sel_1 : 2'h0;
  wire [1:0]  _inst_T_57 = select_enc[2] ? io_insts_issue_inst_alu_rs2_sel_2 : 2'h0;
  wire [1:0]  _inst_T_58 = select_enc[3] ? io_insts_issue_inst_alu_rs2_sel_3 : 2'h0;
  wire [1:0]  _inst_T_59 = select_enc[4] ? io_insts_issue_inst_alu_rs2_sel_4 : 2'h0;
  wire [1:0]  _inst_T_60 = select_enc[5] ? io_insts_issue_inst_alu_rs2_sel_5 : 2'h0;
  wire [3:0]  _inst_T_77 = select_enc[0] ? io_insts_issue_inst_alu_op_0 : 4'h0;
  wire [3:0]  _inst_T_78 = select_enc[1] ? io_insts_issue_inst_alu_op_1 : 4'h0;
  wire [3:0]  _inst_T_79 = select_enc[2] ? io_insts_issue_inst_alu_op_2 : 4'h0;
  wire [3:0]  _inst_T_80 = select_enc[3] ? io_insts_issue_inst_alu_op_3 : 4'h0;
  wire [3:0]  _inst_T_81 = select_enc[4] ? io_insts_issue_inst_alu_op_4 : 4'h0;
  wire [3:0]  _inst_T_82 = select_enc[5] ? io_insts_issue_inst_alu_op_5 : 4'h0;
  wire [4:0]  _inst_T_88 = select_enc[0] ? io_insts_issue_inst_rob_index_0 : 5'h0;
  wire [4:0]  _inst_T_89 = select_enc[1] ? io_insts_issue_inst_rob_index_1 : 5'h0;
  wire [4:0]  _inst_T_90 = select_enc[2] ? io_insts_issue_inst_rob_index_2 : 5'h0;
  wire [4:0]  _inst_T_91 = select_enc[3] ? io_insts_issue_inst_rob_index_3 : 5'h0;
  wire [4:0]  _inst_T_92 = select_enc[4] ? io_insts_issue_inst_rob_index_4 : 5'h0;
  wire [4:0]  _inst_T_93 = select_enc[5] ? io_insts_issue_inst_rob_index_5 : 5'h0;
  wire [31:0] _inst_T_99 = select_enc[0] ? io_insts_issue_inst_imm_0 : 32'h0;
  wire [31:0] _inst_T_100 = select_enc[1] ? io_insts_issue_inst_imm_1 : 32'h0;
  wire [31:0] _inst_T_101 = select_enc[2] ? io_insts_issue_inst_imm_2 : 32'h0;
  wire [31:0] _inst_T_102 = select_enc[3] ? io_insts_issue_inst_imm_3 : 32'h0;
  wire [31:0] _inst_T_103 = select_enc[4] ? io_insts_issue_inst_imm_4 : 32'h0;
  wire [31:0] _inst_T_104 = select_enc[5] ? io_insts_issue_inst_imm_5 : 32'h0;
  wire [5:0]  _io_wake_preg_T = select_enc[0] ? io_insts_issue_inst_prd_0 : 6'h0;
  wire [5:0]  _io_wake_preg_T_1 = select_enc[1] ? io_insts_issue_inst_prd_1 : 6'h0;
  wire [5:0]  _io_wake_preg_T_2 = select_enc[2] ? io_insts_issue_inst_prd_2 : 6'h0;
  wire [5:0]  _io_wake_preg_T_3 = select_enc[3] ? io_insts_issue_inst_prd_3 : 6'h0;
  wire [5:0]  _io_wake_preg_T_4 = select_enc[4] ? io_insts_issue_inst_prd_4 : 6'h0;
  wire [5:0]  _io_wake_preg_T_5 = select_enc[5] ? io_insts_issue_inst_prd_5 : 6'h0;
  wire [5:0]  _inst_T_132 = select_enc[0] ? io_insts_issue_inst_prk_0 : 6'h0;
  wire [5:0]  _inst_T_133 = select_enc[1] ? io_insts_issue_inst_prk_1 : 6'h0;
  wire [5:0]  _inst_T_134 = select_enc[2] ? io_insts_issue_inst_prk_2 : 6'h0;
  wire [5:0]  _inst_T_135 = select_enc[3] ? io_insts_issue_inst_prk_3 : 6'h0;
  wire [5:0]  _inst_T_136 = select_enc[4] ? io_insts_issue_inst_prk_4 : 6'h0;
  wire [5:0]  _inst_T_137 = select_enc[5] ? io_insts_issue_inst_prk_5 : 6'h0;
  wire [5:0]  _inst_T_143 = select_enc[0] ? io_insts_issue_inst_prj_0 : 6'h0;
  wire [5:0]  _inst_T_144 = select_enc[1] ? io_insts_issue_inst_prj_1 : 6'h0;
  wire [5:0]  _inst_T_145 = select_enc[2] ? io_insts_issue_inst_prj_2 : 6'h0;
  wire [5:0]  _inst_T_146 = select_enc[3] ? io_insts_issue_inst_prj_3 : 6'h0;
  wire [5:0]  _inst_T_147 = select_enc[4] ? io_insts_issue_inst_prj_4 : 6'h0;
  wire [5:0]  _inst_T_148 = select_enc[5] ? io_insts_issue_inst_prj_5 : 6'h0;
  wire        choice =
    (|{io_issue_req_5,
       io_issue_req_4,
       io_issue_req_3,
       io_issue_req_2,
       io_issue_req_1,
       io_issue_req_0}) & ~io_stall;
  assign io_issue_ack_0 = choice & select_enc[0];
  assign io_issue_ack_1 = choice & select_enc[1];
  assign io_issue_ack_2 = choice & select_enc[2];
  assign io_issue_ack_3 = choice & select_enc[3];
  assign io_issue_ack_4 = choice & select_enc[4];
  assign io_issue_ack_5 = choice & select_enc[5];
  assign io_wake_preg =
    choice
      ? _io_wake_preg_T | _io_wake_preg_T_1 | _io_wake_preg_T_2 | _io_wake_preg_T_3
        | _io_wake_preg_T_4 | _io_wake_preg_T_5
      : 6'h0;
  assign io_inst_issue_inst_prj =
    choice
      ? _inst_T_143 | _inst_T_144 | _inst_T_145 | _inst_T_146 | _inst_T_147 | _inst_T_148
      : 6'h0;
  assign io_inst_issue_inst_prk =
    choice
      ? _inst_T_132 | _inst_T_133 | _inst_T_134 | _inst_T_135 | _inst_T_136 | _inst_T_137
      : 6'h0;
  assign io_inst_issue_inst_rd_valid =
    choice
    & (select_enc[0] & io_insts_issue_inst_rd_valid_0 | select_enc[1]
       & io_insts_issue_inst_rd_valid_1 | select_enc[2] & io_insts_issue_inst_rd_valid_2
       | select_enc[3] & io_insts_issue_inst_rd_valid_3 | select_enc[4]
       & io_insts_issue_inst_rd_valid_4 | select_enc[5] & io_insts_issue_inst_rd_valid_5);
  assign io_inst_issue_inst_prd =
    choice
      ? _io_wake_preg_T | _io_wake_preg_T_1 | _io_wake_preg_T_2 | _io_wake_preg_T_3
        | _io_wake_preg_T_4 | _io_wake_preg_T_5
      : 6'h0;
  assign io_inst_issue_inst_imm =
    choice
      ? _inst_T_99 | _inst_T_100 | _inst_T_101 | _inst_T_102 | _inst_T_103 | _inst_T_104
      : 32'h0;
  assign io_inst_issue_inst_rob_index =
    choice
      ? _inst_T_88 | _inst_T_89 | _inst_T_90 | _inst_T_91 | _inst_T_92 | _inst_T_93
      : 5'h0;
  assign io_inst_issue_inst_alu_op =
    choice
      ? _inst_T_77 | _inst_T_78 | _inst_T_79 | _inst_T_80 | _inst_T_81 | _inst_T_82
      : 4'h0;
  assign io_inst_issue_inst_alu_rs1_sel =
    choice
    & (select_enc[0] & io_insts_issue_inst_alu_rs1_sel_0 | select_enc[1]
       & io_insts_issue_inst_alu_rs1_sel_1 | select_enc[2]
       & io_insts_issue_inst_alu_rs1_sel_2 | select_enc[3]
       & io_insts_issue_inst_alu_rs1_sel_3 | select_enc[4]
       & io_insts_issue_inst_alu_rs1_sel_4 | select_enc[5]
       & io_insts_issue_inst_alu_rs1_sel_5);
  assign io_inst_issue_inst_alu_rs2_sel =
    choice
      ? _inst_T_55 | _inst_T_56 | _inst_T_57 | _inst_T_58 | _inst_T_59 | _inst_T_60
      : 2'h0;
  assign io_inst_issue_inst_pc =
    choice
      ? _inst_T_44 | _inst_T_45 | _inst_T_46 | _inst_T_47 | _inst_T_48 | _inst_T_49
      : 32'h0;
  assign io_inst_issue_valid = choice;
endmodule

