----------------------------------------------------------------------------- 
-- Altera DSP Builder Advanced Flow Tools Release Version 13.0
-- Quartus II development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2012 Altera Corporation.  All rights reserved.    
-- Your use of  Altera  Corporation's design tools,  logic functions and other 
-- software and tools,  and its AMPP  partner logic functions, and  any output 
-- files  any of the  foregoing  device programming or simulation files),  and 
-- any associated  documentation or information are expressly subject  to  the 
-- terms and conditions  of the Altera Program License Subscription Agreement, 
-- Altera  MegaCore  Function  License  Agreement, or other applicable license 
-- agreement,  including,  without limitation,  that your use  is for the sole 
-- purpose of  programming  logic  devices  manufactured by Altera and sold by 
-- Altera or its authorized  distributors.  Please  refer  to  the  applicable 
-- agreement for further details.
----------------------------------------------------------------------------- 

-- VHDL created from cholesky_solver_mc_CholFwBw_Cholesky_Fw
-- VHDL created on Thu Oct  4 06:06:21 2012


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
use work.hcc_package.all;
use work.math_package.all;
use work.fpc_library_package.all;
use work.dspba_library_package.all;
USE work.cholesky_solver_mc_safe_path.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY lpm;
USE lpm.lpm_components.all;

-- Text written from /data/rkay/daily_build/13.0/38.3/p4/ip/aion/src/mip_common/hw_model.cpp:1242
entity cholesky_solver_mc_CholFwBw_Cholesky_Fw is
    port (
        InDataV_s : in std_logic_vector(0 downto 0);
        InCh_s : in std_logic_vector(7 downto 0);
        InData_re : in std_logic_vector(31 downto 0);
        InData_im : in std_logic_vector(31 downto 0);
        InColumnIdx_s : in std_logic_vector(8 downto 0);
        InRowIdx_s : in std_logic_vector(8 downto 0);
        InUpper_s : in std_logic_vector(0 downto 0);
        go_s : in std_logic_vector(0 downto 0);
        InMatSize_s : in std_logic_vector(8 downto 0);
        ProcUpper_s : in std_logic_vector(0 downto 0);
        NumMatIn_s : in std_logic_vector(7 downto 0);
        FwDone_s : out std_logic_vector(0 downto 0);
        Lij_v_s : out std_logic_vector(0 downto 0);
        ChIdx_s : out std_logic_vector(7 downto 0);
        y_v_s : out std_logic_vector(0 downto 0);
        Lij_y_modified_re : out std_logic_vector(31 downto 0);
        Lij_y_modified_im : out std_logic_vector(31 downto 0);
        Lij_y_v_s : out std_logic_vector(0 downto 0);
        ColumnIdx_s : out std_logic_vector(6 downto 0);
        RowIdx_s : out std_logic_vector(6 downto 0);
        MatSizeRT_mn1_s : out std_logic_vector(6 downto 0);
        NumMatRT_mn1_s : out std_logic_vector(1 downto 0);
        FifoErr_s : out std_logic_vector(0 downto 0);
        clk : in std_logic;
        areset : in std_logic
        );
end;

architecture normal of cholesky_solver_mc_CholFwBw_Cholesky_Fw is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name NOT_GATE_PUSH_BACK OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410";

    signal GND_q : std_logic_vector (0 downto 0);
    signal VCC_q : std_logic_vector (0 downto 0);
    signal AutoLoopDelay2_q : std_logic_vector (0 downto 0);
    signal BottomDataPath_CircularMem_AddSLoad_a : std_logic_vector(2 downto 0);
    signal BottomDataPath_CircularMem_AddSLoad_b : std_logic_vector(2 downto 0);
    signal BottomDataPath_CircularMem_AddSLoad_i : std_logic_vector (2 downto 0);
    signal BottomDataPath_CircularMem_AddSLoad_o : std_logic_vector (2 downto 0);
    signal BottomDataPath_CircularMem_AddSLoad_q : std_logic_vector (2 downto 0);
    signal BottomDataPath_CircularMem_AddSLoad1_a : std_logic_vector(2 downto 0);
    signal BottomDataPath_CircularMem_AddSLoad1_b : std_logic_vector(2 downto 0);
    signal BottomDataPath_CircularMem_AddSLoad1_i : std_logic_vector (2 downto 0);
    signal BottomDataPath_CircularMem_AddSLoad1_o : std_logic_vector (2 downto 0);
    signal BottomDataPath_CircularMem_AddSLoad1_q : std_logic_vector (2 downto 0);
    signal BottomDataPath_CircularMem_Const2_q : std_logic_vector (2 downto 0);
    signal BottomDataPath_CircularMem_DualMem_reset0 : std_logic;
    signal BottomDataPath_CircularMem_DualMem_iq : std_logic_vector (31 downto 0);
    signal BottomDataPath_CircularMem_DualMem_ia : std_logic_vector (31 downto 0);
    signal BottomDataPath_CircularMem_DualMem_ir : std_logic_vector (31 downto 0);
    signal BottomDataPath_CircularMem_DualMem_aa : std_logic_vector (1 downto 0);
    signal BottomDataPath_CircularMem_DualMem_ab : std_logic_vector (1 downto 0);
    signal BottomDataPath_CircularMem_DualMem_q : std_logic_vector (31 downto 0);
    signal BottomDataPath_CircularMem_DualMem_r : std_logic_vector (31 downto 0);
    signal BottomDataPath_RecipSqRt_reset : std_logic;
    signal BottomDataPath_RecipSqRt_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal BottomDataPath_RecipSqRt_q_real : REAL;
    -- synopsys translate on
    signal CmdFifo_CholFwDone_SampleDelay1_q : std_logic_vector (0 downto 0);
    signal CmdFifo_CholFwDone_SampleDelay2_q : std_logic_vector (0 downto 0);
    signal CmdFifo_CholFwDone_SampleDelay3_q : std_logic_vector (0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch_SampleDelay1_q : std_logic_vector (0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch1_SampleDelay1_q : std_logic_vector (0 downto 0);
    signal CmdFifo_Detect_Pulses_SampleDelay_q : std_logic_vector (0 downto 0);
    signal CmdFifo_Detect_Pulses_SampleDelay2_q : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO_reset : std_logic;
    signal CmdFifo_FIFO_f : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO_e : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO_t : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO_q : std_logic_vector (10 downto 0);
    signal CmdFifo_FIFO_empty : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO_v : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO1_reset : std_logic;
    signal CmdFifo_FIFO1_f : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO1_e : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO1_t : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO1_q : std_logic_vector (7 downto 0);
    signal CmdFifo_FIFO1_empty : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO1_v : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO2_reset : std_logic;
    signal CmdFifo_FIFO2_f : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO2_e : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO2_t : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO2_q : std_logic_vector (6 downto 0);
    signal CmdFifo_FIFO2_empty : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO2_v : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO3_reset : std_logic;
    signal CmdFifo_FIFO3_f : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO3_e : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO3_t : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO3_q : std_logic_vector (24 downto 0);
    signal CmdFifo_FIFO3_empty : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO3_v : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO4_reset : std_logic;
    signal CmdFifo_FIFO4_f : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO4_e : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO4_t : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO4_q : std_logic_vector (4 downto 0);
    signal CmdFifo_FIFO4_empty : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO4_v : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO5_reset : std_logic;
    signal CmdFifo_FIFO5_f : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO5_e : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO5_t : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO5_q : std_logic_vector (6 downto 0);
    signal CmdFifo_FIFO5_empty : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO5_v : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO6_reset : std_logic;
    signal CmdFifo_FIFO6_f : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO6_e : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO6_t : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO6_q : std_logic_vector (1 downto 0);
    signal CmdFifo_FIFO6_empty : std_logic_vector (0 downto 0);
    signal CmdFifo_FIFO6_v : std_logic_vector (0 downto 0);
    signal CmdFifo_SRlatch_SampleDelay1_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Add_add_a : std_logic_vector(8 downto 0);
    signal Control_DerivedSignals_Add_add_b : std_logic_vector(8 downto 0);
    signal Control_DerivedSignals_Add_add_o : std_logic_vector (8 downto 0);
    signal Control_DerivedSignals_Add_add_q : std_logic_vector (8 downto 0);
    signal Control_DerivedSignals_Add2_add_a : std_logic_vector(10 downto 0);
    signal Control_DerivedSignals_Add2_add_b : std_logic_vector(10 downto 0);
    signal Control_DerivedSignals_Add2_add_i : std_logic_vector (10 downto 0);
    signal Control_DerivedSignals_Add2_add_o : std_logic_vector (10 downto 0);
    signal Control_DerivedSignals_Add2_add_q : std_logic_vector (10 downto 0);
    signal Control_DerivedSignals_Const2_q : std_logic_vector (1 downto 0);
    signal Control_InPort_Add1_add_a : std_logic_vector(8 downto 0);
    signal Control_InPort_Add1_add_b : std_logic_vector(8 downto 0);
    signal Control_InPort_Add1_add_o : std_logic_vector (8 downto 0);
    signal Control_InPort_Add1_add_q : std_logic_vector (8 downto 0);
    signal Control_InPort_Const2_q : std_logic_vector (10 downto 0);
    signal Control_InPort_FIFO_reset : std_logic;
    signal Control_InPort_FIFO_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO_q : std_logic_vector (10 downto 0);
    signal Control_InPort_FIFO_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_reset : std_logic;
    signal Control_InPort_FIFO1_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_q : std_logic_vector (24 downto 0);
    signal Control_InPort_FIFO1_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO1_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_re_reset : std_logic;
    signal Control_InPort_FIFO2_re_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_re_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_re_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_re_q : std_logic_vector (31 downto 0);
    signal Control_InPort_FIFO2_re_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_re_v : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_im_reset : std_logic;
    signal Control_InPort_FIFO2_im_f : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_im_e : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_im_t : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_im_q : std_logic_vector (31 downto 0);
    signal Control_InPort_FIFO2_im_empty : std_logic_vector (0 downto 0);
    signal Control_InPort_FIFO2_im_v : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Add2_add_a : std_logic_vector(6 downto 0);
    signal Control_MasterLoops_Add2_add_b : std_logic_vector(6 downto 0);
    signal Control_MasterLoops_Add2_add_o : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_Add2_add_q : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_Const10_q : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_Const12_q : std_logic_vector (1 downto 0);
    signal Control_MasterLoops_Const4_q : std_logic_vector (1 downto 0);
    signal Control_MasterLoops_Const9_q : std_logic_vector (11 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_init : std_logic_vector (13 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_step : std_logic_vector (13 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_limit : std_logic_vector (13 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_en : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_v : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_c : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_firstpass : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_firstnextpass : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_nextnextpass : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_nextpass : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_pass : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_count : std_logic_vector (13 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_nextcount : std_logic_vector (13 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_firstloop : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_limit2 : std_logic_vector (13 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_prevpass : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_prevnextpass : std_logic;
    signal Control_MasterLoops_ForBanks_FLB_prevcount : std_logic_vector (13 downto 0);
    signal Control_MasterLoops_ForBanks_FLB_prevnextcount : std_logic_vector (13 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_init : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_step : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_limit : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_en : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_v : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_c : std_logic_vector (1 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_firstpass : std_logic;
    signal Control_MasterLoops_ForChannel_FLB_firstnextpass : std_logic;
    signal Control_MasterLoops_ForChannel_FLB_nextnextpass : std_logic;
    signal Control_MasterLoops_ForChannel_FLB_nextpass : std_logic;
    signal Control_MasterLoops_ForChannel_FLB_pass : std_logic;
    signal Control_MasterLoops_ForChannel_FLB_count : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_nextcount : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_firstloop : std_logic;
    signal Control_MasterLoops_ForChannel_FLB_limit2 : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_prevpass : std_logic;
    signal Control_MasterLoops_ForChannel_FLB_prevnextpass : std_logic;
    signal Control_MasterLoops_ForChannel_FLB_prevcount : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForChannel_FLB_prevnextcount : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_init : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_step : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_limit : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_en : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_v : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_c : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_firstpass : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_firstnextpass : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_nextnextpass : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_nextpass : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_pass : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_count : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_nextcount : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_firstloop : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_limit2 : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_prevpass : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_prevnextpass : std_logic;
    signal Control_MasterLoops_ForColumn_FLB_prevcount : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForColumn_FLB_prevnextcount : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_init : std_logic_vector (12 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_step : std_logic_vector (12 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_limit : std_logic_vector (12 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_en : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_v : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_c : std_logic_vector (10 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_firstpass : std_logic;
    signal Control_MasterLoops_ForMatrixMem_FLB_firstnextpass : std_logic;
    signal Control_MasterLoops_ForMatrixMem_FLB_nextnextpass : std_logic;
    signal Control_MasterLoops_ForMatrixMem_FLB_nextpass : std_logic;
    signal Control_MasterLoops_ForMatrixMem_FLB_pass : std_logic;
    signal Control_MasterLoops_ForMatrixMem_FLB_count : std_logic_vector (12 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_nextcount : std_logic_vector (12 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_firstloop : std_logic;
    signal Control_MasterLoops_ForMatrixMem_FLB_limit2 : std_logic_vector (12 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_prevpass : std_logic;
    signal Control_MasterLoops_ForMatrixMem_FLB_prevnextpass : std_logic;
    signal Control_MasterLoops_ForMatrixMem_FLB_prevcount : std_logic_vector (12 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLB_prevnextcount : std_logic_vector (12 downto 0);
    signal Control_MasterLoops_ForRows_FLB_ls : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_init : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForRows_FLB_step : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForRows_FLB_limit : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForRows_FLB_en : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_fl : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_bs : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_v : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLB_c : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_ForRows_FLB_testpass : std_logic;
    signal Control_MasterLoops_ForRows_FLB_nextpass : std_logic;
    signal Control_MasterLoops_ForRows_FLB_pass : std_logic;
    signal Control_MasterLoops_ForRows_FLB_count : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForRows_FLB_nextcount : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForRows_FLB_firstloop : std_logic;
    signal Control_MasterLoops_ForRows_FLB_limit2 : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForRows_FLB_prevpass : std_logic;
    signal Control_MasterLoops_ForRows_FLB_prevcount : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForRows_FLB_prevnextcount : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_Latch_1L_S1_SampleDelay_q : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_Latch_1L_S2_SampleDelay_q : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_Latch_1L_S3_SampleDelay_q : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_Latch_1L_S5_SampleDelay_q : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_q : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_0_0_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_1_1_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_2_2_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_3_3_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_4_4_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_5_5_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_SampleDelay_q : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_SampleDelay_q : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_SampleDelay_q : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_latch_0L1_SampleDelay_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_latch_0L2_SampleDelay_q : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_latch_0L3_SampleDelay_q : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_latch_1L2_SampleDelay_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Const1_q : std_logic_vector (4 downto 0);
    signal Control_WrBackPath_FIFO_Control_reset : std_logic;
    signal Control_WrBackPath_FIFO_Control_f : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_Control_e : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_Control_t : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_Control_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_Control_empty : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_Control_v : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_WrAddr_reset : std_logic;
    signal Control_WrBackPath_FIFO_WrAddr_f : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_WrAddr_e : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_WrAddr_t : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_WrAddr_q : std_logic_vector (10 downto 0);
    signal Control_WrBackPath_FIFO_WrAddr_empty : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_WrAddr_v : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_WrEnVec_reset : std_logic;
    signal Control_WrBackPath_FIFO_WrEnVec_f : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_WrEnVec_e : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_WrEnVec_t : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_WrEnVec_q : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_FIFO_WrEnVec_empty : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_FIFO_WrEnVec_v : std_logic_vector (0 downto 0);
    signal DualMem_0_re_reset0 : std_logic;
    signal DualMem_0_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_0_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_0_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_0_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_0_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_0_re_q : std_logic_vector (31 downto 0);
    signal DualMem_0_re_r : std_logic_vector (31 downto 0);
    signal DualMem_0_im_reset0 : std_logic;
    signal DualMem_0_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_0_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_0_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_0_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_0_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_0_im_q : std_logic_vector (31 downto 0);
    signal DualMem_0_im_r : std_logic_vector (31 downto 0);
    signal DualMem_1_re_reset0 : std_logic;
    signal DualMem_1_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_1_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_1_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_1_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_1_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_1_re_q : std_logic_vector (31 downto 0);
    signal DualMem_1_re_r : std_logic_vector (31 downto 0);
    signal DualMem_1_im_reset0 : std_logic;
    signal DualMem_1_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_1_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_1_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_1_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_1_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_1_im_q : std_logic_vector (31 downto 0);
    signal DualMem_1_im_r : std_logic_vector (31 downto 0);
    signal DualMem_2_re_reset0 : std_logic;
    signal DualMem_2_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_2_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_2_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_2_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_2_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_2_re_q : std_logic_vector (31 downto 0);
    signal DualMem_2_re_r : std_logic_vector (31 downto 0);
    signal DualMem_2_im_reset0 : std_logic;
    signal DualMem_2_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_2_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_2_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_2_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_2_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_2_im_q : std_logic_vector (31 downto 0);
    signal DualMem_2_im_r : std_logic_vector (31 downto 0);
    signal DualMem_3_re_reset0 : std_logic;
    signal DualMem_3_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_3_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_3_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_3_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_3_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_3_re_q : std_logic_vector (31 downto 0);
    signal DualMem_3_re_r : std_logic_vector (31 downto 0);
    signal DualMem_3_im_reset0 : std_logic;
    signal DualMem_3_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_3_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_3_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_3_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_3_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_3_im_q : std_logic_vector (31 downto 0);
    signal DualMem_3_im_r : std_logic_vector (31 downto 0);
    signal DualMem_4_re_reset0 : std_logic;
    signal DualMem_4_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_4_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_4_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_4_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_4_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_4_re_q : std_logic_vector (31 downto 0);
    signal DualMem_4_re_r : std_logic_vector (31 downto 0);
    signal DualMem_4_im_reset0 : std_logic;
    signal DualMem_4_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_4_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_4_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_4_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_4_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_4_im_q : std_logic_vector (31 downto 0);
    signal DualMem_4_im_r : std_logic_vector (31 downto 0);
    signal DualMem_5_re_reset0 : std_logic;
    signal DualMem_5_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_5_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_5_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_5_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_5_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_5_re_q : std_logic_vector (31 downto 0);
    signal DualMem_5_re_r : std_logic_vector (31 downto 0);
    signal DualMem_5_im_reset0 : std_logic;
    signal DualMem_5_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_5_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_5_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_5_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_5_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_5_im_q : std_logic_vector (31 downto 0);
    signal DualMem_5_im_r : std_logic_vector (31 downto 0);
    signal DualMem_6_re_reset0 : std_logic;
    signal DualMem_6_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_6_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_6_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_6_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_6_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_6_re_q : std_logic_vector (31 downto 0);
    signal DualMem_6_re_r : std_logic_vector (31 downto 0);
    signal DualMem_6_im_reset0 : std_logic;
    signal DualMem_6_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_6_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_6_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_6_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_6_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_6_im_q : std_logic_vector (31 downto 0);
    signal DualMem_6_im_r : std_logic_vector (31 downto 0);
    signal DualMem_7_re_reset0 : std_logic;
    signal DualMem_7_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_7_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_7_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_7_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_7_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_7_re_q : std_logic_vector (31 downto 0);
    signal DualMem_7_re_r : std_logic_vector (31 downto 0);
    signal DualMem_7_im_reset0 : std_logic;
    signal DualMem_7_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_7_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_7_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_7_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_7_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_7_im_q : std_logic_vector (31 downto 0);
    signal DualMem_7_im_r : std_logic_vector (31 downto 0);
    signal DualMem_8_re_reset0 : std_logic;
    signal DualMem_8_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_8_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_8_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_8_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_8_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_8_re_q : std_logic_vector (31 downto 0);
    signal DualMem_8_re_r : std_logic_vector (31 downto 0);
    signal DualMem_8_im_reset0 : std_logic;
    signal DualMem_8_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_8_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_8_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_8_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_8_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_8_im_q : std_logic_vector (31 downto 0);
    signal DualMem_8_im_r : std_logic_vector (31 downto 0);
    signal DualMem_9_re_reset0 : std_logic;
    signal DualMem_9_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_9_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_9_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_9_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_9_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_9_re_q : std_logic_vector (31 downto 0);
    signal DualMem_9_re_r : std_logic_vector (31 downto 0);
    signal DualMem_9_im_reset0 : std_logic;
    signal DualMem_9_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_9_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_9_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_9_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_9_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_9_im_q : std_logic_vector (31 downto 0);
    signal DualMem_9_im_r : std_logic_vector (31 downto 0);
    signal DualMem_10_re_reset0 : std_logic;
    signal DualMem_10_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_10_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_10_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_10_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_10_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_10_re_q : std_logic_vector (31 downto 0);
    signal DualMem_10_re_r : std_logic_vector (31 downto 0);
    signal DualMem_10_im_reset0 : std_logic;
    signal DualMem_10_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_10_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_10_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_10_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_10_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_10_im_q : std_logic_vector (31 downto 0);
    signal DualMem_10_im_r : std_logic_vector (31 downto 0);
    signal DualMem_11_re_reset0 : std_logic;
    signal DualMem_11_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_11_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_11_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_11_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_11_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_11_re_q : std_logic_vector (31 downto 0);
    signal DualMem_11_re_r : std_logic_vector (31 downto 0);
    signal DualMem_11_im_reset0 : std_logic;
    signal DualMem_11_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_11_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_11_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_11_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_11_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_11_im_q : std_logic_vector (31 downto 0);
    signal DualMem_11_im_r : std_logic_vector (31 downto 0);
    signal DualMem_12_re_reset0 : std_logic;
    signal DualMem_12_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_12_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_12_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_12_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_12_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_12_re_q : std_logic_vector (31 downto 0);
    signal DualMem_12_re_r : std_logic_vector (31 downto 0);
    signal DualMem_12_im_reset0 : std_logic;
    signal DualMem_12_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_12_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_12_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_12_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_12_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_12_im_q : std_logic_vector (31 downto 0);
    signal DualMem_12_im_r : std_logic_vector (31 downto 0);
    signal DualMem_13_re_reset0 : std_logic;
    signal DualMem_13_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_13_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_13_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_13_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_13_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_13_re_q : std_logic_vector (31 downto 0);
    signal DualMem_13_re_r : std_logic_vector (31 downto 0);
    signal DualMem_13_im_reset0 : std_logic;
    signal DualMem_13_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_13_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_13_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_13_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_13_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_13_im_q : std_logic_vector (31 downto 0);
    signal DualMem_13_im_r : std_logic_vector (31 downto 0);
    signal DualMem_14_re_reset0 : std_logic;
    signal DualMem_14_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_14_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_14_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_14_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_14_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_14_re_q : std_logic_vector (31 downto 0);
    signal DualMem_14_re_r : std_logic_vector (31 downto 0);
    signal DualMem_14_im_reset0 : std_logic;
    signal DualMem_14_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_14_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_14_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_14_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_14_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_14_im_q : std_logic_vector (31 downto 0);
    signal DualMem_14_im_r : std_logic_vector (31 downto 0);
    signal DualMem_15_re_reset0 : std_logic;
    signal DualMem_15_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_15_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_15_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_15_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_15_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_15_re_q : std_logic_vector (31 downto 0);
    signal DualMem_15_re_r : std_logic_vector (31 downto 0);
    signal DualMem_15_im_reset0 : std_logic;
    signal DualMem_15_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_15_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_15_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_15_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_15_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_15_im_q : std_logic_vector (31 downto 0);
    signal DualMem_15_im_r : std_logic_vector (31 downto 0);
    signal DualMem_16_re_reset0 : std_logic;
    signal DualMem_16_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_16_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_16_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_16_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_16_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_16_re_q : std_logic_vector (31 downto 0);
    signal DualMem_16_re_r : std_logic_vector (31 downto 0);
    signal DualMem_16_im_reset0 : std_logic;
    signal DualMem_16_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_16_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_16_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_16_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_16_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_16_im_q : std_logic_vector (31 downto 0);
    signal DualMem_16_im_r : std_logic_vector (31 downto 0);
    signal DualMem_17_re_reset0 : std_logic;
    signal DualMem_17_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_17_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_17_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_17_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_17_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_17_re_q : std_logic_vector (31 downto 0);
    signal DualMem_17_re_r : std_logic_vector (31 downto 0);
    signal DualMem_17_im_reset0 : std_logic;
    signal DualMem_17_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_17_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_17_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_17_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_17_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_17_im_q : std_logic_vector (31 downto 0);
    signal DualMem_17_im_r : std_logic_vector (31 downto 0);
    signal DualMem_18_re_reset0 : std_logic;
    signal DualMem_18_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_18_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_18_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_18_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_18_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_18_re_q : std_logic_vector (31 downto 0);
    signal DualMem_18_re_r : std_logic_vector (31 downto 0);
    signal DualMem_18_im_reset0 : std_logic;
    signal DualMem_18_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_18_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_18_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_18_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_18_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_18_im_q : std_logic_vector (31 downto 0);
    signal DualMem_18_im_r : std_logic_vector (31 downto 0);
    signal DualMem_19_re_reset0 : std_logic;
    signal DualMem_19_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_19_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_19_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_19_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_19_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_19_re_q : std_logic_vector (31 downto 0);
    signal DualMem_19_re_r : std_logic_vector (31 downto 0);
    signal DualMem_19_im_reset0 : std_logic;
    signal DualMem_19_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_19_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_19_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_19_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_19_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_19_im_q : std_logic_vector (31 downto 0);
    signal DualMem_19_im_r : std_logic_vector (31 downto 0);
    signal DualMem_20_re_reset0 : std_logic;
    signal DualMem_20_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_20_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_20_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_20_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_20_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_20_re_q : std_logic_vector (31 downto 0);
    signal DualMem_20_re_r : std_logic_vector (31 downto 0);
    signal DualMem_20_im_reset0 : std_logic;
    signal DualMem_20_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_20_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_20_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_20_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_20_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_20_im_q : std_logic_vector (31 downto 0);
    signal DualMem_20_im_r : std_logic_vector (31 downto 0);
    signal DualMem_21_re_reset0 : std_logic;
    signal DualMem_21_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_21_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_21_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_21_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_21_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_21_re_q : std_logic_vector (31 downto 0);
    signal DualMem_21_re_r : std_logic_vector (31 downto 0);
    signal DualMem_21_im_reset0 : std_logic;
    signal DualMem_21_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_21_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_21_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_21_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_21_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_21_im_q : std_logic_vector (31 downto 0);
    signal DualMem_21_im_r : std_logic_vector (31 downto 0);
    signal DualMem_22_re_reset0 : std_logic;
    signal DualMem_22_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_22_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_22_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_22_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_22_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_22_re_q : std_logic_vector (31 downto 0);
    signal DualMem_22_re_r : std_logic_vector (31 downto 0);
    signal DualMem_22_im_reset0 : std_logic;
    signal DualMem_22_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_22_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_22_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_22_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_22_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_22_im_q : std_logic_vector (31 downto 0);
    signal DualMem_22_im_r : std_logic_vector (31 downto 0);
    signal DualMem_23_re_reset0 : std_logic;
    signal DualMem_23_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_23_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_23_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_23_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_23_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_23_re_q : std_logic_vector (31 downto 0);
    signal DualMem_23_re_r : std_logic_vector (31 downto 0);
    signal DualMem_23_im_reset0 : std_logic;
    signal DualMem_23_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_23_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_23_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_23_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_23_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_23_im_q : std_logic_vector (31 downto 0);
    signal DualMem_23_im_r : std_logic_vector (31 downto 0);
    signal DualMem_24_re_reset0 : std_logic;
    signal DualMem_24_re_iq : std_logic_vector (31 downto 0);
    signal DualMem_24_re_ia : std_logic_vector (31 downto 0);
    signal DualMem_24_re_ir : std_logic_vector (31 downto 0);
    signal DualMem_24_re_aa : std_logic_vector (9 downto 0);
    signal DualMem_24_re_ab : std_logic_vector (9 downto 0);
    signal DualMem_24_re_q : std_logic_vector (31 downto 0);
    signal DualMem_24_re_r : std_logic_vector (31 downto 0);
    signal DualMem_24_im_reset0 : std_logic;
    signal DualMem_24_im_iq : std_logic_vector (31 downto 0);
    signal DualMem_24_im_ia : std_logic_vector (31 downto 0);
    signal DualMem_24_im_ir : std_logic_vector (31 downto 0);
    signal DualMem_24_im_aa : std_logic_vector (9 downto 0);
    signal DualMem_24_im_ab : std_logic_vector (9 downto 0);
    signal DualMem_24_im_q : std_logic_vector (31 downto 0);
    signal DualMem_24_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_0_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_0_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_0_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_0_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_0_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_0_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_0_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_0_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_0_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_0_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_0_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_0_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_0_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_0_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_0_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_0_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_1_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_1_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_1_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_1_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_1_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_1_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_1_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_1_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_1_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_1_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_1_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_1_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_1_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_1_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_1_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_1_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_2_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_2_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_2_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_2_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_2_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_2_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_2_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_2_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_2_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_2_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_2_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_2_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_2_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_2_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_2_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_2_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_3_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_3_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_3_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_3_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_3_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_3_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_3_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_3_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_3_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_3_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_3_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_3_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_3_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_3_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_3_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_3_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_4_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_4_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_4_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_4_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_4_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_4_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_4_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_4_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_4_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_4_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_4_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_4_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_4_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_4_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_4_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_4_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_5_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_5_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_5_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_5_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_5_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_5_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_5_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_5_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_5_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_5_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_5_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_5_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_5_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_5_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_5_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_5_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_6_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_6_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_6_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_6_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_6_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_6_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_6_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_6_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_6_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_6_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_6_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_6_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_6_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_6_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_6_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_6_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_7_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_7_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_7_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_7_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_7_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_7_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_7_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_7_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_7_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_7_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_7_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_7_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_7_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_7_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_7_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_7_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_8_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_8_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_8_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_8_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_8_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_8_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_8_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_8_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_8_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_8_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_8_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_8_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_8_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_8_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_8_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_8_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_9_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_9_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_9_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_9_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_9_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_9_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_9_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_9_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_9_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_9_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_9_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_9_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_9_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_9_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_9_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_9_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_10_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_10_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_10_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_10_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_10_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_10_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_10_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_10_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_10_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_10_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_10_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_10_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_10_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_10_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_10_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_10_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_11_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_11_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_11_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_11_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_11_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_11_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_11_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_11_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_11_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_11_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_11_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_11_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_11_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_11_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_11_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_11_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_12_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_12_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_12_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_12_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_12_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_12_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_12_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_12_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_12_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_12_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_12_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_12_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_12_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_12_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_12_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_12_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_13_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_13_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_13_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_13_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_13_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_13_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_13_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_13_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_13_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_13_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_13_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_13_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_13_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_13_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_13_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_13_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_14_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_14_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_14_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_14_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_14_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_14_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_14_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_14_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_14_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_14_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_14_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_14_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_14_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_14_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_14_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_14_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_15_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_15_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_15_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_15_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_15_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_15_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_15_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_15_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_15_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_15_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_15_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_15_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_15_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_15_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_15_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_15_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_16_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_16_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_16_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_16_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_16_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_16_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_16_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_16_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_16_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_16_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_16_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_16_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_16_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_16_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_16_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_16_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_17_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_17_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_17_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_17_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_17_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_17_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_17_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_17_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_17_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_17_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_17_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_17_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_17_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_17_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_17_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_17_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_18_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_18_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_18_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_18_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_18_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_18_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_18_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_18_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_18_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_18_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_18_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_18_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_18_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_18_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_18_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_18_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_19_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_19_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_19_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_19_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_19_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_19_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_19_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_19_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_19_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_19_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_19_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_19_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_19_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_19_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_19_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_19_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_20_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_20_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_20_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_20_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_20_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_20_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_20_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_20_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_20_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_20_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_20_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_20_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_20_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_20_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_20_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_20_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_21_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_21_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_21_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_21_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_21_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_21_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_21_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_21_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_21_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_21_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_21_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_21_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_21_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_21_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_21_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_21_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_22_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_22_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_22_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_22_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_22_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_22_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_22_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_22_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_22_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_22_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_22_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_22_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_22_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_22_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_22_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_22_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_23_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_23_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_23_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_23_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_23_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_23_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_23_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_23_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_23_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_23_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_23_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_23_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_23_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_23_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_23_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_23_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_24_re_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_24_re_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_24_re_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_24_re_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_24_re_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_24_re_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_24_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_24_re_r : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_24_im_reset0 : std_logic;
    signal TopDataPath_CircularMem_DualMem_24_im_iq : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_24_im_ia : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_24_im_ir : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_24_im_aa : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_24_im_ab : std_logic_vector (1 downto 0);
    signal TopDataPath_CircularMem_DualMem_24_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_CircularMem_DualMem_24_im_r : std_logic_vector (31 downto 0);
    signal TopDataPath_EffVecLength_0_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_0_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_0_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_0_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_1_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_1_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_1_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_1_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_2_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_2_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_2_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_2_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_3_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_3_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_3_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_3_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_4_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_4_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_4_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_4_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_5_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_5_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_5_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_5_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_6_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_6_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_6_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_6_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_7_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_7_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_7_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_7_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_8_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_8_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_8_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_8_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_9_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_9_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_9_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_9_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_10_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_10_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_10_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_10_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_11_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_11_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_11_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_11_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_12_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_12_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_12_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_12_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_13_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_13_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_13_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_13_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_14_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_14_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_14_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_14_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_15_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_15_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_15_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_15_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_16_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_16_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_16_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_16_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_17_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_17_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_17_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_17_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_18_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_18_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_18_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_18_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_19_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_19_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_19_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_19_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_20_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_20_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_20_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_20_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_21_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_21_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_21_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_21_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_22_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_22_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_22_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_22_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_23_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_23_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_23_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_23_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_24_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_24_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_EffVecLength_24_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_EffVecLength_24_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_AccFifo_re_reset : std_logic;
    signal TopDataPath_FP_Acc_AccFifo_re_f : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_AccFifo_re_e : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_AccFifo_re_t : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_AccFifo_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_FP_Acc_AccFifo_re_empty : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_AccFifo_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_AccFifo_im_reset : std_logic;
    signal TopDataPath_FP_Acc_AccFifo_im_f : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_AccFifo_im_e : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_AccFifo_im_t : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_AccFifo_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_FP_Acc_AccFifo_im_empty : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_AccFifo_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_AutoMinDelay1_q : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO1_re_reset : std_logic;
    signal TopDataPath_SyncFifo_FIFO1_re_f : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO1_re_e : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO1_re_t : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO1_re_q : std_logic_vector (44 downto 0);
    signal TopDataPath_SyncFifo_FIFO1_re_empty : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO1_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO1_im_reset : std_logic;
    signal TopDataPath_SyncFifo_FIFO1_im_f : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO1_im_e : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO1_im_t : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO1_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_SyncFifo_FIFO1_im_empty : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO1_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO2_reset : std_logic;
    signal TopDataPath_SyncFifo_FIFO2_f : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO2_e : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO2_t : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO2_q : std_logic_vector (3 downto 0);
    signal TopDataPath_SyncFifo_FIFO2_empty : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO2_v : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO3_re_reset : std_logic;
    signal TopDataPath_SyncFifo_FIFO3_re_f : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO3_re_e : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO3_re_t : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO3_re_q : std_logic_vector (31 downto 0);
    signal TopDataPath_SyncFifo_FIFO3_re_empty : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO3_re_v : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO3_im_reset : std_logic;
    signal TopDataPath_SyncFifo_FIFO3_im_f : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO3_im_e : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO3_im_t : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO3_im_q : std_logic_vector (31 downto 0);
    signal TopDataPath_SyncFifo_FIFO3_im_empty : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO3_im_v : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO4_reset : std_logic;
    signal TopDataPath_SyncFifo_FIFO4_f : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO4_e : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO4_t : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO4_q : std_logic_vector (6 downto 0);
    signal TopDataPath_SyncFifo_FIFO4_empty : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO4_v : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO5_reset : std_logic;
    signal TopDataPath_SyncFifo_FIFO5_f : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO5_e : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO5_t : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO5_q : std_logic_vector (6 downto 0);
    signal TopDataPath_SyncFifo_FIFO5_empty : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO5_v : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO6_reset : std_logic;
    signal TopDataPath_SyncFifo_FIFO6_f : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO6_e : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO6_t : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO6_q : std_logic_vector (1 downto 0);
    signal TopDataPath_SyncFifo_FIFO6_empty : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_FIFO6_v : std_logic_vector (0 downto 0);
    signal BottomDataPath_L_ij_a_x_bR_f_reset : std_logic;
    signal BottomDataPath_L_ij_a_x_bR_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal BottomDataPath_L_ij_a_x_bR_f_a_real : REAL;
    signal BottomDataPath_L_ij_a_x_bR_f_b_real : REAL;
    signal BottomDataPath_L_ij_a_x_bR_f_q_real : REAL;
    -- synopsys translate on
    signal BottomDataPath_L_ij_a_x_bI_f_reset : std_logic;
    signal BottomDataPath_L_ij_a_x_bI_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal BottomDataPath_L_ij_a_x_bI_f_a_real : REAL;
    signal BottomDataPath_L_ij_a_x_bI_f_b_real : REAL;
    signal BottomDataPath_L_ij_a_x_bI_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_0_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_0_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_0_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_0_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_1_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_1_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_1_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_1_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_2_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_2_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_2_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_2_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_3_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_3_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_3_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_3_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_4_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_4_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_4_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_4_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_5_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_5_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_5_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_5_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_6_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_6_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_6_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_6_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_7_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_7_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_7_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_7_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_8_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_8_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_8_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_8_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_9_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_9_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_9_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_9_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_10_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_10_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_10_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_10_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_11_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_11_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_11_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_11_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_12_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_12_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_12_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_12_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_12_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_13_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_13_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_13_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_13_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_13_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_14_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_14_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_14_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_14_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_14_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_15_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_15_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_15_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_15_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_15_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_16_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_16_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_16_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_16_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_16_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_17_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_17_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_17_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_17_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_17_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_18_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_18_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_18_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_18_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_18_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_19_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_19_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_19_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_19_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_19_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_20_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_20_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_20_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_20_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_20_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_21_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_21_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_21_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_21_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_21_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_22_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_22_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_22_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_22_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_22_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_23_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_23_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_23_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_23_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_23_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multii_24_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multii_24_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multii_24_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multii_24_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multii_24_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_0_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_0_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_0_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_0_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_1_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_1_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_1_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_1_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_2_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_2_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_2_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_2_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_3_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_3_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_3_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_3_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_4_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_4_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_4_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_4_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_5_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_5_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_5_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_5_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_6_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_6_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_6_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_6_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_7_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_7_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_7_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_7_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_8_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_8_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_8_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_8_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_9_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_9_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_9_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_9_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_10_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_10_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_10_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_10_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_11_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_11_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_11_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_11_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_12_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_12_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_12_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_12_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_12_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_13_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_13_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_13_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_13_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_13_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_14_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_14_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_14_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_14_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_14_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_15_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_15_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_15_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_15_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_15_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_16_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_16_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_16_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_16_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_16_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_17_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_17_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_17_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_17_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_17_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_18_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_18_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_18_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_18_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_18_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_19_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_19_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_19_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_19_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_19_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_20_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_20_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_20_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_20_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_20_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_21_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_21_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_21_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_21_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_21_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_22_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_22_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_22_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_22_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_22_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_23_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_23_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_23_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_23_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_23_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multir_24_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multir_24_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multir_24_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multir_24_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multir_24_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_0_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_0_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_0_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_0_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_1_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_1_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_1_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_1_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_2_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_2_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_2_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_2_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_3_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_3_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_3_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_3_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_4_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_4_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_4_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_4_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_5_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_5_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_5_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_5_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_6_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_6_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_6_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_6_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_7_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_7_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_7_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_7_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_8_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_8_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_8_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_8_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_9_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_9_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_9_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_9_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_10_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_10_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_10_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_10_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_11_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_11_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_11_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_11_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_12_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_12_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_12_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_12_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_12_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_13_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_13_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_13_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_13_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_13_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_14_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_14_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_14_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_14_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_14_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_15_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_15_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_15_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_15_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_15_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_16_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_16_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_16_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_16_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_16_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_17_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_17_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_17_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_17_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_17_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_18_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_18_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_18_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_18_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_18_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_19_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_19_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_19_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_19_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_19_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_20_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_20_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_20_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_20_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_20_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_21_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_21_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_21_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_21_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_21_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_22_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_22_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_22_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_22_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_22_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_23_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_23_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_23_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_23_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_23_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multri_24_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multri_24_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multri_24_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multri_24_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multri_24_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_0_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_0_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_0_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_0_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_1_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_1_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_1_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_1_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_2_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_2_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_2_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_2_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_3_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_3_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_3_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_3_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_4_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_4_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_4_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_4_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_5_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_5_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_5_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_5_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_6_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_6_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_6_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_6_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_7_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_7_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_7_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_7_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_8_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_8_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_8_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_8_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_9_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_9_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_9_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_9_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_10_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_10_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_10_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_10_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_11_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_11_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_11_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_11_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_12_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_12_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_12_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_12_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_12_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_13_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_13_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_13_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_13_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_13_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_14_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_14_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_14_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_14_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_14_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_15_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_15_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_15_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_15_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_15_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_16_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_16_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_16_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_16_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_16_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_17_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_17_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_17_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_17_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_17_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_18_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_18_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_18_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_18_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_18_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_19_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_19_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_19_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_19_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_19_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_20_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_20_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_20_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_20_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_20_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_21_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_21_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_21_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_21_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_21_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_22_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_22_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_22_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_22_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_22_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_23_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_23_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_23_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_23_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_23_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Multrr_24_f_reset : std_logic;
    signal TopDataPath_ConjMult1_Multrr_24_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Multrr_24_f_a_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_24_f_b_real : REAL;
    signal TopDataPath_ConjMult1_Multrr_24_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_FP_Acc_Acc_R_add_f_reset : std_logic;
    signal TopDataPath_FP_Acc_Acc_R_add_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_Acc_R_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_FP_Acc_Acc_R_add_f_a_real : REAL;
    signal TopDataPath_FP_Acc_Acc_R_add_f_b_real : REAL;
    signal TopDataPath_FP_Acc_Acc_R_add_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_FP_Acc_Acc_R_add_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_Acc_R_add_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_Acc_I_add_f_reset : std_logic;
    signal TopDataPath_FP_Acc_Acc_I_add_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_Acc_I_add_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_FP_Acc_Acc_I_add_f_a_real : REAL;
    signal TopDataPath_FP_Acc_Acc_I_add_f_b_real : REAL;
    signal TopDataPath_FP_Acc_Acc_I_add_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_FP_Acc_Acc_I_add_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_Acc_I_add_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_L_top_R_sub_f_reset : std_logic;
    signal TopDataPath_L_top_R_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_L_top_R_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_L_top_R_sub_f_a_real : REAL;
    signal TopDataPath_L_top_R_sub_f_b_real : REAL;
    signal TopDataPath_L_top_R_sub_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_L_top_R_sub_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_L_top_R_sub_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_L_top_I_sub_f_reset : std_logic;
    signal TopDataPath_L_top_I_sub_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_L_top_I_sub_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_L_top_I_sub_f_a_real : REAL;
    signal TopDataPath_L_top_I_sub_f_b_real : REAL;
    signal TopDataPath_L_top_I_sub_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_L_top_I_sub_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_L_top_I_sub_f_n : std_logic_vector (0 downto 0);
    signal BottomDataPath_Mux_re_3_cast_reset : std_logic;
    signal BottomDataPath_Mux_re_3_cast_a : std_logic_vector (31 downto 0);
    signal BottomDataPath_Mux_re_3_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal BottomDataPath_Mux_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal BottomDataPath_RecipSqRt_0_cast_reset : std_logic;
    signal BottomDataPath_RecipSqRt_0_cast_a : std_logic_vector (44 downto 0);
    signal BottomDataPath_RecipSqRt_0_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal BottomDataPath_RecipSqRt_0_cast_q_real : REAL;
    -- synopsys translate on
    signal ChannelOut_3_cast_reset : std_logic;
    signal ChannelOut_3_cast_a : std_logic_vector (44 downto 0);
    signal ChannelOut_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal ChannelOut_3_cast_q_real : REAL;
    -- synopsys translate on
    signal ChannelOut_4_cast_reset : std_logic;
    signal ChannelOut_4_cast_a : std_logic_vector (44 downto 0);
    signal ChannelOut_4_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal ChannelOut_4_cast_q_real : REAL;
    -- synopsys translate on
    signal Control_Input_WrBk_Mux_Mux3_re_2_cast_reset : std_logic;
    signal Control_Input_WrBk_Mux_Mux3_re_2_cast_a : std_logic_vector (31 downto 0);
    signal Control_Input_WrBk_Mux_Mux3_re_2_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Control_Input_WrBk_Mux_Mux3_re_2_cast_q_real : REAL;
    -- synopsys translate on
    signal Control_Input_WrBk_Mux_Mux3_im_2_cast_reset : std_logic;
    signal Control_Input_WrBk_Mux_Mux3_im_2_cast_a : std_logic_vector (31 downto 0);
    signal Control_Input_WrBk_Mux_Mux3_im_2_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal Control_Input_WrBk_Mux_Mux3_im_2_cast_q_real : REAL;
    -- synopsys translate on
    signal DualMem_0_re_3_cast_reset : std_logic;
    signal DualMem_0_re_3_cast_a : std_logic_vector (44 downto 0);
    signal DualMem_0_re_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal DualMem_0_re_3_cast_q_real : REAL;
    -- synopsys translate on
    signal DualMem_0_im_3_cast_reset : std_logic;
    signal DualMem_0_im_3_cast_a : std_logic_vector (44 downto 0);
    signal DualMem_0_im_3_cast_q : std_logic_vector (31 downto 0);
    -- synopsys translate off
    signal DualMem_0_im_3_cast_q_real : REAL;
    -- synopsys translate on
    signal BottomDataPath_L_ij_a_x_bR_f_0_cast_reset : std_logic;
    signal BottomDataPath_L_ij_a_x_bR_f_0_cast_a : std_logic_vector (31 downto 0);
    signal BottomDataPath_L_ij_a_x_bR_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal BottomDataPath_L_ij_a_x_bR_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal BottomDataPath_L_ij_a_x_bR_f_1_cast_reset : std_logic;
    signal BottomDataPath_L_ij_a_x_bR_f_1_cast_a : std_logic_vector (44 downto 0);
    signal BottomDataPath_L_ij_a_x_bR_f_1_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal BottomDataPath_L_ij_a_x_bR_f_1_cast_q_real : REAL;
    -- synopsys translate on
    signal BottomDataPath_L_ij_a_x_bI_f_1_cast_reset : std_logic;
    signal BottomDataPath_L_ij_a_x_bI_f_1_cast_a : std_logic_vector (44 downto 0);
    signal BottomDataPath_L_ij_a_x_bI_f_1_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal BottomDataPath_L_ij_a_x_bI_f_1_cast_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_L_top_R_sub_f_0_cast_reset : std_logic;
    signal TopDataPath_L_top_R_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal TopDataPath_L_top_R_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_L_top_R_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_L_top_I_sub_f_0_cast_reset : std_logic;
    signal TopDataPath_L_top_I_sub_f_0_cast_a : std_logic_vector (31 downto 0);
    signal TopDataPath_L_top_I_sub_f_0_cast_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_L_top_I_sub_f_0_cast_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_n : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_a_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_b_real : REAL;
    signal TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_p : std_logic_vector (0 downto 0);
    signal TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_n : std_logic_vector (0 downto 0);
    signal BottomDataPath_Mux_im_3_cast_q_const_q : std_logic_vector (44 downto 0) := '0' & '0' & '0' & "00000100000000000000000000000" & "000" & "0000000000";
    signal Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_a : std_logic_vector(12 downto 0);
    signal Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_b : std_logic_vector(12 downto 0);
    signal Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_i : std_logic_vector (12 downto 0);
    signal Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_o : std_logic_vector (12 downto 0);
    signal Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_cin : std_logic_vector (0 downto 0);
    signal Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_q : std_logic_vector (10 downto 0);
    signal Control_MasterLoops_Mult_sub_1_a : std_logic_vector(5 downto 0);
    signal Control_MasterLoops_Mult_sub_1_b : std_logic_vector(5 downto 0);
    signal Control_MasterLoops_Mult_sub_1_o : std_logic_vector (5 downto 0);
    signal Control_MasterLoops_Mult_sub_1_q : std_logic_vector (5 downto 0);
    signal Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_a : std_logic_vector(12 downto 0);
    signal Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_b : std_logic_vector(12 downto 0);
    signal Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_i : std_logic_vector (12 downto 0);
    signal Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_o : std_logic_vector (12 downto 0);
    signal Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_cin : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_q : std_logic_vector (10 downto 0);
    signal Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_a : std_logic_vector(6 downto 0);
    signal Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_b : std_logic_vector(6 downto 0);
    signal Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_i : std_logic_vector (6 downto 0);
    signal Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_o : std_logic_vector (6 downto 0);
    signal Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_cin : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q : std_logic_vector (4 downto 0);
    signal TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_reset : std_logic;
    signal TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_add_sub : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_a_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_b_real : REAL;
    signal TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_p : std_logic_vector (0 downto 0);
    signal TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_n : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_Mux_re_0_norm_TopDataPath_FP_Acc_Acc_R_add_f_1_reset : std_logic;
    signal TopDataPath_FP_Acc_Mux_re_0_norm_TopDataPath_FP_Acc_Acc_R_add_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_FP_Acc_Mux_re_0_norm_TopDataPath_FP_Acc_Acc_R_add_f_1_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_FP_Acc_Mux_im_0_norm_TopDataPath_FP_Acc_Acc_I_add_f_1_reset : std_logic;
    signal TopDataPath_FP_Acc_Mux_im_0_norm_TopDataPath_FP_Acc_Acc_I_add_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_FP_Acc_Mux_im_0_norm_TopDataPath_FP_Acc_Acc_I_add_f_1_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_1_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_1_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_0_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_0_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_0_reset : std_logic;
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_0_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_1_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_1_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_1_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_0_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_0_q_real : REAL;
    -- synopsys translate on
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_0_reset : std_logic;
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_0_q : std_logic_vector (44 downto 0);
    -- synopsys translate off
    signal TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_0_q_real : REAL;
    -- synopsys translate on
    signal reg_Control_InPort_Mult_shift6_0_to_Control_InPort_Add2_add_0_q : std_logic_vector (18 downto 0);
    signal reg_Control_DerivedSignals_Add1_add_0_to_Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_0_q : std_logic_vector (6 downto 0);
    signal reg_Control_DerivedSignals_RowVecElmSel1_0_to_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_4_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_RowVecElmSel1_0_to_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_1_q : std_logic_vector (4 downto 0);
    signal reg_Control_MasterLoops_Mult_shift4_0_to_Control_MasterLoops_Mult_add_5_1_q : std_logic_vector (9 downto 0);
    signal reg_Control_DerivedSignals_Add1_add_0_to_Control_DerivedSignals_CmpEQ_0_q : std_logic_vector (6 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_0_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_23_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_1_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_23_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_2_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_22_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_3_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_21_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_4_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_20_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_5_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_19_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_6_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_18_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_7_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_17_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_8_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_16_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_9_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_15_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_10_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_14_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_11_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_13_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_12_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_0_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_1_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_2_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_22_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_3_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_21_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_4_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_20_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_5_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_19_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_6_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_18_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_7_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_17_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_8_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_16_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_9_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_15_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_10_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_14_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_11_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_13_0_q : std_logic_vector (4 downto 0);
    signal reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_12_0_q : std_logic_vector (4 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_1_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_1_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_16_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_16_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_17_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_17_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_18_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_18_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_19_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_19_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_20_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_20_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_21_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_21_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_22_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_22_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_23_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_23_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_24_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_24_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_8_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_8_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_9_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_9_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_10_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_10_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_11_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_11_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_12_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_12_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_13_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_13_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_14_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_14_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_15_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_15_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_4_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_4_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_5_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_5_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_6_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_6_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_7_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_7_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_2_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_2_im_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_3_re_1_q : std_logic_vector (0 downto 0);
    signal reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_3_im_1_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_And2_q_to_BottomDataPath_Mux_re_b_q : std_logic_vector (0 downto 0);
    signal ld_BottomDataPath_And1_q_to_ChannelOut_Lij_y_v_s_q : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_Or_q_to_CmdFifo_And4_a_q : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_BitExtract_0_b_to_CmdFifo_And4_b_q : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_Or_q_to_CmdFifo_And8_a_q : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_BitExtract_4_b_to_CmdFifo_And8_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4_q_to_CmdFifo_BitCombine1_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_q_to_CmdFifo_BitCombine1_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_And1_q_to_CmdFifo_BitCombine1_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_Not2_q_to_CmdFifo_BitCombine1_e_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2_q_to_CmdFifo_BitCombine1_g_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3_q_to_CmdFifo_BitCombine1_h_q : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_CholFwDone_SRlatch1_SampleDelay1_q_to_CmdFifo_CholFwDone_SRlatch1_Or_a_q : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_And_q_to_CmdFifo_Detect_Pulses_SRlatch_Or_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO_v_q : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_BitCombine1_q_to_CmdFifo_FIFO1_d_q : std_logic_vector (7 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_CmdFifo_FIFO2_d_q : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO3_v_q : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_Or_q_to_CmdFifo_FIFO3_r_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO4_v_q : std_logic_vector (0 downto 0);
    signal ld_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q_to_CmdFifo_FIFO4_d_q : std_logic_vector (4 downto 0);
    signal ld_CmdFifo_Or_q_to_CmdFifo_FIFO4_r_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_q_to_CmdFifo_FIFO5_d_q : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux5_q_to_CmdFifo_FIFO6_d_q : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_q_to_Control_DerivedSignals_Add_add_b_q : std_logic_vector (8 downto 0);
    signal ld_Control_MasterLoops_ForMatrixMem_FLB_c_to_Control_DerivedSignals_Add2_add_b_q : std_logic_vector (10 downto 0);
    signal ld_Control_MasterLoops_CmpEQ1_q_to_Control_DerivedSignals_Add2_add_l_q : std_logic_vector (0 downto 0);
    signal ld_Control_DerivedSignals_CmpEQ_q_to_Control_DerivedSignals_And_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_q_to_Control_DerivedSignals_And3_a_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_Control_DerivedSignals_RowVecElmSel1_a_q : std_logic_vector (6 downto 0);
    signal ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO_v_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_And_q_to_Control_InPort_FIFO_r_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_And_q_to_Control_InPort_WrEnMux1_b_q : std_logic_vector (0 downto 0);
    signal ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q : std_logic_vector (0 downto 0);
    signal ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux2_b_q : std_logic_vector (0 downto 0);
    signal ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux3_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_bs_to_Control_MasterLoops_ForMatrixMem_FLB_ls_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_And_q_to_Control_MasterLoops_ForMatrixMem_FLB_en_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_c_to_Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_b_q : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_CmpEQ1_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Convert_1_rnd_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_d_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_CmpEQ1_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Or_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_c_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_ForRows_FLB_v_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_d_q : std_logic_vector (0 downto 0);
    signal ld_GPIn_go_s_to_Control_MasterLoops_latch_0L1_Mux_b_q : std_logic_vector (0 downto 0);
    signal ld_GPIn_ProcUpper_s_to_Control_MasterLoops_latch_0L1_Mux_d_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_CmpEQ_q_to_Control_WrBackPath_And4_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_And_q_to_Control_WrBackPath_FIFO_WrAddr_v_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_0_q_to_DualMem_0_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_1_q_to_DualMem_1_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_2_q_to_DualMem_2_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_3_q_to_DualMem_3_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_4_q_to_DualMem_4_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_5_q_to_DualMem_5_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_6_q_to_DualMem_6_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_7_q_to_DualMem_7_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_8_q_to_DualMem_8_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_9_q_to_DualMem_9_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_10_q_to_DualMem_10_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_11_q_to_DualMem_11_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_12_q_to_DualMem_12_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_13_q_to_DualMem_13_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_14_q_to_DualMem_14_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_15_q_to_DualMem_15_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_16_q_to_DualMem_16_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_17_q_to_DualMem_17_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_18_q_to_DualMem_18_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_19_q_to_DualMem_19_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_20_q_to_DualMem_20_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_21_q_to_DualMem_21_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_22_q_to_DualMem_22_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_23_q_to_DualMem_23_re_b_q : std_logic_vector (0 downto 0);
    signal ld_Control_Input_WrBk_Mux_Mux1_24_q_to_DualMem_24_re_b_q : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_And4_q_to_TopDataPath_CircularMem_DualMem_0_re_b_q : std_logic_vector (0 downto 0);
    signal ld_DualMem_0_im_q_to_TopDataPath_ConjMult1_Multii_0_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_1_im_q_to_TopDataPath_ConjMult1_Multii_1_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_2_im_q_to_TopDataPath_ConjMult1_Multii_2_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_3_im_q_to_TopDataPath_ConjMult1_Multii_3_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_4_im_q_to_TopDataPath_ConjMult1_Multii_4_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_5_im_q_to_TopDataPath_ConjMult1_Multii_5_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_6_im_q_to_TopDataPath_ConjMult1_Multii_6_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_7_im_q_to_TopDataPath_ConjMult1_Multii_7_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_8_im_q_to_TopDataPath_ConjMult1_Multii_8_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_9_im_q_to_TopDataPath_ConjMult1_Multii_9_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_10_im_q_to_TopDataPath_ConjMult1_Multii_10_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_11_im_q_to_TopDataPath_ConjMult1_Multii_11_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_12_im_q_to_TopDataPath_ConjMult1_Multii_12_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_13_im_q_to_TopDataPath_ConjMult1_Multii_13_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_14_im_q_to_TopDataPath_ConjMult1_Multii_14_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_15_im_q_to_TopDataPath_ConjMult1_Multii_15_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_16_im_q_to_TopDataPath_ConjMult1_Multii_16_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_17_im_q_to_TopDataPath_ConjMult1_Multii_17_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_18_im_q_to_TopDataPath_ConjMult1_Multii_18_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_19_im_q_to_TopDataPath_ConjMult1_Multii_19_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_20_im_q_to_TopDataPath_ConjMult1_Multii_20_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_21_im_q_to_TopDataPath_ConjMult1_Multii_21_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_22_im_q_to_TopDataPath_ConjMult1_Multii_22_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_23_im_q_to_TopDataPath_ConjMult1_Multii_23_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_24_im_q_to_TopDataPath_ConjMult1_Multii_24_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_0_re_q_to_TopDataPath_ConjMult1_Multri_0_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_1_re_q_to_TopDataPath_ConjMult1_Multri_1_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_2_re_q_to_TopDataPath_ConjMult1_Multri_2_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_3_re_q_to_TopDataPath_ConjMult1_Multri_3_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_4_re_q_to_TopDataPath_ConjMult1_Multri_4_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_5_re_q_to_TopDataPath_ConjMult1_Multri_5_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_6_re_q_to_TopDataPath_ConjMult1_Multri_6_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_7_re_q_to_TopDataPath_ConjMult1_Multri_7_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_8_re_q_to_TopDataPath_ConjMult1_Multri_8_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_9_re_q_to_TopDataPath_ConjMult1_Multri_9_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_10_re_q_to_TopDataPath_ConjMult1_Multri_10_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_11_re_q_to_TopDataPath_ConjMult1_Multri_11_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_12_re_q_to_TopDataPath_ConjMult1_Multri_12_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_13_re_q_to_TopDataPath_ConjMult1_Multri_13_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_14_re_q_to_TopDataPath_ConjMult1_Multri_14_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_15_re_q_to_TopDataPath_ConjMult1_Multri_15_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_16_re_q_to_TopDataPath_ConjMult1_Multri_16_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_17_re_q_to_TopDataPath_ConjMult1_Multri_17_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_18_re_q_to_TopDataPath_ConjMult1_Multri_18_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_19_re_q_to_TopDataPath_ConjMult1_Multri_19_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_20_re_q_to_TopDataPath_ConjMult1_Multri_20_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_21_re_q_to_TopDataPath_ConjMult1_Multri_21_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_22_re_q_to_TopDataPath_ConjMult1_Multri_22_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_23_re_q_to_TopDataPath_ConjMult1_Multri_23_f_a_q : std_logic_vector (31 downto 0);
    signal ld_DualMem_24_re_q_to_TopDataPath_ConjMult1_Multri_24_f_a_q : std_logic_vector (31 downto 0);
    signal ld_ChannelIn_InUpper_s_to_Control_InPort_Mux_sel_inv_a_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_eq : std_logic;
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_outputreg_q : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_ir : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_eq : std_logic;
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_reset0 : std_logic;
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_eq : std_logic;
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_outputreg_q : std_logic_vector (1 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_ir : std_logic_vector (1 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_outputreg_q : std_logic_vector (6 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_outputreg_q : std_logic_vector (6 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_outputreg_q : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_eq : std_logic;
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_outputreg_q : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_ir : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_reset0 : std_logic;
    signal ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_CmdFifo_FIFO2_d_outputreg_q : std_logic_vector (6 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_outputreg_q : std_logic_vector (24 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_reset0 : std_logic;
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_iq : std_logic_vector (24 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_ia : std_logic_vector (24 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_ir : std_logic_vector (24 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_q : std_logic_vector (24 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_eq : std_logic;
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_wrreg_q : std_logic_vector (3 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_reset0 : std_logic;
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_iq : std_logic_vector (24 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_ia : std_logic_vector (24 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_ir : std_logic_vector (24 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_q : std_logic_vector (24 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_eq : std_logic;
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_wrreg_q : std_logic_vector (2 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_reset0 : std_logic;
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_ir : std_logic_vector (10 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_eq : std_logic;
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_wrreg_q : std_logic_vector (2 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_reset0 : std_logic;
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_eq : std_logic;
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_reset0 : std_logic;
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_eq : std_logic;
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_outputreg_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_reset0 : std_logic;
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_eq : std_logic;
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_reset0 : std_logic;
    signal ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_eq : std_logic;
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_ir : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_iq : std_logic_vector (3 downto 0);
    signal ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_ia : std_logic_vector (3 downto 0);
    signal ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_ir : std_logic_vector (3 downto 0);
    signal ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_q : std_logic_vector (3 downto 0);
    signal ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_inputreg_q : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_inputreg_q : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_reset0 : std_logic;
    signal ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_reset0 : std_logic;
    signal ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_q : std_logic_vector (6 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_reset0 : std_logic;
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_ir : std_logic_vector (1 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_eq : std_logic;
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_rdcnt_q : std_logic_vector(1 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_rdcnt_i : unsigned(1 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_wrreg_q : std_logic_vector (1 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_mem_top_q : std_logic_vector (2 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_reset0 : std_logic;
    signal ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_eq : std_logic;
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_iq : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_ia : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_ir : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_q : std_logic_vector (31 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_outputreg_q : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_eq : std_logic;
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_outputreg_q : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_reset0 : std_logic;
    signal ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_ir : std_logic_vector (44 downto 0);
    signal ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_ir : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_reset0 : std_logic;
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_iq : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_ia : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_ir : std_logic_vector (6 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_q : std_logic_vector (6 downto 0);
    signal Control_InPort_WrEnMux1_s : std_logic_vector (0 downto 0);
    signal Control_InPort_WrEnMux1_q : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_Mux1_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux1_q : std_logic_vector (24 downto 0);
    signal BottomDataPath_Mux_re_s : std_logic_vector (0 downto 0);
    signal BottomDataPath_Mux_re_q : std_logic_vector (44 downto 0);
    signal BottomDataPath_Mux_im_s : std_logic_vector (0 downto 0);
    signal BottomDataPath_Mux_im_q : std_logic_vector (44 downto 0);
    signal Control_DerivedSignals_Idx2Range_0_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_1_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_2_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_3_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_4_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_5_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_6_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_7_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_8_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_9_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_10_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_11_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_12_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_13_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_14_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_15_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_16_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_17_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_18_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_19_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_20_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_21_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_22_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Idx2Range_23_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_RowVecElmSel1_q : std_logic_vector(4 downto 0);
    signal Control_InPort_Add2_add_a : std_logic_vector(10 downto 0);
    signal Control_InPort_Add2_add_b : std_logic_vector(10 downto 0);
    signal Control_InPort_Add2_add_o : std_logic_vector (10 downto 0);
    signal Control_InPort_Add2_add_q : std_logic_vector (10 downto 0);
    signal Control_InPort_ColIdx2BankAddrP2_q : std_logic_vector(8 downto 0);
    signal Control_InPort_RowVecElmSel1_q : std_logic_vector(4 downto 0);
    signal Control_InPort_WEnMap_0_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_1_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_2_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_3_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_4_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_5_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_6_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_7_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_8_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_9_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_10_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_11_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_12_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_13_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_14_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_15_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_16_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_17_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_18_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_19_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_20_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_21_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_22_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_23_q : std_logic_vector(0 downto 0);
    signal Control_InPort_WEnMap_24_q : std_logic_vector(0 downto 0);
    signal Control_Input_WrBk_Mux_Mux2_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux2_q : std_logic_vector (10 downto 0);
    signal Control_Input_WrBk_Mux_Mux3_re_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux3_re_q : std_logic_vector (44 downto 0);
    signal Control_Input_WrBk_Mux_Mux3_im_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux3_im_q : std_logic_vector (44 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_latch_0L1_Mux_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_latch_0L1_Mux_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_latch_0L2_Mux_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_latch_0L2_Mux_q : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_latch_0L3_Mux_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_latch_0L3_Mux_q : std_logic_vector (8 downto 0);
    signal Control_WrBackPath_WEnMap_0_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_1_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_2_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_3_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_4_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_5_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_6_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_7_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_8_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_9_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_10_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_11_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_12_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_13_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_14_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_15_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_16_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_17_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_18_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_19_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_20_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_21_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_22_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_WEnMap_23_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Convert_0_rnd_in : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Convert_0_rnd_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Convert_1_rnd_in : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Convert_1_rnd_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Convert_2_rnd_in : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Convert_2_rnd_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Convert_3_rnd_in : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Convert_3_rnd_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Convert_4_rnd_in : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Convert_4_rnd_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Convert_5_rnd_in : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Convert_5_rnd_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Mult_add_5_a : std_logic_vector(10 downto 0);
    signal Control_MasterLoops_Mult_add_5_b : std_logic_vector(10 downto 0);
    signal Control_MasterLoops_Mult_add_5_o : std_logic_vector (10 downto 0);
    signal Control_MasterLoops_Mult_add_5_q : std_logic_vector (10 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_0_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_0_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_1_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_1_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_2_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_2_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_3_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_3_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_4_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_4_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_5_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_5_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_6_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_6_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_7_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_7_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_8_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_8_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_9_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_9_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_10_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_10_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_11_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_11_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_12_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_12_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_13_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_13_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_14_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_14_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_15_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_15_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_16_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_16_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_17_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_17_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_18_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_18_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_19_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_19_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_20_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_20_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_21_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_21_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_22_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_22_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_23_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_23_q : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_24_s : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_Idx2ColRng_24_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_CmpEQ1_a : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_CmpEQ1_b : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_CmpEQ1_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_a : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal Control_InPort_Not1_a : std_logic_vector(0 downto 0);
    signal Control_InPort_Not1_q : std_logic_vector(0 downto 0);
    signal BottomDataPath_CircularMem_CmpEQ_a : std_logic_vector(2 downto 0);
    signal BottomDataPath_CircularMem_CmpEQ_b : std_logic_vector(2 downto 0);
    signal BottomDataPath_CircularMem_CmpEQ_q : std_logic_vector(0 downto 0);
    signal Control_InPort_Mult_shift0_q_int : std_logic_vector (10 downto 0);
    signal Control_InPort_Mult_shift0_q : std_logic_vector (10 downto 0);
    signal Control_InPort_Mult_sub_1_a : std_logic_vector(11 downto 0);
    signal Control_InPort_Mult_sub_1_b : std_logic_vector(11 downto 0);
    signal Control_InPort_Mult_sub_1_o : std_logic_vector (11 downto 0);
    signal Control_InPort_Mult_sub_1_q : std_logic_vector (11 downto 0);
    signal Control_InPort_Mult_shift2_q_int : std_logic_vector (9 downto 0);
    signal Control_InPort_Mult_shift2_q : std_logic_vector (9 downto 0);
    signal Control_InPort_Mult_sub_3_a : std_logic_vector(10 downto 0);
    signal Control_InPort_Mult_sub_3_b : std_logic_vector(10 downto 0);
    signal Control_InPort_Mult_sub_3_o : std_logic_vector (10 downto 0);
    signal Control_InPort_Mult_sub_3_q : std_logic_vector (10 downto 0);
    signal Control_InPort_Mux1_0_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_0_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_1_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_1_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_2_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_2_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_3_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_3_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_4_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_4_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_5_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_5_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_6_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_6_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_7_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_7_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_8_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_8_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_9_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_9_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_10_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_10_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_11_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_11_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_12_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_12_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_13_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_13_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_14_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_14_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_15_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_15_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_16_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_16_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_17_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_17_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_18_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_18_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_19_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_19_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_20_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_20_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_21_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_21_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_22_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_22_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_23_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_23_q : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_24_s : std_logic_vector (0 downto 0);
    signal Control_InPort_Mux1_24_q : std_logic_vector (0 downto 0);
    signal CmdFifo_CholFwDone_SRlatch1_Not_a : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_SRlatch1_Not_q : std_logic_vector(0 downto 0);
    signal CmdFifo_Not1_a : std_logic_vector(0 downto 0);
    signal CmdFifo_Not1_q : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_Not2_a : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_Not2_q : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_And1_a : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_And1_b : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_And1_q : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch_Or_a : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch_Or_b : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch_Or_q : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_Not_a : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_Not_q : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch_Not_a : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch_Not_q : std_logic_vector(0 downto 0);
    signal CmdFifo_BitExtract_0_in : std_logic_vector (7 downto 0);
    signal CmdFifo_BitExtract_0_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract_1_in : std_logic_vector (7 downto 0);
    signal CmdFifo_BitExtract_1_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract_2_in : std_logic_vector (7 downto 0);
    signal CmdFifo_BitExtract_2_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract_3_in : std_logic_vector (7 downto 0);
    signal CmdFifo_BitExtract_3_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract_4_in : std_logic_vector (7 downto 0);
    signal CmdFifo_BitExtract_4_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract_5_in : std_logic_vector (7 downto 0);
    signal CmdFifo_BitExtract_5_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract_6_in : std_logic_vector (7 downto 0);
    signal CmdFifo_BitExtract_6_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract_7_in : std_logic_vector (7 downto 0);
    signal CmdFifo_BitExtract_7_b : std_logic_vector (0 downto 0);
    signal CmdFifo_And3_a : std_logic_vector(0 downto 0);
    signal CmdFifo_And3_b : std_logic_vector(0 downto 0);
    signal CmdFifo_And3_q : std_logic_vector(0 downto 0);
    signal CmdFifo_BitExtract1_0_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_0_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_1_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_1_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_2_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_2_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_3_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_3_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_4_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_4_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_5_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_5_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_6_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_6_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_7_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_7_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_8_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_8_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_9_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_9_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_10_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_10_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_11_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_11_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_12_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_12_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_13_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_13_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_14_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_14_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_15_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_15_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_16_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_16_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_17_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_17_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_18_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_18_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_19_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_19_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_20_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_20_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_21_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_21_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_22_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_22_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_23_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_23_b : std_logic_vector (0 downto 0);
    signal CmdFifo_BitExtract1_24_in : std_logic_vector (24 downto 0);
    signal CmdFifo_BitExtract1_24_b : std_logic_vector (0 downto 0);
    signal TopDataPath_PickAij_Mux_re_selLSBs_in : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_re_selLSBs_b : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_re_selMSBs_in : std_logic_vector (4 downto 0);
    signal TopDataPath_PickAij_Mux_re_selMSBs_b : std_logic_vector (2 downto 0);
    signal Control_MasterLoops_Not1_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Not1_q : std_logic_vector(0 downto 0);
    signal CmdFifo_Not_a : std_logic_vector(0 downto 0);
    signal CmdFifo_Not_q : std_logic_vector(0 downto 0);
    signal CmdFifo_SRlatch_Or_a : std_logic_vector(0 downto 0);
    signal CmdFifo_SRlatch_Or_b : std_logic_vector(0 downto 0);
    signal CmdFifo_SRlatch_Or_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Add1_add_a : std_logic_vector(6 downto 0);
    signal Control_MasterLoops_Add1_add_b : std_logic_vector(6 downto 0);
    signal Control_MasterLoops_Add1_add_o : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_Add1_add_q : std_logic_vector (6 downto 0);
    signal Control_InPort_And_a : std_logic_vector(0 downto 0);
    signal Control_InPort_And_b : std_logic_vector(0 downto 0);
    signal Control_InPort_And_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_CmpEQ_a : std_logic_vector(6 downto 0);
    signal Control_MasterLoops_CmpEQ_b : std_logic_vector(6 downto 0);
    signal Control_MasterLoops_CmpEQ_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Sub2_R_sub_a : std_logic_vector(1 downto 0);
    signal Control_MasterLoops_Sub2_R_sub_b : std_logic_vector(1 downto 0);
    signal Control_MasterLoops_Sub2_R_sub_o : std_logic_vector (1 downto 0);
    signal Control_MasterLoops_Sub2_R_sub_q : std_logic_vector (1 downto 0);
    signal Control_MasterLoops_Sub1_R_sub_a : std_logic_vector(6 downto 0);
    signal Control_MasterLoops_Sub1_R_sub_b : std_logic_vector(6 downto 0);
    signal Control_MasterLoops_Sub1_R_sub_o : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_Sub1_R_sub_q : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_q : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_ForChannel_FLA_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForChannel_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForChannel_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForChannel_FLA_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForChannel_FLA_ld : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux5_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux5_q : std_logic_vector (1 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLA_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLA_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForMatrixMem_FLA_ld : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux8_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux8_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_mux_0L_And1_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_mux_0L_And1_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_mux_0L_And1_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux10_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux10_q : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_Latch_1L_S1_BitExtract_in : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_Latch_1L_S1_BitExtract_b : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Latch_1L_S2_BitExtract_in : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_Latch_1L_S2_BitExtract_b : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Latch_1L_S3_BitExtract_in : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_Latch_1L_S3_BitExtract_b : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Latch_1L_S5_BitExtract_in : std_logic_vector (7 downto 0);
    signal Control_MasterLoops_Latch_1L_S5_BitExtract_b : std_logic_vector (0 downto 0);
    signal Control_DerivedSignals_CmpEQ_a : std_logic_vector(6 downto 0);
    signal Control_DerivedSignals_CmpEQ_b : std_logic_vector(6 downto 0);
    signal Control_DerivedSignals_CmpEQ_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_Not2_a : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_Not2_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_And3_a : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_And3_b : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_And3_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Not2_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Not2_q : std_logic_vector(0 downto 0);
    signal TopDataPath_PickAij_Mux_re_msplit_0_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_re_msplit_0_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_im_msplit_0_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_im_msplit_0_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_re_msplit_1_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_re_msplit_1_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_im_msplit_1_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_im_msplit_1_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_re_msplit_2_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_re_msplit_2_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_im_msplit_2_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_im_msplit_2_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_re_msplit_3_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_re_msplit_3_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_im_msplit_3_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_im_msplit_3_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_re_msplit_4_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_re_msplit_4_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_im_msplit_4_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_im_msplit_4_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_re_msplit_5_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_re_msplit_5_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_im_msplit_5_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_im_msplit_5_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_re_msplit_6_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_re_msplit_6_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_im_msplit_6_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_im_msplit_6_q : std_logic_vector (31 downto 0);
    signal Or_rsrvd_fix_a : std_logic_vector(0 downto 0);
    signal Or_rsrvd_fix_b : std_logic_vector(0 downto 0);
    signal Or_rsrvd_fix_c : std_logic_vector(0 downto 0);
    signal Or_rsrvd_fix_d : std_logic_vector(0 downto 0);
    signal Or_rsrvd_fix_e : std_logic_vector(0 downto 0);
    signal Or_rsrvd_fix_q : std_logic_vector(0 downto 0);
    signal TopDataPath_SyncFifo_BitExtract1_0_in : std_logic_vector (3 downto 0);
    signal TopDataPath_SyncFifo_BitExtract1_0_b : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_BitExtract1_1_in : std_logic_vector (3 downto 0);
    signal TopDataPath_SyncFifo_BitExtract1_1_b : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_BitExtract1_2_in : std_logic_vector (3 downto 0);
    signal TopDataPath_SyncFifo_BitExtract1_2_b : std_logic_vector (0 downto 0);
    signal TopDataPath_SyncFifo_BitExtract1_3_in : std_logic_vector (3 downto 0);
    signal TopDataPath_SyncFifo_BitExtract1_3_b : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_Mux_im_s : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_Mux_im_q : std_logic_vector (44 downto 0);
    signal TopDataPath_FP_Acc_Mux_re_s : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_Mux_re_q : std_logic_vector (44 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_a : std_logic_vector(6 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_b : std_logic_vector(6 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_q : std_logic_vector(0 downto 0);
    signal CmdFifo_And4_a : std_logic_vector(0 downto 0);
    signal CmdFifo_And4_b : std_logic_vector(0 downto 0);
    signal CmdFifo_And4_q : std_logic_vector(0 downto 0);
    signal CmdFifo_And8_a : std_logic_vector(0 downto 0);
    signal CmdFifo_And8_b : std_logic_vector(0 downto 0);
    signal CmdFifo_And8_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_And_a : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_And_b : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_And_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_And3_a : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_And3_b : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_And3_c : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_And3_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_And2_a : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_And2_b : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_And2_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_5_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_5_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_And4_a : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_And4_b : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_And4_q : std_logic_vector(0 downto 0);
    signal Control_InPort_Mux_sel_inv_a : std_logic_vector(0 downto 0);
    signal Control_InPort_Mux_sel_inv_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmp_a : std_logic_vector(6 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmp_b : std_logic_vector(6 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmp_q : std_logic_vector(0 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_nor_a : std_logic_vector(0 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_nor_b : std_logic_vector(0 downto 0);
    signal ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_nor_q : std_logic_vector(0 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmp_a : std_logic_vector(4 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmp_b : std_logic_vector(4 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmp_a : std_logic_vector(3 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmp_b : std_logic_vector(3 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_a : std_logic_vector(3 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_b : std_logic_vector(3 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_nor_q : std_logic_vector(0 downto 0);
    signal TopDataPath_And_a : std_logic_vector(0 downto 0);
    signal TopDataPath_And_b : std_logic_vector(0 downto 0);
    signal TopDataPath_And_q : std_logic_vector(0 downto 0);
    signal TopDataPath_And2_a : std_logic_vector(0 downto 0);
    signal TopDataPath_And2_b : std_logic_vector(0 downto 0);
    signal TopDataPath_And2_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmp_a : std_logic_vector(6 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmp_b : std_logic_vector(6 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmp_a : std_logic_vector(2 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmp_b : std_logic_vector(2 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmp_a : std_logic_vector(6 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmp_b : std_logic_vector(6 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmp_q : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_nor_q : std_logic_vector(0 downto 0);
    signal Control_InPort_BitExtract1_0_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_0_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_1_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_1_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_2_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_2_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_3_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_3_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_4_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_4_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_5_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_5_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_6_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_6_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_7_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_7_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_8_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_8_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_9_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_9_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_10_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_10_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_11_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_11_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_12_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_12_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_13_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_13_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_14_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_14_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_15_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_15_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_16_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_16_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_17_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_17_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_18_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_18_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_19_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_19_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_20_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_20_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_21_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_21_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_22_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_22_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_23_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_23_b : std_logic_vector (0 downto 0);
    signal Control_InPort_BitExtract1_24_in : std_logic_vector (24 downto 0);
    signal Control_InPort_BitExtract1_24_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_0_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_0_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_1_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_1_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_2_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_2_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_3_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_3_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_4_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_4_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_5_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_5_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_6_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_6_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_7_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_7_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_8_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_8_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_9_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_9_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_10_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_10_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_11_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_11_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_12_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_12_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_13_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_13_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_14_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_14_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_15_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_15_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_16_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_16_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_17_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_17_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_18_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_18_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_19_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_19_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_20_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_20_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_21_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_21_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_22_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_22_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_23_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_23_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitExtract1_24_in : std_logic_vector (24 downto 0);
    signal Control_WrBackPath_BitExtract1_24_b : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_0_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_0_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_24_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_24_q : std_logic_vector (0 downto 0);
    signal CmdFifo_BitCombine1_q : std_logic_vector (7 downto 0);
    signal Control_PingPongAddr_Mux4_0_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_0_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_1_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_1_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_2_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_2_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_3_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_3_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_4_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_4_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_5_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_5_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_6_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_6_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_7_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_7_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_8_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_8_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_9_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_9_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_10_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_10_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_11_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_11_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_12_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_12_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_13_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_13_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_14_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_14_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_15_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_15_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_16_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_16_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_17_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_17_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_18_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_18_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_19_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_19_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_20_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_20_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_21_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_21_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_22_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_22_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_23_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_23_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_24_s : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux4_24_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_1_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_1_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_2_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_2_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_3_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_3_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_4_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_4_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_5_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_5_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_6_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_6_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_7_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_7_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_8_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_8_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_9_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_9_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_10_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_10_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_11_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_11_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_12_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_12_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_13_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_13_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_14_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_14_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_15_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_15_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_16_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_16_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_17_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_17_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_18_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_18_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_19_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_19_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_20_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_20_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_21_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_21_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_22_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_22_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_23_s : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_Mux5_23_q : std_logic_vector (0 downto 0);
    signal Control_PingPongAddr_Mux1_sel_inv_a : std_logic_vector(0 downto 0);
    signal Control_PingPongAddr_Mux1_sel_inv_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Mult_shift6_q_int : std_logic_vector (12 downto 0);
    signal Control_MasterLoops_Mult_shift6_q : std_logic_vector (12 downto 0);
    signal Control_MasterLoops_mux_0L_Not_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_mux_0L_Not_q : std_logic_vector(0 downto 0);
    signal BottomDataPath_CircularMem_Or_a : std_logic_vector(0 downto 0);
    signal BottomDataPath_CircularMem_Or_b : std_logic_vector(0 downto 0);
    signal BottomDataPath_CircularMem_Or_q : std_logic_vector(0 downto 0);
    signal Control_InPort_Mult_shift4_q_int : std_logic_vector (15 downto 0);
    signal Control_InPort_Mult_shift4_q : std_logic_vector (15 downto 0);
    signal Control_InPort_BitCombine_q : std_logic_vector (24 downto 0);
    signal CmdFifo_And_a : std_logic_vector(0 downto 0);
    signal CmdFifo_And_b : std_logic_vector(0 downto 0);
    signal CmdFifo_And_q : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_And2_a : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_And2_b : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_And2_q : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch_And_a : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch_And_b : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch_And_q : std_logic_vector(0 downto 0);
    signal CmdFifo_And5_a : std_logic_vector(0 downto 0);
    signal CmdFifo_And5_b : std_logic_vector(0 downto 0);
    signal CmdFifo_And5_q : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch1_Or_a : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch1_Or_b : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch1_Or_q : std_logic_vector(0 downto 0);
    signal TopDataPath_PickAij_Mux_re_mfinal_selLSBs_in : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_re_mfinal_selLSBs_b : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_re_mfinal_selMSBs_in : std_logic_vector (2 downto 0);
    signal TopDataPath_PickAij_Mux_re_mfinal_selMSBs_b : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_And_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_And_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_And_q : std_logic_vector(0 downto 0);
    signal CmdFifo_And1_a : std_logic_vector(0 downto 0);
    signal CmdFifo_And1_b : std_logic_vector(0 downto 0);
    signal CmdFifo_And1_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Mult_shift0_q_int : std_logic_vector (4 downto 0);
    signal Control_MasterLoops_Mult_shift0_q : std_logic_vector (4 downto 0);
    signal Control_MasterLoops_Mult_shift2_q_int : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_Mult_shift2_q : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_Mult_sub_3_a : std_logic_vector(4 downto 0);
    signal Control_MasterLoops_Mult_sub_3_b : std_logic_vector(4 downto 0);
    signal Control_MasterLoops_Mult_sub_3_o : std_logic_vector (4 downto 0);
    signal Control_MasterLoops_Mult_sub_3_q : std_logic_vector (4 downto 0);
    signal Control_DerivedSignals_CmpEQ2_a : std_logic_vector(8 downto 0);
    signal Control_DerivedSignals_CmpEQ2_b : std_logic_vector(8 downto 0);
    signal Control_DerivedSignals_CmpEQ2_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_latch_1L2_Mux_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_latch_1L2_Mux_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_mux_0L_And_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_mux_0L_And_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_mux_0L_And_q : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Add1_add_a : std_logic_vector(6 downto 0);
    signal Control_DerivedSignals_Add1_add_b : std_logic_vector(6 downto 0);
    signal Control_DerivedSignals_Add1_add_o : std_logic_vector (6 downto 0);
    signal Control_DerivedSignals_Add1_add_q : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_Add3_add_a : std_logic_vector(6 downto 0);
    signal Control_MasterLoops_Add3_add_b : std_logic_vector(6 downto 0);
    signal Control_MasterLoops_Add3_add_o : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_Add3_add_q : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_ColIdx2Bank_q : std_logic_vector(8 downto 0);
    signal Control_DerivedSignals_Not2_a : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_Not2_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_mux_0L_Or_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_mux_0L_Or_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_mux_0L_Or_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S3_mux_0L1_And1_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S3_mux_0L1_And1_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S3_mux_0L1_And1_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_ForColumn_FLA_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLA_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForColumn_FLA_ld : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Latch_1L_S1_mux_0L1_And1_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S1_mux_0L1_And1_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S1_mux_0L1_And1_q : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_Not3_a : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_Not3_q : std_logic_vector(0 downto 0);
    signal TopDataPath_PickAij_Mux_re_mfinal_msplit_0_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_re_mfinal_msplit_0_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_im_mfinal_msplit_0_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_im_mfinal_msplit_0_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_re_mfinal_msplit_1_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_re_mfinal_msplit_1_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_im_mfinal_msplit_1_s : std_logic_vector (1 downto 0);
    signal TopDataPath_PickAij_Mux_im_mfinal_msplit_1_q : std_logic_vector (31 downto 0);
    signal TopDataPath_FP_Acc_Not1_a : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_Not1_q : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_And3_a : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_And3_b : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_And3_q : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_Not2_a : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_Not2_q : std_logic_vector(0 downto 0);
    signal TopDataPath_Not1_a : std_logic_vector(0 downto 0);
    signal TopDataPath_Not1_q : std_logic_vector(0 downto 0);
    signal TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_a : std_logic_vector(0 downto 0);
    signal TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_Not1_a : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_Not1_q : std_logic_vector(0 downto 0);
    signal BottomDataPath_CircularMem_Not_a : std_logic_vector(0 downto 0);
    signal BottomDataPath_CircularMem_Not_q : std_logic_vector(0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_0_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_0_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_1_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_1_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_2_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_2_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_3_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_3_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_4_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_4_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_5_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_5_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_6_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_6_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_7_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_7_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_8_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_8_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_9_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_9_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_10_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_10_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_11_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_11_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_12_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_12_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_13_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_13_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_14_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_14_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_15_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_15_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_16_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_16_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_17_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_17_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_18_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_18_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_19_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_19_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_20_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_20_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_21_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_21_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_22_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_22_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_23_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_23_q : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_24_s : std_logic_vector (0 downto 0);
    signal Control_Input_WrBk_Mux_Mux1_24_q : std_logic_vector (0 downto 0);
    signal Control_WrBackPath_BitCombine_q : std_logic_vector (24 downto 0);
    signal CmdFifo_BitCombine_q : std_logic_vector (24 downto 0);
    signal Control_InPort_Mult_add_5_a : std_logic_vector(16 downto 0);
    signal Control_InPort_Mult_add_5_b : std_logic_vector(16 downto 0);
    signal Control_InPort_Mult_add_5_o : std_logic_vector (16 downto 0);
    signal Control_InPort_Mult_add_5_q : std_logic_vector (16 downto 0);
    signal CmdFifo_And2_a : std_logic_vector(0 downto 0);
    signal CmdFifo_And2_b : std_logic_vector(0 downto 0);
    signal CmdFifo_And2_c : std_logic_vector(0 downto 0);
    signal CmdFifo_And2_q : std_logic_vector(0 downto 0);
    signal CmdFifo_SRlatch_Not_a : std_logic_vector(0 downto 0);
    signal CmdFifo_SRlatch_Not_q : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_And1_a : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_And1_b : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_And1_q : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch1_And_a : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch1_And_b : std_logic_vector(0 downto 0);
    signal CmdFifo_Detect_Pulses_SRlatch1_And_q : std_logic_vector(0 downto 0);
    signal TopDataPath_PickAij_Mux_re_mfinal_mfinal_s : std_logic_vector (0 downto 0);
    signal TopDataPath_PickAij_Mux_re_mfinal_mfinal_q : std_logic_vector (31 downto 0);
    signal TopDataPath_PickAij_Mux_im_mfinal_mfinal_s : std_logic_vector (0 downto 0);
    signal TopDataPath_PickAij_Mux_im_mfinal_mfinal_q : std_logic_vector (31 downto 0);
    signal Control_MasterLoops_And1_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_And1_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_And1_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S1_mux_0L1_Not_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S1_mux_0L1_Not_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S2_mux_0L1_And1_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S2_mux_0L1_And1_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S2_mux_0L1_And1_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_0_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_0_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_1_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_1_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_2_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_2_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_4_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_4_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_Mux_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_Mux_q : std_logic_vector (6 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_Mux_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_Mux_q : std_logic_vector (8 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_Mux_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_Mux_q : std_logic_vector (6 downto 0);
    signal CmdFifo_Or_a : std_logic_vector(0 downto 0);
    signal CmdFifo_Or_b : std_logic_vector(0 downto 0);
    signal CmdFifo_Or_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Mult_shift4_q_int : std_logic_vector (9 downto 0);
    signal Control_MasterLoops_Mult_shift4_q : std_logic_vector (9 downto 0);
    signal Control_DerivedSignals_And1_a : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_And1_b : std_logic_vector(0 downto 0);
    signal Control_DerivedSignals_And1_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_ForRows_FLA_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLA_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForRows_FLA_ld : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_And4_a : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_And4_b : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_And4_c : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_And4_q : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_And_a : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_And_b : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_And_c : std_logic_vector(0 downto 0);
    signal Control_WrBackPath_And_q : std_logic_vector(0 downto 0);
    signal BottomDataPath_And1_a : std_logic_vector(0 downto 0);
    signal BottomDataPath_And1_b : std_logic_vector(0 downto 0);
    signal BottomDataPath_And1_q : std_logic_vector(0 downto 0);
    signal BottomDataPath_CircularMem_And_a : std_logic_vector(0 downto 0);
    signal BottomDataPath_CircularMem_And_b : std_logic_vector(0 downto 0);
    signal BottomDataPath_CircularMem_And_q : std_logic_vector(0 downto 0);
    signal Control_InPort_Mult_shift6_q_int : std_logic_vector (18 downto 0);
    signal Control_InPort_Mult_shift6_q : std_logic_vector (18 downto 0);
    signal CmdFifo_SRlatch_And_a : std_logic_vector(0 downto 0);
    signal CmdFifo_SRlatch_And_b : std_logic_vector(0 downto 0);
    signal CmdFifo_SRlatch_And_q : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_SRlatch1_Or_a : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_SRlatch1_Or_b : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_SRlatch1_Or_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Or_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Or_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Or_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S1_mux_0L1_And_a : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S1_mux_0L1_And_b : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S1_mux_0L1_And_q : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S2_mux_0L1_And_a : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S2_mux_0L1_And_b : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S2_mux_0L1_And_q : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S3_mux_0L1_And_a : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S3_mux_0L1_And_b : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S3_mux_0L1_And_q : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S5_mux_0L1_And_a : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S5_mux_0L1_And_b : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S5_mux_0L1_And_q : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S2_mux_0L1_Or_a : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S2_mux_0L1_Or_b : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S2_mux_0L1_Or_q : std_logic_vector(7 downto 0);
    signal CmdFifo_And10_a : std_logic_vector(0 downto 0);
    signal CmdFifo_And10_b : std_logic_vector(0 downto 0);
    signal CmdFifo_And10_q : std_logic_vector(0 downto 0);
    signal CmdFifo_And11_a : std_logic_vector(0 downto 0);
    signal CmdFifo_And11_b : std_logic_vector(0 downto 0);
    signal CmdFifo_And11_q : std_logic_vector(0 downto 0);
    signal CmdFifo_And7_a : std_logic_vector(0 downto 0);
    signal CmdFifo_And7_b : std_logic_vector(0 downto 0);
    signal CmdFifo_And7_q : std_logic_vector(0 downto 0);
    signal CmdFifo_And9_a : std_logic_vector(0 downto 0);
    signal CmdFifo_And9_b : std_logic_vector(0 downto 0);
    signal CmdFifo_And9_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_ForBanks_FLA_el : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLA_ll : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLA_bd : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLA_la : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_ForBanks_FLA_ld : std_logic_vector (0 downto 0);
    signal TopDataPath_FP_Acc_Or_a : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_Or_b : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_Or_q : std_logic_vector(0 downto 0);
    signal BottomDataPath_CircularMem_Convert_rnd_in : std_logic_vector (0 downto 0);
    signal BottomDataPath_CircularMem_Convert_rnd_q : std_logic_vector (0 downto 0);
    signal CmdFifo_CholFwDone_SRlatch1_And_a : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_SRlatch1_And_b : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_SRlatch1_And_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S1_mux_0L1_Or_a : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S1_mux_0L1_Or_b : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S1_mux_0L1_Or_q : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S3_mux_0L1_Or_a : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S3_mux_0L1_Or_b : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S3_mux_0L1_Or_q : std_logic_vector(7 downto 0);
    signal TopDataPath_SyncFifo_BitCombine1_q : std_logic_vector (3 downto 0);
    signal Control_MasterLoops_Latch_1L_S5_mux_0L1_And1_a : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S5_mux_0L1_And1_b : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S5_mux_0L1_And1_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3_q : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_3_s : std_logic_vector (0 downto 0);
    signal Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_3_q : std_logic_vector (0 downto 0);
    signal TopDataPath_And1_a : std_logic_vector(0 downto 0);
    signal TopDataPath_And1_b : std_logic_vector(0 downto 0);
    signal TopDataPath_And1_q : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_And1_a : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_And1_b : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_And1_q : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_And2_a : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_And2_b : std_logic_vector(0 downto 0);
    signal TopDataPath_FP_Acc_And2_q : std_logic_vector(0 downto 0);
    signal BottomDataPath_CircularMem_Convert_sel_in : std_logic_vector (2 downto 0);
    signal BottomDataPath_CircularMem_Convert_sel_b : std_logic_vector (2 downto 0);
    signal CmdFifo_CholFwDone_And4_a : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_And4_b : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_And4_c : std_logic_vector(0 downto 0);
    signal CmdFifo_CholFwDone_And4_q : std_logic_vector(0 downto 0);
    signal Control_MasterLoops_Latch_1L_S5_mux_0L1_Or_a : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S5_mux_0L1_Or_b : std_logic_vector(7 downto 0);
    signal Control_MasterLoops_Latch_1L_S5_mux_0L1_Or_q : std_logic_vector(7 downto 0);
    signal BottomDataPath_Not_a : std_logic_vector(0 downto 0);
    signal BottomDataPath_Not_q : std_logic_vector(0 downto 0);
    signal BottomDataPath_And_a : std_logic_vector(0 downto 0);
    signal BottomDataPath_And_b : std_logic_vector(0 downto 0);
    signal BottomDataPath_And_q : std_logic_vector(0 downto 0);
begin


	--VCC(CONSTANT,1)
    VCC_q <= "1";

	--CmdFifo_CholFwDone_SRlatch1_Not(LOGICAL,82)@9
    CmdFifo_CholFwDone_SRlatch1_Not_a <= CmdFifo_CholFwDone_SampleDelay1_q;
    CmdFifo_CholFwDone_SRlatch1_Not_q <= not CmdFifo_CholFwDone_SRlatch1_Not_a;

	--CmdFifo_Detect_Pulses_SampleDelay2(DELAY,101)@9
    CmdFifo_Detect_Pulses_SampleDelay2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => CmdFifo_Detect_Pulses_And2_q, xout => CmdFifo_Detect_Pulses_SampleDelay2_q, clk => clk, aclr => areset );

	--CmdFifo_Detect_Pulses_SRlatch_Not(LOGICAL,93)@9
    CmdFifo_Detect_Pulses_SRlatch_Not_a <= CmdFifo_Detect_Pulses_SampleDelay2_q;
    CmdFifo_Detect_Pulses_SRlatch_Not_q <= not CmdFifo_Detect_Pulses_SRlatch_Not_a;

	--CmdFifo_And3(LOGICAL,36)@9
    CmdFifo_And3_a <= CmdFifo_BitExtract_7_b;
    CmdFifo_And3_b <= CmdFifo_FIFO2_v;
    CmdFifo_And3_q <= CmdFifo_And3_a and CmdFifo_And3_b;

	--CmdFifo_Detect_Pulses_SRlatch1_Or(LOGICAL,98)@9
    CmdFifo_Detect_Pulses_SRlatch1_Or_a <= CmdFifo_Detect_Pulses_SRlatch1_SampleDelay1_q;
    CmdFifo_Detect_Pulses_SRlatch1_Or_b <= CmdFifo_And3_q;
    CmdFifo_Detect_Pulses_SRlatch1_Or_q <= CmdFifo_Detect_Pulses_SRlatch1_Or_a or CmdFifo_Detect_Pulses_SRlatch1_Or_b;

	--CmdFifo_Detect_Pulses_SRlatch1_And(LOGICAL,96)@9
    CmdFifo_Detect_Pulses_SRlatch1_And_a <= CmdFifo_Detect_Pulses_SRlatch1_Or_q;
    CmdFifo_Detect_Pulses_SRlatch1_And_b <= CmdFifo_Detect_Pulses_SRlatch_Not_q;
    CmdFifo_Detect_Pulses_SRlatch1_And_q <= CmdFifo_Detect_Pulses_SRlatch1_And_a and CmdFifo_Detect_Pulses_SRlatch1_And_b;

	--CmdFifo_Detect_Pulses_SRlatch1_SampleDelay1(DELAY,99)@9
    CmdFifo_Detect_Pulses_SRlatch1_SampleDelay1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => CmdFifo_Detect_Pulses_SRlatch1_And_q, xout => CmdFifo_Detect_Pulses_SRlatch1_SampleDelay1_q, clk => clk, aclr => areset );

	--ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable(LOGICAL,3861)
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_a <= VCC_q;
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q <= not ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_a;

	--ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_nor(LOGICAL,4059)
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_nor_b <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_sticky_ena_q;
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_nor_q <= not (ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_nor_a or ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_nor_b);

	--ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_mem_top(CONSTANT,4055)
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_mem_top_q <= "0100111";

	--ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmp(LOGICAL,4056)
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmp_a <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_mem_top_q;
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_q);
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmp_q <= "1" when ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmp_a = ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmp_b else "0";

	--ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmpReg(REG,4057)
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmpReg_q <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_sticky_ena(REG,4060)
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_nor_q = "1") THEN
                ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_sticky_ena_q <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_enaAnd(LOGICAL,4061)
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_enaAnd_a <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_sticky_ena_q;
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_enaAnd_b <= VCC_q;
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_enaAnd_q <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_enaAnd_a and ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_enaAnd_b;

	--BottomDataPath_Mux_im_3_cast_q_const(FLOATCONSTANT,1405)

	--TopDataPath_SyncFifo_BitExtract1_1(BITSELECT,1031)@53
    TopDataPath_SyncFifo_BitExtract1_1_in <= TopDataPath_SyncFifo_FIFO2_q;
    TopDataPath_SyncFifo_BitExtract1_1_b <= TopDataPath_SyncFifo_BitExtract1_1_in(1 downto 1);

	--TopDataPath_FP_Acc_Mux_re(MUX,1019)@53
    TopDataPath_FP_Acc_Mux_re_s <= TopDataPath_SyncFifo_BitExtract1_1_b;
    TopDataPath_FP_Acc_Mux_re: PROCESS (TopDataPath_FP_Acc_Mux_re_s, TopDataPath_FP_Acc_AccFifo_re_q, BottomDataPath_Mux_im_3_cast_q_const_q)
    BEGIN
            CASE TopDataPath_FP_Acc_Mux_re_s IS
                  WHEN "0" => TopDataPath_FP_Acc_Mux_re_q <= TopDataPath_FP_Acc_AccFifo_re_q;
                  WHEN "1" => TopDataPath_FP_Acc_Mux_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
                  WHEN OTHERS => TopDataPath_FP_Acc_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--TopDataPath_FP_Acc_Mux_re_0_norm_TopDataPath_FP_Acc_Acc_R_add_f_1(fixed,1582)@53
    TopDataPath_FP_Acc_Mux_re_0_norm_TopDataPath_FP_Acc_Acc_R_add_f_1_reset <= areset;
    TopDataPath_FP_Acc_Mux_re_0_norm_TopDataPath_FP_Acc_Acc_R_add_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_FP_Acc_Mux_re_0_norm_TopDataPath_FP_Acc_Acc_R_add_f_1_reset,
    		dataa	 => TopDataPath_FP_Acc_Mux_re_q,
    		result	 => TopDataPath_FP_Acc_Mux_re_0_norm_TopDataPath_FP_Acc_Acc_R_add_f_1_q
    	);
    -- synopsys translate off
    TopDataPath_FP_Acc_Mux_re_0_norm_TopDataPath_FP_Acc_Acc_R_add_f_1_q_real <= sInternal_2_real(TopDataPath_FP_Acc_Mux_re_0_norm_TopDataPath_FP_Acc_Acc_R_add_f_1_q);
    -- synopsys translate on

	--ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_nor(LOGICAL,4141)
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_nor_b <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_sticky_ena_q;
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_nor_q <= not (ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_nor_a or ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_nor_b);

	--ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_mem_top(CONSTANT,4137)
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_mem_top_q <= "011";

	--ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmp(LOGICAL,4138)
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmp_a <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_mem_top_q;
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_rdcnt_q);
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmp_q <= "1" when ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmp_a = ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmp_b else "0";

	--ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmpReg(REG,4139)
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmpReg_q <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_sticky_ena(REG,4142)
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_nor_q = "1") THEN
                ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_sticky_ena_q <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_enaAnd(LOGICAL,4143)
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_enaAnd_a <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_sticky_ena_q;
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_enaAnd_b <= VCC_q;
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_enaAnd_q <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_enaAnd_a and ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_enaAnd_b;

	--ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_wrreg(REG,4136)
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_wrreg_q <= "00";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_wrreg_q <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_rdcnt(COUNTER,4135)
    -- every=1, low=0, high=3, step=1, init=1
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_rdcnt_i <= TO_UNSIGNED(1,2);
        ELSIF (clk'EVENT AND clk = '1') THEN
                ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_rdcnt_i <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_rdcnt_i,2));


	--ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem(DUALMEM,4134)
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_reset0 <= areset;
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_ia <= TopDataPath_SyncFifo_FIFO1_re_q;
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_aa <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_wrreg_q;
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_ab <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_rdcnt_q;
    ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 45,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_iq,
        address_a => ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_aa,
        data_a => ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_ia
    );
        ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_q <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_iq(44 downto 0);

	--TopDataPath_FP_Acc_Acc_R_add_f(FLOATADDSUB,1250)@58
    TopDataPath_FP_Acc_Acc_R_add_f_reset <= areset;
    TopDataPath_FP_Acc_Acc_R_add_f_add_sub	 <= not VCC_q;
    TopDataPath_FP_Acc_Acc_R_add_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_FP_Acc_Acc_R_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_FP_Acc_Acc_R_add_f_reset,
    	dataa	 => ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_q,
    	datab	 => TopDataPath_FP_Acc_Mux_re_0_norm_TopDataPath_FP_Acc_Acc_R_add_f_1_q,
    	result	 => TopDataPath_FP_Acc_Acc_R_add_f_q
   	);
    TopDataPath_FP_Acc_Acc_R_add_f_p <= not TopDataPath_FP_Acc_Acc_R_add_f_q(41 downto 41);
    TopDataPath_FP_Acc_Acc_R_add_f_n <= TopDataPath_FP_Acc_Acc_R_add_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_FP_Acc_Acc_R_add_f_a_real <= sInternal_2_real(ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_mem_q);
    TopDataPath_FP_Acc_Acc_R_add_f_b_real <= sInternal_2_real(TopDataPath_FP_Acc_Mux_re_0_norm_TopDataPath_FP_Acc_Acc_R_add_f_1_q);
    TopDataPath_FP_Acc_Acc_R_add_f_q_real <= sInternal_2_real(TopDataPath_FP_Acc_Acc_R_add_f_q);
    -- synopsys translate on

	--TopDataPath_SyncFifo_BitExtract1_0(BITSELECT,1030)@53
    TopDataPath_SyncFifo_BitExtract1_0_in <= TopDataPath_SyncFifo_FIFO2_q;
    TopDataPath_SyncFifo_BitExtract1_0_b <= TopDataPath_SyncFifo_BitExtract1_0_in(0 downto 0);

	--TopDataPath_FP_Acc_Not1(LOGICAL,1021)@53
    TopDataPath_FP_Acc_Not1_a <= TopDataPath_SyncFifo_BitExtract1_0_b;
    TopDataPath_FP_Acc_Not1_q <= not TopDataPath_FP_Acc_Not1_a;

	--TopDataPath_FP_Acc_And2(LOGICAL,1012)@53
    TopDataPath_FP_Acc_And2_a <= TopDataPath_FP_Acc_Or_q;
    TopDataPath_FP_Acc_And2_b <= TopDataPath_FP_Acc_Not1_q;
    TopDataPath_FP_Acc_And2_q <= TopDataPath_FP_Acc_And2_a and TopDataPath_FP_Acc_And2_b;

	--TopDataPath_FP_Acc_AutoMinDelay1(DELAY,1015)@53
    TopDataPath_FP_Acc_AutoMinDelay1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 10 )
    PORT MAP ( xin => TopDataPath_FP_Acc_And2_q, xout => TopDataPath_FP_Acc_AutoMinDelay1_q, clk => clk, aclr => areset );

	--TopDataPath_FP_Acc_AccFifo_re(FIFO,1009)@53
    TopDataPath_FP_Acc_AccFifo_re_reset <= areset;

    TopDataPath_FP_Acc_AccFifo_re_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 401,
      intended_device_family => "Stratix IV",
      lpm_numwords => 404,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 45,
      lpm_widthu => 9,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => TopDataPath_FP_Acc_And4_q(0),
      aclr => TopDataPath_FP_Acc_AccFifo_re_reset,
      clock => clk,
      wrreq => TopDataPath_FP_Acc_AutoMinDelay1_q(0),
      data => TopDataPath_FP_Acc_Acc_R_add_f_q,
      almost_full => TopDataPath_FP_Acc_AccFifo_re_f(0),
      almost_empty => TopDataPath_FP_Acc_AccFifo_re_t(0),
      empty => TopDataPath_FP_Acc_AccFifo_re_empty(0),
      q => TopDataPath_FP_Acc_AccFifo_re_q
    );
    TopDataPath_FP_Acc_AccFifo_re_v <= not TopDataPath_FP_Acc_AccFifo_re_empty;
    TopDataPath_FP_Acc_AccFifo_re_e <= not TopDataPath_FP_Acc_AccFifo_re_t;

	--TopDataPath_FP_Acc_Not2(LOGICAL,1022)@53
    TopDataPath_FP_Acc_Not2_a <= TopDataPath_SyncFifo_BitExtract1_1_b;
    TopDataPath_FP_Acc_Not2_q <= not TopDataPath_FP_Acc_Not2_a;

	--ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_nor(LOGICAL,4212)
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_nor_b <= ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_sticky_ena_q;
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_nor_q <= not (ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_nor_a or ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_nor_b);

	--ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_mem_top(CONSTANT,4208)
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_mem_top_q <= "010001";

	--ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmp(LOGICAL,4209)
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmp_a <= ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_mem_top_q;
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_q);
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmp_q <= "1" when ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmp_a = ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmp_b else "0";

	--ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmpReg(REG,4210)
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmpReg_q <= ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_sticky_ena(REG,4213)
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_nor_q = "1") THEN
                ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_sticky_ena_q <= ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_enaAnd(LOGICAL,4214)
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_enaAnd_a <= ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_sticky_ena_q;
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_enaAnd_b <= VCC_q;
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_enaAnd_q <= ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_enaAnd_a and ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_enaAnd_b;

	--CmdFifo_BitExtract_4(BITSELECT,48)@9
    CmdFifo_BitExtract_4_in <= CmdFifo_FIFO1_q;
    CmdFifo_BitExtract_4_b <= CmdFifo_BitExtract_4_in(4 downto 4);

	--ld_CmdFifo_BitExtract_4_b_to_CmdFifo_And8_b(DELAY,1750)@9
    ld_CmdFifo_BitExtract_4_b_to_CmdFifo_And8_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => CmdFifo_BitExtract_4_b, xout => ld_CmdFifo_BitExtract_4_b_to_CmdFifo_And8_b_q, clk => clk, aclr => areset );

	--ld_CmdFifo_Or_q_to_CmdFifo_And8_a(DELAY,1749)@9
    ld_CmdFifo_Or_q_to_CmdFifo_And8_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => CmdFifo_Or_q, xout => ld_CmdFifo_Or_q_to_CmdFifo_And8_a_q, clk => clk, aclr => areset );

	--CmdFifo_And8(LOGICAL,40)@17
    CmdFifo_And8_a <= ld_CmdFifo_Or_q_to_CmdFifo_And8_a_q;
    CmdFifo_And8_b <= ld_CmdFifo_BitExtract_4_b_to_CmdFifo_And8_b_q;
    CmdFifo_And8_q <= CmdFifo_And8_a and CmdFifo_And8_b;

	--ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_nor(LOGICAL,4171)
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_nor_b <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_sticky_ena_q;
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_nor_q <= not (ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_nor_a or ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_nor_b);

	--ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_mem_top(CONSTANT,4167)
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_mem_top_q <= "011000";

	--ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmp(LOGICAL,4168)
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmp_a <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_mem_top_q;
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_q);
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmp_q <= "1" when ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmp_a = ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmp_b else "0";

	--ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmpReg(REG,4169)
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmpReg_q <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_sticky_ena(REG,4172)
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_nor_q = "1") THEN
                ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_sticky_ena_q <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_enaAnd(LOGICAL,4173)
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_enaAnd_a <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_sticky_ena_q;
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_enaAnd_b <= VCC_q;
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_enaAnd_q <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_enaAnd_a and ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_enaAnd_b;

	--GND(CONSTANT,0)
    GND_q <= "0";

	--TopDataPath_FP_Acc_AccFifo_im(FIFO,1010)@53
    TopDataPath_FP_Acc_AccFifo_im_reset <= areset;

    TopDataPath_FP_Acc_AccFifo_im_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 401,
      intended_device_family => "Stratix IV",
      lpm_numwords => 404,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 45,
      lpm_widthu => 9,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => TopDataPath_FP_Acc_And4_q(0),
      aclr => TopDataPath_FP_Acc_AccFifo_im_reset,
      clock => clk,
      wrreq => TopDataPath_FP_Acc_AutoMinDelay1_q(0),
      data => TopDataPath_FP_Acc_Acc_I_add_f_q,
      almost_full => TopDataPath_FP_Acc_AccFifo_im_f(0),
      almost_empty => TopDataPath_FP_Acc_AccFifo_im_t(0),
      empty => TopDataPath_FP_Acc_AccFifo_im_empty(0),
      q => TopDataPath_FP_Acc_AccFifo_im_q
    );
    TopDataPath_FP_Acc_AccFifo_im_v <= not TopDataPath_FP_Acc_AccFifo_im_empty;
    TopDataPath_FP_Acc_AccFifo_im_e <= not TopDataPath_FP_Acc_AccFifo_im_t;

	--TopDataPath_FP_Acc_Mux_im(MUX,1020)@53
    TopDataPath_FP_Acc_Mux_im_s <= TopDataPath_SyncFifo_BitExtract1_1_b;
    TopDataPath_FP_Acc_Mux_im: PROCESS (TopDataPath_FP_Acc_Mux_im_s, TopDataPath_FP_Acc_AccFifo_im_q, BottomDataPath_Mux_im_3_cast_q_const_q)
    BEGIN
            CASE TopDataPath_FP_Acc_Mux_im_s IS
                  WHEN "0" => TopDataPath_FP_Acc_Mux_im_q <= TopDataPath_FP_Acc_AccFifo_im_q;
                  WHEN "1" => TopDataPath_FP_Acc_Mux_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
                  WHEN OTHERS => TopDataPath_FP_Acc_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--TopDataPath_FP_Acc_Mux_im_0_norm_TopDataPath_FP_Acc_Acc_I_add_f_1(fixed,1583)@53
    TopDataPath_FP_Acc_Mux_im_0_norm_TopDataPath_FP_Acc_Acc_I_add_f_1_reset <= areset;
    TopDataPath_FP_Acc_Mux_im_0_norm_TopDataPath_FP_Acc_Acc_I_add_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_FP_Acc_Mux_im_0_norm_TopDataPath_FP_Acc_Acc_I_add_f_1_reset,
    		dataa	 => TopDataPath_FP_Acc_Mux_im_q,
    		result	 => TopDataPath_FP_Acc_Mux_im_0_norm_TopDataPath_FP_Acc_Acc_I_add_f_1_q
    	);
    -- synopsys translate off
    TopDataPath_FP_Acc_Mux_im_0_norm_TopDataPath_FP_Acc_Acc_I_add_f_1_q_real <= sInternal_2_real(TopDataPath_FP_Acc_Mux_im_0_norm_TopDataPath_FP_Acc_Acc_I_add_f_1_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not(LOGICAL,1453)@17
    TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_a <= CmdFifo_And8_q;
    TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_a;

	--ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_nor(LOGICAL,3986)
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_nor_b <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_sticky_ena_q;
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_nor_q <= not (ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_nor_a or ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_nor_b);

	--ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_mem_top(CONSTANT,3982)
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_mem_top_q <= "0110";

	--ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmp(LOGICAL,3983)
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmp_a <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_mem_top_q;
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_q);
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmp_q <= "1" when ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmp_a = ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmp_b else "0";

	--ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmpReg(REG,3984)
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmpReg_q <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_sticky_ena(REG,3987)
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_nor_q = "1") THEN
                ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_sticky_ena_q <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_enaAnd(LOGICAL,3988)
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_enaAnd_a <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_sticky_ena_q;
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_enaAnd_b <= VCC_q;
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_enaAnd_q <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_enaAnd_a and ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_enaAnd_b;

	--ld_CmdFifo_Or_q_to_CmdFifo_FIFO4_r(DELAY,1856)@9
    ld_CmdFifo_Or_q_to_CmdFifo_FIFO4_r : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => CmdFifo_Or_q, xout => ld_CmdFifo_Or_q_to_CmdFifo_FIFO4_r_q, clk => clk, aclr => areset );

	--ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux2_b(DELAY,2211)@0
    ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux2_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 9 )
    PORT MAP ( xin => AutoLoopDelay2_q, xout => ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux2_b_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_CmpEQ1_q_to_Control_DerivedSignals_Add2_add_l(DELAY,1877)@5
    ld_Control_MasterLoops_CmpEQ1_q_to_Control_DerivedSignals_Add2_add_l : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_MasterLoops_CmpEQ1_q, xout => ld_Control_MasterLoops_CmpEQ1_q_to_Control_DerivedSignals_Add2_add_l_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_And_q_to_Control_MasterLoops_ForMatrixMem_FLB_en(DELAY,2256)@5
    ld_Control_MasterLoops_And_q_to_Control_MasterLoops_ForMatrixMem_FLB_en : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_And_q, xout => ld_Control_MasterLoops_And_q_to_Control_MasterLoops_ForMatrixMem_FLB_en_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Const12(CONSTANT,320)
    Control_MasterLoops_Const12_q <= "01";

	--Control_MasterLoops_latch_0L2_SampleDelay(DELAY,421)@5
    Control_MasterLoops_latch_0L2_SampleDelay : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_latch_0L2_Mux_q, xout => Control_MasterLoops_latch_0L2_SampleDelay_q, clk => clk, aclr => areset );

	--Control_MasterLoops_latch_0L2_Mux(MUX,420)@5
    Control_MasterLoops_latch_0L2_Mux_s <= go_s;
    Control_MasterLoops_latch_0L2_Mux: PROCESS (Control_MasterLoops_latch_0L2_Mux_s, Control_MasterLoops_latch_0L2_SampleDelay_q, NumMatIn_s)
    BEGIN
            CASE Control_MasterLoops_latch_0L2_Mux_s IS
                  WHEN "0" => Control_MasterLoops_latch_0L2_Mux_q <= Control_MasterLoops_latch_0L2_SampleDelay_q;
                  WHEN "1" => Control_MasterLoops_latch_0L2_Mux_q <= NumMatIn_s;
                  WHEN OTHERS => Control_MasterLoops_latch_0L2_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_Sub2_R_sub(SUB,417)@5
    Control_MasterLoops_Sub2_R_sub_a <= Control_MasterLoops_latch_0L2_Mux_q(1 downto 0);
    Control_MasterLoops_Sub2_R_sub_b <= Control_MasterLoops_Const12_q;
            Control_MasterLoops_Sub2_R_sub_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_MasterLoops_Sub2_R_sub_a) - UNSIGNED(Control_MasterLoops_Sub2_R_sub_b));
    Control_MasterLoops_Sub2_R_sub_q <= Control_MasterLoops_Sub2_R_sub_o(1 downto 0);


	--Control_MasterLoops_Mult_shift2(BITSHIFT,1443)@5
    Control_MasterLoops_Mult_shift2_q_int <= Control_MasterLoops_Sub2_R_sub_q & "00";
    Control_MasterLoops_Mult_shift2_q <= Control_MasterLoops_Mult_shift2_q_int(3 downto 0);

	--Control_MasterLoops_Mult_sub_3(SUB,1444)@5
    Control_MasterLoops_Mult_sub_3_a <= STD_LOGIC_VECTOR("0" & Control_MasterLoops_Mult_shift2_q);
    Control_MasterLoops_Mult_sub_3_b <= STD_LOGIC_VECTOR("000" & Control_MasterLoops_Sub2_R_sub_q);
            Control_MasterLoops_Mult_sub_3_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_MasterLoops_Mult_sub_3_a) - UNSIGNED(Control_MasterLoops_Mult_sub_3_b));
    Control_MasterLoops_Mult_sub_3_q <= Control_MasterLoops_Mult_sub_3_o(4 downto 0);


	--Control_MasterLoops_Mult_shift4(BITSHIFT,1445)@5
    Control_MasterLoops_Mult_shift4_q_int <= Control_MasterLoops_Mult_sub_3_q & "00000";
    Control_MasterLoops_Mult_shift4_q <= Control_MasterLoops_Mult_shift4_q_int(9 downto 0);

	--reg_Control_MasterLoops_Mult_shift4_0_to_Control_MasterLoops_Mult_add_5_1(REG,1594)@5
    reg_Control_MasterLoops_Mult_shift4_0_to_Control_MasterLoops_Mult_add_5_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_MasterLoops_Mult_shift4_0_to_Control_MasterLoops_Mult_add_5_1_q <= "0000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_MasterLoops_Mult_shift4_0_to_Control_MasterLoops_Mult_add_5_1_q <= Control_MasterLoops_Mult_shift4_q;
        END IF;
    END PROCESS;


	--Control_MasterLoops_Mult_shift0(BITSHIFT,1441)@5
    Control_MasterLoops_Mult_shift0_q_int <= Control_MasterLoops_Sub2_R_sub_q & "000";
    Control_MasterLoops_Mult_shift0_q <= Control_MasterLoops_Mult_shift0_q_int(4 downto 0);

	--Control_MasterLoops_Mult_sub_1(SUB,1442)@5
    Control_MasterLoops_Mult_sub_1_a <= STD_LOGIC_VECTOR("0" & Control_MasterLoops_Mult_shift0_q);
    Control_MasterLoops_Mult_sub_1_b <= STD_LOGIC_VECTOR("0000" & Control_MasterLoops_Sub2_R_sub_q);
    Control_MasterLoops_Mult_sub_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_MasterLoops_Mult_sub_1_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Control_MasterLoops_Mult_sub_1_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_MasterLoops_Mult_sub_1_a) - UNSIGNED(Control_MasterLoops_Mult_sub_1_b));
        END IF;
    END PROCESS;
    Control_MasterLoops_Mult_sub_1_q <= Control_MasterLoops_Mult_sub_1_o(5 downto 0);


	--Control_MasterLoops_Mult_add_5(ADD,1446)@6
    Control_MasterLoops_Mult_add_5_a <= STD_LOGIC_VECTOR((10 downto 6 => Control_MasterLoops_Mult_sub_1_q(5)) & Control_MasterLoops_Mult_sub_1_q);
    Control_MasterLoops_Mult_add_5_b <= STD_LOGIC_VECTOR((10 downto 10 => reg_Control_MasterLoops_Mult_shift4_0_to_Control_MasterLoops_Mult_add_5_1_q(9)) & reg_Control_MasterLoops_Mult_shift4_0_to_Control_MasterLoops_Mult_add_5_1_q);
            Control_MasterLoops_Mult_add_5_o <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_Mult_add_5_a) + SIGNED(Control_MasterLoops_Mult_add_5_b));
    Control_MasterLoops_Mult_add_5_q <= Control_MasterLoops_Mult_add_5_o(10 downto 0);


	--Control_MasterLoops_Mult_shift6(BITSHIFT,1447)@6
    Control_MasterLoops_Mult_shift6_q_int <= Control_MasterLoops_Mult_add_5_q & "00";
    Control_MasterLoops_Mult_shift6_q <= Control_MasterLoops_Mult_shift6_q_int(12 downto 0);

	--Control_MasterLoops_Const10(CONSTANT,319)
    Control_MasterLoops_Const10_q <= "110011100";

	--Control_MasterLoops_ForMatrixMem_FLA(FLA,341)@6
    Control_MasterLoops_ForMatrixMem_FLA_el <= Control_MasterLoops_ForMatrixMem_FLB_el;
    Control_MasterLoops_ForMatrixMem_FLA_ll <= Control_MasterLoops_ForMatrixMem_FLB_ll;
    Control_MasterLoops_ForMatrixMem_FLA_bd <= Control_MasterLoops_ForMatrixMem_FLB_bs;
    Control_MasterLoops_ForMatrixMem_FLA_la <= (not Control_MasterLoops_ForMatrixMem_FLA_el) and Control_MasterLoops_ForMatrixMem_FLA_bd;
    Control_MasterLoops_ForMatrixMem_FLA_ld <= Control_MasterLoops_ForMatrixMem_FLA_el or (Control_MasterLoops_ForMatrixMem_FLA_bd and Control_MasterLoops_ForMatrixMem_FLA_ll);

	--Control_DerivedSignals_Const2(CONSTANT,129)
    Control_DerivedSignals_Const2_q <= "10";

	--Control_MasterLoops_latch_0L3_SampleDelay(DELAY,423)@5
    Control_MasterLoops_latch_0L3_SampleDelay : dspba_delay
    GENERIC MAP ( width => 9, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_latch_0L3_Mux_q, xout => Control_MasterLoops_latch_0L3_SampleDelay_q, clk => clk, aclr => areset );

	--Control_MasterLoops_latch_0L3_Mux(MUX,422)@5
    Control_MasterLoops_latch_0L3_Mux_s <= go_s;
    Control_MasterLoops_latch_0L3_Mux: PROCESS (Control_MasterLoops_latch_0L3_Mux_s, Control_MasterLoops_latch_0L3_SampleDelay_q, InMatSize_s)
    BEGIN
            CASE Control_MasterLoops_latch_0L3_Mux_s IS
                  WHEN "0" => Control_MasterLoops_latch_0L3_Mux_q <= Control_MasterLoops_latch_0L3_SampleDelay_q;
                  WHEN "1" => Control_MasterLoops_latch_0L3_Mux_q <= InMatSize_s;
                  WHEN OTHERS => Control_MasterLoops_latch_0L3_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_Add1_add(ADD,309)@5
    Control_MasterLoops_Add1_add_a <= Control_MasterLoops_latch_0L3_Mux_q(6 downto 0);
    Control_MasterLoops_Add1_add_b <= STD_LOGIC_VECTOR("00000" & Control_DerivedSignals_Const2_q);
            Control_MasterLoops_Add1_add_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_MasterLoops_Add1_add_a) + UNSIGNED(Control_MasterLoops_Add1_add_b));
    Control_MasterLoops_Add1_add_q <= Control_MasterLoops_Add1_add_o(6 downto 0);


	--Control_MasterLoops_Add3_add(ADD,311)@5
    Control_MasterLoops_Add3_add_a <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q;
    Control_MasterLoops_Add3_add_b <= STD_LOGIC_VECTOR("00000" & Control_MasterLoops_Const12_q);
            Control_MasterLoops_Add3_add_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_MasterLoops_Add3_add_a) + UNSIGNED(Control_MasterLoops_Add3_add_b));
    Control_MasterLoops_Add3_add_q <= Control_MasterLoops_Add3_add_o(6 downto 0);


	--Control_MasterLoops_mux_0L_Not(LOGICAL,428)@5
    Control_MasterLoops_mux_0L_Not_a <= Control_MasterLoops_CmpEQ1_q;
    Control_MasterLoops_mux_0L_Not_q <= not Control_MasterLoops_mux_0L_Not_a;

	--Control_MasterLoops_ForChannel_FLB(FLB,338)@5
    Control_MasterLoops_ForChannel_FLB_ls <= Control_MasterLoops_ForRows_FLB_bs;
    Control_MasterLoops_ForChannel_FLB_la <= Control_MasterLoops_ForChannel_FLA_la;
    Control_MasterLoops_ForChannel_FLB_en <= Control_MasterLoops_And_q;
    Control_MasterLoops_ForChannel_FLB_init <= STD_LOGIC_VECTOR("000" & GND_q);
    Control_MasterLoops_ForChannel_FLB_step <= STD_LOGIC_VECTOR("000" & VCC_q);
    Control_MasterLoops_ForChannel_FLB_limit <= STD_LOGIC_VECTOR("00" & Control_MasterLoops_Sub2_R_sub_q);

    Control_MasterLoops_ForChannel_FLB_count <=
        Control_MasterLoops_ForChannel_FLB_init when Control_MasterLoops_ForChannel_FLB_ls(0) = '1' else
        Control_MasterLoops_ForChannel_FLB_prevnextcount when Control_MasterLoops_ForChannel_FLB_la(0) = '1' else
        Control_MasterLoops_ForChannel_FLB_prevcount;

    Control_MasterLoops_ForChannel_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForChannel_FLB_count) + SIGNED(Control_MasterLoops_ForChannel_FLB_step));
    Control_MasterLoops_ForChannel_FLB_firstloop <=
        Control_MasterLoops_ForChannel_FLB_firstpass when Control_MasterLoops_ForChannel_FLB_ls(0) = '1' else
        '0' when Control_MasterLoops_ForChannel_FLB_la(0) = '1' else
        Control_MasterLoops_ForChannel_FLB_fl(0);

    Control_MasterLoops_ForChannel_FLB_pass <=
        Control_MasterLoops_ForChannel_FLB_firstpass when Control_MasterLoops_ForChannel_FLB_ls(0) = '1' else
        Control_MasterLoops_ForChannel_FLB_prevnextpass when Control_MasterLoops_ForChannel_FLB_la(0) = '1' else
        Control_MasterLoops_ForChannel_FLB_prevpass;

    Control_MasterLoops_ForChannel_FLB_firstpass <= '1' when SIGNED(Control_MasterLoops_ForChannel_FLB_init) < SIGNED(Control_MasterLoops_ForChannel_FLB_limit) else '0';
    Control_MasterLoops_ForChannel_FLB_nextpass <=
        Control_MasterLoops_ForChannel_FLB_firstnextpass when Control_MasterLoops_ForChannel_FLB_ls(0) = '1' else
        Control_MasterLoops_ForChannel_FLB_nextnextpass when Control_MasterLoops_ForChannel_FLB_la(0) = '1' else
        Control_MasterLoops_ForChannel_FLB_prevnextpass;

    Control_MasterLoops_ForChannel_FLB_nextnextpass <= '1' when SIGNED(Control_MasterLoops_ForChannel_FLB_prevnextcount) < SIGNED(Control_MasterLoops_ForChannel_FLB_limit2) else '0';
    Control_MasterLoops_ForChannel_FLB_firstnextpass <= '1' when SIGNED(Control_MasterLoops_ForChannel_FLB_init) + SIGNED(Control_MasterLoops_ForChannel_FLB_step) < SIGNED(Control_MasterLoops_ForChannel_FLB_limit) else '0';

    Control_MasterLoops_ForChannel_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_MasterLoops_ForChannel_FLB_prevcount <= (others => '0');
            Control_MasterLoops_ForChannel_FLB_prevnextcount <= (others => '0');
            Control_MasterLoops_ForChannel_FLB_limit2 <= (others => '0');
            Control_MasterLoops_ForChannel_FLB_prevpass <= '0';
            Control_MasterLoops_ForChannel_FLB_prevnextpass <= '0';
            Control_MasterLoops_ForChannel_FLB_el <= (others => '0');
            Control_MasterLoops_ForChannel_FLB_fl <= (others => '0');
            Control_MasterLoops_ForChannel_FLB_ll <= (others => '0');
            Control_MasterLoops_ForChannel_FLB_bs <= (others => '0');
            Control_MasterLoops_ForChannel_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_MasterLoops_ForChannel_FLB_en = "1") THEN
                Control_MasterLoops_ForChannel_FLB_prevcount <= Control_MasterLoops_ForChannel_FLB_count;
                Control_MasterLoops_ForChannel_FLB_prevnextcount <= Control_MasterLoops_ForChannel_FLB_nextcount;
            Control_MasterLoops_ForChannel_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForChannel_FLB_limit) - SIGNED(Control_MasterLoops_ForChannel_FLB_step));
                Control_MasterLoops_ForChannel_FLB_prevpass <= Control_MasterLoops_ForChannel_FLB_pass;
                Control_MasterLoops_ForChannel_FLB_prevnextpass <= Control_MasterLoops_ForChannel_FLB_nextpass;
                Control_MasterLoops_ForChannel_FLB_el(0) <= Control_MasterLoops_ForChannel_FLB_ls(0) and (not Control_MasterLoops_ForChannel_FLB_firstpass);
                Control_MasterLoops_ForChannel_FLB_fl(0) <= Control_MasterLoops_ForChannel_FLB_firstloop;
                Control_MasterLoops_ForChannel_FLB_ll(0) <= Control_MasterLoops_ForChannel_FLB_pass and (not Control_MasterLoops_ForChannel_FLB_nextpass);
                Control_MasterLoops_ForChannel_FLB_bs(0) <= (Control_MasterLoops_ForChannel_FLB_ls(0) or Control_MasterLoops_ForChannel_FLB_la(0)) and Control_MasterLoops_ForChannel_FLB_pass;
            END IF;
            Control_MasterLoops_ForChannel_FLB_v(0) <= Control_MasterLoops_ForChannel_FLB_en(0) and Control_MasterLoops_ForChannel_FLB_pass;
        END IF;
    END PROCESS;

    Control_MasterLoops_ForChannel_FLB_c <= Control_MasterLoops_ForChannel_FLB_prevcount(1 downto 0);

	--Control_MasterLoops_ForChannel_FLA(FLA,337)@5
    Control_MasterLoops_ForChannel_FLA_el <= Control_MasterLoops_ForChannel_FLB_el;
    Control_MasterLoops_ForChannel_FLA_ll <= Control_MasterLoops_ForChannel_FLB_ll;
    Control_MasterLoops_ForChannel_FLA_bd <= Control_MasterLoops_ForChannel_FLB_bs;
    Control_MasterLoops_ForChannel_FLA_la <= (not Control_MasterLoops_ForChannel_FLA_el) and Control_MasterLoops_ForChannel_FLA_bd;
    Control_MasterLoops_ForChannel_FLA_ld <= Control_MasterLoops_ForChannel_FLA_el or (Control_MasterLoops_ForChannel_FLA_bd and Control_MasterLoops_ForChannel_FLA_ll);

	--Control_MasterLoops_mux_0L_And(LOGICAL,426)@5
    Control_MasterLoops_mux_0L_And_a <= Control_MasterLoops_ForChannel_FLA_ld;
    Control_MasterLoops_mux_0L_And_b <= Control_MasterLoops_mux_0L_Not_q;
    Control_MasterLoops_mux_0L_And_q <= Control_MasterLoops_mux_0L_And_a and Control_MasterLoops_mux_0L_And_b;

	--Control_MasterLoops_mux_0L_And1(LOGICAL,427)@5
    Control_MasterLoops_mux_0L_And1_a <= Control_MasterLoops_ForRows_FLB_bs;
    Control_MasterLoops_mux_0L_And1_b <= Control_MasterLoops_CmpEQ1_q;
    Control_MasterLoops_mux_0L_And1_q <= Control_MasterLoops_mux_0L_And1_a and Control_MasterLoops_mux_0L_And1_b;

	--Control_MasterLoops_mux_0L_Or(LOGICAL,429)@5
    Control_MasterLoops_mux_0L_Or_a <= Control_MasterLoops_mux_0L_And1_q;
    Control_MasterLoops_mux_0L_Or_b <= Control_MasterLoops_mux_0L_And_q;
    Control_MasterLoops_mux_0L_Or_q <= Control_MasterLoops_mux_0L_Or_a or Control_MasterLoops_mux_0L_Or_b;

	--Control_MasterLoops_ForRows_FLA(FLA,343)@5
    Control_MasterLoops_ForRows_FLA_el <= Control_MasterLoops_ForRows_FLB_el;
    Control_MasterLoops_ForRows_FLA_ll <= Control_MasterLoops_ForRows_FLB_ll;
    Control_MasterLoops_ForRows_FLA_bd <= Control_MasterLoops_mux_0L_Or_q;
    Control_MasterLoops_ForRows_FLA_la <= (not Control_MasterLoops_ForRows_FLA_el) and Control_MasterLoops_ForRows_FLA_bd;
    Control_MasterLoops_ForRows_FLA_ld <= Control_MasterLoops_ForRows_FLA_el or (Control_MasterLoops_ForRows_FLA_bd and Control_MasterLoops_ForRows_FLA_ll);

	--Control_MasterLoops_ColIdx2Bank(LOOKUP,317)@5
    Control_MasterLoops_ColIdx2Bank: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q) IS
                WHEN "0000000" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0000001" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0000010" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0000011" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0000100" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0000101" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0000110" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0000111" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0001000" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0001001" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0001010" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0001011" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0001100" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0001101" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0001110" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0001111" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0010000" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0010001" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0010010" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0010011" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0010100" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0010101" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0010110" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0010111" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0011000" =>  Control_MasterLoops_ColIdx2Bank_q <= "000000000";
                WHEN "0011001" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0011010" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0011011" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0011100" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0011101" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0011110" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0011111" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0100000" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0100001" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0100010" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0100011" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0100100" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0100101" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0100110" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0100111" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0101000" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0101001" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0101010" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0101011" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0101100" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0101101" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0101110" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0101111" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0110000" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0110001" =>  Control_MasterLoops_ColIdx2Bank_q <= "001100111";
                WHEN "0110010" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "0110011" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "0110100" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "0110101" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "0110110" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "0110111" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "0111000" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "0111001" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "0111010" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "0111011" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "0111100" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "0111101" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "0111110" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "0111111" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "1000000" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "1000001" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "1000010" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "1000011" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "1000100" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "1000101" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "1000110" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "1000111" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "1001000" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "1001001" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "1001010" =>  Control_MasterLoops_ColIdx2Bank_q <= "011001110";
                WHEN "1001011" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1001100" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1001101" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1001110" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1001111" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1010000" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1010001" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1010010" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1010011" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1010100" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1010101" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1010110" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1010111" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1011000" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1011001" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1011010" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1011011" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1011100" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1011101" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1011110" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1011111" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1100000" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1100001" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1100010" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN "1100011" =>  Control_MasterLoops_ColIdx2Bank_q <= "100110101";
                WHEN OTHERS =>
                    Control_MasterLoops_ColIdx2Bank_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_MasterLoops_Const9(CONSTANT,334)
    Control_MasterLoops_Const9_q <= "000001100111";

	--Control_MasterLoops_ForBanks_FLA(FLA,335)@5
    Control_MasterLoops_ForBanks_FLA_el <= Control_MasterLoops_ForBanks_FLB_el;
    Control_MasterLoops_ForBanks_FLA_ll <= Control_MasterLoops_ForBanks_FLB_ll;
    Control_MasterLoops_ForBanks_FLA_bd <= Control_MasterLoops_ForRows_FLA_ld;
    Control_MasterLoops_ForBanks_FLA_la <= (not Control_MasterLoops_ForBanks_FLA_el) and Control_MasterLoops_ForBanks_FLA_bd;
    Control_MasterLoops_ForBanks_FLA_ld <= Control_MasterLoops_ForBanks_FLA_el or (Control_MasterLoops_ForBanks_FLA_bd and Control_MasterLoops_ForBanks_FLA_ll);

	--Control_MasterLoops_Latch_1L_S1_mux_0L1_Not(LOGICAL,349)@5
    Control_MasterLoops_Latch_1L_S1_mux_0L1_Not_a <= Control_MasterLoops_And_q;
    Control_MasterLoops_Latch_1L_S1_mux_0L1_Not_q <= not Control_MasterLoops_Latch_1L_S1_mux_0L1_Not_a;

	--Control_MasterLoops_Latch_1L_S2_mux_0L1_And(LOGICAL,353)@5
    Control_MasterLoops_Latch_1L_S2_mux_0L1_And_a <= Control_MasterLoops_Latch_1L_S2_SampleDelay_q;
    Control_MasterLoops_Latch_1L_S2_mux_0L1_And_b <= STD_LOGIC_VECTOR("0000000" & Control_MasterLoops_Latch_1L_S1_mux_0L1_Not_q);
    Control_MasterLoops_Latch_1L_S2_mux_0L1_And_q <= Control_MasterLoops_Latch_1L_S2_mux_0L1_And_a and Control_MasterLoops_Latch_1L_S2_mux_0L1_And_b;

	--Control_MasterLoops_Latch_1L_S2_mux_0L1_And1(LOGICAL,354)@5
    Control_MasterLoops_Latch_1L_S2_mux_0L1_And1_a <= Control_MasterLoops_ForColumn_FLB_bs;
    Control_MasterLoops_Latch_1L_S2_mux_0L1_And1_b <= Control_MasterLoops_And_q;
    Control_MasterLoops_Latch_1L_S2_mux_0L1_And1_q <= Control_MasterLoops_Latch_1L_S2_mux_0L1_And1_a and Control_MasterLoops_Latch_1L_S2_mux_0L1_And1_b;

	--Control_MasterLoops_Latch_1L_S2_mux_0L1_Or(LOGICAL,356)@5
    Control_MasterLoops_Latch_1L_S2_mux_0L1_Or_a <= STD_LOGIC_VECTOR("0000000" & Control_MasterLoops_Latch_1L_S2_mux_0L1_And1_q);
    Control_MasterLoops_Latch_1L_S2_mux_0L1_Or_b <= Control_MasterLoops_Latch_1L_S2_mux_0L1_And_q;
    Control_MasterLoops_Latch_1L_S2_mux_0L1_Or_q <= Control_MasterLoops_Latch_1L_S2_mux_0L1_Or_a or Control_MasterLoops_Latch_1L_S2_mux_0L1_Or_b;

	--Control_MasterLoops_Latch_1L_S2_SampleDelay(DELAY,352)@5
    Control_MasterLoops_Latch_1L_S2_SampleDelay : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Latch_1L_S2_mux_0L1_Or_q, xout => Control_MasterLoops_Latch_1L_S2_SampleDelay_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Latch_1L_S2_BitExtract(BITSELECT,351)@5
    Control_MasterLoops_Latch_1L_S2_BitExtract_in <= Control_MasterLoops_Latch_1L_S2_SampleDelay_q;
    Control_MasterLoops_Latch_1L_S2_BitExtract_b <= Control_MasterLoops_Latch_1L_S2_BitExtract_in(0 downto 0);

	--Control_MasterLoops_ForBanks_FLB(FLB,336)@5
    Control_MasterLoops_ForBanks_FLB_ls <= Control_MasterLoops_Latch_1L_S2_BitExtract_b;
    Control_MasterLoops_ForBanks_FLB_la <= Control_MasterLoops_ForBanks_FLA_la;
    Control_MasterLoops_ForBanks_FLB_en <= Control_MasterLoops_And_q;
    Control_MasterLoops_ForBanks_FLB_init <= STD_LOGIC_VECTOR("0000000000000" & GND_q);
    Control_MasterLoops_ForBanks_FLB_step <= STD_LOGIC_VECTOR("00" & Control_MasterLoops_Const9_q);
    Control_MasterLoops_ForBanks_FLB_limit <= STD_LOGIC_VECTOR("00000" & Control_MasterLoops_ColIdx2Bank_q);

    Control_MasterLoops_ForBanks_FLB_count <=
        Control_MasterLoops_ForBanks_FLB_init when Control_MasterLoops_ForBanks_FLB_ls(0) = '1' else
        Control_MasterLoops_ForBanks_FLB_prevnextcount when Control_MasterLoops_ForBanks_FLB_la(0) = '1' else
        Control_MasterLoops_ForBanks_FLB_prevcount;

    Control_MasterLoops_ForBanks_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForBanks_FLB_count) + SIGNED(Control_MasterLoops_ForBanks_FLB_step));
    Control_MasterLoops_ForBanks_FLB_firstloop <=
        Control_MasterLoops_ForBanks_FLB_firstpass when Control_MasterLoops_ForBanks_FLB_ls(0) = '1' else
        '0' when Control_MasterLoops_ForBanks_FLB_la(0) = '1' else
        Control_MasterLoops_ForBanks_FLB_fl(0);

    Control_MasterLoops_ForBanks_FLB_pass <=
        Control_MasterLoops_ForBanks_FLB_firstpass when Control_MasterLoops_ForBanks_FLB_ls(0) = '1' else
        Control_MasterLoops_ForBanks_FLB_prevnextpass when Control_MasterLoops_ForBanks_FLB_la(0) = '1' else
        Control_MasterLoops_ForBanks_FLB_prevpass;

    Control_MasterLoops_ForBanks_FLB_firstpass <= '1' when SIGNED(Control_MasterLoops_ForBanks_FLB_init) <= SIGNED(Control_MasterLoops_ForBanks_FLB_limit) else '0';
    Control_MasterLoops_ForBanks_FLB_nextpass <=
        Control_MasterLoops_ForBanks_FLB_firstnextpass when Control_MasterLoops_ForBanks_FLB_ls(0) = '1' else
        Control_MasterLoops_ForBanks_FLB_nextnextpass when Control_MasterLoops_ForBanks_FLB_la(0) = '1' else
        Control_MasterLoops_ForBanks_FLB_prevnextpass;

    Control_MasterLoops_ForBanks_FLB_nextnextpass <= '1' when SIGNED(Control_MasterLoops_ForBanks_FLB_prevnextcount) <= SIGNED(Control_MasterLoops_ForBanks_FLB_limit2) else '0';
    Control_MasterLoops_ForBanks_FLB_firstnextpass <= '1' when SIGNED(Control_MasterLoops_ForBanks_FLB_init) + SIGNED(Control_MasterLoops_ForBanks_FLB_step) <= SIGNED(Control_MasterLoops_ForBanks_FLB_limit) else '0';

    Control_MasterLoops_ForBanks_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_MasterLoops_ForBanks_FLB_prevcount <= (others => '0');
            Control_MasterLoops_ForBanks_FLB_prevnextcount <= (others => '0');
            Control_MasterLoops_ForBanks_FLB_limit2 <= (others => '0');
            Control_MasterLoops_ForBanks_FLB_prevpass <= '0';
            Control_MasterLoops_ForBanks_FLB_prevnextpass <= '0';
            Control_MasterLoops_ForBanks_FLB_el <= (others => '0');
            Control_MasterLoops_ForBanks_FLB_fl <= (others => '0');
            Control_MasterLoops_ForBanks_FLB_ll <= (others => '0');
            Control_MasterLoops_ForBanks_FLB_bs <= (others => '0');
            Control_MasterLoops_ForBanks_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_MasterLoops_ForBanks_FLB_en = "1") THEN
                Control_MasterLoops_ForBanks_FLB_prevcount <= Control_MasterLoops_ForBanks_FLB_count;
                Control_MasterLoops_ForBanks_FLB_prevnextcount <= Control_MasterLoops_ForBanks_FLB_nextcount;
            Control_MasterLoops_ForBanks_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForBanks_FLB_limit) - SIGNED(Control_MasterLoops_ForBanks_FLB_step));
                Control_MasterLoops_ForBanks_FLB_prevpass <= Control_MasterLoops_ForBanks_FLB_pass;
                Control_MasterLoops_ForBanks_FLB_prevnextpass <= Control_MasterLoops_ForBanks_FLB_nextpass;
                Control_MasterLoops_ForBanks_FLB_el(0) <= Control_MasterLoops_ForBanks_FLB_ls(0) and (not Control_MasterLoops_ForBanks_FLB_firstpass);
                Control_MasterLoops_ForBanks_FLB_fl(0) <= Control_MasterLoops_ForBanks_FLB_firstloop;
                Control_MasterLoops_ForBanks_FLB_ll(0) <= Control_MasterLoops_ForBanks_FLB_pass and (not Control_MasterLoops_ForBanks_FLB_nextpass);
                Control_MasterLoops_ForBanks_FLB_bs(0) <= (Control_MasterLoops_ForBanks_FLB_ls(0) or Control_MasterLoops_ForBanks_FLB_la(0)) and Control_MasterLoops_ForBanks_FLB_pass;
            END IF;
            Control_MasterLoops_ForBanks_FLB_v(0) <= Control_MasterLoops_ForBanks_FLB_en(0) and Control_MasterLoops_ForBanks_FLB_pass;
        END IF;
    END PROCESS;

    Control_MasterLoops_ForBanks_FLB_c <= Control_MasterLoops_ForBanks_FLB_prevcount(8 downto 0);

	--Control_MasterLoops_ForRows_FLB(FLB,344)@5
    Control_MasterLoops_ForRows_FLB_ls <= Control_MasterLoops_ForBanks_FLB_bs;
    Control_MasterLoops_ForRows_FLB_la <= Control_MasterLoops_ForRows_FLA_la;
    Control_MasterLoops_ForRows_FLB_en <= Control_MasterLoops_And_q;
    Control_MasterLoops_ForRows_FLB_init <= STD_LOGIC_VECTOR("00" & Control_MasterLoops_Add3_add_q);
    Control_MasterLoops_ForRows_FLB_step <= STD_LOGIC_VECTOR("00000000" & VCC_q);
    Control_MasterLoops_ForRows_FLB_limit <= STD_LOGIC_VECTOR("00" & Control_MasterLoops_Add1_add_q);

    Control_MasterLoops_ForRows_FLB_count <=
        Control_MasterLoops_ForRows_FLB_init when Control_MasterLoops_ForRows_FLB_ls(0) = '1' else
        Control_MasterLoops_ForRows_FLB_prevnextcount when Control_MasterLoops_ForRows_FLB_la(0) = '1' else
        Control_MasterLoops_ForRows_FLB_prevcount;

    Control_MasterLoops_ForRows_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForRows_FLB_count) + SIGNED(Control_MasterLoops_ForRows_FLB_step));
    Control_MasterLoops_ForRows_FLB_firstloop <=
        Control_MasterLoops_ForRows_FLB_testpass when Control_MasterLoops_ForRows_FLB_ls(0) = '1' else
        '0' when Control_MasterLoops_ForRows_FLB_la(0) = '1' else
        Control_MasterLoops_ForRows_FLB_fl(0);

    Control_MasterLoops_ForRows_FLB_pass <=
        Control_MasterLoops_ForRows_FLB_testpass when Control_MasterLoops_ForRows_FLB_ls(0) = '1' else
        Control_MasterLoops_ForRows_FLB_testpass when Control_MasterLoops_ForRows_FLB_la(0) = '1' else
        Control_MasterLoops_ForRows_FLB_prevpass;

    Control_MasterLoops_ForRows_FLB_testpass <= '1' when SIGNED(Control_MasterLoops_ForRows_FLB_count) <= SIGNED(Control_MasterLoops_ForRows_FLB_limit) else '0';
    Control_MasterLoops_ForRows_FLB_nextpass <= '1' when SIGNED(Control_MasterLoops_ForRows_FLB_count) <= SIGNED(Control_MasterLoops_ForRows_FLB_limit2) else '0';
    Control_MasterLoops_ForRows_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForRows_FLB_limit) - SIGNED(Control_MasterLoops_ForRows_FLB_step));

    Control_MasterLoops_ForRows_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_MasterLoops_ForRows_FLB_prevcount <= (others => '0');
            Control_MasterLoops_ForRows_FLB_prevnextcount <= (others => '0');
            Control_MasterLoops_ForRows_FLB_prevpass <= '0';
            Control_MasterLoops_ForRows_FLB_el <= (others => '0');
            Control_MasterLoops_ForRows_FLB_fl <= (others => '0');
            Control_MasterLoops_ForRows_FLB_ll <= (others => '0');
            Control_MasterLoops_ForRows_FLB_bs <= (others => '0');
            Control_MasterLoops_ForRows_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_MasterLoops_ForRows_FLB_en = "1") THEN
                Control_MasterLoops_ForRows_FLB_prevcount <= Control_MasterLoops_ForRows_FLB_count;
                Control_MasterLoops_ForRows_FLB_prevnextcount <= Control_MasterLoops_ForRows_FLB_nextcount;
                Control_MasterLoops_ForRows_FLB_prevpass <= Control_MasterLoops_ForRows_FLB_pass;
                Control_MasterLoops_ForRows_FLB_el(0) <= Control_MasterLoops_ForRows_FLB_ls(0) and (not Control_MasterLoops_ForRows_FLB_pass);
                Control_MasterLoops_ForRows_FLB_fl(0) <= Control_MasterLoops_ForRows_FLB_firstloop;
                Control_MasterLoops_ForRows_FLB_ll(0) <= Control_MasterLoops_ForRows_FLB_pass and (not Control_MasterLoops_ForRows_FLB_nextpass);
                Control_MasterLoops_ForRows_FLB_bs(0) <= (Control_MasterLoops_ForRows_FLB_ls(0) or Control_MasterLoops_ForRows_FLB_la(0)) and Control_MasterLoops_ForRows_FLB_pass;
            END IF;
            Control_MasterLoops_ForRows_FLB_v(0) <= Control_MasterLoops_ForRows_FLB_en(0) and Control_MasterLoops_ForRows_FLB_pass;
        END IF;
    END PROCESS;

    Control_MasterLoops_ForRows_FLB_c <= Control_MasterLoops_ForRows_FLB_prevcount(6 downto 0);

	--ld_Control_MasterLoops_ForRows_FLB_bs_to_Control_MasterLoops_ForMatrixMem_FLB_ls(DELAY,2253)@5
    ld_Control_MasterLoops_ForRows_FLB_bs_to_Control_MasterLoops_ForMatrixMem_FLB_ls : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_ForRows_FLB_bs, xout => ld_Control_MasterLoops_ForRows_FLB_bs_to_Control_MasterLoops_ForMatrixMem_FLB_ls_q, clk => clk, aclr => areset );

	--Control_MasterLoops_ForMatrixMem_FLB(FLB,342)@6
    Control_MasterLoops_ForMatrixMem_FLB_ls <= ld_Control_MasterLoops_ForRows_FLB_bs_to_Control_MasterLoops_ForMatrixMem_FLB_ls_q;
    Control_MasterLoops_ForMatrixMem_FLB_la <= Control_MasterLoops_ForMatrixMem_FLA_la;
    Control_MasterLoops_ForMatrixMem_FLB_en <= ld_Control_MasterLoops_And_q_to_Control_MasterLoops_ForMatrixMem_FLB_en_q;
    Control_MasterLoops_ForMatrixMem_FLB_init <= STD_LOGIC_VECTOR("000000000000" & GND_q);
    Control_MasterLoops_ForMatrixMem_FLB_step <= STD_LOGIC_VECTOR("0000" & Control_MasterLoops_Const10_q);
    Control_MasterLoops_ForMatrixMem_FLB_limit <= Control_MasterLoops_Mult_shift6_q;

    Control_MasterLoops_ForMatrixMem_FLB_count <=
        Control_MasterLoops_ForMatrixMem_FLB_init when Control_MasterLoops_ForMatrixMem_FLB_ls(0) = '1' else
        Control_MasterLoops_ForMatrixMem_FLB_prevnextcount when Control_MasterLoops_ForMatrixMem_FLB_la(0) = '1' else
        Control_MasterLoops_ForMatrixMem_FLB_prevcount;

    Control_MasterLoops_ForMatrixMem_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForMatrixMem_FLB_count) + SIGNED(Control_MasterLoops_ForMatrixMem_FLB_step));
    Control_MasterLoops_ForMatrixMem_FLB_firstloop <=
        Control_MasterLoops_ForMatrixMem_FLB_firstpass when Control_MasterLoops_ForMatrixMem_FLB_ls(0) = '1' else
        '0' when Control_MasterLoops_ForMatrixMem_FLB_la(0) = '1' else
        Control_MasterLoops_ForMatrixMem_FLB_fl(0);

    Control_MasterLoops_ForMatrixMem_FLB_pass <=
        Control_MasterLoops_ForMatrixMem_FLB_firstpass when Control_MasterLoops_ForMatrixMem_FLB_ls(0) = '1' else
        Control_MasterLoops_ForMatrixMem_FLB_prevnextpass when Control_MasterLoops_ForMatrixMem_FLB_la(0) = '1' else
        Control_MasterLoops_ForMatrixMem_FLB_prevpass;

    Control_MasterLoops_ForMatrixMem_FLB_firstpass <= '1' when SIGNED(Control_MasterLoops_ForMatrixMem_FLB_init) < SIGNED(Control_MasterLoops_ForMatrixMem_FLB_limit) else '0';
    Control_MasterLoops_ForMatrixMem_FLB_nextpass <=
        Control_MasterLoops_ForMatrixMem_FLB_firstnextpass when Control_MasterLoops_ForMatrixMem_FLB_ls(0) = '1' else
        Control_MasterLoops_ForMatrixMem_FLB_nextnextpass when Control_MasterLoops_ForMatrixMem_FLB_la(0) = '1' else
        Control_MasterLoops_ForMatrixMem_FLB_prevnextpass;

    Control_MasterLoops_ForMatrixMem_FLB_nextnextpass <= '1' when SIGNED(Control_MasterLoops_ForMatrixMem_FLB_prevnextcount) < SIGNED(Control_MasterLoops_ForMatrixMem_FLB_limit2) else '0';
    Control_MasterLoops_ForMatrixMem_FLB_firstnextpass <= '1' when SIGNED(Control_MasterLoops_ForMatrixMem_FLB_init) + SIGNED(Control_MasterLoops_ForMatrixMem_FLB_step) < SIGNED(Control_MasterLoops_ForMatrixMem_FLB_limit) else '0';

    Control_MasterLoops_ForMatrixMem_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_MasterLoops_ForMatrixMem_FLB_prevcount <= (others => '0');
            Control_MasterLoops_ForMatrixMem_FLB_prevnextcount <= (others => '0');
            Control_MasterLoops_ForMatrixMem_FLB_limit2 <= (others => '0');
            Control_MasterLoops_ForMatrixMem_FLB_prevpass <= '0';
            Control_MasterLoops_ForMatrixMem_FLB_prevnextpass <= '0';
            Control_MasterLoops_ForMatrixMem_FLB_el <= (others => '0');
            Control_MasterLoops_ForMatrixMem_FLB_fl <= (others => '0');
            Control_MasterLoops_ForMatrixMem_FLB_ll <= (others => '0');
            Control_MasterLoops_ForMatrixMem_FLB_bs <= (others => '0');
            Control_MasterLoops_ForMatrixMem_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_MasterLoops_ForMatrixMem_FLB_en = "1") THEN
                Control_MasterLoops_ForMatrixMem_FLB_prevcount <= Control_MasterLoops_ForMatrixMem_FLB_count;
                Control_MasterLoops_ForMatrixMem_FLB_prevnextcount <= Control_MasterLoops_ForMatrixMem_FLB_nextcount;
            Control_MasterLoops_ForMatrixMem_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForMatrixMem_FLB_limit) - SIGNED(Control_MasterLoops_ForMatrixMem_FLB_step));
                Control_MasterLoops_ForMatrixMem_FLB_prevpass <= Control_MasterLoops_ForMatrixMem_FLB_pass;
                Control_MasterLoops_ForMatrixMem_FLB_prevnextpass <= Control_MasterLoops_ForMatrixMem_FLB_nextpass;
                Control_MasterLoops_ForMatrixMem_FLB_el(0) <= Control_MasterLoops_ForMatrixMem_FLB_ls(0) and (not Control_MasterLoops_ForMatrixMem_FLB_firstpass);
                Control_MasterLoops_ForMatrixMem_FLB_fl(0) <= Control_MasterLoops_ForMatrixMem_FLB_firstloop;
                Control_MasterLoops_ForMatrixMem_FLB_ll(0) <= Control_MasterLoops_ForMatrixMem_FLB_pass and (not Control_MasterLoops_ForMatrixMem_FLB_nextpass);
                Control_MasterLoops_ForMatrixMem_FLB_bs(0) <= (Control_MasterLoops_ForMatrixMem_FLB_ls(0) or Control_MasterLoops_ForMatrixMem_FLB_la(0)) and Control_MasterLoops_ForMatrixMem_FLB_pass;
            END IF;
            Control_MasterLoops_ForMatrixMem_FLB_v(0) <= Control_MasterLoops_ForMatrixMem_FLB_en(0) and Control_MasterLoops_ForMatrixMem_FLB_pass;
        END IF;
    END PROCESS;

    Control_MasterLoops_ForMatrixMem_FLB_c <= Control_MasterLoops_ForMatrixMem_FLB_prevcount(10 downto 0);

	--ld_Control_MasterLoops_ForMatrixMem_FLB_c_to_Control_DerivedSignals_Add2_add_b(DELAY,1876)@6
    ld_Control_MasterLoops_ForMatrixMem_FLB_c_to_Control_DerivedSignals_Add2_add_b : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_ForMatrixMem_FLB_c, xout => ld_Control_MasterLoops_ForMatrixMem_FLB_c_to_Control_DerivedSignals_Add2_add_b_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_Mux(MUX,410)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_Mux_s <= Control_MasterLoops_And_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_Mux: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_Mux_s, Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_SampleDelay_q, Control_MasterLoops_ForBanks_FLB_c)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_Mux_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_Mux_q <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_SampleDelay_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_Mux_q <= Control_MasterLoops_ForBanks_FLB_c;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_SampleDelay(DELAY,411)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_SampleDelay : dspba_delay
    GENERIC MAP ( width => 9, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_Mux_q, xout => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_SampleDelay_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_Mux7(MUX,393)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_s <= Control_MasterLoops_CmpEQ1_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux7: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_s, Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_SampleDelay_q, Control_MasterLoops_ForBanks_FLB_c)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_q <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L2_SampleDelay_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_q <= Control_MasterLoops_ForBanks_FLB_c;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_q_to_Control_DerivedSignals_Add_add_b(DELAY,1873)@5
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_q_to_Control_DerivedSignals_Add_add_b : dspba_delay
    GENERIC MAP ( width => 9, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_q_to_Control_DerivedSignals_Add_add_b_q, clk => clk, aclr => areset );

	--Control_DerivedSignals_Add1_add(ADD,120)@5
    Control_DerivedSignals_Add1_add_a <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q;
    Control_DerivedSignals_Add1_add_b <= STD_LOGIC_VECTOR("00000" & Control_DerivedSignals_Const2_q);
            Control_DerivedSignals_Add1_add_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_DerivedSignals_Add1_add_a) + UNSIGNED(Control_DerivedSignals_Add1_add_b));
    Control_DerivedSignals_Add1_add_q <= Control_DerivedSignals_Add1_add_o(6 downto 0);


	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_Mux(MUX,414)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_Mux_s <= Control_MasterLoops_And_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_Mux: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_Mux_s, Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_SampleDelay_q, Control_MasterLoops_ForRows_FLB_c)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_Mux_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_Mux_q <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_SampleDelay_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_Mux_q <= Control_MasterLoops_ForRows_FLB_c;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_SampleDelay(DELAY,415)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_SampleDelay : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_Mux_q, xout => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_SampleDelay_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_Mux10(MUX,388)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux10_s <= Control_MasterLoops_CmpEQ1_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux10: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_Mux10_s, Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_SampleDelay_q, Control_MasterLoops_ForRows_FLB_c)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_Mux10_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux10_q <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L4_SampleDelay_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux10_q <= Control_MasterLoops_ForRows_FLB_c;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_Mux10_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_4(MUX,400)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_4_s <= Control_MasterLoops_And_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_4: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_4_s, Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_4_4_q, Control_MasterLoops_ForRows_FLB_fl)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_4_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_4_q <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_4_4_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_4_q <= Control_MasterLoops_ForRows_FLB_fl;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_4_4(DELAY,406)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_4_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_4_q, xout => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_4_4_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_Mux8(MUX,394)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux8_s <= Control_MasterLoops_CmpEQ1_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux8: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_Mux8_s, Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_4_4_q, Control_MasterLoops_ForRows_FLB_fl)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_Mux8_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux8_q <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_4_4_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux8_q <= Control_MasterLoops_ForRows_FLB_fl;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_Mux8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_Single_Multi_Channel_Mux_Mux9(MUX,395)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux8_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
                CASE Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_s IS
                      WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_q <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux10_q;
                      WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_q <= Control_DerivedSignals_Add1_add_q;
                      WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_q <= (others => '0');
                END CASE;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Add_add(ADD,119)@6
    Control_DerivedSignals_Add_add_a <= STD_LOGIC_VECTOR("00" & Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_q);
    Control_DerivedSignals_Add_add_b <= ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_q_to_Control_DerivedSignals_Add_add_b_q;
    Control_DerivedSignals_Add_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_DerivedSignals_Add_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Control_DerivedSignals_Add_add_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_DerivedSignals_Add_add_a) + UNSIGNED(Control_DerivedSignals_Add_add_b));
        END IF;
    END PROCESS;
    Control_DerivedSignals_Add_add_q <= Control_DerivedSignals_Add_add_o(8 downto 0);


	--Control_DerivedSignals_Add2_add(ADD,121)@7
    Control_DerivedSignals_Add2_add_a <= STD_LOGIC_VECTOR("00" & Control_DerivedSignals_Add_add_q);
    Control_DerivedSignals_Add2_add_b <= ld_Control_MasterLoops_ForMatrixMem_FLB_c_to_Control_DerivedSignals_Add2_add_b_q;
    Control_DerivedSignals_Add2_add_i <= STD_LOGIC_VECTOR("00" & Control_DerivedSignals_Add_add_q);
    Control_DerivedSignals_Add2_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_DerivedSignals_Add2_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_MasterLoops_CmpEQ1_q_to_Control_DerivedSignals_Add2_add_l_q = "1") THEN
                Control_DerivedSignals_Add2_add_o <= Control_DerivedSignals_Add2_add_i;
            ELSE
                Control_DerivedSignals_Add2_add_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_DerivedSignals_Add2_add_a) + UNSIGNED(Control_DerivedSignals_Add2_add_b));
            END IF;
        END IF;
    END PROCESS;
    Control_DerivedSignals_Add2_add_q <= Control_DerivedSignals_Add2_add_o(10 downto 0);


	--Control_InPort_Const2(CONSTANT,215)
    Control_InPort_Const2_q <= "11001101111";

	--Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged(SUB,1448)@8
    Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_cin <= GND_q;
    Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_a <= STD_LOGIC_VECTOR("0" & Control_InPort_Const2_q) & '0';
    Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_b <= STD_LOGIC_VECTOR("0" & Control_DerivedSignals_Add2_add_q) & Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_cin(0);
    Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_i <= Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_b;
    Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_PingPongAddr_Mux1_sel_inv_q = "1") THEN
                Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_o <= Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_i;
            ELSE
                Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_a) - UNSIGNED(Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_b));
            END IF;
        END IF;
    END PROCESS;
    Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_q <= Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_o(11 downto 1);


	--ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_d(DELAY,2303)@5
    ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_ForBanks_FLB_ll, xout => ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_d_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_1(MUX,397)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_1_s <= Control_MasterLoops_And_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_1: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_1_s, Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_1_1_q, Control_MasterLoops_ForBanks_FLB_ll)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_1_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_1_q <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_1_1_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_1_q <= Control_MasterLoops_ForBanks_FLB_ll;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_1_1(DELAY,403)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_1_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_1_q, xout => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_1_1_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_Convert_1_rnd(ROUND,1298)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Convert_1_rnd_in <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_1_1_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Convert_1_rnd_q <= Control_MasterLoops_Single_Multi_Channel_Mux_Convert_1_rnd_in(0 downto 0);

	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Convert_1_rnd_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_c(DELAY,2302)@5
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Convert_1_rnd_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_Convert_1_rnd_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Convert_1_rnd_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_c_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_CmpEQ1_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_b(DELAY,2301)@5
    ld_Control_MasterLoops_CmpEQ1_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_CmpEQ1_q, xout => ld_Control_MasterLoops_CmpEQ1_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_b_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1(MUX,383)@8
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_s <= ld_Control_MasterLoops_CmpEQ1_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_b_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_s, ld_Control_MasterLoops_Single_Multi_Channel_Mux_Convert_1_rnd_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_c_q, ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_d_q)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q <= ld_Control_MasterLoops_Single_Multi_Channel_Mux_Convert_1_rnd_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_c_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q <= ld_Control_MasterLoops_ForBanks_FLB_ll_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_d_q;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_Add1_add_0_to_Control_DerivedSignals_CmpEQ_0(REG,1595)@5
    reg_Control_DerivedSignals_Add1_add_0_to_Control_DerivedSignals_CmpEQ_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_Add1_add_0_to_Control_DerivedSignals_CmpEQ_0_q <= "0000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_Add1_add_0_to_Control_DerivedSignals_CmpEQ_0_q <= Control_DerivedSignals_Add1_add_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_CmpEQ(LOGICAL,125)@6
    Control_DerivedSignals_CmpEQ_a <= reg_Control_DerivedSignals_Add1_add_0_to_Control_DerivedSignals_CmpEQ_0_q;
    Control_DerivedSignals_CmpEQ_b <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_q;
    Control_DerivedSignals_CmpEQ_q <= "1" when Control_DerivedSignals_CmpEQ_a = Control_DerivedSignals_CmpEQ_b else "0";

	--ld_Control_DerivedSignals_CmpEQ_q_to_Control_DerivedSignals_And_b(DELAY,1880)@6
    ld_Control_DerivedSignals_CmpEQ_q_to_Control_DerivedSignals_And_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_DerivedSignals_CmpEQ_q, xout => ld_Control_DerivedSignals_CmpEQ_q_to_Control_DerivedSignals_And_b_q, clk => clk, aclr => areset );

	--Control_DerivedSignals_And(LOGICAL,122)@8
    Control_DerivedSignals_And_a <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q;
    Control_DerivedSignals_And_b <= ld_Control_DerivedSignals_CmpEQ_q_to_Control_DerivedSignals_And_b_q;
    Control_DerivedSignals_And_q <= Control_DerivedSignals_And_a and Control_DerivedSignals_And_b;

	--Control_WrBackPath_Not1(LOGICAL,528)@8
    Control_WrBackPath_Not1_a <= Control_DerivedSignals_And_q;
    Control_WrBackPath_Not1_q <= not Control_WrBackPath_Not1_a;

	--ld_Control_MasterLoops_ForRows_FLB_v_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_d(DELAY,2321)@5
    ld_Control_MasterLoops_ForRows_FLB_v_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_ForRows_FLB_v, xout => ld_Control_MasterLoops_ForRows_FLB_v_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_d_q, clk => clk, aclr => areset );

	--Control_MasterLoops_latch_1L2_Mux(MUX,424)@5
    Control_MasterLoops_latch_1L2_Mux_s <= Control_MasterLoops_And_q;
    Control_MasterLoops_latch_1L2_Mux: PROCESS (Control_MasterLoops_latch_1L2_Mux_s, Control_MasterLoops_latch_1L2_SampleDelay_q, Control_MasterLoops_ForChannel_FLA_ld)
    BEGIN
            CASE Control_MasterLoops_latch_1L2_Mux_s IS
                  WHEN "0" => Control_MasterLoops_latch_1L2_Mux_q <= Control_MasterLoops_latch_1L2_SampleDelay_q;
                  WHEN "1" => Control_MasterLoops_latch_1L2_Mux_q <= Control_MasterLoops_ForChannel_FLA_ld;
                  WHEN OTHERS => Control_MasterLoops_latch_1L2_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_latch_1L2_SampleDelay(DELAY,425)@5
    Control_MasterLoops_latch_1L2_SampleDelay : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_latch_1L2_Mux_q, xout => Control_MasterLoops_latch_1L2_SampleDelay_q, clk => clk, aclr => areset );

	--Control_MasterLoops_And1(LOGICAL,313)@5
    Control_MasterLoops_And1_a <= Control_MasterLoops_latch_1L2_SampleDelay_q;
    Control_MasterLoops_And1_b <= Control_MasterLoops_And_q;
    Control_MasterLoops_And1_q <= Control_MasterLoops_And1_a and Control_MasterLoops_And1_b;

	--Control_MasterLoops_Or(LOGICAL,372)@5
    Control_MasterLoops_Or_a <= Control_MasterLoops_And1_q;
    Control_MasterLoops_Or_b <= Control_MasterLoops_ForChannel_FLB_v;
    Control_MasterLoops_Or_q <= Control_MasterLoops_Or_a or Control_MasterLoops_Or_b;

	--ld_Control_MasterLoops_Or_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_c(DELAY,2320)@5
    ld_Control_MasterLoops_Or_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_Or_q, xout => ld_Control_MasterLoops_Or_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_c_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_Mux3(MUX,389)@8
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_s <= ld_Control_MasterLoops_CmpEQ1_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_b_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux3: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_s, ld_Control_MasterLoops_Or_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_c_q, ld_Control_MasterLoops_ForRows_FLB_v_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_d_q)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q <= ld_Control_MasterLoops_Or_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_c_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q <= ld_Control_MasterLoops_ForRows_FLB_v_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_d_q;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_And(LOGICAL,467)@8
    Control_WrBackPath_And_a <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q;
    Control_WrBackPath_And_b <= Control_WrBackPath_Not1_q;
    Control_WrBackPath_And_c <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_WrBackPath_And_q <= Control_WrBackPath_And_a and Control_WrBackPath_And_b and Control_WrBackPath_And_c;

	--ld_Control_WrBackPath_And_q_to_Control_WrBackPath_FIFO_WrAddr_v(DELAY,2518)@8
    ld_Control_WrBackPath_And_q_to_Control_WrBackPath_FIFO_WrAddr_v : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_WrBackPath_And_q, xout => ld_Control_WrBackPath_And_q_to_Control_WrBackPath_FIFO_WrAddr_v_q, clk => clk, aclr => areset );

	--Control_WrBackPath_FIFO_WrAddr(FIFO,500)@9
    Control_WrBackPath_FIFO_WrAddr_reset <= areset;

    Control_WrBackPath_FIFO_WrAddr_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 800,
      intended_device_family => "Stratix IV",
      lpm_numwords => 816,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 11,
      lpm_widthu => 10,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux2_b_q(0),
      aclr => Control_WrBackPath_FIFO_WrAddr_reset,
      clock => clk,
      wrreq => ld_Control_WrBackPath_And_q_to_Control_WrBackPath_FIFO_WrAddr_v_q(0),
      data => Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_q,
      almost_full => Control_WrBackPath_FIFO_WrAddr_f(0),
      almost_empty => Control_WrBackPath_FIFO_WrAddr_t(0),
      empty => Control_WrBackPath_FIFO_WrAddr_empty(0),
      q => Control_WrBackPath_FIFO_WrAddr_q
    );
    Control_WrBackPath_FIFO_WrAddr_v <= not Control_WrBackPath_FIFO_WrAddr_empty;
    Control_WrBackPath_FIFO_WrAddr_e <= not Control_WrBackPath_FIFO_WrAddr_t;

	--Control_MasterLoops_Not2(LOGICAL,371)@5
    Control_MasterLoops_Not2_a <= Control_WrBackPath_FIFO_WrAddr_f;
    Control_MasterLoops_Not2_q <= not Control_MasterLoops_Not2_a;

	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_q_to_CmdFifo_FIFO5_d(DELAY,1858)@6
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_q_to_CmdFifo_FIFO5_d : dspba_delay
    GENERIC MAP ( width => 7, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_q_to_CmdFifo_FIFO5_d_q, clk => clk, aclr => areset );

	--CmdFifo_FIFO5(FIFO,107)@9
    CmdFifo_FIFO5_reset <= areset;

    CmdFifo_FIFO5_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 800,
      intended_device_family => "Stratix IV",
      lpm_numwords => 816,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 7,
      lpm_widthu => 10,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => CmdFifo_Or_q(0),
      aclr => CmdFifo_FIFO5_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO_v_q(0),
      data => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_q_to_CmdFifo_FIFO5_d_q,
      almost_full => CmdFifo_FIFO5_f(0),
      almost_empty => CmdFifo_FIFO5_t(0),
      empty => CmdFifo_FIFO5_empty(0),
      q => CmdFifo_FIFO5_q
    );
    CmdFifo_FIFO5_v <= not CmdFifo_FIFO5_empty;
    CmdFifo_FIFO5_e <= not CmdFifo_FIFO5_t;

	--Control_MasterLoops_Not1(LOGICAL,370)@5
    Control_MasterLoops_Not1_a <= CmdFifo_FIFO5_f;
    Control_MasterLoops_Not1_q <= not Control_MasterLoops_Not1_a;

	--Control_MasterLoops_And(LOGICAL,312)@5
    Control_MasterLoops_And_a <= Control_MasterLoops_Not1_q;
    Control_MasterLoops_And_b <= Control_MasterLoops_Not2_q;
    Control_MasterLoops_And_q <= Control_MasterLoops_And_a and Control_MasterLoops_And_b;

	--Control_MasterLoops_Sub1_R_sub(SUB,416)@5
    Control_MasterLoops_Sub1_R_sub_a <= Control_MasterLoops_latch_0L3_Mux_q(6 downto 0);
    Control_MasterLoops_Sub1_R_sub_b <= STD_LOGIC_VECTOR("00000" & Control_MasterLoops_Const12_q);
            Control_MasterLoops_Sub1_R_sub_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_MasterLoops_Sub1_R_sub_a) - UNSIGNED(Control_MasterLoops_Sub1_R_sub_b));
    Control_MasterLoops_Sub1_R_sub_q <= Control_MasterLoops_Sub1_R_sub_o(6 downto 0);


	--Control_MasterLoops_Latch_1L_S3_mux_0L1_And(LOGICAL,359)@5
    Control_MasterLoops_Latch_1L_S3_mux_0L1_And_a <= Control_MasterLoops_Latch_1L_S3_SampleDelay_q;
    Control_MasterLoops_Latch_1L_S3_mux_0L1_And_b <= STD_LOGIC_VECTOR("0000000" & Control_MasterLoops_Latch_1L_S1_mux_0L1_Not_q);
    Control_MasterLoops_Latch_1L_S3_mux_0L1_And_q <= Control_MasterLoops_Latch_1L_S3_mux_0L1_And_a and Control_MasterLoops_Latch_1L_S3_mux_0L1_And_b;

	--Control_MasterLoops_Latch_1L_S1_mux_0L1_And(LOGICAL,347)@5
    Control_MasterLoops_Latch_1L_S1_mux_0L1_And_a <= Control_MasterLoops_Latch_1L_S1_SampleDelay_q;
    Control_MasterLoops_Latch_1L_S1_mux_0L1_And_b <= STD_LOGIC_VECTOR("0000000" & Control_MasterLoops_Latch_1L_S1_mux_0L1_Not_q);
    Control_MasterLoops_Latch_1L_S1_mux_0L1_And_q <= Control_MasterLoops_Latch_1L_S1_mux_0L1_And_a and Control_MasterLoops_Latch_1L_S1_mux_0L1_And_b;

	--Control_MasterLoops_Latch_1L_S5_mux_0L1_And(LOGICAL,365)@5
    Control_MasterLoops_Latch_1L_S5_mux_0L1_And_a <= Control_MasterLoops_Latch_1L_S5_SampleDelay_q;
    Control_MasterLoops_Latch_1L_S5_mux_0L1_And_b <= STD_LOGIC_VECTOR("0000000" & Control_MasterLoops_Latch_1L_S1_mux_0L1_Not_q);
    Control_MasterLoops_Latch_1L_S5_mux_0L1_And_q <= Control_MasterLoops_Latch_1L_S5_mux_0L1_And_a and Control_MasterLoops_Latch_1L_S5_mux_0L1_And_b;

	--Control_MasterLoops_Latch_1L_S5_mux_0L1_And1(LOGICAL,366)@5
    Control_MasterLoops_Latch_1L_S5_mux_0L1_And1_a <= Control_MasterLoops_ForBanks_FLA_ld;
    Control_MasterLoops_Latch_1L_S5_mux_0L1_And1_b <= Control_MasterLoops_And_q;
    Control_MasterLoops_Latch_1L_S5_mux_0L1_And1_q <= Control_MasterLoops_Latch_1L_S5_mux_0L1_And1_a and Control_MasterLoops_Latch_1L_S5_mux_0L1_And1_b;

	--Control_MasterLoops_Latch_1L_S5_mux_0L1_Or(LOGICAL,368)@5
    Control_MasterLoops_Latch_1L_S5_mux_0L1_Or_a <= STD_LOGIC_VECTOR("0000000" & Control_MasterLoops_Latch_1L_S5_mux_0L1_And1_q);
    Control_MasterLoops_Latch_1L_S5_mux_0L1_Or_b <= Control_MasterLoops_Latch_1L_S5_mux_0L1_And_q;
    Control_MasterLoops_Latch_1L_S5_mux_0L1_Or_q <= Control_MasterLoops_Latch_1L_S5_mux_0L1_Or_a or Control_MasterLoops_Latch_1L_S5_mux_0L1_Or_b;

	--Control_MasterLoops_Latch_1L_S5_SampleDelay(DELAY,364)@5
    Control_MasterLoops_Latch_1L_S5_SampleDelay : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Latch_1L_S5_mux_0L1_Or_q, xout => Control_MasterLoops_Latch_1L_S5_SampleDelay_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Latch_1L_S5_BitExtract(BITSELECT,363)@5
    Control_MasterLoops_Latch_1L_S5_BitExtract_in <= Control_MasterLoops_Latch_1L_S5_SampleDelay_q;
    Control_MasterLoops_Latch_1L_S5_BitExtract_b <= Control_MasterLoops_Latch_1L_S5_BitExtract_in(0 downto 0);

	--Control_MasterLoops_Latch_1L_S1_mux_0L1_And1(LOGICAL,348)@5
    Control_MasterLoops_Latch_1L_S1_mux_0L1_And1_a <= Control_MasterLoops_Latch_1L_S5_BitExtract_b;
    Control_MasterLoops_Latch_1L_S1_mux_0L1_And1_b <= Control_MasterLoops_And_q;
    Control_MasterLoops_Latch_1L_S1_mux_0L1_And1_q <= Control_MasterLoops_Latch_1L_S1_mux_0L1_And1_a and Control_MasterLoops_Latch_1L_S1_mux_0L1_And1_b;

	--Control_MasterLoops_Latch_1L_S1_mux_0L1_Or(LOGICAL,350)@5
    Control_MasterLoops_Latch_1L_S1_mux_0L1_Or_a <= STD_LOGIC_VECTOR("0000000" & Control_MasterLoops_Latch_1L_S1_mux_0L1_And1_q);
    Control_MasterLoops_Latch_1L_S1_mux_0L1_Or_b <= Control_MasterLoops_Latch_1L_S1_mux_0L1_And_q;
    Control_MasterLoops_Latch_1L_S1_mux_0L1_Or_q <= Control_MasterLoops_Latch_1L_S1_mux_0L1_Or_a or Control_MasterLoops_Latch_1L_S1_mux_0L1_Or_b;

	--Control_MasterLoops_Latch_1L_S1_SampleDelay(DELAY,346)@5
    Control_MasterLoops_Latch_1L_S1_SampleDelay : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Latch_1L_S1_mux_0L1_Or_q, xout => Control_MasterLoops_Latch_1L_S1_SampleDelay_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Latch_1L_S1_BitExtract(BITSELECT,345)@5
    Control_MasterLoops_Latch_1L_S1_BitExtract_in <= Control_MasterLoops_Latch_1L_S1_SampleDelay_q;
    Control_MasterLoops_Latch_1L_S1_BitExtract_b <= Control_MasterLoops_Latch_1L_S1_BitExtract_in(0 downto 0);

	--Control_MasterLoops_Latch_1L_S3_mux_0L1_And1(LOGICAL,360)@5
    Control_MasterLoops_Latch_1L_S3_mux_0L1_And1_a <= Control_MasterLoops_Latch_1L_S1_BitExtract_b;
    Control_MasterLoops_Latch_1L_S3_mux_0L1_And1_b <= Control_MasterLoops_And_q;
    Control_MasterLoops_Latch_1L_S3_mux_0L1_And1_q <= Control_MasterLoops_Latch_1L_S3_mux_0L1_And1_a and Control_MasterLoops_Latch_1L_S3_mux_0L1_And1_b;

	--Control_MasterLoops_Latch_1L_S3_mux_0L1_Or(LOGICAL,362)@5
    Control_MasterLoops_Latch_1L_S3_mux_0L1_Or_a <= STD_LOGIC_VECTOR("0000000" & Control_MasterLoops_Latch_1L_S3_mux_0L1_And1_q);
    Control_MasterLoops_Latch_1L_S3_mux_0L1_Or_b <= Control_MasterLoops_Latch_1L_S3_mux_0L1_And_q;
    Control_MasterLoops_Latch_1L_S3_mux_0L1_Or_q <= Control_MasterLoops_Latch_1L_S3_mux_0L1_Or_a or Control_MasterLoops_Latch_1L_S3_mux_0L1_Or_b;

	--Control_MasterLoops_Latch_1L_S3_SampleDelay(DELAY,358)@5
    Control_MasterLoops_Latch_1L_S3_SampleDelay : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Latch_1L_S3_mux_0L1_Or_q, xout => Control_MasterLoops_Latch_1L_S3_SampleDelay_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Latch_1L_S3_BitExtract(BITSELECT,357)@5
    Control_MasterLoops_Latch_1L_S3_BitExtract_in <= Control_MasterLoops_Latch_1L_S3_SampleDelay_q;
    Control_MasterLoops_Latch_1L_S3_BitExtract_b <= Control_MasterLoops_Latch_1L_S3_BitExtract_in(0 downto 0);

	--Control_MasterLoops_ForColumn_FLA(FLA,339)@5
    Control_MasterLoops_ForColumn_FLA_el <= Control_MasterLoops_ForColumn_FLB_el;
    Control_MasterLoops_ForColumn_FLA_ll <= Control_MasterLoops_ForColumn_FLB_ll;
    Control_MasterLoops_ForColumn_FLA_bd <= Control_MasterLoops_Latch_1L_S3_BitExtract_b;
    Control_MasterLoops_ForColumn_FLA_la <= (not Control_MasterLoops_ForColumn_FLA_el) and Control_MasterLoops_ForColumn_FLA_bd;
    Control_MasterLoops_ForColumn_FLA_ld <= Control_MasterLoops_ForColumn_FLA_el or (Control_MasterLoops_ForColumn_FLA_bd and Control_MasterLoops_ForColumn_FLA_ll);

	--GPIn(GPIN,608)@5

	--Control_MasterLoops_ForColumn_FLB(FLB,340)@5
    Control_MasterLoops_ForColumn_FLB_ls <= go_s;
    Control_MasterLoops_ForColumn_FLB_la <= Control_MasterLoops_ForColumn_FLA_la;
    Control_MasterLoops_ForColumn_FLB_en <= Control_MasterLoops_And_q;
    Control_MasterLoops_ForColumn_FLB_init <= STD_LOGIC_VECTOR("00000000" & GND_q);
    Control_MasterLoops_ForColumn_FLB_step <= STD_LOGIC_VECTOR("00000000" & VCC_q);
    Control_MasterLoops_ForColumn_FLB_limit <= STD_LOGIC_VECTOR("00" & Control_MasterLoops_Sub1_R_sub_q);

    Control_MasterLoops_ForColumn_FLB_count <=
        Control_MasterLoops_ForColumn_FLB_init when Control_MasterLoops_ForColumn_FLB_ls(0) = '1' else
        Control_MasterLoops_ForColumn_FLB_prevnextcount when Control_MasterLoops_ForColumn_FLB_la(0) = '1' else
        Control_MasterLoops_ForColumn_FLB_prevcount;

    Control_MasterLoops_ForColumn_FLB_nextcount <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForColumn_FLB_count) + SIGNED(Control_MasterLoops_ForColumn_FLB_step));
    Control_MasterLoops_ForColumn_FLB_firstloop <=
        Control_MasterLoops_ForColumn_FLB_firstpass when Control_MasterLoops_ForColumn_FLB_ls(0) = '1' else
        '0' when Control_MasterLoops_ForColumn_FLB_la(0) = '1' else
        Control_MasterLoops_ForColumn_FLB_fl(0);

    Control_MasterLoops_ForColumn_FLB_pass <=
        Control_MasterLoops_ForColumn_FLB_firstpass when Control_MasterLoops_ForColumn_FLB_ls(0) = '1' else
        Control_MasterLoops_ForColumn_FLB_prevnextpass when Control_MasterLoops_ForColumn_FLB_la(0) = '1' else
        Control_MasterLoops_ForColumn_FLB_prevpass;

    Control_MasterLoops_ForColumn_FLB_firstpass <= '1' when SIGNED(Control_MasterLoops_ForColumn_FLB_init) <= SIGNED(Control_MasterLoops_ForColumn_FLB_limit) else '0';
    Control_MasterLoops_ForColumn_FLB_nextpass <=
        Control_MasterLoops_ForColumn_FLB_firstnextpass when Control_MasterLoops_ForColumn_FLB_ls(0) = '1' else
        Control_MasterLoops_ForColumn_FLB_nextnextpass when Control_MasterLoops_ForColumn_FLB_la(0) = '1' else
        Control_MasterLoops_ForColumn_FLB_prevnextpass;

    Control_MasterLoops_ForColumn_FLB_nextnextpass <= '1' when SIGNED(Control_MasterLoops_ForColumn_FLB_prevnextcount) <= SIGNED(Control_MasterLoops_ForColumn_FLB_limit2) else '0';
    Control_MasterLoops_ForColumn_FLB_firstnextpass <= '1' when SIGNED(Control_MasterLoops_ForColumn_FLB_init) + SIGNED(Control_MasterLoops_ForColumn_FLB_step) <= SIGNED(Control_MasterLoops_ForColumn_FLB_limit) else '0';

    Control_MasterLoops_ForColumn_FLB: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_MasterLoops_ForColumn_FLB_prevcount <= (others => '0');
            Control_MasterLoops_ForColumn_FLB_prevnextcount <= (others => '0');
            Control_MasterLoops_ForColumn_FLB_limit2 <= (others => '0');
            Control_MasterLoops_ForColumn_FLB_prevpass <= '0';
            Control_MasterLoops_ForColumn_FLB_prevnextpass <= '0';
            Control_MasterLoops_ForColumn_FLB_el <= (others => '0');
            Control_MasterLoops_ForColumn_FLB_fl <= (others => '0');
            Control_MasterLoops_ForColumn_FLB_ll <= (others => '0');
            Control_MasterLoops_ForColumn_FLB_bs <= (others => '0');
            Control_MasterLoops_ForColumn_FLB_v <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_MasterLoops_ForColumn_FLB_en = "1") THEN
                Control_MasterLoops_ForColumn_FLB_prevcount <= Control_MasterLoops_ForColumn_FLB_count;
                Control_MasterLoops_ForColumn_FLB_prevnextcount <= Control_MasterLoops_ForColumn_FLB_nextcount;
            Control_MasterLoops_ForColumn_FLB_limit2 <= STD_LOGIC_VECTOR(SIGNED(Control_MasterLoops_ForColumn_FLB_limit) - SIGNED(Control_MasterLoops_ForColumn_FLB_step));
                Control_MasterLoops_ForColumn_FLB_prevpass <= Control_MasterLoops_ForColumn_FLB_pass;
                Control_MasterLoops_ForColumn_FLB_prevnextpass <= Control_MasterLoops_ForColumn_FLB_nextpass;
                Control_MasterLoops_ForColumn_FLB_el(0) <= Control_MasterLoops_ForColumn_FLB_ls(0) and (not Control_MasterLoops_ForColumn_FLB_firstpass);
                Control_MasterLoops_ForColumn_FLB_fl(0) <= Control_MasterLoops_ForColumn_FLB_firstloop;
                Control_MasterLoops_ForColumn_FLB_ll(0) <= Control_MasterLoops_ForColumn_FLB_pass and (not Control_MasterLoops_ForColumn_FLB_nextpass);
                Control_MasterLoops_ForColumn_FLB_bs(0) <= (Control_MasterLoops_ForColumn_FLB_ls(0) or Control_MasterLoops_ForColumn_FLB_la(0)) and Control_MasterLoops_ForColumn_FLB_pass;
            END IF;
            Control_MasterLoops_ForColumn_FLB_v(0) <= Control_MasterLoops_ForColumn_FLB_en(0) and Control_MasterLoops_ForColumn_FLB_pass;
        END IF;
    END PROCESS;

    Control_MasterLoops_ForColumn_FLB_c <= Control_MasterLoops_ForColumn_FLB_prevcount(6 downto 0);

	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_Mux(MUX,408)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_Mux_s <= Control_MasterLoops_And_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_Mux: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_Mux_s, Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_SampleDelay_q, Control_MasterLoops_ForColumn_FLB_c)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_Mux_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_Mux_q <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_SampleDelay_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_Mux_q <= Control_MasterLoops_ForColumn_FLB_c;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_SampleDelay(DELAY,409)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_SampleDelay : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_Mux_q, xout => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_SampleDelay_q, clk => clk, aclr => areset );

	--Control_MasterLoops_CmpEQ1(LOGICAL,316)@5
    Control_MasterLoops_CmpEQ1_a <= STD_LOGIC_VECTOR("0000000" & VCC_q);
    Control_MasterLoops_CmpEQ1_b <= Control_MasterLoops_latch_0L2_Mux_q;
    Control_MasterLoops_CmpEQ1_q <= "1" when Control_MasterLoops_CmpEQ1_a = Control_MasterLoops_CmpEQ1_b else "0";

	--Control_MasterLoops_Single_Multi_Channel_Mux_Mux6(MUX,392)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_s <= Control_MasterLoops_CmpEQ1_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux6: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_s, Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_SampleDelay_q, Control_MasterLoops_ForColumn_FLB_c)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L1_SampleDelay_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q <= Control_MasterLoops_ForColumn_FLB_c;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_Control_DerivedSignals_RowVecElmSel1_a(DELAY,1962)@5
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_Control_DerivedSignals_RowVecElmSel1_a : dspba_delay
    GENERIC MAP ( width => 7, depth => 2 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_Control_DerivedSignals_RowVecElmSel1_a_q, clk => clk, aclr => areset );

	--Control_DerivedSignals_RowVecElmSel1(LOOKUP,183)@7
    Control_DerivedSignals_RowVecElmSel1: PROCESS (ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_Control_DerivedSignals_RowVecElmSel1_a_q)
    BEGIN
        -- Begin reserved scope level
            CASE (ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_Control_DerivedSignals_RowVecElmSel1_a_q) IS
                WHEN "0000000" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00000";
                WHEN "0000001" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00001";
                WHEN "0000010" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00010";
                WHEN "0000011" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00011";
                WHEN "0000100" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00100";
                WHEN "0000101" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00101";
                WHEN "0000110" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00110";
                WHEN "0000111" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00111";
                WHEN "0001000" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01000";
                WHEN "0001001" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01001";
                WHEN "0001010" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01010";
                WHEN "0001011" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01011";
                WHEN "0001100" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01100";
                WHEN "0001101" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01101";
                WHEN "0001110" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01110";
                WHEN "0001111" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01111";
                WHEN "0010000" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10000";
                WHEN "0010001" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10001";
                WHEN "0010010" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10010";
                WHEN "0010011" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10011";
                WHEN "0010100" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10100";
                WHEN "0010101" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10101";
                WHEN "0010110" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10110";
                WHEN "0010111" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10111";
                WHEN "0011000" =>  Control_DerivedSignals_RowVecElmSel1_q <= "11000";
                WHEN "0011001" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00000";
                WHEN "0011010" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00001";
                WHEN "0011011" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00010";
                WHEN "0011100" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00011";
                WHEN "0011101" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00100";
                WHEN "0011110" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00101";
                WHEN "0011111" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00110";
                WHEN "0100000" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00111";
                WHEN "0100001" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01000";
                WHEN "0100010" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01001";
                WHEN "0100011" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01010";
                WHEN "0100100" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01011";
                WHEN "0100101" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01100";
                WHEN "0100110" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01101";
                WHEN "0100111" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01110";
                WHEN "0101000" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01111";
                WHEN "0101001" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10000";
                WHEN "0101010" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10001";
                WHEN "0101011" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10010";
                WHEN "0101100" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10011";
                WHEN "0101101" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10100";
                WHEN "0101110" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10101";
                WHEN "0101111" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10110";
                WHEN "0110000" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10111";
                WHEN "0110001" =>  Control_DerivedSignals_RowVecElmSel1_q <= "11000";
                WHEN "0110010" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00000";
                WHEN "0110011" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00001";
                WHEN "0110100" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00010";
                WHEN "0110101" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00011";
                WHEN "0110110" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00100";
                WHEN "0110111" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00101";
                WHEN "0111000" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00110";
                WHEN "0111001" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00111";
                WHEN "0111010" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01000";
                WHEN "0111011" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01001";
                WHEN "0111100" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01010";
                WHEN "0111101" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01011";
                WHEN "0111110" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01100";
                WHEN "0111111" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01101";
                WHEN "1000000" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01110";
                WHEN "1000001" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01111";
                WHEN "1000010" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10000";
                WHEN "1000011" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10001";
                WHEN "1000100" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10010";
                WHEN "1000101" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10011";
                WHEN "1000110" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10100";
                WHEN "1000111" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10101";
                WHEN "1001000" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10110";
                WHEN "1001001" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10111";
                WHEN "1001010" =>  Control_DerivedSignals_RowVecElmSel1_q <= "11000";
                WHEN "1001011" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00000";
                WHEN "1001100" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00001";
                WHEN "1001101" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00010";
                WHEN "1001110" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00011";
                WHEN "1001111" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00100";
                WHEN "1010000" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00101";
                WHEN "1010001" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00110";
                WHEN "1010010" =>  Control_DerivedSignals_RowVecElmSel1_q <= "00111";
                WHEN "1010011" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01000";
                WHEN "1010100" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01001";
                WHEN "1010101" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01010";
                WHEN "1010110" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01011";
                WHEN "1010111" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01100";
                WHEN "1011000" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01101";
                WHEN "1011001" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01110";
                WHEN "1011010" =>  Control_DerivedSignals_RowVecElmSel1_q <= "01111";
                WHEN "1011011" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10000";
                WHEN "1011100" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10001";
                WHEN "1011101" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10010";
                WHEN "1011110" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10011";
                WHEN "1011111" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10100";
                WHEN "1100000" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10101";
                WHEN "1100001" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10110";
                WHEN "1100010" =>  Control_DerivedSignals_RowVecElmSel1_q <= "10111";
                WHEN "1100011" =>  Control_DerivedSignals_RowVecElmSel1_q <= "11000";
                WHEN OTHERS =>
                    Control_DerivedSignals_RowVecElmSel1_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_Control_DerivedSignals_RowVecElmSel1_0_to_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_4(REG,1592)@7
    reg_Control_DerivedSignals_RowVecElmSel1_0_to_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_RowVecElmSel1_0_to_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_4_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_RowVecElmSel1_0_to_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_4_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--ld_GPIn_ProcUpper_s_to_Control_MasterLoops_latch_0L1_Mux_d(DELAY,2366)@5
    ld_GPIn_ProcUpper_s_to_Control_MasterLoops_latch_0L1_Mux_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => ProcUpper_s, xout => ld_GPIn_ProcUpper_s_to_Control_MasterLoops_latch_0L1_Mux_d_q, clk => clk, aclr => areset );

	--Control_MasterLoops_latch_0L1_SampleDelay(DELAY,419)@8
    Control_MasterLoops_latch_0L1_SampleDelay : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_latch_0L1_Mux_q, xout => Control_MasterLoops_latch_0L1_SampleDelay_q, clk => clk, aclr => areset );

	--ld_GPIn_go_s_to_Control_MasterLoops_latch_0L1_Mux_b(DELAY,2365)@5
    ld_GPIn_go_s_to_Control_MasterLoops_latch_0L1_Mux_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => go_s, xout => ld_GPIn_go_s_to_Control_MasterLoops_latch_0L1_Mux_b_q, clk => clk, aclr => areset );

	--Control_MasterLoops_latch_0L1_Mux(MUX,418)@8
    Control_MasterLoops_latch_0L1_Mux_s <= ld_GPIn_go_s_to_Control_MasterLoops_latch_0L1_Mux_b_q;
    Control_MasterLoops_latch_0L1_Mux: PROCESS (Control_MasterLoops_latch_0L1_Mux_s, Control_MasterLoops_latch_0L1_SampleDelay_q, ld_GPIn_ProcUpper_s_to_Control_MasterLoops_latch_0L1_Mux_d_q)
    BEGIN
            CASE Control_MasterLoops_latch_0L1_Mux_s IS
                  WHEN "0" => Control_MasterLoops_latch_0L1_Mux_q <= Control_MasterLoops_latch_0L1_SampleDelay_q;
                  WHEN "1" => Control_MasterLoops_latch_0L1_Mux_q <= ld_GPIn_ProcUpper_s_to_Control_MasterLoops_latch_0L1_Mux_d_q;
                  WHEN OTHERS => Control_MasterLoops_latch_0L1_Mux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux1_sel_inv(LOGICAL,1449)@8
    Control_PingPongAddr_Mux1_sel_inv_a <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux1_sel_inv_q <= not Control_PingPongAddr_Mux1_sel_inv_a;

	--reg_Control_DerivedSignals_RowVecElmSel1_0_to_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_1(REG,1593)@7
    reg_Control_DerivedSignals_RowVecElmSel1_0_to_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_RowVecElmSel1_0_to_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_1_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_RowVecElmSel1_0_to_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_1_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_PingPongAddr_Const1(CONSTANT,431)
    Control_PingPongAddr_Const1_q <= "11000";

	--Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged(SUB,1450)@8
    Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_cin <= GND_q;
    Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_a <= STD_LOGIC_VECTOR("0" & Control_PingPongAddr_Const1_q) & '0';
    Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_b <= STD_LOGIC_VECTOR("0" & reg_Control_DerivedSignals_RowVecElmSel1_0_to_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_1_q) & Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_cin(0);
    Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_i <= '0' & reg_Control_DerivedSignals_RowVecElmSel1_0_to_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_4_q & '0';
    Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_PingPongAddr_Mux1_sel_inv_q = "1") THEN
                Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_o <= Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_i;
            ELSE
                Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_a) - UNSIGNED(Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_b));
            END IF;
        END IF;
    END PROCESS;
    Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q <= Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_o(5 downto 1);


	--ld_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q_to_CmdFifo_FIFO4_d(DELAY,1855)@9
    ld_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q_to_CmdFifo_FIFO4_d : dspba_delay
    GENERIC MAP ( width => 5, depth => 2 )
    PORT MAP ( xin => Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q, xout => ld_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q_to_CmdFifo_FIFO4_d_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO4_v(DELAY,1854)@8
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO4_v : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO4_v_q, clk => clk, aclr => areset );

	--CmdFifo_FIFO4(FIFO,106)@11
    CmdFifo_FIFO4_reset <= areset;

    CmdFifo_FIFO4_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 800,
      intended_device_family => "Stratix IV",
      lpm_numwords => 816,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 5,
      lpm_widthu => 10,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => ld_CmdFifo_Or_q_to_CmdFifo_FIFO4_r_q(0),
      aclr => CmdFifo_FIFO4_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO4_v_q(0),
      data => ld_Control_PingPongAddr_Sub_R_sub_Control_PingPongAddr_Mux3_merged_q_to_CmdFifo_FIFO4_d_q,
      almost_full => CmdFifo_FIFO4_f(0),
      almost_empty => CmdFifo_FIFO4_t(0),
      empty => CmdFifo_FIFO4_empty(0),
      q => CmdFifo_FIFO4_q
    );
    CmdFifo_FIFO4_v <= not CmdFifo_FIFO4_empty;
    CmdFifo_FIFO4_e <= not CmdFifo_FIFO4_t;

	--TopDataPath_PickAij_Mux_re_selLSBs(BITSELECT,1552)@11
    TopDataPath_PickAij_Mux_re_selLSBs_in <= CmdFifo_FIFO4_q(1 downto 0);
    TopDataPath_PickAij_Mux_re_selLSBs_b <= TopDataPath_PickAij_Mux_re_selLSBs_in(1 downto 0);

	--TopDataPath_PickAij_Mux_re_msplit_6(MUX,1560)@11
    TopDataPath_PickAij_Mux_re_msplit_6_s <= TopDataPath_PickAij_Mux_re_selLSBs_b;
    TopDataPath_PickAij_Mux_re_msplit_6: PROCESS (TopDataPath_PickAij_Mux_re_msplit_6_s, DualMem_24_re_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_re_msplit_6_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_re_msplit_6_q <= DualMem_24_re_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_re_msplit_6_q <= STD_LOGIC_VECTOR("0000000000000000000000000000000" & GND_q);
                  WHEN "10" => TopDataPath_PickAij_Mux_re_msplit_6_q <= STD_LOGIC_VECTOR("0000000000000000000000000000000" & GND_q);
                  WHEN OTHERS => TopDataPath_PickAij_Mux_re_msplit_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_0_0(REG,1596)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_0_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_0_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_0(LOOKUP,531)@8
    Control_WrBackPath_WEnMap_0: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_0_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_0_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_0_q <= "1";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_0_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_0_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_23_0(REG,1597)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_23_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_23_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_23_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_23(LOOKUP,180)@8
    Control_DerivedSignals_Idx2Range_23: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_23_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_23_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_23_q <= "0";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_23_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_23_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_Mux5_24(MUX,527)@8
    Control_WrBackPath_Mux5_24_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_24: PROCESS (Control_WrBackPath_Mux5_24_s, Control_DerivedSignals_Idx2Range_23_q, Control_WrBackPath_WEnMap_0_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_24_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_24_q <= Control_DerivedSignals_Idx2Range_23_q;
                  WHEN "1" => Control_WrBackPath_Mux5_24_q <= Control_WrBackPath_WEnMap_0_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_24_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_1_0(REG,1598)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_1_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_1_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_1_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_1(LOOKUP,532)@8
    Control_WrBackPath_WEnMap_1: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_1_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_1_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_1_q <= "1";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_1_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_1_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_23_0(REG,1599)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_23_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_23_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_23_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_23(LOOKUP,554)@8
    Control_WrBackPath_WEnMap_23: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_23_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_23_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_23_q <= "1";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_23_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_23_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_Mux5_23(MUX,526)@8
    Control_WrBackPath_Mux5_23_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_23: PROCESS (Control_WrBackPath_Mux5_23_s, Control_WrBackPath_WEnMap_23_q, Control_WrBackPath_WEnMap_1_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_23_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_23_q <= Control_WrBackPath_WEnMap_23_q;
                  WHEN "1" => Control_WrBackPath_Mux5_23_q <= Control_WrBackPath_WEnMap_1_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_23_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_2_0(REG,1600)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_2_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_2_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_2(LOOKUP,533)@8
    Control_WrBackPath_WEnMap_2: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_2_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_2_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_2_q <= "1";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_2_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_2_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_22_0(REG,1601)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_22_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_22_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_22_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_22(LOOKUP,553)@8
    Control_WrBackPath_WEnMap_22: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_22_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_22_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_22_q <= "1";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_22_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_22_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_Mux5_22(MUX,525)@8
    Control_WrBackPath_Mux5_22_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_22: PROCESS (Control_WrBackPath_Mux5_22_s, Control_WrBackPath_WEnMap_22_q, Control_WrBackPath_WEnMap_2_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_22_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_22_q <= Control_WrBackPath_WEnMap_22_q;
                  WHEN "1" => Control_WrBackPath_Mux5_22_q <= Control_WrBackPath_WEnMap_2_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_22_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_3_0(REG,1602)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_3_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_3_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_3_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_3(LOOKUP,534)@8
    Control_WrBackPath_WEnMap_3: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_3_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_3_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_3_q <= "1";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_3_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_3_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_21_0(REG,1603)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_21_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_21_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_21_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_21(LOOKUP,552)@8
    Control_WrBackPath_WEnMap_21: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_21_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_21_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_21_q <= "1";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_21_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_21_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_Mux5_21(MUX,524)@8
    Control_WrBackPath_Mux5_21_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_21: PROCESS (Control_WrBackPath_Mux5_21_s, Control_WrBackPath_WEnMap_21_q, Control_WrBackPath_WEnMap_3_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_21_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_21_q <= Control_WrBackPath_WEnMap_21_q;
                  WHEN "1" => Control_WrBackPath_Mux5_21_q <= Control_WrBackPath_WEnMap_3_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_21_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_4_0(REG,1604)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_4_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_4_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_4_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_4(LOOKUP,535)@8
    Control_WrBackPath_WEnMap_4: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_4_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_4_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_4_q <= "1";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_4_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_4_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_20_0(REG,1605)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_20_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_20_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_20_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_20(LOOKUP,551)@8
    Control_WrBackPath_WEnMap_20: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_20_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_20_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_20_q <= "1";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_20_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_20_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_Mux5_20(MUX,523)@8
    Control_WrBackPath_Mux5_20_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_20: PROCESS (Control_WrBackPath_Mux5_20_s, Control_WrBackPath_WEnMap_20_q, Control_WrBackPath_WEnMap_4_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_20_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_20_q <= Control_WrBackPath_WEnMap_20_q;
                  WHEN "1" => Control_WrBackPath_Mux5_20_q <= Control_WrBackPath_WEnMap_4_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_20_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_5_0(REG,1606)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_5_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_5_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_5_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_5(LOOKUP,536)@8
    Control_WrBackPath_WEnMap_5: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_5_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_5_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_5_q <= "1";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_5_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_5_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_19_0(REG,1607)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_19_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_19_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_19_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_19(LOOKUP,550)@8
    Control_WrBackPath_WEnMap_19: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_19_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_19_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_19_q <= "1";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_19_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_19_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_Mux5_19(MUX,522)@8
    Control_WrBackPath_Mux5_19_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_19: PROCESS (Control_WrBackPath_Mux5_19_s, Control_WrBackPath_WEnMap_19_q, Control_WrBackPath_WEnMap_5_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_19_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_19_q <= Control_WrBackPath_WEnMap_19_q;
                  WHEN "1" => Control_WrBackPath_Mux5_19_q <= Control_WrBackPath_WEnMap_5_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_19_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_6_0(REG,1608)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_6_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_6_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_6_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_6(LOOKUP,537)@8
    Control_WrBackPath_WEnMap_6: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_6_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_6_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_6_q <= "1";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_6_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_6_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_18_0(REG,1609)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_18_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_18_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_18_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_18(LOOKUP,549)@8
    Control_WrBackPath_WEnMap_18: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_18_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_18_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_18_q <= "1";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_18_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_18_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_Mux5_18(MUX,521)@8
    Control_WrBackPath_Mux5_18_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_18: PROCESS (Control_WrBackPath_Mux5_18_s, Control_WrBackPath_WEnMap_18_q, Control_WrBackPath_WEnMap_6_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_18_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_18_q <= Control_WrBackPath_WEnMap_18_q;
                  WHEN "1" => Control_WrBackPath_Mux5_18_q <= Control_WrBackPath_WEnMap_6_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_18_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_7_0(REG,1610)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_7_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_7_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_7_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_7(LOOKUP,538)@8
    Control_WrBackPath_WEnMap_7: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_7_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_7_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_7_q <= "1";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_7_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_7_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_17_0(REG,1611)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_17_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_17_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_17_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_17(LOOKUP,548)@8
    Control_WrBackPath_WEnMap_17: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_17_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_17_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_17_q <= "1";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_17_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_17_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_Mux5_17(MUX,520)@8
    Control_WrBackPath_Mux5_17_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_17: PROCESS (Control_WrBackPath_Mux5_17_s, Control_WrBackPath_WEnMap_17_q, Control_WrBackPath_WEnMap_7_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_17_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_17_q <= Control_WrBackPath_WEnMap_17_q;
                  WHEN "1" => Control_WrBackPath_Mux5_17_q <= Control_WrBackPath_WEnMap_7_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_17_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_8_0(REG,1612)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_8_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_8_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_8_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_8(LOOKUP,539)@8
    Control_WrBackPath_WEnMap_8: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_8_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_8_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_8_q <= "1";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_8_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_8_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_16_0(REG,1613)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_16_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_16_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_16_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_16(LOOKUP,547)@8
    Control_WrBackPath_WEnMap_16: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_16_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_16_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_16_q <= "1";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_16_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_16_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_Mux5_16(MUX,519)@8
    Control_WrBackPath_Mux5_16_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_16: PROCESS (Control_WrBackPath_Mux5_16_s, Control_WrBackPath_WEnMap_16_q, Control_WrBackPath_WEnMap_8_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_16_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_16_q <= Control_WrBackPath_WEnMap_16_q;
                  WHEN "1" => Control_WrBackPath_Mux5_16_q <= Control_WrBackPath_WEnMap_8_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_16_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_9_0(REG,1614)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_9_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_9_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_9_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_9(LOOKUP,540)@8
    Control_WrBackPath_WEnMap_9: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_9_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_9_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_9_q <= "1";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_9_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_9_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_15_0(REG,1615)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_15_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_15_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_15_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_15(LOOKUP,546)@8
    Control_WrBackPath_WEnMap_15: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_15_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_15_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_15_q <= "1";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_15_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_15_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_Mux5_15(MUX,518)@8
    Control_WrBackPath_Mux5_15_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_15: PROCESS (Control_WrBackPath_Mux5_15_s, Control_WrBackPath_WEnMap_15_q, Control_WrBackPath_WEnMap_9_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_15_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_15_q <= Control_WrBackPath_WEnMap_15_q;
                  WHEN "1" => Control_WrBackPath_Mux5_15_q <= Control_WrBackPath_WEnMap_9_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_15_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_10_0(REG,1616)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_10_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_10_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_10_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_10(LOOKUP,541)@8
    Control_WrBackPath_WEnMap_10: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_10_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_10_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_10_q <= "1";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_10_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_10_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_14_0(REG,1617)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_14_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_14_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_14_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_14(LOOKUP,545)@8
    Control_WrBackPath_WEnMap_14: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_14_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_14_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_14_q <= "1";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_14_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_14_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_Mux5_14(MUX,517)@8
    Control_WrBackPath_Mux5_14_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_14: PROCESS (Control_WrBackPath_Mux5_14_s, Control_WrBackPath_WEnMap_14_q, Control_WrBackPath_WEnMap_10_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_14_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_14_q <= Control_WrBackPath_WEnMap_14_q;
                  WHEN "1" => Control_WrBackPath_Mux5_14_q <= Control_WrBackPath_WEnMap_10_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_14_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_11_0(REG,1618)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_11_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_11_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_11_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_11(LOOKUP,542)@8
    Control_WrBackPath_WEnMap_11: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_11_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_11_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_11_q <= "1";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_11_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_11_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_13_0(REG,1619)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_13_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_13_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_13_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_13(LOOKUP,544)@8
    Control_WrBackPath_WEnMap_13: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_13_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_13_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_13_q <= "1";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_13_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_13_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_Mux5_13(MUX,516)@8
    Control_WrBackPath_Mux5_13_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_13: PROCESS (Control_WrBackPath_Mux5_13_s, Control_WrBackPath_WEnMap_13_q, Control_WrBackPath_WEnMap_11_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_13_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_13_q <= Control_WrBackPath_WEnMap_13_q;
                  WHEN "1" => Control_WrBackPath_Mux5_13_q <= Control_WrBackPath_WEnMap_11_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_13_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_12_0(REG,1620)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_12_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_12_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_12_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_WrBackPath_WEnMap_12(LOOKUP,543)@8
    Control_WrBackPath_WEnMap_12: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_12_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_WrBackPath_WEnMap_12_0_q) IS
                WHEN "00000" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "00001" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "00010" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "00011" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "00100" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "00101" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "00110" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "00111" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "01000" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "01001" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "01010" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "01011" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "01100" =>  Control_WrBackPath_WEnMap_12_q <= "1";
                WHEN "01101" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "01110" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "01111" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "10000" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "10001" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "10010" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "10011" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "10100" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "10101" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "10110" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "10111" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN "11000" =>  Control_WrBackPath_WEnMap_12_q <= "0";
                WHEN OTHERS =>
                    Control_WrBackPath_WEnMap_12_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_WrBackPath_Mux5_12(MUX,515)@8
    Control_WrBackPath_Mux5_12_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_12: PROCESS (Control_WrBackPath_Mux5_12_s, Control_WrBackPath_WEnMap_12_q, Control_WrBackPath_WEnMap_12_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_12_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_12_q <= Control_WrBackPath_WEnMap_12_q;
                  WHEN "1" => Control_WrBackPath_Mux5_12_q <= Control_WrBackPath_WEnMap_12_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_12_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_11(MUX,514)@8
    Control_WrBackPath_Mux5_11_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_11: PROCESS (Control_WrBackPath_Mux5_11_s, Control_WrBackPath_WEnMap_11_q, Control_WrBackPath_WEnMap_13_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_11_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_11_q <= Control_WrBackPath_WEnMap_11_q;
                  WHEN "1" => Control_WrBackPath_Mux5_11_q <= Control_WrBackPath_WEnMap_13_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_11_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_10(MUX,513)@8
    Control_WrBackPath_Mux5_10_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_10: PROCESS (Control_WrBackPath_Mux5_10_s, Control_WrBackPath_WEnMap_10_q, Control_WrBackPath_WEnMap_14_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_10_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_10_q <= Control_WrBackPath_WEnMap_10_q;
                  WHEN "1" => Control_WrBackPath_Mux5_10_q <= Control_WrBackPath_WEnMap_14_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_10_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_9(MUX,512)@8
    Control_WrBackPath_Mux5_9_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_9: PROCESS (Control_WrBackPath_Mux5_9_s, Control_WrBackPath_WEnMap_9_q, Control_WrBackPath_WEnMap_15_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_9_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_9_q <= Control_WrBackPath_WEnMap_9_q;
                  WHEN "1" => Control_WrBackPath_Mux5_9_q <= Control_WrBackPath_WEnMap_15_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_8(MUX,511)@8
    Control_WrBackPath_Mux5_8_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_8: PROCESS (Control_WrBackPath_Mux5_8_s, Control_WrBackPath_WEnMap_8_q, Control_WrBackPath_WEnMap_16_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_8_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_8_q <= Control_WrBackPath_WEnMap_8_q;
                  WHEN "1" => Control_WrBackPath_Mux5_8_q <= Control_WrBackPath_WEnMap_16_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_7(MUX,510)@8
    Control_WrBackPath_Mux5_7_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_7: PROCESS (Control_WrBackPath_Mux5_7_s, Control_WrBackPath_WEnMap_7_q, Control_WrBackPath_WEnMap_17_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_7_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_7_q <= Control_WrBackPath_WEnMap_7_q;
                  WHEN "1" => Control_WrBackPath_Mux5_7_q <= Control_WrBackPath_WEnMap_17_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_6(MUX,509)@8
    Control_WrBackPath_Mux5_6_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_6: PROCESS (Control_WrBackPath_Mux5_6_s, Control_WrBackPath_WEnMap_6_q, Control_WrBackPath_WEnMap_18_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_6_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_6_q <= Control_WrBackPath_WEnMap_6_q;
                  WHEN "1" => Control_WrBackPath_Mux5_6_q <= Control_WrBackPath_WEnMap_18_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_5(MUX,508)@8
    Control_WrBackPath_Mux5_5_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_5: PROCESS (Control_WrBackPath_Mux5_5_s, Control_WrBackPath_WEnMap_5_q, Control_WrBackPath_WEnMap_19_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_5_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_5_q <= Control_WrBackPath_WEnMap_5_q;
                  WHEN "1" => Control_WrBackPath_Mux5_5_q <= Control_WrBackPath_WEnMap_19_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_4(MUX,507)@8
    Control_WrBackPath_Mux5_4_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_4: PROCESS (Control_WrBackPath_Mux5_4_s, Control_WrBackPath_WEnMap_4_q, Control_WrBackPath_WEnMap_20_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_4_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_4_q <= Control_WrBackPath_WEnMap_4_q;
                  WHEN "1" => Control_WrBackPath_Mux5_4_q <= Control_WrBackPath_WEnMap_20_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_3(MUX,506)@8
    Control_WrBackPath_Mux5_3_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_3: PROCESS (Control_WrBackPath_Mux5_3_s, Control_WrBackPath_WEnMap_3_q, Control_WrBackPath_WEnMap_21_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_3_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_3_q <= Control_WrBackPath_WEnMap_3_q;
                  WHEN "1" => Control_WrBackPath_Mux5_3_q <= Control_WrBackPath_WEnMap_21_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_2(MUX,505)@8
    Control_WrBackPath_Mux5_2_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_2: PROCESS (Control_WrBackPath_Mux5_2_s, Control_WrBackPath_WEnMap_2_q, Control_WrBackPath_WEnMap_22_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_2_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_2_q <= Control_WrBackPath_WEnMap_2_q;
                  WHEN "1" => Control_WrBackPath_Mux5_2_q <= Control_WrBackPath_WEnMap_22_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_1(MUX,504)@8
    Control_WrBackPath_Mux5_1_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_1: PROCESS (Control_WrBackPath_Mux5_1_s, Control_WrBackPath_WEnMap_1_q, Control_WrBackPath_WEnMap_23_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_1_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_1_q <= Control_WrBackPath_WEnMap_1_q;
                  WHEN "1" => Control_WrBackPath_Mux5_1_q <= Control_WrBackPath_WEnMap_23_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_Mux5_0(MUX,503)@8
    Control_WrBackPath_Mux5_0_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_WrBackPath_Mux5_0: PROCESS (Control_WrBackPath_Mux5_0_s, Control_WrBackPath_WEnMap_0_q, Control_DerivedSignals_Idx2Range_23_q)
    BEGIN
            CASE Control_WrBackPath_Mux5_0_s IS
                  WHEN "0" => Control_WrBackPath_Mux5_0_q <= Control_WrBackPath_WEnMap_0_q;
                  WHEN "1" => Control_WrBackPath_Mux5_0_q <= Control_DerivedSignals_Idx2Range_23_q;
                  WHEN OTHERS => Control_WrBackPath_Mux5_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_BitCombine(BITJOIN,471)@8
    Control_WrBackPath_BitCombine_q <= Control_WrBackPath_Mux5_24_q & Control_WrBackPath_Mux5_23_q & Control_WrBackPath_Mux5_22_q & Control_WrBackPath_Mux5_21_q & Control_WrBackPath_Mux5_20_q & Control_WrBackPath_Mux5_19_q & Control_WrBackPath_Mux5_18_q & Control_WrBackPath_Mux5_17_q & Control_WrBackPath_Mux5_16_q & Control_WrBackPath_Mux5_15_q & Control_WrBackPath_Mux5_14_q & Control_WrBackPath_Mux5_13_q & Control_WrBackPath_Mux5_12_q & Control_WrBackPath_Mux5_11_q & Control_WrBackPath_Mux5_10_q & Control_WrBackPath_Mux5_9_q & Control_WrBackPath_Mux5_8_q & Control_WrBackPath_Mux5_7_q & Control_WrBackPath_Mux5_6_q & Control_WrBackPath_Mux5_5_q & Control_WrBackPath_Mux5_4_q & Control_WrBackPath_Mux5_3_q & Control_WrBackPath_Mux5_2_q & Control_WrBackPath_Mux5_1_q & Control_WrBackPath_Mux5_0_q;

	--Control_WrBackPath_FIFO_WrEnVec(FIFO,501)@8
    Control_WrBackPath_FIFO_WrEnVec_reset <= areset;

    Control_WrBackPath_FIFO_WrEnVec_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 800,
      intended_device_family => "Stratix IV",
      lpm_numwords => 816,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 25,
      lpm_widthu => 10,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q(0),
      aclr => Control_WrBackPath_FIFO_WrEnVec_reset,
      clock => clk,
      wrreq => Control_WrBackPath_And_q(0),
      data => Control_WrBackPath_BitCombine_q,
      almost_full => Control_WrBackPath_FIFO_WrEnVec_f(0),
      almost_empty => Control_WrBackPath_FIFO_WrEnVec_t(0),
      empty => Control_WrBackPath_FIFO_WrEnVec_empty(0),
      q => Control_WrBackPath_FIFO_WrEnVec_q
    );
    Control_WrBackPath_FIFO_WrEnVec_v <= not Control_WrBackPath_FIFO_WrEnVec_empty;
    Control_WrBackPath_FIFO_WrEnVec_e <= not Control_WrBackPath_FIFO_WrEnVec_t;

	--Control_WrBackPath_Mux1(MUX,502)@8
    Control_WrBackPath_Mux1_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_WrBackPath_Mux1: PROCESS (Control_WrBackPath_Mux1_s, Control_WrBackPath_FIFO_WrEnVec_q)
    BEGIN
            CASE Control_WrBackPath_Mux1_s IS
                  WHEN "0" => Control_WrBackPath_Mux1_q <= STD_LOGIC_VECTOR("000000000000000000000000" & GND_q);
                  WHEN "1" => Control_WrBackPath_Mux1_q <= Control_WrBackPath_FIFO_WrEnVec_q;
                  WHEN OTHERS => Control_WrBackPath_Mux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_BitExtract1_23(BITSELECT,495)@8
    Control_WrBackPath_BitExtract1_23_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_23_b <= Control_WrBackPath_BitExtract1_23_in(23 downto 23);

	--Control_InPort_FIFO2_re(FIFO,220)@0
    Control_InPort_FIFO2_re_reset <= areset;

    Control_InPort_FIFO2_re_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 1600,
      intended_device_family => "Stratix IV",
      lpm_numwords => 1616,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 32,
      lpm_widthu => 11,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO2_re_reset,
      clock => clk,
      wrreq => InDataV_s(0),
      data => InData_re,
      almost_full => Control_InPort_FIFO2_re_f(0),
      almost_empty => Control_InPort_FIFO2_re_t(0),
      empty => Control_InPort_FIFO2_re_empty(0),
      q => Control_InPort_FIFO2_re_q
    );
    Control_InPort_FIFO2_re_v <= not Control_InPort_FIFO2_re_empty;
    Control_InPort_FIFO2_re_e <= not Control_InPort_FIFO2_re_t;

	--Control_InPort_Not1(LOGICAL,249)@0
    Control_InPort_Not1_a <= AutoLoopDelay2_q;
    Control_InPort_Not1_q <= not Control_InPort_Not1_a;

	--Control_InPort_And(LOGICAL,186)@0
    Control_InPort_And_a <= Control_InPort_Not1_q;
    Control_InPort_And_b <= Control_InPort_FIFO2_re_v;
    Control_InPort_And_q <= Control_InPort_And_a and Control_InPort_And_b;

	--Control_InPort_RowVecElmSel1(LOOKUP,250)@0
    Control_InPort_RowVecElmSel1: PROCESS (InColumnIdx_s)
    BEGIN
        -- Begin reserved scope level
            CASE (InColumnIdx_s) IS
                WHEN "000000000" =>  Control_InPort_RowVecElmSel1_q <= "00000";
                WHEN "000000001" =>  Control_InPort_RowVecElmSel1_q <= "00001";
                WHEN "000000010" =>  Control_InPort_RowVecElmSel1_q <= "00010";
                WHEN "000000011" =>  Control_InPort_RowVecElmSel1_q <= "00011";
                WHEN "000000100" =>  Control_InPort_RowVecElmSel1_q <= "00100";
                WHEN "000000101" =>  Control_InPort_RowVecElmSel1_q <= "00101";
                WHEN "000000110" =>  Control_InPort_RowVecElmSel1_q <= "00110";
                WHEN "000000111" =>  Control_InPort_RowVecElmSel1_q <= "00111";
                WHEN "000001000" =>  Control_InPort_RowVecElmSel1_q <= "01000";
                WHEN "000001001" =>  Control_InPort_RowVecElmSel1_q <= "01001";
                WHEN "000001010" =>  Control_InPort_RowVecElmSel1_q <= "01010";
                WHEN "000001011" =>  Control_InPort_RowVecElmSel1_q <= "01011";
                WHEN "000001100" =>  Control_InPort_RowVecElmSel1_q <= "01100";
                WHEN "000001101" =>  Control_InPort_RowVecElmSel1_q <= "01101";
                WHEN "000001110" =>  Control_InPort_RowVecElmSel1_q <= "01110";
                WHEN "000001111" =>  Control_InPort_RowVecElmSel1_q <= "01111";
                WHEN "000010000" =>  Control_InPort_RowVecElmSel1_q <= "10000";
                WHEN "000010001" =>  Control_InPort_RowVecElmSel1_q <= "10001";
                WHEN "000010010" =>  Control_InPort_RowVecElmSel1_q <= "10010";
                WHEN "000010011" =>  Control_InPort_RowVecElmSel1_q <= "10011";
                WHEN "000010100" =>  Control_InPort_RowVecElmSel1_q <= "10100";
                WHEN "000010101" =>  Control_InPort_RowVecElmSel1_q <= "10101";
                WHEN "000010110" =>  Control_InPort_RowVecElmSel1_q <= "10110";
                WHEN "000010111" =>  Control_InPort_RowVecElmSel1_q <= "10111";
                WHEN "000011000" =>  Control_InPort_RowVecElmSel1_q <= "11000";
                WHEN "000011001" =>  Control_InPort_RowVecElmSel1_q <= "00000";
                WHEN "000011010" =>  Control_InPort_RowVecElmSel1_q <= "00001";
                WHEN "000011011" =>  Control_InPort_RowVecElmSel1_q <= "00010";
                WHEN "000011100" =>  Control_InPort_RowVecElmSel1_q <= "00011";
                WHEN "000011101" =>  Control_InPort_RowVecElmSel1_q <= "00100";
                WHEN "000011110" =>  Control_InPort_RowVecElmSel1_q <= "00101";
                WHEN "000011111" =>  Control_InPort_RowVecElmSel1_q <= "00110";
                WHEN "000100000" =>  Control_InPort_RowVecElmSel1_q <= "00111";
                WHEN "000100001" =>  Control_InPort_RowVecElmSel1_q <= "01000";
                WHEN "000100010" =>  Control_InPort_RowVecElmSel1_q <= "01001";
                WHEN "000100011" =>  Control_InPort_RowVecElmSel1_q <= "01010";
                WHEN "000100100" =>  Control_InPort_RowVecElmSel1_q <= "01011";
                WHEN "000100101" =>  Control_InPort_RowVecElmSel1_q <= "01100";
                WHEN "000100110" =>  Control_InPort_RowVecElmSel1_q <= "01101";
                WHEN "000100111" =>  Control_InPort_RowVecElmSel1_q <= "01110";
                WHEN "000101000" =>  Control_InPort_RowVecElmSel1_q <= "01111";
                WHEN "000101001" =>  Control_InPort_RowVecElmSel1_q <= "10000";
                WHEN "000101010" =>  Control_InPort_RowVecElmSel1_q <= "10001";
                WHEN "000101011" =>  Control_InPort_RowVecElmSel1_q <= "10010";
                WHEN "000101100" =>  Control_InPort_RowVecElmSel1_q <= "10011";
                WHEN "000101101" =>  Control_InPort_RowVecElmSel1_q <= "10100";
                WHEN "000101110" =>  Control_InPort_RowVecElmSel1_q <= "10101";
                WHEN "000101111" =>  Control_InPort_RowVecElmSel1_q <= "10110";
                WHEN "000110000" =>  Control_InPort_RowVecElmSel1_q <= "10111";
                WHEN "000110001" =>  Control_InPort_RowVecElmSel1_q <= "11000";
                WHEN "000110010" =>  Control_InPort_RowVecElmSel1_q <= "00000";
                WHEN "000110011" =>  Control_InPort_RowVecElmSel1_q <= "00001";
                WHEN "000110100" =>  Control_InPort_RowVecElmSel1_q <= "00010";
                WHEN "000110101" =>  Control_InPort_RowVecElmSel1_q <= "00011";
                WHEN "000110110" =>  Control_InPort_RowVecElmSel1_q <= "00100";
                WHEN "000110111" =>  Control_InPort_RowVecElmSel1_q <= "00101";
                WHEN "000111000" =>  Control_InPort_RowVecElmSel1_q <= "00110";
                WHEN "000111001" =>  Control_InPort_RowVecElmSel1_q <= "00111";
                WHEN "000111010" =>  Control_InPort_RowVecElmSel1_q <= "01000";
                WHEN "000111011" =>  Control_InPort_RowVecElmSel1_q <= "01001";
                WHEN "000111100" =>  Control_InPort_RowVecElmSel1_q <= "01010";
                WHEN "000111101" =>  Control_InPort_RowVecElmSel1_q <= "01011";
                WHEN "000111110" =>  Control_InPort_RowVecElmSel1_q <= "01100";
                WHEN "000111111" =>  Control_InPort_RowVecElmSel1_q <= "01101";
                WHEN "001000000" =>  Control_InPort_RowVecElmSel1_q <= "01110";
                WHEN "001000001" =>  Control_InPort_RowVecElmSel1_q <= "01111";
                WHEN "001000010" =>  Control_InPort_RowVecElmSel1_q <= "10000";
                WHEN "001000011" =>  Control_InPort_RowVecElmSel1_q <= "10001";
                WHEN "001000100" =>  Control_InPort_RowVecElmSel1_q <= "10010";
                WHEN "001000101" =>  Control_InPort_RowVecElmSel1_q <= "10011";
                WHEN "001000110" =>  Control_InPort_RowVecElmSel1_q <= "10100";
                WHEN "001000111" =>  Control_InPort_RowVecElmSel1_q <= "10101";
                WHEN "001001000" =>  Control_InPort_RowVecElmSel1_q <= "10110";
                WHEN "001001001" =>  Control_InPort_RowVecElmSel1_q <= "10111";
                WHEN "001001010" =>  Control_InPort_RowVecElmSel1_q <= "11000";
                WHEN "001001011" =>  Control_InPort_RowVecElmSel1_q <= "00000";
                WHEN "001001100" =>  Control_InPort_RowVecElmSel1_q <= "00001";
                WHEN "001001101" =>  Control_InPort_RowVecElmSel1_q <= "00010";
                WHEN "001001110" =>  Control_InPort_RowVecElmSel1_q <= "00011";
                WHEN "001001111" =>  Control_InPort_RowVecElmSel1_q <= "00100";
                WHEN "001010000" =>  Control_InPort_RowVecElmSel1_q <= "00101";
                WHEN "001010001" =>  Control_InPort_RowVecElmSel1_q <= "00110";
                WHEN "001010010" =>  Control_InPort_RowVecElmSel1_q <= "00111";
                WHEN "001010011" =>  Control_InPort_RowVecElmSel1_q <= "01000";
                WHEN "001010100" =>  Control_InPort_RowVecElmSel1_q <= "01001";
                WHEN "001010101" =>  Control_InPort_RowVecElmSel1_q <= "01010";
                WHEN "001010110" =>  Control_InPort_RowVecElmSel1_q <= "01011";
                WHEN "001010111" =>  Control_InPort_RowVecElmSel1_q <= "01100";
                WHEN "001011000" =>  Control_InPort_RowVecElmSel1_q <= "01101";
                WHEN "001011001" =>  Control_InPort_RowVecElmSel1_q <= "01110";
                WHEN "001011010" =>  Control_InPort_RowVecElmSel1_q <= "01111";
                WHEN "001011011" =>  Control_InPort_RowVecElmSel1_q <= "10000";
                WHEN "001011100" =>  Control_InPort_RowVecElmSel1_q <= "10001";
                WHEN "001011101" =>  Control_InPort_RowVecElmSel1_q <= "10010";
                WHEN "001011110" =>  Control_InPort_RowVecElmSel1_q <= "10011";
                WHEN "001011111" =>  Control_InPort_RowVecElmSel1_q <= "10100";
                WHEN "001100000" =>  Control_InPort_RowVecElmSel1_q <= "10101";
                WHEN "001100001" =>  Control_InPort_RowVecElmSel1_q <= "10110";
                WHEN "001100010" =>  Control_InPort_RowVecElmSel1_q <= "10111";
                WHEN "001100011" =>  Control_InPort_RowVecElmSel1_q <= "11000";
                WHEN OTHERS =>
                    Control_InPort_RowVecElmSel1_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_0(LOOKUP,252)@0
    Control_InPort_WEnMap_0: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_0_q <= "1";
                WHEN "00001" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_0_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_0_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_24(LOOKUP,276)@0
    Control_InPort_WEnMap_24: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_24_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_24_q <= "1";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_24_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_Mux1_24(MUX,248)@0
    Control_InPort_Mux1_24_s <= InUpper_s;
    Control_InPort_Mux1_24: PROCESS (Control_InPort_Mux1_24_s, Control_InPort_WEnMap_24_q, Control_InPort_WEnMap_0_q)
    BEGIN
            CASE Control_InPort_Mux1_24_s IS
                  WHEN "0" => Control_InPort_Mux1_24_q <= Control_InPort_WEnMap_24_q;
                  WHEN "1" => Control_InPort_Mux1_24_q <= Control_InPort_WEnMap_0_q;
                  WHEN OTHERS => Control_InPort_Mux1_24_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_1(LOOKUP,253)@0
    Control_InPort_WEnMap_1: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_1_q <= "1";
                WHEN "00010" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_1_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_1_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_23(LOOKUP,275)@0
    Control_InPort_WEnMap_23: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_23_q <= "1";
                WHEN "11000" =>  Control_InPort_WEnMap_23_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_23_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_Mux1_23(MUX,247)@0
    Control_InPort_Mux1_23_s <= InUpper_s;
    Control_InPort_Mux1_23: PROCESS (Control_InPort_Mux1_23_s, Control_InPort_WEnMap_23_q, Control_InPort_WEnMap_1_q)
    BEGIN
            CASE Control_InPort_Mux1_23_s IS
                  WHEN "0" => Control_InPort_Mux1_23_q <= Control_InPort_WEnMap_23_q;
                  WHEN "1" => Control_InPort_Mux1_23_q <= Control_InPort_WEnMap_1_q;
                  WHEN OTHERS => Control_InPort_Mux1_23_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_2(LOOKUP,254)@0
    Control_InPort_WEnMap_2: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_2_q <= "1";
                WHEN "00011" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_2_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_2_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_22(LOOKUP,274)@0
    Control_InPort_WEnMap_22: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_22_q <= "1";
                WHEN "10111" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_22_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_22_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_Mux1_22(MUX,246)@0
    Control_InPort_Mux1_22_s <= InUpper_s;
    Control_InPort_Mux1_22: PROCESS (Control_InPort_Mux1_22_s, Control_InPort_WEnMap_22_q, Control_InPort_WEnMap_2_q)
    BEGIN
            CASE Control_InPort_Mux1_22_s IS
                  WHEN "0" => Control_InPort_Mux1_22_q <= Control_InPort_WEnMap_22_q;
                  WHEN "1" => Control_InPort_Mux1_22_q <= Control_InPort_WEnMap_2_q;
                  WHEN OTHERS => Control_InPort_Mux1_22_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_3(LOOKUP,255)@0
    Control_InPort_WEnMap_3: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_3_q <= "1";
                WHEN "00100" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_3_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_3_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_21(LOOKUP,273)@0
    Control_InPort_WEnMap_21: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_21_q <= "1";
                WHEN "10110" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_21_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_21_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_Mux1_21(MUX,245)@0
    Control_InPort_Mux1_21_s <= InUpper_s;
    Control_InPort_Mux1_21: PROCESS (Control_InPort_Mux1_21_s, Control_InPort_WEnMap_21_q, Control_InPort_WEnMap_3_q)
    BEGIN
            CASE Control_InPort_Mux1_21_s IS
                  WHEN "0" => Control_InPort_Mux1_21_q <= Control_InPort_WEnMap_21_q;
                  WHEN "1" => Control_InPort_Mux1_21_q <= Control_InPort_WEnMap_3_q;
                  WHEN OTHERS => Control_InPort_Mux1_21_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_4(LOOKUP,256)@0
    Control_InPort_WEnMap_4: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_4_q <= "1";
                WHEN "00101" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_4_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_4_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_20(LOOKUP,272)@0
    Control_InPort_WEnMap_20: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_20_q <= "1";
                WHEN "10101" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_20_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_20_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_Mux1_20(MUX,244)@0
    Control_InPort_Mux1_20_s <= InUpper_s;
    Control_InPort_Mux1_20: PROCESS (Control_InPort_Mux1_20_s, Control_InPort_WEnMap_20_q, Control_InPort_WEnMap_4_q)
    BEGIN
            CASE Control_InPort_Mux1_20_s IS
                  WHEN "0" => Control_InPort_Mux1_20_q <= Control_InPort_WEnMap_20_q;
                  WHEN "1" => Control_InPort_Mux1_20_q <= Control_InPort_WEnMap_4_q;
                  WHEN OTHERS => Control_InPort_Mux1_20_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_5(LOOKUP,257)@0
    Control_InPort_WEnMap_5: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_5_q <= "1";
                WHEN "00110" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_5_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_5_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_19(LOOKUP,271)@0
    Control_InPort_WEnMap_19: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_19_q <= "1";
                WHEN "10100" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_19_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_19_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_Mux1_19(MUX,243)@0
    Control_InPort_Mux1_19_s <= InUpper_s;
    Control_InPort_Mux1_19: PROCESS (Control_InPort_Mux1_19_s, Control_InPort_WEnMap_19_q, Control_InPort_WEnMap_5_q)
    BEGIN
            CASE Control_InPort_Mux1_19_s IS
                  WHEN "0" => Control_InPort_Mux1_19_q <= Control_InPort_WEnMap_19_q;
                  WHEN "1" => Control_InPort_Mux1_19_q <= Control_InPort_WEnMap_5_q;
                  WHEN OTHERS => Control_InPort_Mux1_19_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_6(LOOKUP,258)@0
    Control_InPort_WEnMap_6: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_6_q <= "1";
                WHEN "00111" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_6_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_6_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_18(LOOKUP,270)@0
    Control_InPort_WEnMap_18: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_18_q <= "1";
                WHEN "10011" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_18_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_18_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_Mux1_18(MUX,242)@0
    Control_InPort_Mux1_18_s <= InUpper_s;
    Control_InPort_Mux1_18: PROCESS (Control_InPort_Mux1_18_s, Control_InPort_WEnMap_18_q, Control_InPort_WEnMap_6_q)
    BEGIN
            CASE Control_InPort_Mux1_18_s IS
                  WHEN "0" => Control_InPort_Mux1_18_q <= Control_InPort_WEnMap_18_q;
                  WHEN "1" => Control_InPort_Mux1_18_q <= Control_InPort_WEnMap_6_q;
                  WHEN OTHERS => Control_InPort_Mux1_18_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_7(LOOKUP,259)@0
    Control_InPort_WEnMap_7: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_7_q <= "1";
                WHEN "01000" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_7_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_7_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_17(LOOKUP,269)@0
    Control_InPort_WEnMap_17: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_17_q <= "1";
                WHEN "10010" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_17_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_17_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_Mux1_17(MUX,241)@0
    Control_InPort_Mux1_17_s <= InUpper_s;
    Control_InPort_Mux1_17: PROCESS (Control_InPort_Mux1_17_s, Control_InPort_WEnMap_17_q, Control_InPort_WEnMap_7_q)
    BEGIN
            CASE Control_InPort_Mux1_17_s IS
                  WHEN "0" => Control_InPort_Mux1_17_q <= Control_InPort_WEnMap_17_q;
                  WHEN "1" => Control_InPort_Mux1_17_q <= Control_InPort_WEnMap_7_q;
                  WHEN OTHERS => Control_InPort_Mux1_17_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_8(LOOKUP,260)@0
    Control_InPort_WEnMap_8: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_8_q <= "1";
                WHEN "01001" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_8_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_8_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_16(LOOKUP,268)@0
    Control_InPort_WEnMap_16: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_16_q <= "1";
                WHEN "10001" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_16_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_16_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_Mux1_16(MUX,240)@0
    Control_InPort_Mux1_16_s <= InUpper_s;
    Control_InPort_Mux1_16: PROCESS (Control_InPort_Mux1_16_s, Control_InPort_WEnMap_16_q, Control_InPort_WEnMap_8_q)
    BEGIN
            CASE Control_InPort_Mux1_16_s IS
                  WHEN "0" => Control_InPort_Mux1_16_q <= Control_InPort_WEnMap_16_q;
                  WHEN "1" => Control_InPort_Mux1_16_q <= Control_InPort_WEnMap_8_q;
                  WHEN OTHERS => Control_InPort_Mux1_16_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_9(LOOKUP,261)@0
    Control_InPort_WEnMap_9: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_9_q <= "1";
                WHEN "01010" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_9_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_9_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_15(LOOKUP,267)@0
    Control_InPort_WEnMap_15: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_15_q <= "1";
                WHEN "10000" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_15_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_15_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_Mux1_15(MUX,239)@0
    Control_InPort_Mux1_15_s <= InUpper_s;
    Control_InPort_Mux1_15: PROCESS (Control_InPort_Mux1_15_s, Control_InPort_WEnMap_15_q, Control_InPort_WEnMap_9_q)
    BEGIN
            CASE Control_InPort_Mux1_15_s IS
                  WHEN "0" => Control_InPort_Mux1_15_q <= Control_InPort_WEnMap_15_q;
                  WHEN "1" => Control_InPort_Mux1_15_q <= Control_InPort_WEnMap_9_q;
                  WHEN OTHERS => Control_InPort_Mux1_15_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_10(LOOKUP,262)@0
    Control_InPort_WEnMap_10: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_10_q <= "1";
                WHEN "01011" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_10_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_10_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_14(LOOKUP,266)@0
    Control_InPort_WEnMap_14: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_14_q <= "1";
                WHEN "01111" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_14_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_14_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_Mux1_14(MUX,238)@0
    Control_InPort_Mux1_14_s <= InUpper_s;
    Control_InPort_Mux1_14: PROCESS (Control_InPort_Mux1_14_s, Control_InPort_WEnMap_14_q, Control_InPort_WEnMap_10_q)
    BEGIN
            CASE Control_InPort_Mux1_14_s IS
                  WHEN "0" => Control_InPort_Mux1_14_q <= Control_InPort_WEnMap_14_q;
                  WHEN "1" => Control_InPort_Mux1_14_q <= Control_InPort_WEnMap_10_q;
                  WHEN OTHERS => Control_InPort_Mux1_14_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_11(LOOKUP,263)@0
    Control_InPort_WEnMap_11: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_11_q <= "1";
                WHEN "01100" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_11_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_11_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_WEnMap_13(LOOKUP,265)@0
    Control_InPort_WEnMap_13: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "01101" =>  Control_InPort_WEnMap_13_q <= "1";
                WHEN "01110" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_13_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_13_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_Mux1_13(MUX,237)@0
    Control_InPort_Mux1_13_s <= InUpper_s;
    Control_InPort_Mux1_13: PROCESS (Control_InPort_Mux1_13_s, Control_InPort_WEnMap_13_q, Control_InPort_WEnMap_11_q)
    BEGIN
            CASE Control_InPort_Mux1_13_s IS
                  WHEN "0" => Control_InPort_Mux1_13_q <= Control_InPort_WEnMap_13_q;
                  WHEN "1" => Control_InPort_Mux1_13_q <= Control_InPort_WEnMap_11_q;
                  WHEN OTHERS => Control_InPort_Mux1_13_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_WEnMap_12(LOOKUP,264)@0
    Control_InPort_WEnMap_12: PROCESS (Control_InPort_RowVecElmSel1_q)
    BEGIN
        -- Begin reserved scope level
            CASE (Control_InPort_RowVecElmSel1_q) IS
                WHEN "00000" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "00001" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "00010" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "00011" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "00100" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "00101" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "00110" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "00111" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "01000" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "01001" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "01010" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "01011" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "01100" =>  Control_InPort_WEnMap_12_q <= "1";
                WHEN "01101" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "01110" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "01111" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "10000" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "10001" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "10010" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "10011" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "10100" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "10101" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "10110" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "10111" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN "11000" =>  Control_InPort_WEnMap_12_q <= "0";
                WHEN OTHERS => -- unreachable
                    Control_InPort_WEnMap_12_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_Mux1_12(MUX,236)@0
    Control_InPort_Mux1_12_s <= InUpper_s;
    Control_InPort_Mux1_12: PROCESS (Control_InPort_Mux1_12_s, Control_InPort_WEnMap_12_q, Control_InPort_WEnMap_12_q)
    BEGIN
            CASE Control_InPort_Mux1_12_s IS
                  WHEN "0" => Control_InPort_Mux1_12_q <= Control_InPort_WEnMap_12_q;
                  WHEN "1" => Control_InPort_Mux1_12_q <= Control_InPort_WEnMap_12_q;
                  WHEN OTHERS => Control_InPort_Mux1_12_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_Mux1_11(MUX,235)@0
    Control_InPort_Mux1_11_s <= InUpper_s;
    Control_InPort_Mux1_11: PROCESS (Control_InPort_Mux1_11_s, Control_InPort_WEnMap_11_q, Control_InPort_WEnMap_13_q)
    BEGIN
            CASE Control_InPort_Mux1_11_s IS
                  WHEN "0" => Control_InPort_Mux1_11_q <= Control_InPort_WEnMap_11_q;
                  WHEN "1" => Control_InPort_Mux1_11_q <= Control_InPort_WEnMap_13_q;
                  WHEN OTHERS => Control_InPort_Mux1_11_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_Mux1_10(MUX,234)@0
    Control_InPort_Mux1_10_s <= InUpper_s;
    Control_InPort_Mux1_10: PROCESS (Control_InPort_Mux1_10_s, Control_InPort_WEnMap_10_q, Control_InPort_WEnMap_14_q)
    BEGIN
            CASE Control_InPort_Mux1_10_s IS
                  WHEN "0" => Control_InPort_Mux1_10_q <= Control_InPort_WEnMap_10_q;
                  WHEN "1" => Control_InPort_Mux1_10_q <= Control_InPort_WEnMap_14_q;
                  WHEN OTHERS => Control_InPort_Mux1_10_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_Mux1_9(MUX,233)@0
    Control_InPort_Mux1_9_s <= InUpper_s;
    Control_InPort_Mux1_9: PROCESS (Control_InPort_Mux1_9_s, Control_InPort_WEnMap_9_q, Control_InPort_WEnMap_15_q)
    BEGIN
            CASE Control_InPort_Mux1_9_s IS
                  WHEN "0" => Control_InPort_Mux1_9_q <= Control_InPort_WEnMap_9_q;
                  WHEN "1" => Control_InPort_Mux1_9_q <= Control_InPort_WEnMap_15_q;
                  WHEN OTHERS => Control_InPort_Mux1_9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_Mux1_8(MUX,232)@0
    Control_InPort_Mux1_8_s <= InUpper_s;
    Control_InPort_Mux1_8: PROCESS (Control_InPort_Mux1_8_s, Control_InPort_WEnMap_8_q, Control_InPort_WEnMap_16_q)
    BEGIN
            CASE Control_InPort_Mux1_8_s IS
                  WHEN "0" => Control_InPort_Mux1_8_q <= Control_InPort_WEnMap_8_q;
                  WHEN "1" => Control_InPort_Mux1_8_q <= Control_InPort_WEnMap_16_q;
                  WHEN OTHERS => Control_InPort_Mux1_8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_Mux1_7(MUX,231)@0
    Control_InPort_Mux1_7_s <= InUpper_s;
    Control_InPort_Mux1_7: PROCESS (Control_InPort_Mux1_7_s, Control_InPort_WEnMap_7_q, Control_InPort_WEnMap_17_q)
    BEGIN
            CASE Control_InPort_Mux1_7_s IS
                  WHEN "0" => Control_InPort_Mux1_7_q <= Control_InPort_WEnMap_7_q;
                  WHEN "1" => Control_InPort_Mux1_7_q <= Control_InPort_WEnMap_17_q;
                  WHEN OTHERS => Control_InPort_Mux1_7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_Mux1_6(MUX,230)@0
    Control_InPort_Mux1_6_s <= InUpper_s;
    Control_InPort_Mux1_6: PROCESS (Control_InPort_Mux1_6_s, Control_InPort_WEnMap_6_q, Control_InPort_WEnMap_18_q)
    BEGIN
            CASE Control_InPort_Mux1_6_s IS
                  WHEN "0" => Control_InPort_Mux1_6_q <= Control_InPort_WEnMap_6_q;
                  WHEN "1" => Control_InPort_Mux1_6_q <= Control_InPort_WEnMap_18_q;
                  WHEN OTHERS => Control_InPort_Mux1_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_Mux1_5(MUX,229)@0
    Control_InPort_Mux1_5_s <= InUpper_s;
    Control_InPort_Mux1_5: PROCESS (Control_InPort_Mux1_5_s, Control_InPort_WEnMap_5_q, Control_InPort_WEnMap_19_q)
    BEGIN
            CASE Control_InPort_Mux1_5_s IS
                  WHEN "0" => Control_InPort_Mux1_5_q <= Control_InPort_WEnMap_5_q;
                  WHEN "1" => Control_InPort_Mux1_5_q <= Control_InPort_WEnMap_19_q;
                  WHEN OTHERS => Control_InPort_Mux1_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_Mux1_4(MUX,228)@0
    Control_InPort_Mux1_4_s <= InUpper_s;
    Control_InPort_Mux1_4: PROCESS (Control_InPort_Mux1_4_s, Control_InPort_WEnMap_4_q, Control_InPort_WEnMap_20_q)
    BEGIN
            CASE Control_InPort_Mux1_4_s IS
                  WHEN "0" => Control_InPort_Mux1_4_q <= Control_InPort_WEnMap_4_q;
                  WHEN "1" => Control_InPort_Mux1_4_q <= Control_InPort_WEnMap_20_q;
                  WHEN OTHERS => Control_InPort_Mux1_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_Mux1_3(MUX,227)@0
    Control_InPort_Mux1_3_s <= InUpper_s;
    Control_InPort_Mux1_3: PROCESS (Control_InPort_Mux1_3_s, Control_InPort_WEnMap_3_q, Control_InPort_WEnMap_21_q)
    BEGIN
            CASE Control_InPort_Mux1_3_s IS
                  WHEN "0" => Control_InPort_Mux1_3_q <= Control_InPort_WEnMap_3_q;
                  WHEN "1" => Control_InPort_Mux1_3_q <= Control_InPort_WEnMap_21_q;
                  WHEN OTHERS => Control_InPort_Mux1_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_Mux1_2(MUX,226)@0
    Control_InPort_Mux1_2_s <= InUpper_s;
    Control_InPort_Mux1_2: PROCESS (Control_InPort_Mux1_2_s, Control_InPort_WEnMap_2_q, Control_InPort_WEnMap_22_q)
    BEGIN
            CASE Control_InPort_Mux1_2_s IS
                  WHEN "0" => Control_InPort_Mux1_2_q <= Control_InPort_WEnMap_2_q;
                  WHEN "1" => Control_InPort_Mux1_2_q <= Control_InPort_WEnMap_22_q;
                  WHEN OTHERS => Control_InPort_Mux1_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_Mux1_1(MUX,225)@0
    Control_InPort_Mux1_1_s <= InUpper_s;
    Control_InPort_Mux1_1: PROCESS (Control_InPort_Mux1_1_s, Control_InPort_WEnMap_1_q, Control_InPort_WEnMap_23_q)
    BEGIN
            CASE Control_InPort_Mux1_1_s IS
                  WHEN "0" => Control_InPort_Mux1_1_q <= Control_InPort_WEnMap_1_q;
                  WHEN "1" => Control_InPort_Mux1_1_q <= Control_InPort_WEnMap_23_q;
                  WHEN OTHERS => Control_InPort_Mux1_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_Mux1_0(MUX,224)@0
    Control_InPort_Mux1_0_s <= InUpper_s;
    Control_InPort_Mux1_0: PROCESS (Control_InPort_Mux1_0_s, Control_InPort_WEnMap_0_q, Control_InPort_WEnMap_24_q)
    BEGIN
            CASE Control_InPort_Mux1_0_s IS
                  WHEN "0" => Control_InPort_Mux1_0_q <= Control_InPort_WEnMap_0_q;
                  WHEN "1" => Control_InPort_Mux1_0_q <= Control_InPort_WEnMap_24_q;
                  WHEN OTHERS => Control_InPort_Mux1_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_BitCombine(BITJOIN,187)@0
    Control_InPort_BitCombine_q <= Control_InPort_Mux1_24_q & Control_InPort_Mux1_23_q & Control_InPort_Mux1_22_q & Control_InPort_Mux1_21_q & Control_InPort_Mux1_20_q & Control_InPort_Mux1_19_q & Control_InPort_Mux1_18_q & Control_InPort_Mux1_17_q & Control_InPort_Mux1_16_q & Control_InPort_Mux1_15_q & Control_InPort_Mux1_14_q & Control_InPort_Mux1_13_q & Control_InPort_Mux1_12_q & Control_InPort_Mux1_11_q & Control_InPort_Mux1_10_q & Control_InPort_Mux1_9_q & Control_InPort_Mux1_8_q & Control_InPort_Mux1_7_q & Control_InPort_Mux1_6_q & Control_InPort_Mux1_5_q & Control_InPort_Mux1_4_q & Control_InPort_Mux1_3_q & Control_InPort_Mux1_2_q & Control_InPort_Mux1_1_q & Control_InPort_Mux1_0_q;

	--ChannelIn(PORTIN,29)@0

	--Control_InPort_FIFO1(FIFO,219)@0
    Control_InPort_FIFO1_reset <= areset;

    Control_InPort_FIFO1_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 1615,
      intended_device_family => "Stratix IV",
      lpm_numwords => 1616,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 25,
      lpm_widthu => 11,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO1_reset,
      clock => clk,
      wrreq => InDataV_s(0),
      data => Control_InPort_BitCombine_q,
      almost_full => Control_InPort_FIFO1_f(0),
      almost_empty => Control_InPort_FIFO1_t(0),
      empty => Control_InPort_FIFO1_empty(0),
      q => Control_InPort_FIFO1_q
    );
    Control_InPort_FIFO1_v <= not Control_InPort_FIFO1_empty;
    Control_InPort_FIFO1_e <= not Control_InPort_FIFO1_t;

	--ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem(DUALMEM,3979)
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_reset0 <= areset;
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_ia <= Control_InPort_FIFO1_q;
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_aa <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_wrreg_q;
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_ab <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_q;
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 25,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 25,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_iq,
        address_a => ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_aa,
        data_a => ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_ia
    );
        ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_q <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_iq(24 downto 0);

	--ld_Control_InPort_And_q_to_Control_InPort_WrEnMux1_b(DELAY,2134)@0
    ld_Control_InPort_And_q_to_Control_InPort_WrEnMux1_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => Control_InPort_And_q, xout => ld_Control_InPort_And_q_to_Control_InPort_WrEnMux1_b_q, clk => clk, aclr => areset );

	--Control_InPort_WrEnMux1(MUX,277)@8
    Control_InPort_WrEnMux1_s <= ld_Control_InPort_And_q_to_Control_InPort_WrEnMux1_b_q;
    Control_InPort_WrEnMux1: PROCESS (Control_InPort_WrEnMux1_s, ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_q)
    BEGIN
            CASE Control_InPort_WrEnMux1_s IS
                  WHEN "0" => Control_InPort_WrEnMux1_q <= STD_LOGIC_VECTOR("000000000000000000000000" & GND_q);
                  WHEN "1" => Control_InPort_WrEnMux1_q <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_mem_q;
                  WHEN OTHERS => Control_InPort_WrEnMux1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_InPort_BitExtract1_23(BITSELECT,211)@8
    Control_InPort_BitExtract1_23_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_23_b <= Control_InPort_BitExtract1_23_in(23 downto 23);

	--Control_Input_WrBk_Mux_Mux1_23(MUX,303)@8
    Control_Input_WrBk_Mux_Mux1_23_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_23: PROCESS (Control_Input_WrBk_Mux_Mux1_23_s, Control_InPort_BitExtract1_23_b, Control_WrBackPath_BitExtract1_23_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_23_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_23_q <= Control_InPort_BitExtract1_23_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_23_q <= Control_WrBackPath_BitExtract1_23_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_23_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_23_q_to_DualMem_23_re_b(DELAY,2812)@8
    ld_Control_Input_WrBk_Mux_Mux1_23_q_to_DualMem_23_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_23_q, xout => ld_Control_Input_WrBk_Mux_Mux1_23_q_to_DualMem_23_re_b_q, clk => clk, aclr => areset );

	--DualMem_23_re(DUALMEM,602)@9
    DualMem_23_re_reset0 <= areset;
    DualMem_23_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_23_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_23_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_23_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_23_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_23_q_to_DualMem_23_re_b_q(0),
        aclr0 => DualMem_23_re_reset0,
        clock0 => clk,
        address_b => DualMem_23_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_23_re_iq,
        q_a => DualMem_23_re_ir,
        address_a => DualMem_23_re_aa,
        data_a => DualMem_23_re_ia
    );
        DualMem_23_re_q <= DualMem_23_re_iq(31 downto 0);
        DualMem_23_re_r <= DualMem_23_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_22(BITSELECT,494)@8
    Control_WrBackPath_BitExtract1_22_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_22_b <= Control_WrBackPath_BitExtract1_22_in(22 downto 22);

	--Control_InPort_BitExtract1_22(BITSELECT,210)@8
    Control_InPort_BitExtract1_22_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_22_b <= Control_InPort_BitExtract1_22_in(22 downto 22);

	--Control_Input_WrBk_Mux_Mux1_22(MUX,302)@8
    Control_Input_WrBk_Mux_Mux1_22_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_22: PROCESS (Control_Input_WrBk_Mux_Mux1_22_s, Control_InPort_BitExtract1_22_b, Control_WrBackPath_BitExtract1_22_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_22_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_22_q <= Control_InPort_BitExtract1_22_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_22_q <= Control_WrBackPath_BitExtract1_22_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_22_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_22_q_to_DualMem_22_re_b(DELAY,2804)@8
    ld_Control_Input_WrBk_Mux_Mux1_22_q_to_DualMem_22_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_22_q, xout => ld_Control_Input_WrBk_Mux_Mux1_22_q_to_DualMem_22_re_b_q, clk => clk, aclr => areset );

	--DualMem_22_re(DUALMEM,600)@9
    DualMem_22_re_reset0 <= areset;
    DualMem_22_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_22_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_22_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_22_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_22_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_22_q_to_DualMem_22_re_b_q(0),
        aclr0 => DualMem_22_re_reset0,
        clock0 => clk,
        address_b => DualMem_22_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_22_re_iq,
        q_a => DualMem_22_re_ir,
        address_a => DualMem_22_re_aa,
        data_a => DualMem_22_re_ia
    );
        DualMem_22_re_q <= DualMem_22_re_iq(31 downto 0);
        DualMem_22_re_r <= DualMem_22_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_21(BITSELECT,493)@8
    Control_WrBackPath_BitExtract1_21_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_21_b <= Control_WrBackPath_BitExtract1_21_in(21 downto 21);

	--Control_InPort_BitExtract1_21(BITSELECT,209)@8
    Control_InPort_BitExtract1_21_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_21_b <= Control_InPort_BitExtract1_21_in(21 downto 21);

	--Control_Input_WrBk_Mux_Mux1_21(MUX,301)@8
    Control_Input_WrBk_Mux_Mux1_21_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_21: PROCESS (Control_Input_WrBk_Mux_Mux1_21_s, Control_InPort_BitExtract1_21_b, Control_WrBackPath_BitExtract1_21_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_21_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_21_q <= Control_InPort_BitExtract1_21_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_21_q <= Control_WrBackPath_BitExtract1_21_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_21_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_21_q_to_DualMem_21_re_b(DELAY,2796)@8
    ld_Control_Input_WrBk_Mux_Mux1_21_q_to_DualMem_21_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_21_q, xout => ld_Control_Input_WrBk_Mux_Mux1_21_q_to_DualMem_21_re_b_q, clk => clk, aclr => areset );

	--DualMem_21_re(DUALMEM,598)@9
    DualMem_21_re_reset0 <= areset;
    DualMem_21_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_21_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_21_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_21_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_21_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_21_q_to_DualMem_21_re_b_q(0),
        aclr0 => DualMem_21_re_reset0,
        clock0 => clk,
        address_b => DualMem_21_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_21_re_iq,
        q_a => DualMem_21_re_ir,
        address_a => DualMem_21_re_aa,
        data_a => DualMem_21_re_ia
    );
        DualMem_21_re_q <= DualMem_21_re_iq(31 downto 0);
        DualMem_21_re_r <= DualMem_21_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_20(BITSELECT,492)@8
    Control_WrBackPath_BitExtract1_20_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_20_b <= Control_WrBackPath_BitExtract1_20_in(20 downto 20);

	--Control_InPort_BitExtract1_20(BITSELECT,208)@8
    Control_InPort_BitExtract1_20_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_20_b <= Control_InPort_BitExtract1_20_in(20 downto 20);

	--Control_Input_WrBk_Mux_Mux1_20(MUX,300)@8
    Control_Input_WrBk_Mux_Mux1_20_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_20: PROCESS (Control_Input_WrBk_Mux_Mux1_20_s, Control_InPort_BitExtract1_20_b, Control_WrBackPath_BitExtract1_20_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_20_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_20_q <= Control_InPort_BitExtract1_20_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_20_q <= Control_WrBackPath_BitExtract1_20_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_20_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_20_q_to_DualMem_20_re_b(DELAY,2788)@8
    ld_Control_Input_WrBk_Mux_Mux1_20_q_to_DualMem_20_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_20_q, xout => ld_Control_Input_WrBk_Mux_Mux1_20_q_to_DualMem_20_re_b_q, clk => clk, aclr => areset );

	--DualMem_20_re(DUALMEM,596)@9
    DualMem_20_re_reset0 <= areset;
    DualMem_20_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_20_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_20_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_20_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_20_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_20_q_to_DualMem_20_re_b_q(0),
        aclr0 => DualMem_20_re_reset0,
        clock0 => clk,
        address_b => DualMem_20_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_20_re_iq,
        q_a => DualMem_20_re_ir,
        address_a => DualMem_20_re_aa,
        data_a => DualMem_20_re_ia
    );
        DualMem_20_re_q <= DualMem_20_re_iq(31 downto 0);
        DualMem_20_re_r <= DualMem_20_re_ir(31 downto 0);

	--TopDataPath_PickAij_Mux_re_msplit_5(MUX,1559)@11
    TopDataPath_PickAij_Mux_re_msplit_5_s <= TopDataPath_PickAij_Mux_re_selLSBs_b;
    TopDataPath_PickAij_Mux_re_msplit_5: PROCESS (TopDataPath_PickAij_Mux_re_msplit_5_s, DualMem_20_re_q, DualMem_21_re_q, DualMem_22_re_q, DualMem_23_re_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_re_msplit_5_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_re_msplit_5_q <= DualMem_20_re_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_re_msplit_5_q <= DualMem_21_re_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_re_msplit_5_q <= DualMem_22_re_q;
                  WHEN "11" => TopDataPath_PickAij_Mux_re_msplit_5_q <= DualMem_23_re_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_re_msplit_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_BitExtract1_19(BITSELECT,491)@8
    Control_WrBackPath_BitExtract1_19_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_19_b <= Control_WrBackPath_BitExtract1_19_in(19 downto 19);

	--Control_InPort_BitExtract1_19(BITSELECT,207)@8
    Control_InPort_BitExtract1_19_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_19_b <= Control_InPort_BitExtract1_19_in(19 downto 19);

	--Control_Input_WrBk_Mux_Mux1_19(MUX,299)@8
    Control_Input_WrBk_Mux_Mux1_19_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_19: PROCESS (Control_Input_WrBk_Mux_Mux1_19_s, Control_InPort_BitExtract1_19_b, Control_WrBackPath_BitExtract1_19_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_19_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_19_q <= Control_InPort_BitExtract1_19_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_19_q <= Control_WrBackPath_BitExtract1_19_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_19_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_19_q_to_DualMem_19_re_b(DELAY,2780)@8
    ld_Control_Input_WrBk_Mux_Mux1_19_q_to_DualMem_19_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_19_q, xout => ld_Control_Input_WrBk_Mux_Mux1_19_q_to_DualMem_19_re_b_q, clk => clk, aclr => areset );

	--DualMem_19_re(DUALMEM,594)@9
    DualMem_19_re_reset0 <= areset;
    DualMem_19_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_19_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_19_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_19_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_19_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_19_q_to_DualMem_19_re_b_q(0),
        aclr0 => DualMem_19_re_reset0,
        clock0 => clk,
        address_b => DualMem_19_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_19_re_iq,
        q_a => DualMem_19_re_ir,
        address_a => DualMem_19_re_aa,
        data_a => DualMem_19_re_ia
    );
        DualMem_19_re_q <= DualMem_19_re_iq(31 downto 0);
        DualMem_19_re_r <= DualMem_19_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_18(BITSELECT,490)@8
    Control_WrBackPath_BitExtract1_18_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_18_b <= Control_WrBackPath_BitExtract1_18_in(18 downto 18);

	--Control_InPort_BitExtract1_18(BITSELECT,206)@8
    Control_InPort_BitExtract1_18_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_18_b <= Control_InPort_BitExtract1_18_in(18 downto 18);

	--Control_Input_WrBk_Mux_Mux1_18(MUX,298)@8
    Control_Input_WrBk_Mux_Mux1_18_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_18: PROCESS (Control_Input_WrBk_Mux_Mux1_18_s, Control_InPort_BitExtract1_18_b, Control_WrBackPath_BitExtract1_18_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_18_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_18_q <= Control_InPort_BitExtract1_18_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_18_q <= Control_WrBackPath_BitExtract1_18_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_18_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_18_q_to_DualMem_18_re_b(DELAY,2772)@8
    ld_Control_Input_WrBk_Mux_Mux1_18_q_to_DualMem_18_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_18_q, xout => ld_Control_Input_WrBk_Mux_Mux1_18_q_to_DualMem_18_re_b_q, clk => clk, aclr => areset );

	--DualMem_18_re(DUALMEM,592)@9
    DualMem_18_re_reset0 <= areset;
    DualMem_18_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_18_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_18_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_18_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_18_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_18_q_to_DualMem_18_re_b_q(0),
        aclr0 => DualMem_18_re_reset0,
        clock0 => clk,
        address_b => DualMem_18_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_18_re_iq,
        q_a => DualMem_18_re_ir,
        address_a => DualMem_18_re_aa,
        data_a => DualMem_18_re_ia
    );
        DualMem_18_re_q <= DualMem_18_re_iq(31 downto 0);
        DualMem_18_re_r <= DualMem_18_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_17(BITSELECT,489)@8
    Control_WrBackPath_BitExtract1_17_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_17_b <= Control_WrBackPath_BitExtract1_17_in(17 downto 17);

	--Control_InPort_BitExtract1_17(BITSELECT,205)@8
    Control_InPort_BitExtract1_17_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_17_b <= Control_InPort_BitExtract1_17_in(17 downto 17);

	--Control_Input_WrBk_Mux_Mux1_17(MUX,297)@8
    Control_Input_WrBk_Mux_Mux1_17_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_17: PROCESS (Control_Input_WrBk_Mux_Mux1_17_s, Control_InPort_BitExtract1_17_b, Control_WrBackPath_BitExtract1_17_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_17_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_17_q <= Control_InPort_BitExtract1_17_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_17_q <= Control_WrBackPath_BitExtract1_17_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_17_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_17_q_to_DualMem_17_re_b(DELAY,2764)@8
    ld_Control_Input_WrBk_Mux_Mux1_17_q_to_DualMem_17_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_17_q, xout => ld_Control_Input_WrBk_Mux_Mux1_17_q_to_DualMem_17_re_b_q, clk => clk, aclr => areset );

	--DualMem_17_re(DUALMEM,590)@9
    DualMem_17_re_reset0 <= areset;
    DualMem_17_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_17_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_17_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_17_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_17_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_17_q_to_DualMem_17_re_b_q(0),
        aclr0 => DualMem_17_re_reset0,
        clock0 => clk,
        address_b => DualMem_17_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_17_re_iq,
        q_a => DualMem_17_re_ir,
        address_a => DualMem_17_re_aa,
        data_a => DualMem_17_re_ia
    );
        DualMem_17_re_q <= DualMem_17_re_iq(31 downto 0);
        DualMem_17_re_r <= DualMem_17_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_16(BITSELECT,488)@8
    Control_WrBackPath_BitExtract1_16_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_16_b <= Control_WrBackPath_BitExtract1_16_in(16 downto 16);

	--Control_InPort_BitExtract1_16(BITSELECT,204)@8
    Control_InPort_BitExtract1_16_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_16_b <= Control_InPort_BitExtract1_16_in(16 downto 16);

	--Control_Input_WrBk_Mux_Mux1_16(MUX,296)@8
    Control_Input_WrBk_Mux_Mux1_16_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_16: PROCESS (Control_Input_WrBk_Mux_Mux1_16_s, Control_InPort_BitExtract1_16_b, Control_WrBackPath_BitExtract1_16_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_16_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_16_q <= Control_InPort_BitExtract1_16_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_16_q <= Control_WrBackPath_BitExtract1_16_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_16_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_16_q_to_DualMem_16_re_b(DELAY,2756)@8
    ld_Control_Input_WrBk_Mux_Mux1_16_q_to_DualMem_16_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_16_q, xout => ld_Control_Input_WrBk_Mux_Mux1_16_q_to_DualMem_16_re_b_q, clk => clk, aclr => areset );

	--DualMem_16_re(DUALMEM,588)@9
    DualMem_16_re_reset0 <= areset;
    DualMem_16_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_16_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_16_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_16_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_16_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_16_q_to_DualMem_16_re_b_q(0),
        aclr0 => DualMem_16_re_reset0,
        clock0 => clk,
        address_b => DualMem_16_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_16_re_iq,
        q_a => DualMem_16_re_ir,
        address_a => DualMem_16_re_aa,
        data_a => DualMem_16_re_ia
    );
        DualMem_16_re_q <= DualMem_16_re_iq(31 downto 0);
        DualMem_16_re_r <= DualMem_16_re_ir(31 downto 0);

	--TopDataPath_PickAij_Mux_re_msplit_4(MUX,1558)@11
    TopDataPath_PickAij_Mux_re_msplit_4_s <= TopDataPath_PickAij_Mux_re_selLSBs_b;
    TopDataPath_PickAij_Mux_re_msplit_4: PROCESS (TopDataPath_PickAij_Mux_re_msplit_4_s, DualMem_16_re_q, DualMem_17_re_q, DualMem_18_re_q, DualMem_19_re_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_re_msplit_4_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_re_msplit_4_q <= DualMem_16_re_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_re_msplit_4_q <= DualMem_17_re_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_re_msplit_4_q <= DualMem_18_re_q;
                  WHEN "11" => TopDataPath_PickAij_Mux_re_msplit_4_q <= DualMem_19_re_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_re_msplit_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--TopDataPath_PickAij_Mux_re_selMSBs(BITSELECT,1553)@11
    TopDataPath_PickAij_Mux_re_selMSBs_in <= CmdFifo_FIFO4_q;
    TopDataPath_PickAij_Mux_re_selMSBs_b <= TopDataPath_PickAij_Mux_re_selMSBs_in(4 downto 2);

	--TopDataPath_PickAij_Mux_re_mfinal_selLSBs(BITSELECT,1572)@11
    TopDataPath_PickAij_Mux_re_mfinal_selLSBs_in <= TopDataPath_PickAij_Mux_re_selMSBs_b(1 downto 0);
    TopDataPath_PickAij_Mux_re_mfinal_selLSBs_b <= TopDataPath_PickAij_Mux_re_mfinal_selLSBs_in(1 downto 0);

	--TopDataPath_PickAij_Mux_re_mfinal_msplit_1(MUX,1575)@11
    TopDataPath_PickAij_Mux_re_mfinal_msplit_1_s <= TopDataPath_PickAij_Mux_re_mfinal_selLSBs_b;
    TopDataPath_PickAij_Mux_re_mfinal_msplit_1: PROCESS (TopDataPath_PickAij_Mux_re_mfinal_msplit_1_s, TopDataPath_PickAij_Mux_re_msplit_4_q, TopDataPath_PickAij_Mux_re_msplit_5_q, TopDataPath_PickAij_Mux_re_msplit_6_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_re_mfinal_msplit_1_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_re_mfinal_msplit_1_q <= TopDataPath_PickAij_Mux_re_msplit_4_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_re_mfinal_msplit_1_q <= TopDataPath_PickAij_Mux_re_msplit_5_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_re_mfinal_msplit_1_q <= TopDataPath_PickAij_Mux_re_msplit_6_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_re_mfinal_msplit_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_BitExtract1_15(BITSELECT,487)@8
    Control_WrBackPath_BitExtract1_15_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_15_b <= Control_WrBackPath_BitExtract1_15_in(15 downto 15);

	--Control_InPort_BitExtract1_15(BITSELECT,203)@8
    Control_InPort_BitExtract1_15_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_15_b <= Control_InPort_BitExtract1_15_in(15 downto 15);

	--Control_Input_WrBk_Mux_Mux1_15(MUX,295)@8
    Control_Input_WrBk_Mux_Mux1_15_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_15: PROCESS (Control_Input_WrBk_Mux_Mux1_15_s, Control_InPort_BitExtract1_15_b, Control_WrBackPath_BitExtract1_15_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_15_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_15_q <= Control_InPort_BitExtract1_15_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_15_q <= Control_WrBackPath_BitExtract1_15_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_15_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_15_q_to_DualMem_15_re_b(DELAY,2748)@8
    ld_Control_Input_WrBk_Mux_Mux1_15_q_to_DualMem_15_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_15_q, xout => ld_Control_Input_WrBk_Mux_Mux1_15_q_to_DualMem_15_re_b_q, clk => clk, aclr => areset );

	--DualMem_15_re(DUALMEM,586)@9
    DualMem_15_re_reset0 <= areset;
    DualMem_15_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_15_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_15_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_15_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_15_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_15_q_to_DualMem_15_re_b_q(0),
        aclr0 => DualMem_15_re_reset0,
        clock0 => clk,
        address_b => DualMem_15_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_15_re_iq,
        q_a => DualMem_15_re_ir,
        address_a => DualMem_15_re_aa,
        data_a => DualMem_15_re_ia
    );
        DualMem_15_re_q <= DualMem_15_re_iq(31 downto 0);
        DualMem_15_re_r <= DualMem_15_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_14(BITSELECT,486)@8
    Control_WrBackPath_BitExtract1_14_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_14_b <= Control_WrBackPath_BitExtract1_14_in(14 downto 14);

	--Control_InPort_BitExtract1_14(BITSELECT,202)@8
    Control_InPort_BitExtract1_14_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_14_b <= Control_InPort_BitExtract1_14_in(14 downto 14);

	--Control_Input_WrBk_Mux_Mux1_14(MUX,294)@8
    Control_Input_WrBk_Mux_Mux1_14_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_14: PROCESS (Control_Input_WrBk_Mux_Mux1_14_s, Control_InPort_BitExtract1_14_b, Control_WrBackPath_BitExtract1_14_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_14_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_14_q <= Control_InPort_BitExtract1_14_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_14_q <= Control_WrBackPath_BitExtract1_14_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_14_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_14_q_to_DualMem_14_re_b(DELAY,2740)@8
    ld_Control_Input_WrBk_Mux_Mux1_14_q_to_DualMem_14_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_14_q, xout => ld_Control_Input_WrBk_Mux_Mux1_14_q_to_DualMem_14_re_b_q, clk => clk, aclr => areset );

	--DualMem_14_re(DUALMEM,584)@9
    DualMem_14_re_reset0 <= areset;
    DualMem_14_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_14_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_14_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_14_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_14_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_14_q_to_DualMem_14_re_b_q(0),
        aclr0 => DualMem_14_re_reset0,
        clock0 => clk,
        address_b => DualMem_14_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_14_re_iq,
        q_a => DualMem_14_re_ir,
        address_a => DualMem_14_re_aa,
        data_a => DualMem_14_re_ia
    );
        DualMem_14_re_q <= DualMem_14_re_iq(31 downto 0);
        DualMem_14_re_r <= DualMem_14_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_13(BITSELECT,485)@8
    Control_WrBackPath_BitExtract1_13_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_13_b <= Control_WrBackPath_BitExtract1_13_in(13 downto 13);

	--Control_InPort_BitExtract1_13(BITSELECT,201)@8
    Control_InPort_BitExtract1_13_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_13_b <= Control_InPort_BitExtract1_13_in(13 downto 13);

	--Control_Input_WrBk_Mux_Mux1_13(MUX,293)@8
    Control_Input_WrBk_Mux_Mux1_13_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_13: PROCESS (Control_Input_WrBk_Mux_Mux1_13_s, Control_InPort_BitExtract1_13_b, Control_WrBackPath_BitExtract1_13_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_13_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_13_q <= Control_InPort_BitExtract1_13_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_13_q <= Control_WrBackPath_BitExtract1_13_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_13_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_13_q_to_DualMem_13_re_b(DELAY,2732)@8
    ld_Control_Input_WrBk_Mux_Mux1_13_q_to_DualMem_13_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_13_q, xout => ld_Control_Input_WrBk_Mux_Mux1_13_q_to_DualMem_13_re_b_q, clk => clk, aclr => areset );

	--DualMem_13_re(DUALMEM,582)@9
    DualMem_13_re_reset0 <= areset;
    DualMem_13_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_13_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_13_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_13_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_13_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_13_q_to_DualMem_13_re_b_q(0),
        aclr0 => DualMem_13_re_reset0,
        clock0 => clk,
        address_b => DualMem_13_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_13_re_iq,
        q_a => DualMem_13_re_ir,
        address_a => DualMem_13_re_aa,
        data_a => DualMem_13_re_ia
    );
        DualMem_13_re_q <= DualMem_13_re_iq(31 downto 0);
        DualMem_13_re_r <= DualMem_13_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_12(BITSELECT,484)@8
    Control_WrBackPath_BitExtract1_12_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_12_b <= Control_WrBackPath_BitExtract1_12_in(12 downto 12);

	--Control_InPort_BitExtract1_12(BITSELECT,200)@8
    Control_InPort_BitExtract1_12_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_12_b <= Control_InPort_BitExtract1_12_in(12 downto 12);

	--Control_Input_WrBk_Mux_Mux1_12(MUX,292)@8
    Control_Input_WrBk_Mux_Mux1_12_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_12: PROCESS (Control_Input_WrBk_Mux_Mux1_12_s, Control_InPort_BitExtract1_12_b, Control_WrBackPath_BitExtract1_12_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_12_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_12_q <= Control_InPort_BitExtract1_12_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_12_q <= Control_WrBackPath_BitExtract1_12_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_12_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_12_q_to_DualMem_12_re_b(DELAY,2724)@8
    ld_Control_Input_WrBk_Mux_Mux1_12_q_to_DualMem_12_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_12_q, xout => ld_Control_Input_WrBk_Mux_Mux1_12_q_to_DualMem_12_re_b_q, clk => clk, aclr => areset );

	--DualMem_12_re(DUALMEM,580)@9
    DualMem_12_re_reset0 <= areset;
    DualMem_12_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_12_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_12_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_12_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_12_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_12_q_to_DualMem_12_re_b_q(0),
        aclr0 => DualMem_12_re_reset0,
        clock0 => clk,
        address_b => DualMem_12_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_12_re_iq,
        q_a => DualMem_12_re_ir,
        address_a => DualMem_12_re_aa,
        data_a => DualMem_12_re_ia
    );
        DualMem_12_re_q <= DualMem_12_re_iq(31 downto 0);
        DualMem_12_re_r <= DualMem_12_re_ir(31 downto 0);

	--TopDataPath_PickAij_Mux_re_msplit_3(MUX,1557)@11
    TopDataPath_PickAij_Mux_re_msplit_3_s <= TopDataPath_PickAij_Mux_re_selLSBs_b;
    TopDataPath_PickAij_Mux_re_msplit_3: PROCESS (TopDataPath_PickAij_Mux_re_msplit_3_s, DualMem_12_re_q, DualMem_13_re_q, DualMem_14_re_q, DualMem_15_re_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_re_msplit_3_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_re_msplit_3_q <= DualMem_12_re_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_re_msplit_3_q <= DualMem_13_re_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_re_msplit_3_q <= DualMem_14_re_q;
                  WHEN "11" => TopDataPath_PickAij_Mux_re_msplit_3_q <= DualMem_15_re_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_re_msplit_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_BitExtract1_11(BITSELECT,483)@8
    Control_WrBackPath_BitExtract1_11_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_11_b <= Control_WrBackPath_BitExtract1_11_in(11 downto 11);

	--Control_InPort_BitExtract1_11(BITSELECT,199)@8
    Control_InPort_BitExtract1_11_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_11_b <= Control_InPort_BitExtract1_11_in(11 downto 11);

	--Control_Input_WrBk_Mux_Mux1_11(MUX,291)@8
    Control_Input_WrBk_Mux_Mux1_11_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_11: PROCESS (Control_Input_WrBk_Mux_Mux1_11_s, Control_InPort_BitExtract1_11_b, Control_WrBackPath_BitExtract1_11_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_11_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_11_q <= Control_InPort_BitExtract1_11_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_11_q <= Control_WrBackPath_BitExtract1_11_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_11_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_11_q_to_DualMem_11_re_b(DELAY,2716)@8
    ld_Control_Input_WrBk_Mux_Mux1_11_q_to_DualMem_11_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_11_q, xout => ld_Control_Input_WrBk_Mux_Mux1_11_q_to_DualMem_11_re_b_q, clk => clk, aclr => areset );

	--DualMem_11_re(DUALMEM,578)@9
    DualMem_11_re_reset0 <= areset;
    DualMem_11_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_11_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_11_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_11_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_11_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_11_q_to_DualMem_11_re_b_q(0),
        aclr0 => DualMem_11_re_reset0,
        clock0 => clk,
        address_b => DualMem_11_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_11_re_iq,
        q_a => DualMem_11_re_ir,
        address_a => DualMem_11_re_aa,
        data_a => DualMem_11_re_ia
    );
        DualMem_11_re_q <= DualMem_11_re_iq(31 downto 0);
        DualMem_11_re_r <= DualMem_11_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_10(BITSELECT,482)@8
    Control_WrBackPath_BitExtract1_10_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_10_b <= Control_WrBackPath_BitExtract1_10_in(10 downto 10);

	--Control_InPort_BitExtract1_10(BITSELECT,198)@8
    Control_InPort_BitExtract1_10_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_10_b <= Control_InPort_BitExtract1_10_in(10 downto 10);

	--Control_Input_WrBk_Mux_Mux1_10(MUX,290)@8
    Control_Input_WrBk_Mux_Mux1_10_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_10: PROCESS (Control_Input_WrBk_Mux_Mux1_10_s, Control_InPort_BitExtract1_10_b, Control_WrBackPath_BitExtract1_10_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_10_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_10_q <= Control_InPort_BitExtract1_10_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_10_q <= Control_WrBackPath_BitExtract1_10_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_10_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_10_q_to_DualMem_10_re_b(DELAY,2708)@8
    ld_Control_Input_WrBk_Mux_Mux1_10_q_to_DualMem_10_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_10_q, xout => ld_Control_Input_WrBk_Mux_Mux1_10_q_to_DualMem_10_re_b_q, clk => clk, aclr => areset );

	--DualMem_10_re(DUALMEM,576)@9
    DualMem_10_re_reset0 <= areset;
    DualMem_10_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_10_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_10_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_10_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_10_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_10_q_to_DualMem_10_re_b_q(0),
        aclr0 => DualMem_10_re_reset0,
        clock0 => clk,
        address_b => DualMem_10_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_10_re_iq,
        q_a => DualMem_10_re_ir,
        address_a => DualMem_10_re_aa,
        data_a => DualMem_10_re_ia
    );
        DualMem_10_re_q <= DualMem_10_re_iq(31 downto 0);
        DualMem_10_re_r <= DualMem_10_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_9(BITSELECT,481)@8
    Control_WrBackPath_BitExtract1_9_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_9_b <= Control_WrBackPath_BitExtract1_9_in(9 downto 9);

	--Control_InPort_BitExtract1_9(BITSELECT,197)@8
    Control_InPort_BitExtract1_9_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_9_b <= Control_InPort_BitExtract1_9_in(9 downto 9);

	--Control_Input_WrBk_Mux_Mux1_9(MUX,289)@8
    Control_Input_WrBk_Mux_Mux1_9_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_9: PROCESS (Control_Input_WrBk_Mux_Mux1_9_s, Control_InPort_BitExtract1_9_b, Control_WrBackPath_BitExtract1_9_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_9_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_9_q <= Control_InPort_BitExtract1_9_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_9_q <= Control_WrBackPath_BitExtract1_9_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_9_q_to_DualMem_9_re_b(DELAY,2700)@8
    ld_Control_Input_WrBk_Mux_Mux1_9_q_to_DualMem_9_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_9_q, xout => ld_Control_Input_WrBk_Mux_Mux1_9_q_to_DualMem_9_re_b_q, clk => clk, aclr => areset );

	--DualMem_9_re(DUALMEM,574)@9
    DualMem_9_re_reset0 <= areset;
    DualMem_9_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_9_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_9_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_9_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_9_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_9_q_to_DualMem_9_re_b_q(0),
        aclr0 => DualMem_9_re_reset0,
        clock0 => clk,
        address_b => DualMem_9_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_9_re_iq,
        q_a => DualMem_9_re_ir,
        address_a => DualMem_9_re_aa,
        data_a => DualMem_9_re_ia
    );
        DualMem_9_re_q <= DualMem_9_re_iq(31 downto 0);
        DualMem_9_re_r <= DualMem_9_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_8(BITSELECT,480)@8
    Control_WrBackPath_BitExtract1_8_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_8_b <= Control_WrBackPath_BitExtract1_8_in(8 downto 8);

	--Control_InPort_BitExtract1_8(BITSELECT,196)@8
    Control_InPort_BitExtract1_8_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_8_b <= Control_InPort_BitExtract1_8_in(8 downto 8);

	--Control_Input_WrBk_Mux_Mux1_8(MUX,288)@8
    Control_Input_WrBk_Mux_Mux1_8_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_8: PROCESS (Control_Input_WrBk_Mux_Mux1_8_s, Control_InPort_BitExtract1_8_b, Control_WrBackPath_BitExtract1_8_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_8_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_8_q <= Control_InPort_BitExtract1_8_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_8_q <= Control_WrBackPath_BitExtract1_8_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_8_q_to_DualMem_8_re_b(DELAY,2692)@8
    ld_Control_Input_WrBk_Mux_Mux1_8_q_to_DualMem_8_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_8_q, xout => ld_Control_Input_WrBk_Mux_Mux1_8_q_to_DualMem_8_re_b_q, clk => clk, aclr => areset );

	--DualMem_8_re(DUALMEM,572)@9
    DualMem_8_re_reset0 <= areset;
    DualMem_8_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_8_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_8_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_8_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_8_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_8_q_to_DualMem_8_re_b_q(0),
        aclr0 => DualMem_8_re_reset0,
        clock0 => clk,
        address_b => DualMem_8_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_8_re_iq,
        q_a => DualMem_8_re_ir,
        address_a => DualMem_8_re_aa,
        data_a => DualMem_8_re_ia
    );
        DualMem_8_re_q <= DualMem_8_re_iq(31 downto 0);
        DualMem_8_re_r <= DualMem_8_re_ir(31 downto 0);

	--TopDataPath_PickAij_Mux_re_msplit_2(MUX,1556)@11
    TopDataPath_PickAij_Mux_re_msplit_2_s <= TopDataPath_PickAij_Mux_re_selLSBs_b;
    TopDataPath_PickAij_Mux_re_msplit_2: PROCESS (TopDataPath_PickAij_Mux_re_msplit_2_s, DualMem_8_re_q, DualMem_9_re_q, DualMem_10_re_q, DualMem_11_re_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_re_msplit_2_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_re_msplit_2_q <= DualMem_8_re_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_re_msplit_2_q <= DualMem_9_re_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_re_msplit_2_q <= DualMem_10_re_q;
                  WHEN "11" => TopDataPath_PickAij_Mux_re_msplit_2_q <= DualMem_11_re_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_re_msplit_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_BitExtract1_7(BITSELECT,479)@8
    Control_WrBackPath_BitExtract1_7_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_7_b <= Control_WrBackPath_BitExtract1_7_in(7 downto 7);

	--Control_InPort_BitExtract1_7(BITSELECT,195)@8
    Control_InPort_BitExtract1_7_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_7_b <= Control_InPort_BitExtract1_7_in(7 downto 7);

	--Control_Input_WrBk_Mux_Mux1_7(MUX,287)@8
    Control_Input_WrBk_Mux_Mux1_7_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_7: PROCESS (Control_Input_WrBk_Mux_Mux1_7_s, Control_InPort_BitExtract1_7_b, Control_WrBackPath_BitExtract1_7_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_7_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_7_q <= Control_InPort_BitExtract1_7_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_7_q <= Control_WrBackPath_BitExtract1_7_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_7_q_to_DualMem_7_re_b(DELAY,2684)@8
    ld_Control_Input_WrBk_Mux_Mux1_7_q_to_DualMem_7_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_7_q, xout => ld_Control_Input_WrBk_Mux_Mux1_7_q_to_DualMem_7_re_b_q, clk => clk, aclr => areset );

	--DualMem_7_re(DUALMEM,570)@9
    DualMem_7_re_reset0 <= areset;
    DualMem_7_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_7_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_7_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_7_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_7_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_7_q_to_DualMem_7_re_b_q(0),
        aclr0 => DualMem_7_re_reset0,
        clock0 => clk,
        address_b => DualMem_7_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_7_re_iq,
        q_a => DualMem_7_re_ir,
        address_a => DualMem_7_re_aa,
        data_a => DualMem_7_re_ia
    );
        DualMem_7_re_q <= DualMem_7_re_iq(31 downto 0);
        DualMem_7_re_r <= DualMem_7_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_6(BITSELECT,478)@8
    Control_WrBackPath_BitExtract1_6_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_6_b <= Control_WrBackPath_BitExtract1_6_in(6 downto 6);

	--Control_InPort_BitExtract1_6(BITSELECT,194)@8
    Control_InPort_BitExtract1_6_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_6_b <= Control_InPort_BitExtract1_6_in(6 downto 6);

	--Control_Input_WrBk_Mux_Mux1_6(MUX,286)@8
    Control_Input_WrBk_Mux_Mux1_6_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_6: PROCESS (Control_Input_WrBk_Mux_Mux1_6_s, Control_InPort_BitExtract1_6_b, Control_WrBackPath_BitExtract1_6_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_6_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_6_q <= Control_InPort_BitExtract1_6_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_6_q <= Control_WrBackPath_BitExtract1_6_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_6_q_to_DualMem_6_re_b(DELAY,2676)@8
    ld_Control_Input_WrBk_Mux_Mux1_6_q_to_DualMem_6_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_6_q, xout => ld_Control_Input_WrBk_Mux_Mux1_6_q_to_DualMem_6_re_b_q, clk => clk, aclr => areset );

	--DualMem_6_re(DUALMEM,568)@9
    DualMem_6_re_reset0 <= areset;
    DualMem_6_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_6_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_6_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_6_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_6_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_6_q_to_DualMem_6_re_b_q(0),
        aclr0 => DualMem_6_re_reset0,
        clock0 => clk,
        address_b => DualMem_6_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_6_re_iq,
        q_a => DualMem_6_re_ir,
        address_a => DualMem_6_re_aa,
        data_a => DualMem_6_re_ia
    );
        DualMem_6_re_q <= DualMem_6_re_iq(31 downto 0);
        DualMem_6_re_r <= DualMem_6_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_5(BITSELECT,477)@8
    Control_WrBackPath_BitExtract1_5_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_5_b <= Control_WrBackPath_BitExtract1_5_in(5 downto 5);

	--Control_InPort_BitExtract1_5(BITSELECT,193)@8
    Control_InPort_BitExtract1_5_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_5_b <= Control_InPort_BitExtract1_5_in(5 downto 5);

	--Control_Input_WrBk_Mux_Mux1_5(MUX,285)@8
    Control_Input_WrBk_Mux_Mux1_5_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_5: PROCESS (Control_Input_WrBk_Mux_Mux1_5_s, Control_InPort_BitExtract1_5_b, Control_WrBackPath_BitExtract1_5_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_5_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_5_q <= Control_InPort_BitExtract1_5_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_5_q <= Control_WrBackPath_BitExtract1_5_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_5_q_to_DualMem_5_re_b(DELAY,2668)@8
    ld_Control_Input_WrBk_Mux_Mux1_5_q_to_DualMem_5_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_5_q, xout => ld_Control_Input_WrBk_Mux_Mux1_5_q_to_DualMem_5_re_b_q, clk => clk, aclr => areset );

	--DualMem_5_re(DUALMEM,566)@9
    DualMem_5_re_reset0 <= areset;
    DualMem_5_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_5_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_5_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_5_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_5_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_5_q_to_DualMem_5_re_b_q(0),
        aclr0 => DualMem_5_re_reset0,
        clock0 => clk,
        address_b => DualMem_5_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_5_re_iq,
        q_a => DualMem_5_re_ir,
        address_a => DualMem_5_re_aa,
        data_a => DualMem_5_re_ia
    );
        DualMem_5_re_q <= DualMem_5_re_iq(31 downto 0);
        DualMem_5_re_r <= DualMem_5_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_4(BITSELECT,476)@8
    Control_WrBackPath_BitExtract1_4_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_4_b <= Control_WrBackPath_BitExtract1_4_in(4 downto 4);

	--Control_InPort_BitExtract1_4(BITSELECT,192)@8
    Control_InPort_BitExtract1_4_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_4_b <= Control_InPort_BitExtract1_4_in(4 downto 4);

	--Control_Input_WrBk_Mux_Mux1_4(MUX,284)@8
    Control_Input_WrBk_Mux_Mux1_4_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_4: PROCESS (Control_Input_WrBk_Mux_Mux1_4_s, Control_InPort_BitExtract1_4_b, Control_WrBackPath_BitExtract1_4_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_4_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_4_q <= Control_InPort_BitExtract1_4_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_4_q <= Control_WrBackPath_BitExtract1_4_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_4_q_to_DualMem_4_re_b(DELAY,2660)@8
    ld_Control_Input_WrBk_Mux_Mux1_4_q_to_DualMem_4_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_4_q, xout => ld_Control_Input_WrBk_Mux_Mux1_4_q_to_DualMem_4_re_b_q, clk => clk, aclr => areset );

	--DualMem_4_re(DUALMEM,564)@9
    DualMem_4_re_reset0 <= areset;
    DualMem_4_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_4_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_4_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_4_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_4_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_4_q_to_DualMem_4_re_b_q(0),
        aclr0 => DualMem_4_re_reset0,
        clock0 => clk,
        address_b => DualMem_4_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_4_re_iq,
        q_a => DualMem_4_re_ir,
        address_a => DualMem_4_re_aa,
        data_a => DualMem_4_re_ia
    );
        DualMem_4_re_q <= DualMem_4_re_iq(31 downto 0);
        DualMem_4_re_r <= DualMem_4_re_ir(31 downto 0);

	--TopDataPath_PickAij_Mux_re_msplit_1(MUX,1555)@11
    TopDataPath_PickAij_Mux_re_msplit_1_s <= TopDataPath_PickAij_Mux_re_selLSBs_b;
    TopDataPath_PickAij_Mux_re_msplit_1: PROCESS (TopDataPath_PickAij_Mux_re_msplit_1_s, DualMem_4_re_q, DualMem_5_re_q, DualMem_6_re_q, DualMem_7_re_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_re_msplit_1_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_re_msplit_1_q <= DualMem_4_re_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_re_msplit_1_q <= DualMem_5_re_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_re_msplit_1_q <= DualMem_6_re_q;
                  WHEN "11" => TopDataPath_PickAij_Mux_re_msplit_1_q <= DualMem_7_re_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_re_msplit_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_BitExtract1_3(BITSELECT,475)@8
    Control_WrBackPath_BitExtract1_3_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_3_b <= Control_WrBackPath_BitExtract1_3_in(3 downto 3);

	--Control_InPort_BitExtract1_3(BITSELECT,191)@8
    Control_InPort_BitExtract1_3_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_3_b <= Control_InPort_BitExtract1_3_in(3 downto 3);

	--Control_Input_WrBk_Mux_Mux1_3(MUX,283)@8
    Control_Input_WrBk_Mux_Mux1_3_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_3: PROCESS (Control_Input_WrBk_Mux_Mux1_3_s, Control_InPort_BitExtract1_3_b, Control_WrBackPath_BitExtract1_3_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_3_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_3_q <= Control_InPort_BitExtract1_3_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_3_q <= Control_WrBackPath_BitExtract1_3_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_3_q_to_DualMem_3_re_b(DELAY,2652)@8
    ld_Control_Input_WrBk_Mux_Mux1_3_q_to_DualMem_3_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_3_q, xout => ld_Control_Input_WrBk_Mux_Mux1_3_q_to_DualMem_3_re_b_q, clk => clk, aclr => areset );

	--DualMem_3_re(DUALMEM,562)@9
    DualMem_3_re_reset0 <= areset;
    DualMem_3_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_3_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_3_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_3_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_3_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_3_q_to_DualMem_3_re_b_q(0),
        aclr0 => DualMem_3_re_reset0,
        clock0 => clk,
        address_b => DualMem_3_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_3_re_iq,
        q_a => DualMem_3_re_ir,
        address_a => DualMem_3_re_aa,
        data_a => DualMem_3_re_ia
    );
        DualMem_3_re_q <= DualMem_3_re_iq(31 downto 0);
        DualMem_3_re_r <= DualMem_3_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_2(BITSELECT,474)@8
    Control_WrBackPath_BitExtract1_2_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_2_b <= Control_WrBackPath_BitExtract1_2_in(2 downto 2);

	--Control_InPort_BitExtract1_2(BITSELECT,190)@8
    Control_InPort_BitExtract1_2_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_2_b <= Control_InPort_BitExtract1_2_in(2 downto 2);

	--Control_Input_WrBk_Mux_Mux1_2(MUX,282)@8
    Control_Input_WrBk_Mux_Mux1_2_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_2: PROCESS (Control_Input_WrBk_Mux_Mux1_2_s, Control_InPort_BitExtract1_2_b, Control_WrBackPath_BitExtract1_2_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_2_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_2_q <= Control_InPort_BitExtract1_2_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_2_q <= Control_WrBackPath_BitExtract1_2_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_2_q_to_DualMem_2_re_b(DELAY,2644)@8
    ld_Control_Input_WrBk_Mux_Mux1_2_q_to_DualMem_2_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_2_q, xout => ld_Control_Input_WrBk_Mux_Mux1_2_q_to_DualMem_2_re_b_q, clk => clk, aclr => areset );

	--DualMem_2_re(DUALMEM,560)@9
    DualMem_2_re_reset0 <= areset;
    DualMem_2_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_2_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_2_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_2_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_2_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_2_q_to_DualMem_2_re_b_q(0),
        aclr0 => DualMem_2_re_reset0,
        clock0 => clk,
        address_b => DualMem_2_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_2_re_iq,
        q_a => DualMem_2_re_ir,
        address_a => DualMem_2_re_aa,
        data_a => DualMem_2_re_ia
    );
        DualMem_2_re_q <= DualMem_2_re_iq(31 downto 0);
        DualMem_2_re_r <= DualMem_2_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_1(BITSELECT,473)@8
    Control_WrBackPath_BitExtract1_1_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_1_b <= Control_WrBackPath_BitExtract1_1_in(1 downto 1);

	--Control_InPort_BitExtract1_1(BITSELECT,189)@8
    Control_InPort_BitExtract1_1_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_1_b <= Control_InPort_BitExtract1_1_in(1 downto 1);

	--Control_Input_WrBk_Mux_Mux1_1(MUX,281)@8
    Control_Input_WrBk_Mux_Mux1_1_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_1: PROCESS (Control_Input_WrBk_Mux_Mux1_1_s, Control_InPort_BitExtract1_1_b, Control_WrBackPath_BitExtract1_1_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_1_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_1_q <= Control_InPort_BitExtract1_1_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_1_q <= Control_WrBackPath_BitExtract1_1_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_1_q_to_DualMem_1_re_b(DELAY,2636)@8
    ld_Control_Input_WrBk_Mux_Mux1_1_q_to_DualMem_1_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_1_q, xout => ld_Control_Input_WrBk_Mux_Mux1_1_q_to_DualMem_1_re_b_q, clk => clk, aclr => areset );

	--DualMem_1_re(DUALMEM,558)@9
    DualMem_1_re_reset0 <= areset;
    DualMem_1_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_1_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_1_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_1_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_1_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_1_q_to_DualMem_1_re_b_q(0),
        aclr0 => DualMem_1_re_reset0,
        clock0 => clk,
        address_b => DualMem_1_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_1_re_iq,
        q_a => DualMem_1_re_ir,
        address_a => DualMem_1_re_aa,
        data_a => DualMem_1_re_ia
    );
        DualMem_1_re_q <= DualMem_1_re_iq(31 downto 0);
        DualMem_1_re_r <= DualMem_1_re_ir(31 downto 0);

	--Control_WrBackPath_BitExtract1_0(BITSELECT,472)@8
    Control_WrBackPath_BitExtract1_0_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_0_b <= Control_WrBackPath_BitExtract1_0_in(0 downto 0);

	--Control_InPort_BitExtract1_0(BITSELECT,188)@8
    Control_InPort_BitExtract1_0_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_0_b <= Control_InPort_BitExtract1_0_in(0 downto 0);

	--Control_Input_WrBk_Mux_Mux1_0(MUX,280)@8
    Control_Input_WrBk_Mux_Mux1_0_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_0: PROCESS (Control_Input_WrBk_Mux_Mux1_0_s, Control_InPort_BitExtract1_0_b, Control_WrBackPath_BitExtract1_0_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_0_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_0_q <= Control_InPort_BitExtract1_0_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_0_q <= Control_WrBackPath_BitExtract1_0_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_0_q_to_DualMem_0_re_b(DELAY,2628)@8
    ld_Control_Input_WrBk_Mux_Mux1_0_q_to_DualMem_0_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_0_q, xout => ld_Control_Input_WrBk_Mux_Mux1_0_q_to_DualMem_0_re_b_q, clk => clk, aclr => areset );

	--DualMem_0_re(DUALMEM,556)@9
    DualMem_0_re_reset0 <= areset;
    DualMem_0_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_0_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_0_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_0_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_0_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_0_q_to_DualMem_0_re_b_q(0),
        aclr0 => DualMem_0_re_reset0,
        clock0 => clk,
        address_b => DualMem_0_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_0_re_iq,
        q_a => DualMem_0_re_ir,
        address_a => DualMem_0_re_aa,
        data_a => DualMem_0_re_ia
    );
        DualMem_0_re_q <= DualMem_0_re_iq(31 downto 0);
        DualMem_0_re_r <= DualMem_0_re_ir(31 downto 0);

	--TopDataPath_PickAij_Mux_re_msplit_0(MUX,1554)@11
    TopDataPath_PickAij_Mux_re_msplit_0_s <= TopDataPath_PickAij_Mux_re_selLSBs_b;
    TopDataPath_PickAij_Mux_re_msplit_0: PROCESS (TopDataPath_PickAij_Mux_re_msplit_0_s, DualMem_0_re_q, DualMem_1_re_q, DualMem_2_re_q, DualMem_3_re_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_re_msplit_0_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_re_msplit_0_q <= DualMem_0_re_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_re_msplit_0_q <= DualMem_1_re_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_re_msplit_0_q <= DualMem_2_re_q;
                  WHEN "11" => TopDataPath_PickAij_Mux_re_msplit_0_q <= DualMem_3_re_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_re_msplit_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--TopDataPath_PickAij_Mux_re_mfinal_msplit_0(MUX,1574)@11
    TopDataPath_PickAij_Mux_re_mfinal_msplit_0_s <= TopDataPath_PickAij_Mux_re_mfinal_selLSBs_b;
    TopDataPath_PickAij_Mux_re_mfinal_msplit_0: PROCESS (TopDataPath_PickAij_Mux_re_mfinal_msplit_0_s, TopDataPath_PickAij_Mux_re_msplit_0_q, TopDataPath_PickAij_Mux_re_msplit_1_q, TopDataPath_PickAij_Mux_re_msplit_2_q, TopDataPath_PickAij_Mux_re_msplit_3_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_re_mfinal_msplit_0_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_re_mfinal_msplit_0_q <= TopDataPath_PickAij_Mux_re_msplit_0_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_re_mfinal_msplit_0_q <= TopDataPath_PickAij_Mux_re_msplit_1_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_re_mfinal_msplit_0_q <= TopDataPath_PickAij_Mux_re_msplit_2_q;
                  WHEN "11" => TopDataPath_PickAij_Mux_re_mfinal_msplit_0_q <= TopDataPath_PickAij_Mux_re_msplit_3_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_re_mfinal_msplit_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--TopDataPath_PickAij_Mux_re_mfinal_selMSBs(BITSELECT,1573)@11
    TopDataPath_PickAij_Mux_re_mfinal_selMSBs_in <= TopDataPath_PickAij_Mux_re_selMSBs_b;
    TopDataPath_PickAij_Mux_re_mfinal_selMSBs_b <= TopDataPath_PickAij_Mux_re_mfinal_selMSBs_in(2 downto 2);

	--TopDataPath_PickAij_Mux_re_mfinal_mfinal(MUX,1576)@11
    TopDataPath_PickAij_Mux_re_mfinal_mfinal_s <= TopDataPath_PickAij_Mux_re_mfinal_selMSBs_b;
    TopDataPath_PickAij_Mux_re_mfinal_mfinal: PROCESS (TopDataPath_PickAij_Mux_re_mfinal_mfinal_s, TopDataPath_PickAij_Mux_re_mfinal_msplit_0_q, TopDataPath_PickAij_Mux_re_mfinal_msplit_1_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_re_mfinal_mfinal_s IS
                  WHEN "0" => TopDataPath_PickAij_Mux_re_mfinal_mfinal_q <= TopDataPath_PickAij_Mux_re_mfinal_msplit_0_q;
                  WHEN "1" => TopDataPath_PickAij_Mux_re_mfinal_mfinal_q <= TopDataPath_PickAij_Mux_re_mfinal_msplit_1_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_re_mfinal_mfinal_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_inputreg(DELAY,4082)
    ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_inputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => TopDataPath_PickAij_Mux_re_mfinal_mfinal_q, xout => ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_inputreg_q, clk => clk, aclr => areset );

	--ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem(DUALMEM,4083)
    ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_reset0 <= areset;
    ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_ia <= ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_inputreg_q;
    ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_aa <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_wrreg_q;
    ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_ab <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_q;
    ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 6,
        numwords_a => 40,
        width_b => 32,
        widthad_b => 6,
        numwords_b => 40,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_iq,
        address_a => ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_aa,
        data_a => ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_ia
    );
        ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_q <= ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_iq(31 downto 0);

	--TopDataPath_SyncFifo_FIFO3_re(FIFO,1037)@53
    TopDataPath_SyncFifo_FIFO3_re_reset <= areset;

    TopDataPath_SyncFifo_FIFO3_re_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 30,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 32,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => TopDataPath_FP_Acc_Or_q(0),
      aclr => TopDataPath_SyncFifo_FIFO3_re_reset,
      clock => clk,
      wrreq => TopDataPath_And_q(0),
      data => ld_TopDataPath_PickAij_Mux_re_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_re_d_replace_mem_q,
      almost_full => TopDataPath_SyncFifo_FIFO3_re_f(0),
      almost_empty => TopDataPath_SyncFifo_FIFO3_re_t(0),
      empty => TopDataPath_SyncFifo_FIFO3_re_empty(0),
      q => TopDataPath_SyncFifo_FIFO3_re_q
    );
    TopDataPath_SyncFifo_FIFO3_re_v <= not TopDataPath_SyncFifo_FIFO3_re_empty;
    TopDataPath_SyncFifo_FIFO3_re_e <= not TopDataPath_SyncFifo_FIFO3_re_t;

	--ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_wrreg(REG,3981)
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_wrreg_q <= "000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_wrreg_q <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt(COUNTER,3980)
    -- every=1, low=0, high=6, step=1, init=1
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_i = 5 THEN
                  ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_eq = '1') THEN
                    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_i <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_i - 6;
                ELSE
                    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_i <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_i,3));


	--ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem(DUALMEM,4184)
    ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_ia <= TopDataPath_SyncFifo_FIFO3_re_q;
    ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_aa <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_wrreg_q;
    ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_ab <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_q;
    ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_ia
    );
        ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_q <= ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--TopDataPath_L_top_R_sub_f_0_cast(FLOATCAST,1292)@61
    TopDataPath_L_top_R_sub_f_0_cast_reset <= areset;
    TopDataPath_L_top_R_sub_f_0_cast_a <= ld_TopDataPath_SyncFifo_FIFO3_re_q_to_TopDataPath_L_top_R_sub_f_0_cast_a_replace_mem_q;
    TopDataPath_L_top_R_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_L_top_R_sub_f_0_cast_reset,
    		dataa	 => TopDataPath_L_top_R_sub_f_0_cast_a,
    		result	 => TopDataPath_L_top_R_sub_f_0_cast_q
    	);
    -- synopsys translate off
    TopDataPath_L_top_R_sub_f_0_cast_q_real <= sInternal_2_real(TopDataPath_L_top_R_sub_f_0_cast_q);
    -- synopsys translate on

	--TopDataPath_L_top_R_sub_f(FLOATADDSUB,1252)@63
    TopDataPath_L_top_R_sub_f_reset <= areset;
    TopDataPath_L_top_R_sub_f_add_sub	 <= not GND_q;
    TopDataPath_L_top_R_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => TopDataPath_L_top_R_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_L_top_R_sub_f_reset,
    	dataa	 => TopDataPath_L_top_R_sub_f_0_cast_q,
    	datab	 => TopDataPath_FP_Acc_Acc_R_add_f_q,
    	result	 => TopDataPath_L_top_R_sub_f_q
   	);
    TopDataPath_L_top_R_sub_f_p <= not TopDataPath_L_top_R_sub_f_q(41 downto 41);
    TopDataPath_L_top_R_sub_f_n <= TopDataPath_L_top_R_sub_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_L_top_R_sub_f_a_real <= sInternal_2_real(TopDataPath_L_top_R_sub_f_0_cast_q);
    TopDataPath_L_top_R_sub_f_b_real <= sInternal_2_real(TopDataPath_FP_Acc_Acc_R_add_f_q);
    TopDataPath_L_top_R_sub_f_q_real <= sInternal_2_real(TopDataPath_L_top_R_sub_f_q);
    -- synopsys translate on

	--ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem(DUALMEM,4164)
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_reset0 <= areset;
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_ia <= TopDataPath_L_top_R_sub_f_q;
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_aa <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_wrreg_q;
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_ab <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_q;
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 5,
        numwords_a => 25,
        width_b => 45,
        widthad_b => 5,
        numwords_b => 25,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_iq,
        address_a => ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_aa,
        data_a => ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_ia
    );
        ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_q <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_iq(44 downto 0);

	--BottomDataPath_L_ij_a_x_bR_f_1_cast(FLOATCAST,1290)@94
    BottomDataPath_L_ij_a_x_bR_f_1_cast_reset <= areset;
    BottomDataPath_L_ij_a_x_bR_f_1_cast_a <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_mem_q;
    BottomDataPath_L_ij_a_x_bR_f_1_cast_inst : cast_sInternal_2_sNorm
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => BottomDataPath_L_ij_a_x_bR_f_1_cast_reset,
    		dataa	 => BottomDataPath_L_ij_a_x_bR_f_1_cast_a,
    		result	 => BottomDataPath_L_ij_a_x_bR_f_1_cast_q
    	);
    -- synopsys translate off
    BottomDataPath_L_ij_a_x_bR_f_1_cast_q_real <= sNorm_2_real(BottomDataPath_L_ij_a_x_bR_f_1_cast_q);
    -- synopsys translate on

	--BottomDataPath_L_ij_a_x_bR_f(FLOATMULT,1048)@98
    BottomDataPath_L_ij_a_x_bR_f_reset <= areset;
    BottomDataPath_L_ij_a_x_bR_f_inst : fp_mult_sNorm_2_sInternal
        GENERIC MAP ( m_family => "Stratix IV")
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => BottomDataPath_L_ij_a_x_bR_f_reset,
    		dataa	 => BottomDataPath_L_ij_a_x_bR_f_0_cast_q,
    		datab	 => BottomDataPath_L_ij_a_x_bR_f_1_cast_q,
    		result	 => BottomDataPath_L_ij_a_x_bR_f_q
    	);
    -- synopsys translate off
    BottomDataPath_L_ij_a_x_bR_f_a_real <= sNorm_2_real(BottomDataPath_L_ij_a_x_bR_f_0_cast_q);
    BottomDataPath_L_ij_a_x_bR_f_b_real <= sNorm_2_real(BottomDataPath_L_ij_a_x_bR_f_1_cast_q);
    BottomDataPath_L_ij_a_x_bR_f_q_real <= sInternal_2_real(BottomDataPath_L_ij_a_x_bR_f_q);
    -- synopsys translate on

	--Control_Input_WrBk_Mux_Mux3_re_2_cast(FLOATCAST,1259)@0
    Control_Input_WrBk_Mux_Mux3_re_2_cast_reset <= areset;
    Control_Input_WrBk_Mux_Mux3_re_2_cast_a <= Control_InPort_FIFO2_re_q;
    Control_Input_WrBk_Mux_Mux3_re_2_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Control_Input_WrBk_Mux_Mux3_re_2_cast_reset,
    		dataa	 => Control_Input_WrBk_Mux_Mux3_re_2_cast_a,
    		result	 => Control_Input_WrBk_Mux_Mux3_re_2_cast_q
    	);
    -- synopsys translate off
    Control_Input_WrBk_Mux_Mux3_re_2_cast_q_real <= sInternal_2_real(Control_Input_WrBk_Mux_Mux3_re_2_cast_q);
    -- synopsys translate on

	--Control_Input_WrBk_Mux_Mux3_re(MUX,306)@2
    Control_Input_WrBk_Mux_Mux3_re_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux3_re_b_q;
    Control_Input_WrBk_Mux_Mux3_re: PROCESS (Control_Input_WrBk_Mux_Mux3_re_s, Control_Input_WrBk_Mux_Mux3_re_2_cast_q, BottomDataPath_L_ij_a_x_bR_f_q)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux3_re_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux3_re_q <= Control_Input_WrBk_Mux_Mux3_re_2_cast_q;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux3_re_q <= BottomDataPath_L_ij_a_x_bR_f_q;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux3_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--DualMem_0_re_3_cast(FLOATCAST,1261)@2
    DualMem_0_re_3_cast_reset <= areset;
    DualMem_0_re_3_cast_a <= Control_Input_WrBk_Mux_Mux3_re_q;
    DualMem_0_re_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DualMem_0_re_3_cast_reset,
    		dataa	 => DualMem_0_re_3_cast_a,
    		result	 => DualMem_0_re_3_cast_q
    	);
    -- synopsys translate off
    DualMem_0_re_3_cast_q_real <= sIEEE_2_real(DualMem_0_re_3_cast_q);
    -- synopsys translate on

	--DualMem_24_re(DUALMEM,604)@9
    DualMem_24_re_reset0 <= areset;
    DualMem_24_re_ia <= DualMem_0_re_3_cast_q;
    DualMem_24_re_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_24_re_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_24_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_24_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_24_q_to_DualMem_24_re_b_q(0),
        aclr0 => DualMem_24_re_reset0,
        clock0 => clk,
        address_b => DualMem_24_re_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_24_re_iq,
        q_a => DualMem_24_re_ir,
        address_a => DualMem_24_re_aa,
        data_a => DualMem_24_re_ia
    );
        DualMem_24_re_q <= DualMem_24_re_iq(31 downto 0);
        DualMem_24_re_r <= DualMem_24_re_ir(31 downto 0);

	--ld_DualMem_24_re_q_to_TopDataPath_ConjMult1_Multri_24_f_a(DELAY,3295)@11
    ld_DualMem_24_re_q_to_TopDataPath_ConjMult1_Multri_24_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_24_re_q, xout => ld_DualMem_24_re_q_to_TopDataPath_ConjMult1_Multri_24_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_24_f(FLOATMULT,1174)@13
    TopDataPath_ConjMult1_Multri_24_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_24_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_24_f_reset,
    		dataa	 => ld_DualMem_24_re_q_to_TopDataPath_ConjMult1_Multri_24_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_24_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_24_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_24_f_a_real <= sIEEE_2_real(ld_DualMem_24_re_q_to_TopDataPath_ConjMult1_Multri_24_f_a_q);
    TopDataPath_ConjMult1_Multri_24_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_24_im_r);
    TopDataPath_ConjMult1_Multri_24_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_24_f_q);
    -- synopsys translate on

	--CmdFifo_BitExtract_0(BITSELECT,44)@9
    CmdFifo_BitExtract_0_in <= CmdFifo_FIFO1_q;
    CmdFifo_BitExtract_0_b <= CmdFifo_BitExtract_0_in(0 downto 0);

	--ld_CmdFifo_BitExtract_0_b_to_CmdFifo_And4_b(DELAY,1744)@9
    ld_CmdFifo_BitExtract_0_b_to_CmdFifo_And4_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => CmdFifo_BitExtract_0_b, xout => ld_CmdFifo_BitExtract_0_b_to_CmdFifo_And4_b_q, clk => clk, aclr => areset );

	--ld_CmdFifo_Or_q_to_CmdFifo_And4_a(DELAY,1743)@9
    ld_CmdFifo_Or_q_to_CmdFifo_And4_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => CmdFifo_Or_q, xout => ld_CmdFifo_Or_q_to_CmdFifo_And4_a_q, clk => clk, aclr => areset );

	--CmdFifo_And4(LOGICAL,37)@10
    CmdFifo_And4_a <= ld_CmdFifo_Or_q_to_CmdFifo_And4_a_q;
    CmdFifo_And4_b <= ld_CmdFifo_BitExtract_0_b_to_CmdFifo_And4_b_q;
    CmdFifo_And4_q <= CmdFifo_And4_a and CmdFifo_And4_b;

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_24_re_1(REG,1662)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_24_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_24_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_24_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_24_re(DUALMEM,680)@11
    TopDataPath_CircularMem_DualMem_24_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_24_re_ia <= DualMem_24_re_q;
    TopDataPath_CircularMem_DualMem_24_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_24_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_24_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_24_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_24_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_24_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_24_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_24_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_24_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_24_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_24_re_ia
    );
        TopDataPath_CircularMem_DualMem_24_re_q <= TopDataPath_CircularMem_DualMem_24_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_24_re_r <= TopDataPath_CircularMem_DualMem_24_re_ir(31 downto 0);

	--TopDataPath_ConjMult1_Multir_24_f(FLOATMULT,1149)@13
    TopDataPath_ConjMult1_Multir_24_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_24_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_24_f_reset,
    		dataa	 => ld_DualMem_24_im_q_to_TopDataPath_ConjMult1_Multii_24_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_24_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_24_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_24_f_a_real <= sIEEE_2_real(ld_DualMem_24_im_q_to_TopDataPath_ConjMult1_Multii_24_f_a_q);
    TopDataPath_ConjMult1_Multir_24_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_24_re_r);
    TopDataPath_ConjMult1_Multir_24_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_24_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged(FLOATADDSUB,1500)@17
    TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_24_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_24_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_24_f_q);
    TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_24_f_q);
    TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_24_im(SELECTOR,1006)@22
    TopDataPath_EffVecLength_24_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_24_im_q <= (others => '0');
            TopDataPath_EffVecLength_24_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_24_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_24_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_24_b = "1") THEN
                TopDataPath_EffVecLength_24_im_q <= TopDataPath_ConjMult1_Add2_24_add_f_TopDataPath_ConjMult1_Sub_24_R_sub_f_merged_q;
                TopDataPath_EffVecLength_24_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem(DUALMEM,4216)
    ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_reset0 <= areset;
    ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_ia <= TopDataPath_EffVecLength_24_im_q;
    ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_aa <= ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_wrreg_q;
    ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_ab <= ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_q;
    ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 45,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_iq,
        address_a => ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_aa,
        data_a => ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_ia
    );
        ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_q <= ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_iq(44 downto 0);

	--ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_outputreg(DELAY,4215)
    ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_outputreg : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_replace_mem_q, xout => ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_outputreg_q, clk => clk, aclr => areset );

	--DualMem_23_im(DUALMEM,603)@9
    DualMem_23_im_reset0 <= areset;
    DualMem_23_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_23_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_23_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_23_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_23_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_23_q_to_DualMem_23_re_b_q(0),
        aclr0 => DualMem_23_im_reset0,
        clock0 => clk,
        address_b => DualMem_23_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_23_im_iq,
        q_a => DualMem_23_im_ir,
        address_a => DualMem_23_im_aa,
        data_a => DualMem_23_im_ia
    );
        DualMem_23_im_q <= DualMem_23_im_iq(31 downto 0);
        DualMem_23_im_r <= DualMem_23_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_23_im_1(REG,1661)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_23_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_23_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_23_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_23_im(DUALMEM,679)@11
    TopDataPath_CircularMem_DualMem_23_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_23_im_ia <= DualMem_23_im_q;
    TopDataPath_CircularMem_DualMem_23_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_23_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_23_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_23_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_23_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_23_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_23_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_23_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_23_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_23_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_23_im_ia
    );
        TopDataPath_CircularMem_DualMem_23_im_q <= TopDataPath_CircularMem_DualMem_23_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_23_im_r <= TopDataPath_CircularMem_DualMem_23_im_ir(31 downto 0);

	--ld_DualMem_23_re_q_to_TopDataPath_ConjMult1_Multri_23_f_a(DELAY,3293)@11
    ld_DualMem_23_re_q_to_TopDataPath_ConjMult1_Multri_23_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_23_re_q, xout => ld_DualMem_23_re_q_to_TopDataPath_ConjMult1_Multri_23_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_23_f(FLOATMULT,1173)@13
    TopDataPath_ConjMult1_Multri_23_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_23_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_23_f_reset,
    		dataa	 => ld_DualMem_23_re_q_to_TopDataPath_ConjMult1_Multri_23_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_23_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_23_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_23_f_a_real <= sIEEE_2_real(ld_DualMem_23_re_q_to_TopDataPath_ConjMult1_Multri_23_f_a_q);
    TopDataPath_ConjMult1_Multri_23_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_23_im_r);
    TopDataPath_ConjMult1_Multri_23_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_23_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_23_re_1(REG,1660)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_23_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_23_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_23_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_23_re(DUALMEM,678)@11
    TopDataPath_CircularMem_DualMem_23_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_23_re_ia <= DualMem_23_re_q;
    TopDataPath_CircularMem_DualMem_23_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_23_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_23_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_23_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_23_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_23_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_23_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_23_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_23_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_23_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_23_re_ia
    );
        TopDataPath_CircularMem_DualMem_23_re_q <= TopDataPath_CircularMem_DualMem_23_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_23_re_r <= TopDataPath_CircularMem_DualMem_23_re_ir(31 downto 0);

	--ld_DualMem_23_im_q_to_TopDataPath_ConjMult1_Multii_23_f_a(DELAY,3193)@11
    ld_DualMem_23_im_q_to_TopDataPath_ConjMult1_Multii_23_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_23_im_q, xout => ld_DualMem_23_im_q_to_TopDataPath_ConjMult1_Multii_23_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_23_f(FLOATMULT,1148)@13
    TopDataPath_ConjMult1_Multir_23_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_23_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_23_f_reset,
    		dataa	 => ld_DualMem_23_im_q_to_TopDataPath_ConjMult1_Multii_23_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_23_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_23_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_23_f_a_real <= sIEEE_2_real(ld_DualMem_23_im_q_to_TopDataPath_ConjMult1_Multii_23_f_a_q);
    TopDataPath_ConjMult1_Multir_23_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_23_re_r);
    TopDataPath_ConjMult1_Multir_23_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_23_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged(FLOATADDSUB,1498)@17
    TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_23_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_23_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_23_f_q);
    TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_23_f_q);
    TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_q);
    -- synopsys translate on

	--ld_CmdFifo_Or_q_to_CmdFifo_FIFO3_r(DELAY,1853)@9
    ld_CmdFifo_Or_q_to_CmdFifo_FIFO3_r : dspba_delay
    GENERIC MAP ( width => 1, depth => 13 )
    PORT MAP ( xin => CmdFifo_Or_q, xout => ld_CmdFifo_Or_q_to_CmdFifo_FIFO3_r_q, clk => clk, aclr => areset );

	--ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_nor(LOGICAL,3976)
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_nor_b <= ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_sticky_ena_q;
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_nor_q <= not (ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_nor_a or ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_nor_b);

	--ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_mem_top(CONSTANT,3972)
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_mem_top_q <= "01011";

	--ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmp(LOGICAL,3973)
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmp_a <= ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_mem_top_q;
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_q);
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmp_q <= "1" when ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmp_a = ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmp_b else "0";

	--ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmpReg(REG,3974)
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmpReg_q <= ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmp_q;
        END IF;
    END PROCESS;


	--ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_sticky_ena(REG,3977)
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_nor_q = "1") THEN
                ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_sticky_ena_q <= ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_enaAnd(LOGICAL,3978)
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_enaAnd_a <= ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_sticky_ena_q;
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_enaAnd_b <= VCC_q;
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_enaAnd_q <= ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_enaAnd_a and ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_enaAnd_b;

	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_0_0(REG,1621)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_0_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_0_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_0(LOOKUP,157)@8
    Control_DerivedSignals_Idx2Range_0: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_0_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_0_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_0_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_0_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_0_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_0(MUX,132)@8
    Control_DerivedSignals_Idx2ColRng_0_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_0: PROCESS (Control_DerivedSignals_Idx2ColRng_0_s, Control_DerivedSignals_Idx2Range_0_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_0_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_0_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_0_q <= Control_DerivedSignals_Idx2Range_0_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_24(MUX,156)@8
    Control_DerivedSignals_Idx2ColRng_24_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_24: PROCESS (Control_DerivedSignals_Idx2ColRng_24_s)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_24_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_24_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_24_q <= GND_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_24_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_24(MUX,459)@8
    Control_PingPongAddr_Mux4_24_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_24: PROCESS (Control_PingPongAddr_Mux4_24_s, Control_DerivedSignals_Idx2ColRng_24_q, Control_DerivedSignals_Idx2ColRng_0_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_24_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_24_q <= Control_DerivedSignals_Idx2ColRng_24_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_24_q <= Control_DerivedSignals_Idx2ColRng_0_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_24_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_1_0(REG,1622)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_1_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_1_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_1_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_1(LOOKUP,158)@8
    Control_DerivedSignals_Idx2Range_1: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_1_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_1_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_1_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_1_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_1_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_1_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_1(MUX,133)@8
    Control_DerivedSignals_Idx2ColRng_1_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_1: PROCESS (Control_DerivedSignals_Idx2ColRng_1_s, Control_DerivedSignals_Idx2Range_1_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_1_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_1_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_1_q <= Control_DerivedSignals_Idx2Range_1_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_23(MUX,155)@8
    Control_DerivedSignals_Idx2ColRng_23_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_23: PROCESS (Control_DerivedSignals_Idx2ColRng_23_s, Control_DerivedSignals_Idx2Range_23_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_23_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_23_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_23_q <= Control_DerivedSignals_Idx2Range_23_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_23_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_23(MUX,458)@8
    Control_PingPongAddr_Mux4_23_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_23: PROCESS (Control_PingPongAddr_Mux4_23_s, Control_DerivedSignals_Idx2ColRng_23_q, Control_DerivedSignals_Idx2ColRng_1_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_23_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_23_q <= Control_DerivedSignals_Idx2ColRng_23_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_23_q <= Control_DerivedSignals_Idx2ColRng_1_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_23_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_2_0(REG,1623)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_2_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_2_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_2(LOOKUP,159)@8
    Control_DerivedSignals_Idx2Range_2: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_2_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_2_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_2_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_2_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_2_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_2_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_2_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_2(MUX,134)@8
    Control_DerivedSignals_Idx2ColRng_2_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_2: PROCESS (Control_DerivedSignals_Idx2ColRng_2_s, Control_DerivedSignals_Idx2Range_2_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_2_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_2_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_2_q <= Control_DerivedSignals_Idx2Range_2_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_22_0(REG,1624)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_22_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_22_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_22_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_22(LOOKUP,179)@8
    Control_DerivedSignals_Idx2Range_22: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_22_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_22_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_22_q <= "0";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_22_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_22_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_22(MUX,154)@8
    Control_DerivedSignals_Idx2ColRng_22_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_22: PROCESS (Control_DerivedSignals_Idx2ColRng_22_s, Control_DerivedSignals_Idx2Range_22_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_22_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_22_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_22_q <= Control_DerivedSignals_Idx2Range_22_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_22_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_22(MUX,457)@8
    Control_PingPongAddr_Mux4_22_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_22: PROCESS (Control_PingPongAddr_Mux4_22_s, Control_DerivedSignals_Idx2ColRng_22_q, Control_DerivedSignals_Idx2ColRng_2_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_22_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_22_q <= Control_DerivedSignals_Idx2ColRng_22_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_22_q <= Control_DerivedSignals_Idx2ColRng_2_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_22_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_3_0(REG,1625)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_3_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_3_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_3_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_3(LOOKUP,160)@8
    Control_DerivedSignals_Idx2Range_3: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_3_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_3_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_3_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_3_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_3_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_3_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_3_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_3_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_3(MUX,135)@8
    Control_DerivedSignals_Idx2ColRng_3_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_3: PROCESS (Control_DerivedSignals_Idx2ColRng_3_s, Control_DerivedSignals_Idx2Range_3_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_3_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_3_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_3_q <= Control_DerivedSignals_Idx2Range_3_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_21_0(REG,1626)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_21_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_21_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_21_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_21(LOOKUP,178)@8
    Control_DerivedSignals_Idx2Range_21: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_21_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_21_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_21_q <= "0";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_21_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_21_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_21(MUX,153)@8
    Control_DerivedSignals_Idx2ColRng_21_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_21: PROCESS (Control_DerivedSignals_Idx2ColRng_21_s, Control_DerivedSignals_Idx2Range_21_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_21_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_21_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_21_q <= Control_DerivedSignals_Idx2Range_21_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_21_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_21(MUX,456)@8
    Control_PingPongAddr_Mux4_21_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_21: PROCESS (Control_PingPongAddr_Mux4_21_s, Control_DerivedSignals_Idx2ColRng_21_q, Control_DerivedSignals_Idx2ColRng_3_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_21_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_21_q <= Control_DerivedSignals_Idx2ColRng_21_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_21_q <= Control_DerivedSignals_Idx2ColRng_3_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_21_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_4_0(REG,1627)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_4_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_4_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_4_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_4(LOOKUP,161)@8
    Control_DerivedSignals_Idx2Range_4: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_4_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_4_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_4_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_4_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_4_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_4_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_4_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_4_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_4_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_4(MUX,136)@8
    Control_DerivedSignals_Idx2ColRng_4_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_4: PROCESS (Control_DerivedSignals_Idx2ColRng_4_s, Control_DerivedSignals_Idx2Range_4_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_4_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_4_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_4_q <= Control_DerivedSignals_Idx2Range_4_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_20_0(REG,1628)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_20_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_20_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_20_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_20(LOOKUP,177)@8
    Control_DerivedSignals_Idx2Range_20: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_20_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_20_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_20_q <= "0";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_20_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_20_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_20(MUX,152)@8
    Control_DerivedSignals_Idx2ColRng_20_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_20: PROCESS (Control_DerivedSignals_Idx2ColRng_20_s, Control_DerivedSignals_Idx2Range_20_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_20_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_20_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_20_q <= Control_DerivedSignals_Idx2Range_20_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_20_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_20(MUX,455)@8
    Control_PingPongAddr_Mux4_20_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_20: PROCESS (Control_PingPongAddr_Mux4_20_s, Control_DerivedSignals_Idx2ColRng_20_q, Control_DerivedSignals_Idx2ColRng_4_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_20_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_20_q <= Control_DerivedSignals_Idx2ColRng_20_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_20_q <= Control_DerivedSignals_Idx2ColRng_4_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_20_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_5_0(REG,1629)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_5_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_5_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_5_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_5(LOOKUP,162)@8
    Control_DerivedSignals_Idx2Range_5: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_5_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_5_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_5_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_5_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_5_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_5_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_5_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_5_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_5_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_5_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_5(MUX,137)@8
    Control_DerivedSignals_Idx2ColRng_5_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_5: PROCESS (Control_DerivedSignals_Idx2ColRng_5_s, Control_DerivedSignals_Idx2Range_5_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_5_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_5_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_5_q <= Control_DerivedSignals_Idx2Range_5_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_19_0(REG,1630)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_19_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_19_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_19_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_19(LOOKUP,176)@8
    Control_DerivedSignals_Idx2Range_19: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_19_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_19_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_19_q <= "0";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_19_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_19_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_19(MUX,151)@8
    Control_DerivedSignals_Idx2ColRng_19_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_19: PROCESS (Control_DerivedSignals_Idx2ColRng_19_s, Control_DerivedSignals_Idx2Range_19_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_19_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_19_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_19_q <= Control_DerivedSignals_Idx2Range_19_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_19_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_19(MUX,454)@8
    Control_PingPongAddr_Mux4_19_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_19: PROCESS (Control_PingPongAddr_Mux4_19_s, Control_DerivedSignals_Idx2ColRng_19_q, Control_DerivedSignals_Idx2ColRng_5_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_19_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_19_q <= Control_DerivedSignals_Idx2ColRng_19_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_19_q <= Control_DerivedSignals_Idx2ColRng_5_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_19_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_6_0(REG,1631)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_6_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_6_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_6_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_6(LOOKUP,163)@8
    Control_DerivedSignals_Idx2Range_6: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_6_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_6_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_6_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_6_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_6_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_6_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_6_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_6_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_6_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_6_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_6_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_6(MUX,138)@8
    Control_DerivedSignals_Idx2ColRng_6_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_6: PROCESS (Control_DerivedSignals_Idx2ColRng_6_s, Control_DerivedSignals_Idx2Range_6_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_6_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_6_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_6_q <= Control_DerivedSignals_Idx2Range_6_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_18_0(REG,1632)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_18_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_18_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_18_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_18(LOOKUP,175)@8
    Control_DerivedSignals_Idx2Range_18: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_18_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_18_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_18_q <= "0";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_18_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_18_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_18(MUX,150)@8
    Control_DerivedSignals_Idx2ColRng_18_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_18: PROCESS (Control_DerivedSignals_Idx2ColRng_18_s, Control_DerivedSignals_Idx2Range_18_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_18_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_18_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_18_q <= Control_DerivedSignals_Idx2Range_18_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_18_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_18(MUX,453)@8
    Control_PingPongAddr_Mux4_18_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_18: PROCESS (Control_PingPongAddr_Mux4_18_s, Control_DerivedSignals_Idx2ColRng_18_q, Control_DerivedSignals_Idx2ColRng_6_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_18_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_18_q <= Control_DerivedSignals_Idx2ColRng_18_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_18_q <= Control_DerivedSignals_Idx2ColRng_6_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_18_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_7_0(REG,1633)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_7_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_7_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_7_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_7(LOOKUP,164)@8
    Control_DerivedSignals_Idx2Range_7: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_7_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_7_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_7_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_7_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_7_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_7(MUX,139)@8
    Control_DerivedSignals_Idx2ColRng_7_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_7: PROCESS (Control_DerivedSignals_Idx2ColRng_7_s, Control_DerivedSignals_Idx2Range_7_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_7_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_7_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_7_q <= Control_DerivedSignals_Idx2Range_7_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_17_0(REG,1634)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_17_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_17_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_17_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_17(LOOKUP,174)@8
    Control_DerivedSignals_Idx2Range_17: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_17_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_17_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_17_q <= "0";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_17_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_17_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_17(MUX,149)@8
    Control_DerivedSignals_Idx2ColRng_17_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_17: PROCESS (Control_DerivedSignals_Idx2ColRng_17_s, Control_DerivedSignals_Idx2Range_17_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_17_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_17_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_17_q <= Control_DerivedSignals_Idx2Range_17_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_17_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_17(MUX,452)@8
    Control_PingPongAddr_Mux4_17_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_17: PROCESS (Control_PingPongAddr_Mux4_17_s, Control_DerivedSignals_Idx2ColRng_17_q, Control_DerivedSignals_Idx2ColRng_7_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_17_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_17_q <= Control_DerivedSignals_Idx2ColRng_17_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_17_q <= Control_DerivedSignals_Idx2ColRng_7_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_17_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_8_0(REG,1635)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_8_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_8_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_8_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_8(LOOKUP,165)@8
    Control_DerivedSignals_Idx2Range_8: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_8_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_8_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_8_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_8_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_8_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_8(MUX,140)@8
    Control_DerivedSignals_Idx2ColRng_8_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_8: PROCESS (Control_DerivedSignals_Idx2ColRng_8_s, Control_DerivedSignals_Idx2Range_8_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_8_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_8_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_8_q <= Control_DerivedSignals_Idx2Range_8_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_16_0(REG,1636)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_16_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_16_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_16_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_16(LOOKUP,173)@8
    Control_DerivedSignals_Idx2Range_16: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_16_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_16_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_16_q <= "0";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_16_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_16_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_16(MUX,148)@8
    Control_DerivedSignals_Idx2ColRng_16_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_16: PROCESS (Control_DerivedSignals_Idx2ColRng_16_s, Control_DerivedSignals_Idx2Range_16_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_16_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_16_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_16_q <= Control_DerivedSignals_Idx2Range_16_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_16_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_16(MUX,451)@8
    Control_PingPongAddr_Mux4_16_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_16: PROCESS (Control_PingPongAddr_Mux4_16_s, Control_DerivedSignals_Idx2ColRng_16_q, Control_DerivedSignals_Idx2ColRng_8_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_16_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_16_q <= Control_DerivedSignals_Idx2ColRng_16_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_16_q <= Control_DerivedSignals_Idx2ColRng_8_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_16_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_9_0(REG,1637)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_9_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_9_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_9_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_9(LOOKUP,166)@8
    Control_DerivedSignals_Idx2Range_9: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_9_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_9_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_9_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_9_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_9_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_9(MUX,141)@8
    Control_DerivedSignals_Idx2ColRng_9_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_9: PROCESS (Control_DerivedSignals_Idx2ColRng_9_s, Control_DerivedSignals_Idx2Range_9_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_9_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_9_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_9_q <= Control_DerivedSignals_Idx2Range_9_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_15_0(REG,1638)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_15_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_15_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_15_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_15(LOOKUP,172)@8
    Control_DerivedSignals_Idx2Range_15: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_15_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_15_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_15_q <= "0";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_15_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_15_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_15(MUX,147)@8
    Control_DerivedSignals_Idx2ColRng_15_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_15: PROCESS (Control_DerivedSignals_Idx2ColRng_15_s, Control_DerivedSignals_Idx2Range_15_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_15_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_15_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_15_q <= Control_DerivedSignals_Idx2Range_15_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_15_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_15(MUX,450)@8
    Control_PingPongAddr_Mux4_15_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_15: PROCESS (Control_PingPongAddr_Mux4_15_s, Control_DerivedSignals_Idx2ColRng_15_q, Control_DerivedSignals_Idx2ColRng_9_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_15_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_15_q <= Control_DerivedSignals_Idx2ColRng_15_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_15_q <= Control_DerivedSignals_Idx2ColRng_9_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_15_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_10_0(REG,1639)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_10_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_10_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_10_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_10(LOOKUP,167)@8
    Control_DerivedSignals_Idx2Range_10: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_10_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_10_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_10_q <= "0";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_10_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_10_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_10(MUX,142)@8
    Control_DerivedSignals_Idx2ColRng_10_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_10: PROCESS (Control_DerivedSignals_Idx2ColRng_10_s, Control_DerivedSignals_Idx2Range_10_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_10_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_10_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_10_q <= Control_DerivedSignals_Idx2Range_10_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_10_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_14_0(REG,1640)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_14_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_14_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_14_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_14(LOOKUP,171)@8
    Control_DerivedSignals_Idx2Range_14: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_14_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_14_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_14_q <= "0";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_14_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_14_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_14(MUX,146)@8
    Control_DerivedSignals_Idx2ColRng_14_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_14: PROCESS (Control_DerivedSignals_Idx2ColRng_14_s, Control_DerivedSignals_Idx2Range_14_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_14_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_14_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_14_q <= Control_DerivedSignals_Idx2Range_14_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_14_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_14(MUX,449)@8
    Control_PingPongAddr_Mux4_14_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_14: PROCESS (Control_PingPongAddr_Mux4_14_s, Control_DerivedSignals_Idx2ColRng_14_q, Control_DerivedSignals_Idx2ColRng_10_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_14_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_14_q <= Control_DerivedSignals_Idx2ColRng_14_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_14_q <= Control_DerivedSignals_Idx2ColRng_10_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_14_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_11_0(REG,1641)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_11_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_11_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_11_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_11(LOOKUP,168)@8
    Control_DerivedSignals_Idx2Range_11: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_11_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_11_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_11_q <= "0";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_11_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_11_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_11(MUX,143)@8
    Control_DerivedSignals_Idx2ColRng_11_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_11: PROCESS (Control_DerivedSignals_Idx2ColRng_11_s, Control_DerivedSignals_Idx2Range_11_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_11_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_11_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_11_q <= Control_DerivedSignals_Idx2Range_11_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_11_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_13_0(REG,1642)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_13_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_13_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_13_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_13(LOOKUP,170)@8
    Control_DerivedSignals_Idx2Range_13: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_13_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_13_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_13_q <= "0";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_13_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_13_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_13(MUX,145)@8
    Control_DerivedSignals_Idx2ColRng_13_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_13: PROCESS (Control_DerivedSignals_Idx2ColRng_13_s, Control_DerivedSignals_Idx2Range_13_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_13_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_13_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_13_q <= Control_DerivedSignals_Idx2Range_13_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_13_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_13(MUX,448)@8
    Control_PingPongAddr_Mux4_13_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_13: PROCESS (Control_PingPongAddr_Mux4_13_s, Control_DerivedSignals_Idx2ColRng_13_q, Control_DerivedSignals_Idx2ColRng_11_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_13_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_13_q <= Control_DerivedSignals_Idx2ColRng_13_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_13_q <= Control_DerivedSignals_Idx2ColRng_11_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_13_q <= (others => '0');
            END CASE;
    END PROCESS;


	--reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_12_0(REG,1643)@7
    reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_12_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_12_0_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_12_0_q <= Control_DerivedSignals_RowVecElmSel1_q;
        END IF;
    END PROCESS;


	--Control_DerivedSignals_Idx2Range_12(LOOKUP,169)@8
    Control_DerivedSignals_Idx2Range_12: PROCESS (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_12_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_Control_DerivedSignals_ExpandScalar_assign_0_to_Control_DerivedSignals_Idx2Range_12_0_q) IS
                WHEN "00000" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "00001" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "00010" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "00011" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "00100" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "00101" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "00110" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "00111" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "01000" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "01001" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "01010" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "01011" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "01100" =>  Control_DerivedSignals_Idx2Range_12_q <= "0";
                WHEN "01101" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "01110" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "01111" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "10000" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "10001" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "10010" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "10011" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "10100" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "10101" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "10110" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "10111" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN "11000" =>  Control_DerivedSignals_Idx2Range_12_q <= "1";
                WHEN OTHERS =>
                    Control_DerivedSignals_Idx2Range_12_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_DerivedSignals_Idx2ColRng_12(MUX,144)@8
    Control_DerivedSignals_Idx2ColRng_12_s <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_Idx2ColRng_12: PROCESS (Control_DerivedSignals_Idx2ColRng_12_s, Control_DerivedSignals_Idx2Range_12_q)
    BEGIN
            CASE Control_DerivedSignals_Idx2ColRng_12_s IS
                  WHEN "0" => Control_DerivedSignals_Idx2ColRng_12_q <= VCC_q;
                  WHEN "1" => Control_DerivedSignals_Idx2ColRng_12_q <= Control_DerivedSignals_Idx2Range_12_q;
                  WHEN OTHERS => Control_DerivedSignals_Idx2ColRng_12_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_12(MUX,447)@8
    Control_PingPongAddr_Mux4_12_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_12: PROCESS (Control_PingPongAddr_Mux4_12_s, Control_DerivedSignals_Idx2ColRng_12_q, Control_DerivedSignals_Idx2ColRng_12_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_12_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_12_q <= Control_DerivedSignals_Idx2ColRng_12_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_12_q <= Control_DerivedSignals_Idx2ColRng_12_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_12_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_11(MUX,446)@8
    Control_PingPongAddr_Mux4_11_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_11: PROCESS (Control_PingPongAddr_Mux4_11_s, Control_DerivedSignals_Idx2ColRng_11_q, Control_DerivedSignals_Idx2ColRng_13_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_11_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_11_q <= Control_DerivedSignals_Idx2ColRng_11_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_11_q <= Control_DerivedSignals_Idx2ColRng_13_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_11_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_10(MUX,445)@8
    Control_PingPongAddr_Mux4_10_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_10: PROCESS (Control_PingPongAddr_Mux4_10_s, Control_DerivedSignals_Idx2ColRng_10_q, Control_DerivedSignals_Idx2ColRng_14_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_10_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_10_q <= Control_DerivedSignals_Idx2ColRng_10_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_10_q <= Control_DerivedSignals_Idx2ColRng_14_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_10_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_9(MUX,444)@8
    Control_PingPongAddr_Mux4_9_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_9: PROCESS (Control_PingPongAddr_Mux4_9_s, Control_DerivedSignals_Idx2ColRng_9_q, Control_DerivedSignals_Idx2ColRng_15_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_9_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_9_q <= Control_DerivedSignals_Idx2ColRng_9_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_9_q <= Control_DerivedSignals_Idx2ColRng_15_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_9_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_8(MUX,443)@8
    Control_PingPongAddr_Mux4_8_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_8: PROCESS (Control_PingPongAddr_Mux4_8_s, Control_DerivedSignals_Idx2ColRng_8_q, Control_DerivedSignals_Idx2ColRng_16_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_8_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_8_q <= Control_DerivedSignals_Idx2ColRng_8_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_8_q <= Control_DerivedSignals_Idx2ColRng_16_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_8_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_7(MUX,442)@8
    Control_PingPongAddr_Mux4_7_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_7: PROCESS (Control_PingPongAddr_Mux4_7_s, Control_DerivedSignals_Idx2ColRng_7_q, Control_DerivedSignals_Idx2ColRng_17_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_7_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_7_q <= Control_DerivedSignals_Idx2ColRng_7_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_7_q <= Control_DerivedSignals_Idx2ColRng_17_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_7_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_6(MUX,441)@8
    Control_PingPongAddr_Mux4_6_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_6: PROCESS (Control_PingPongAddr_Mux4_6_s, Control_DerivedSignals_Idx2ColRng_6_q, Control_DerivedSignals_Idx2ColRng_18_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_6_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_6_q <= Control_DerivedSignals_Idx2ColRng_6_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_6_q <= Control_DerivedSignals_Idx2ColRng_18_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_5(MUX,440)@8
    Control_PingPongAddr_Mux4_5_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_5: PROCESS (Control_PingPongAddr_Mux4_5_s, Control_DerivedSignals_Idx2ColRng_5_q, Control_DerivedSignals_Idx2ColRng_19_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_5_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_5_q <= Control_DerivedSignals_Idx2ColRng_5_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_5_q <= Control_DerivedSignals_Idx2ColRng_19_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_4(MUX,439)@8
    Control_PingPongAddr_Mux4_4_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_4: PROCESS (Control_PingPongAddr_Mux4_4_s, Control_DerivedSignals_Idx2ColRng_4_q, Control_DerivedSignals_Idx2ColRng_20_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_4_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_4_q <= Control_DerivedSignals_Idx2ColRng_4_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_4_q <= Control_DerivedSignals_Idx2ColRng_20_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_3(MUX,438)@8
    Control_PingPongAddr_Mux4_3_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_3: PROCESS (Control_PingPongAddr_Mux4_3_s, Control_DerivedSignals_Idx2ColRng_3_q, Control_DerivedSignals_Idx2ColRng_21_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_3_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_3_q <= Control_DerivedSignals_Idx2ColRng_3_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_3_q <= Control_DerivedSignals_Idx2ColRng_21_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_2(MUX,437)@8
    Control_PingPongAddr_Mux4_2_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_2: PROCESS (Control_PingPongAddr_Mux4_2_s, Control_DerivedSignals_Idx2ColRng_2_q, Control_DerivedSignals_Idx2ColRng_22_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_2_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_2_q <= Control_DerivedSignals_Idx2ColRng_2_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_2_q <= Control_DerivedSignals_Idx2ColRng_22_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_1(MUX,436)@8
    Control_PingPongAddr_Mux4_1_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_1: PROCESS (Control_PingPongAddr_Mux4_1_s, Control_DerivedSignals_Idx2ColRng_1_q, Control_DerivedSignals_Idx2ColRng_23_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_1_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_1_q <= Control_DerivedSignals_Idx2ColRng_1_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_1_q <= Control_DerivedSignals_Idx2ColRng_23_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_PingPongAddr_Mux4_0(MUX,435)@8
    Control_PingPongAddr_Mux4_0_s <= Control_MasterLoops_latch_0L1_Mux_q;
    Control_PingPongAddr_Mux4_0: PROCESS (Control_PingPongAddr_Mux4_0_s, Control_DerivedSignals_Idx2ColRng_0_q, Control_DerivedSignals_Idx2ColRng_24_q)
    BEGIN
            CASE Control_PingPongAddr_Mux4_0_s IS
                  WHEN "0" => Control_PingPongAddr_Mux4_0_q <= Control_DerivedSignals_Idx2ColRng_0_q;
                  WHEN "1" => Control_PingPongAddr_Mux4_0_q <= Control_DerivedSignals_Idx2ColRng_24_q;
                  WHEN OTHERS => Control_PingPongAddr_Mux4_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--CmdFifo_BitCombine(BITJOIN,42)@8
    CmdFifo_BitCombine_q <= Control_PingPongAddr_Mux4_24_q & Control_PingPongAddr_Mux4_23_q & Control_PingPongAddr_Mux4_22_q & Control_PingPongAddr_Mux4_21_q & Control_PingPongAddr_Mux4_20_q & Control_PingPongAddr_Mux4_19_q & Control_PingPongAddr_Mux4_18_q & Control_PingPongAddr_Mux4_17_q & Control_PingPongAddr_Mux4_16_q & Control_PingPongAddr_Mux4_15_q & Control_PingPongAddr_Mux4_14_q & Control_PingPongAddr_Mux4_13_q & Control_PingPongAddr_Mux4_12_q & Control_PingPongAddr_Mux4_11_q & Control_PingPongAddr_Mux4_10_q & Control_PingPongAddr_Mux4_9_q & Control_PingPongAddr_Mux4_8_q & Control_PingPongAddr_Mux4_7_q & Control_PingPongAddr_Mux4_6_q & Control_PingPongAddr_Mux4_5_q & Control_PingPongAddr_Mux4_4_q & Control_PingPongAddr_Mux4_3_q & Control_PingPongAddr_Mux4_2_q & Control_PingPongAddr_Mux4_1_q & Control_PingPongAddr_Mux4_0_q;

	--ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_wrreg(REG,3971)
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_wrreg_q <= "0000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_wrreg_q <= ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt(COUNTER,3970)
    -- every=1, low=0, high=11, step=1, init=1
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_i = 10 THEN
                  ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_eq <= '1';
                ELSE
                  ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_eq = '1') THEN
                    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_i <= ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_i - 11;
                ELSE
                    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_i <= ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_i,4));


	--ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem(DUALMEM,3969)
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_reset0 <= areset;
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_ia <= CmdFifo_BitCombine_q;
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_aa <= ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_wrreg_q;
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_ab <= ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_rdcnt_q;
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 25,
        widthad_a => 4,
        numwords_a => 12,
        width_b => 25,
        widthad_b => 4,
        numwords_b => 12,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_iq,
        address_a => ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_aa,
        data_a => ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_ia
    );
        ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_q <= ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_iq(24 downto 0);

	--ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_outputreg(DELAY,3968)
    ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_outputreg : dspba_delay
    GENERIC MAP ( width => 25, depth => 1 )
    PORT MAP ( xin => ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_replace_mem_q, xout => ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_outputreg_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO3_v(DELAY,1851)@8
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO3_v : dspba_delay
    GENERIC MAP ( width => 1, depth => 14 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO3_v_q, clk => clk, aclr => areset );

	--CmdFifo_FIFO3(FIFO,105)@22
    CmdFifo_FIFO3_reset <= areset;

    CmdFifo_FIFO3_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 800,
      intended_device_family => "Stratix IV",
      lpm_numwords => 816,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 25,
      lpm_widthu => 10,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => ld_CmdFifo_Or_q_to_CmdFifo_FIFO3_r_q(0),
      aclr => CmdFifo_FIFO3_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO3_v_q(0),
      data => ld_CmdFifo_BitCombine_q_to_CmdFifo_FIFO3_d_outputreg_q,
      almost_full => CmdFifo_FIFO3_f(0),
      almost_empty => CmdFifo_FIFO3_t(0),
      empty => CmdFifo_FIFO3_empty(0),
      q => CmdFifo_FIFO3_q
    );
    CmdFifo_FIFO3_v <= not CmdFifo_FIFO3_empty;
    CmdFifo_FIFO3_e <= not CmdFifo_FIFO3_t;

	--CmdFifo_BitExtract1_23(BITSELECT,75)@22
    CmdFifo_BitExtract1_23_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_23_b <= CmdFifo_BitExtract1_23_in(23 downto 23);

	--TopDataPath_EffVecLength_23_im(SELECTOR,1004)@22
    TopDataPath_EffVecLength_23_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_23_im_q <= (others => '0');
            TopDataPath_EffVecLength_23_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_23_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_23_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_23_b = "1") THEN
                TopDataPath_EffVecLength_23_im_q <= TopDataPath_ConjMult1_Add2_23_add_f_TopDataPath_ConjMult1_Sub_23_R_sub_f_merged_q;
                TopDataPath_EffVecLength_23_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--DualMem_22_im(DUALMEM,601)@9
    DualMem_22_im_reset0 <= areset;
    DualMem_22_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_22_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_22_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_22_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_22_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_22_q_to_DualMem_22_re_b_q(0),
        aclr0 => DualMem_22_im_reset0,
        clock0 => clk,
        address_b => DualMem_22_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_22_im_iq,
        q_a => DualMem_22_im_ir,
        address_a => DualMem_22_im_aa,
        data_a => DualMem_22_im_ia
    );
        DualMem_22_im_q <= DualMem_22_im_iq(31 downto 0);
        DualMem_22_im_r <= DualMem_22_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_22_im_1(REG,1659)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_22_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_22_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_22_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_22_im(DUALMEM,677)@11
    TopDataPath_CircularMem_DualMem_22_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_22_im_ia <= DualMem_22_im_q;
    TopDataPath_CircularMem_DualMem_22_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_22_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_22_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_22_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_22_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_22_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_22_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_22_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_22_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_22_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_22_im_ia
    );
        TopDataPath_CircularMem_DualMem_22_im_q <= TopDataPath_CircularMem_DualMem_22_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_22_im_r <= TopDataPath_CircularMem_DualMem_22_im_ir(31 downto 0);

	--ld_DualMem_22_re_q_to_TopDataPath_ConjMult1_Multri_22_f_a(DELAY,3291)@11
    ld_DualMem_22_re_q_to_TopDataPath_ConjMult1_Multri_22_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_22_re_q, xout => ld_DualMem_22_re_q_to_TopDataPath_ConjMult1_Multri_22_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_22_f(FLOATMULT,1172)@13
    TopDataPath_ConjMult1_Multri_22_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_22_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_22_f_reset,
    		dataa	 => ld_DualMem_22_re_q_to_TopDataPath_ConjMult1_Multri_22_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_22_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_22_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_22_f_a_real <= sIEEE_2_real(ld_DualMem_22_re_q_to_TopDataPath_ConjMult1_Multri_22_f_a_q);
    TopDataPath_ConjMult1_Multri_22_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_22_im_r);
    TopDataPath_ConjMult1_Multri_22_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_22_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_22_re_1(REG,1658)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_22_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_22_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_22_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_22_re(DUALMEM,676)@11
    TopDataPath_CircularMem_DualMem_22_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_22_re_ia <= DualMem_22_re_q;
    TopDataPath_CircularMem_DualMem_22_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_22_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_22_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_22_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_22_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_22_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_22_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_22_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_22_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_22_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_22_re_ia
    );
        TopDataPath_CircularMem_DualMem_22_re_q <= TopDataPath_CircularMem_DualMem_22_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_22_re_r <= TopDataPath_CircularMem_DualMem_22_re_ir(31 downto 0);

	--ld_DualMem_22_im_q_to_TopDataPath_ConjMult1_Multii_22_f_a(DELAY,3191)@11
    ld_DualMem_22_im_q_to_TopDataPath_ConjMult1_Multii_22_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_22_im_q, xout => ld_DualMem_22_im_q_to_TopDataPath_ConjMult1_Multii_22_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_22_f(FLOATMULT,1147)@13
    TopDataPath_ConjMult1_Multir_22_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_22_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_22_f_reset,
    		dataa	 => ld_DualMem_22_im_q_to_TopDataPath_ConjMult1_Multii_22_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_22_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_22_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_22_f_a_real <= sIEEE_2_real(ld_DualMem_22_im_q_to_TopDataPath_ConjMult1_Multii_22_f_a_q);
    TopDataPath_ConjMult1_Multir_22_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_22_re_r);
    TopDataPath_ConjMult1_Multir_22_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_22_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged(FLOATADDSUB,1496)@17
    TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_22_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_22_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_22_f_q);
    TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_22_f_q);
    TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_22(BITSELECT,74)@22
    CmdFifo_BitExtract1_22_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_22_b <= CmdFifo_BitExtract1_22_in(22 downto 22);

	--TopDataPath_EffVecLength_22_im(SELECTOR,1002)@22
    TopDataPath_EffVecLength_22_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_22_im_q <= (others => '0');
            TopDataPath_EffVecLength_22_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_22_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_22_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_22_b = "1") THEN
                TopDataPath_EffVecLength_22_im_q <= TopDataPath_ConjMult1_Add2_22_add_f_TopDataPath_ConjMult1_Sub_22_R_sub_f_merged_q;
                TopDataPath_EffVecLength_22_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_im_0_im_add_0_11_f(FLOATADDSUB,1379)@23
    TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_reset,
    	dataa	 => TopDataPath_EffVecLength_22_im_q,
    	datab	 => TopDataPath_EffVecLength_23_im_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_22_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_23_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_q);
    -- synopsys translate on

	--DualMem_21_im(DUALMEM,599)@9
    DualMem_21_im_reset0 <= areset;
    DualMem_21_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_21_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_21_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_21_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_21_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_21_q_to_DualMem_21_re_b_q(0),
        aclr0 => DualMem_21_im_reset0,
        clock0 => clk,
        address_b => DualMem_21_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_21_im_iq,
        q_a => DualMem_21_im_ir,
        address_a => DualMem_21_im_aa,
        data_a => DualMem_21_im_ia
    );
        DualMem_21_im_q <= DualMem_21_im_iq(31 downto 0);
        DualMem_21_im_r <= DualMem_21_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_21_im_1(REG,1657)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_21_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_21_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_21_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_21_im(DUALMEM,675)@11
    TopDataPath_CircularMem_DualMem_21_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_21_im_ia <= DualMem_21_im_q;
    TopDataPath_CircularMem_DualMem_21_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_21_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_21_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_21_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_21_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_21_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_21_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_21_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_21_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_21_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_21_im_ia
    );
        TopDataPath_CircularMem_DualMem_21_im_q <= TopDataPath_CircularMem_DualMem_21_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_21_im_r <= TopDataPath_CircularMem_DualMem_21_im_ir(31 downto 0);

	--ld_DualMem_21_re_q_to_TopDataPath_ConjMult1_Multri_21_f_a(DELAY,3289)@11
    ld_DualMem_21_re_q_to_TopDataPath_ConjMult1_Multri_21_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_21_re_q, xout => ld_DualMem_21_re_q_to_TopDataPath_ConjMult1_Multri_21_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_21_f(FLOATMULT,1171)@13
    TopDataPath_ConjMult1_Multri_21_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_21_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_21_f_reset,
    		dataa	 => ld_DualMem_21_re_q_to_TopDataPath_ConjMult1_Multri_21_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_21_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_21_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_21_f_a_real <= sIEEE_2_real(ld_DualMem_21_re_q_to_TopDataPath_ConjMult1_Multri_21_f_a_q);
    TopDataPath_ConjMult1_Multri_21_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_21_im_r);
    TopDataPath_ConjMult1_Multri_21_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_21_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_21_re_1(REG,1656)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_21_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_21_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_21_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_21_re(DUALMEM,674)@11
    TopDataPath_CircularMem_DualMem_21_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_21_re_ia <= DualMem_21_re_q;
    TopDataPath_CircularMem_DualMem_21_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_21_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_21_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_21_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_21_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_21_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_21_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_21_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_21_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_21_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_21_re_ia
    );
        TopDataPath_CircularMem_DualMem_21_re_q <= TopDataPath_CircularMem_DualMem_21_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_21_re_r <= TopDataPath_CircularMem_DualMem_21_re_ir(31 downto 0);

	--ld_DualMem_21_im_q_to_TopDataPath_ConjMult1_Multii_21_f_a(DELAY,3189)@11
    ld_DualMem_21_im_q_to_TopDataPath_ConjMult1_Multii_21_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_21_im_q, xout => ld_DualMem_21_im_q_to_TopDataPath_ConjMult1_Multii_21_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_21_f(FLOATMULT,1146)@13
    TopDataPath_ConjMult1_Multir_21_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_21_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_21_f_reset,
    		dataa	 => ld_DualMem_21_im_q_to_TopDataPath_ConjMult1_Multii_21_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_21_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_21_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_21_f_a_real <= sIEEE_2_real(ld_DualMem_21_im_q_to_TopDataPath_ConjMult1_Multii_21_f_a_q);
    TopDataPath_ConjMult1_Multir_21_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_21_re_r);
    TopDataPath_ConjMult1_Multir_21_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_21_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged(FLOATADDSUB,1494)@17
    TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_21_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_21_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_21_f_q);
    TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_21_f_q);
    TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_21(BITSELECT,73)@22
    CmdFifo_BitExtract1_21_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_21_b <= CmdFifo_BitExtract1_21_in(21 downto 21);

	--TopDataPath_EffVecLength_21_im(SELECTOR,1000)@22
    TopDataPath_EffVecLength_21_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_21_im_q <= (others => '0');
            TopDataPath_EffVecLength_21_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_21_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_21_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_21_b = "1") THEN
                TopDataPath_EffVecLength_21_im_q <= TopDataPath_ConjMult1_Add2_21_add_f_TopDataPath_ConjMult1_Sub_21_R_sub_f_merged_q;
                TopDataPath_EffVecLength_21_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--DualMem_20_im(DUALMEM,597)@9
    DualMem_20_im_reset0 <= areset;
    DualMem_20_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_20_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_20_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_20_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_20_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_20_q_to_DualMem_20_re_b_q(0),
        aclr0 => DualMem_20_im_reset0,
        clock0 => clk,
        address_b => DualMem_20_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_20_im_iq,
        q_a => DualMem_20_im_ir,
        address_a => DualMem_20_im_aa,
        data_a => DualMem_20_im_ia
    );
        DualMem_20_im_q <= DualMem_20_im_iq(31 downto 0);
        DualMem_20_im_r <= DualMem_20_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_20_im_1(REG,1655)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_20_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_20_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_20_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_20_im(DUALMEM,673)@11
    TopDataPath_CircularMem_DualMem_20_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_20_im_ia <= DualMem_20_im_q;
    TopDataPath_CircularMem_DualMem_20_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_20_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_20_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_20_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_20_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_20_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_20_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_20_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_20_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_20_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_20_im_ia
    );
        TopDataPath_CircularMem_DualMem_20_im_q <= TopDataPath_CircularMem_DualMem_20_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_20_im_r <= TopDataPath_CircularMem_DualMem_20_im_ir(31 downto 0);

	--ld_DualMem_20_re_q_to_TopDataPath_ConjMult1_Multri_20_f_a(DELAY,3287)@11
    ld_DualMem_20_re_q_to_TopDataPath_ConjMult1_Multri_20_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_20_re_q, xout => ld_DualMem_20_re_q_to_TopDataPath_ConjMult1_Multri_20_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_20_f(FLOATMULT,1170)@13
    TopDataPath_ConjMult1_Multri_20_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_20_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_20_f_reset,
    		dataa	 => ld_DualMem_20_re_q_to_TopDataPath_ConjMult1_Multri_20_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_20_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_20_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_20_f_a_real <= sIEEE_2_real(ld_DualMem_20_re_q_to_TopDataPath_ConjMult1_Multri_20_f_a_q);
    TopDataPath_ConjMult1_Multri_20_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_20_im_r);
    TopDataPath_ConjMult1_Multri_20_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_20_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_20_re_1(REG,1654)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_20_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_20_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_20_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_20_re(DUALMEM,672)@11
    TopDataPath_CircularMem_DualMem_20_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_20_re_ia <= DualMem_20_re_q;
    TopDataPath_CircularMem_DualMem_20_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_20_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_20_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_20_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_20_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_20_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_20_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_20_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_20_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_20_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_20_re_ia
    );
        TopDataPath_CircularMem_DualMem_20_re_q <= TopDataPath_CircularMem_DualMem_20_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_20_re_r <= TopDataPath_CircularMem_DualMem_20_re_ir(31 downto 0);

	--ld_DualMem_20_im_q_to_TopDataPath_ConjMult1_Multii_20_f_a(DELAY,3187)@11
    ld_DualMem_20_im_q_to_TopDataPath_ConjMult1_Multii_20_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_20_im_q, xout => ld_DualMem_20_im_q_to_TopDataPath_ConjMult1_Multii_20_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_20_f(FLOATMULT,1145)@13
    TopDataPath_ConjMult1_Multir_20_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_20_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_20_f_reset,
    		dataa	 => ld_DualMem_20_im_q_to_TopDataPath_ConjMult1_Multii_20_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_20_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_20_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_20_f_a_real <= sIEEE_2_real(ld_DualMem_20_im_q_to_TopDataPath_ConjMult1_Multii_20_f_a_q);
    TopDataPath_ConjMult1_Multir_20_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_20_re_r);
    TopDataPath_ConjMult1_Multir_20_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_20_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged(FLOATADDSUB,1492)@17
    TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_20_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_20_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_20_f_q);
    TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_20_f_q);
    TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_20(BITSELECT,72)@22
    CmdFifo_BitExtract1_20_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_20_b <= CmdFifo_BitExtract1_20_in(20 downto 20);

	--TopDataPath_EffVecLength_20_im(SELECTOR,998)@22
    TopDataPath_EffVecLength_20_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_20_im_q <= (others => '0');
            TopDataPath_EffVecLength_20_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_20_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_20_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_20_b = "1") THEN
                TopDataPath_EffVecLength_20_im_q <= TopDataPath_ConjMult1_Add2_20_add_f_TopDataPath_ConjMult1_Sub_20_R_sub_f_merged_q;
                TopDataPath_EffVecLength_20_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_im_0_im_add_0_10_f(FLOATADDSUB,1377)@23
    TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_reset,
    	dataa	 => TopDataPath_EffVecLength_20_im_q,
    	datab	 => TopDataPath_EffVecLength_21_im_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_20_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_21_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_1_5_f(FLOATADDSUB,1391)@28
    TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_q,
    	datab	 => TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_10_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_11_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_q);
    -- synopsys translate on

	--DualMem_19_im(DUALMEM,595)@9
    DualMem_19_im_reset0 <= areset;
    DualMem_19_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_19_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_19_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_19_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_19_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_19_q_to_DualMem_19_re_b_q(0),
        aclr0 => DualMem_19_im_reset0,
        clock0 => clk,
        address_b => DualMem_19_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_19_im_iq,
        q_a => DualMem_19_im_ir,
        address_a => DualMem_19_im_aa,
        data_a => DualMem_19_im_ia
    );
        DualMem_19_im_q <= DualMem_19_im_iq(31 downto 0);
        DualMem_19_im_r <= DualMem_19_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_19_im_1(REG,1653)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_19_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_19_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_19_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_19_im(DUALMEM,671)@11
    TopDataPath_CircularMem_DualMem_19_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_19_im_ia <= DualMem_19_im_q;
    TopDataPath_CircularMem_DualMem_19_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_19_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_19_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_19_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_19_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_19_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_19_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_19_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_19_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_19_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_19_im_ia
    );
        TopDataPath_CircularMem_DualMem_19_im_q <= TopDataPath_CircularMem_DualMem_19_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_19_im_r <= TopDataPath_CircularMem_DualMem_19_im_ir(31 downto 0);

	--ld_DualMem_19_re_q_to_TopDataPath_ConjMult1_Multri_19_f_a(DELAY,3285)@11
    ld_DualMem_19_re_q_to_TopDataPath_ConjMult1_Multri_19_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_19_re_q, xout => ld_DualMem_19_re_q_to_TopDataPath_ConjMult1_Multri_19_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_19_f(FLOATMULT,1169)@13
    TopDataPath_ConjMult1_Multri_19_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_19_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_19_f_reset,
    		dataa	 => ld_DualMem_19_re_q_to_TopDataPath_ConjMult1_Multri_19_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_19_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_19_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_19_f_a_real <= sIEEE_2_real(ld_DualMem_19_re_q_to_TopDataPath_ConjMult1_Multri_19_f_a_q);
    TopDataPath_ConjMult1_Multri_19_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_19_im_r);
    TopDataPath_ConjMult1_Multri_19_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_19_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_19_re_1(REG,1652)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_19_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_19_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_19_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_19_re(DUALMEM,670)@11
    TopDataPath_CircularMem_DualMem_19_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_19_re_ia <= DualMem_19_re_q;
    TopDataPath_CircularMem_DualMem_19_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_19_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_19_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_19_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_19_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_19_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_19_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_19_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_19_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_19_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_19_re_ia
    );
        TopDataPath_CircularMem_DualMem_19_re_q <= TopDataPath_CircularMem_DualMem_19_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_19_re_r <= TopDataPath_CircularMem_DualMem_19_re_ir(31 downto 0);

	--ld_DualMem_19_im_q_to_TopDataPath_ConjMult1_Multii_19_f_a(DELAY,3185)@11
    ld_DualMem_19_im_q_to_TopDataPath_ConjMult1_Multii_19_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_19_im_q, xout => ld_DualMem_19_im_q_to_TopDataPath_ConjMult1_Multii_19_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_19_f(FLOATMULT,1144)@13
    TopDataPath_ConjMult1_Multir_19_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_19_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_19_f_reset,
    		dataa	 => ld_DualMem_19_im_q_to_TopDataPath_ConjMult1_Multii_19_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_19_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_19_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_19_f_a_real <= sIEEE_2_real(ld_DualMem_19_im_q_to_TopDataPath_ConjMult1_Multii_19_f_a_q);
    TopDataPath_ConjMult1_Multir_19_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_19_re_r);
    TopDataPath_ConjMult1_Multir_19_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_19_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged(FLOATADDSUB,1490)@17
    TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_19_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_19_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_19_f_q);
    TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_19_f_q);
    TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_19(BITSELECT,71)@22
    CmdFifo_BitExtract1_19_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_19_b <= CmdFifo_BitExtract1_19_in(19 downto 19);

	--TopDataPath_EffVecLength_19_im(SELECTOR,996)@22
    TopDataPath_EffVecLength_19_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_19_im_q <= (others => '0');
            TopDataPath_EffVecLength_19_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_19_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_19_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_19_b = "1") THEN
                TopDataPath_EffVecLength_19_im_q <= TopDataPath_ConjMult1_Add2_19_add_f_TopDataPath_ConjMult1_Sub_19_R_sub_f_merged_q;
                TopDataPath_EffVecLength_19_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--DualMem_18_im(DUALMEM,593)@9
    DualMem_18_im_reset0 <= areset;
    DualMem_18_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_18_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_18_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_18_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_18_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_18_q_to_DualMem_18_re_b_q(0),
        aclr0 => DualMem_18_im_reset0,
        clock0 => clk,
        address_b => DualMem_18_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_18_im_iq,
        q_a => DualMem_18_im_ir,
        address_a => DualMem_18_im_aa,
        data_a => DualMem_18_im_ia
    );
        DualMem_18_im_q <= DualMem_18_im_iq(31 downto 0);
        DualMem_18_im_r <= DualMem_18_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_18_im_1(REG,1651)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_18_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_18_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_18_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_18_im(DUALMEM,669)@11
    TopDataPath_CircularMem_DualMem_18_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_18_im_ia <= DualMem_18_im_q;
    TopDataPath_CircularMem_DualMem_18_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_18_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_18_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_18_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_18_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_18_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_18_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_18_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_18_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_18_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_18_im_ia
    );
        TopDataPath_CircularMem_DualMem_18_im_q <= TopDataPath_CircularMem_DualMem_18_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_18_im_r <= TopDataPath_CircularMem_DualMem_18_im_ir(31 downto 0);

	--ld_DualMem_18_re_q_to_TopDataPath_ConjMult1_Multri_18_f_a(DELAY,3283)@11
    ld_DualMem_18_re_q_to_TopDataPath_ConjMult1_Multri_18_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_18_re_q, xout => ld_DualMem_18_re_q_to_TopDataPath_ConjMult1_Multri_18_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_18_f(FLOATMULT,1168)@13
    TopDataPath_ConjMult1_Multri_18_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_18_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_18_f_reset,
    		dataa	 => ld_DualMem_18_re_q_to_TopDataPath_ConjMult1_Multri_18_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_18_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_18_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_18_f_a_real <= sIEEE_2_real(ld_DualMem_18_re_q_to_TopDataPath_ConjMult1_Multri_18_f_a_q);
    TopDataPath_ConjMult1_Multri_18_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_18_im_r);
    TopDataPath_ConjMult1_Multri_18_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_18_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_18_re_1(REG,1650)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_18_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_18_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_18_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_18_re(DUALMEM,668)@11
    TopDataPath_CircularMem_DualMem_18_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_18_re_ia <= DualMem_18_re_q;
    TopDataPath_CircularMem_DualMem_18_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_18_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_18_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_18_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_18_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_18_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_18_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_18_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_18_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_18_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_18_re_ia
    );
        TopDataPath_CircularMem_DualMem_18_re_q <= TopDataPath_CircularMem_DualMem_18_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_18_re_r <= TopDataPath_CircularMem_DualMem_18_re_ir(31 downto 0);

	--ld_DualMem_18_im_q_to_TopDataPath_ConjMult1_Multii_18_f_a(DELAY,3183)@11
    ld_DualMem_18_im_q_to_TopDataPath_ConjMult1_Multii_18_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_18_im_q, xout => ld_DualMem_18_im_q_to_TopDataPath_ConjMult1_Multii_18_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_18_f(FLOATMULT,1143)@13
    TopDataPath_ConjMult1_Multir_18_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_18_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_18_f_reset,
    		dataa	 => ld_DualMem_18_im_q_to_TopDataPath_ConjMult1_Multii_18_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_18_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_18_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_18_f_a_real <= sIEEE_2_real(ld_DualMem_18_im_q_to_TopDataPath_ConjMult1_Multii_18_f_a_q);
    TopDataPath_ConjMult1_Multir_18_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_18_re_r);
    TopDataPath_ConjMult1_Multir_18_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_18_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged(FLOATADDSUB,1488)@17
    TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_18_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_18_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_18_f_q);
    TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_18_f_q);
    TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_18(BITSELECT,70)@22
    CmdFifo_BitExtract1_18_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_18_b <= CmdFifo_BitExtract1_18_in(18 downto 18);

	--TopDataPath_EffVecLength_18_im(SELECTOR,994)@22
    TopDataPath_EffVecLength_18_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_18_im_q <= (others => '0');
            TopDataPath_EffVecLength_18_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_18_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_18_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_18_b = "1") THEN
                TopDataPath_EffVecLength_18_im_q <= TopDataPath_ConjMult1_Add2_18_add_f_TopDataPath_ConjMult1_Sub_18_R_sub_f_merged_q;
                TopDataPath_EffVecLength_18_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_im_0_im_add_0_9_f(FLOATADDSUB,1375)@23
    TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_reset,
    	dataa	 => TopDataPath_EffVecLength_18_im_q,
    	datab	 => TopDataPath_EffVecLength_19_im_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_18_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_19_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_q);
    -- synopsys translate on

	--DualMem_17_im(DUALMEM,591)@9
    DualMem_17_im_reset0 <= areset;
    DualMem_17_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_17_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_17_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_17_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_17_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_17_q_to_DualMem_17_re_b_q(0),
        aclr0 => DualMem_17_im_reset0,
        clock0 => clk,
        address_b => DualMem_17_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_17_im_iq,
        q_a => DualMem_17_im_ir,
        address_a => DualMem_17_im_aa,
        data_a => DualMem_17_im_ia
    );
        DualMem_17_im_q <= DualMem_17_im_iq(31 downto 0);
        DualMem_17_im_r <= DualMem_17_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_17_im_1(REG,1649)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_17_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_17_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_17_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_17_im(DUALMEM,667)@11
    TopDataPath_CircularMem_DualMem_17_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_17_im_ia <= DualMem_17_im_q;
    TopDataPath_CircularMem_DualMem_17_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_17_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_17_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_17_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_17_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_17_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_17_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_17_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_17_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_17_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_17_im_ia
    );
        TopDataPath_CircularMem_DualMem_17_im_q <= TopDataPath_CircularMem_DualMem_17_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_17_im_r <= TopDataPath_CircularMem_DualMem_17_im_ir(31 downto 0);

	--ld_DualMem_17_re_q_to_TopDataPath_ConjMult1_Multri_17_f_a(DELAY,3281)@11
    ld_DualMem_17_re_q_to_TopDataPath_ConjMult1_Multri_17_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_17_re_q, xout => ld_DualMem_17_re_q_to_TopDataPath_ConjMult1_Multri_17_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_17_f(FLOATMULT,1167)@13
    TopDataPath_ConjMult1_Multri_17_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_17_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_17_f_reset,
    		dataa	 => ld_DualMem_17_re_q_to_TopDataPath_ConjMult1_Multri_17_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_17_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_17_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_17_f_a_real <= sIEEE_2_real(ld_DualMem_17_re_q_to_TopDataPath_ConjMult1_Multri_17_f_a_q);
    TopDataPath_ConjMult1_Multri_17_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_17_im_r);
    TopDataPath_ConjMult1_Multri_17_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_17_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_17_re_1(REG,1648)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_17_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_17_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_17_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_17_re(DUALMEM,666)@11
    TopDataPath_CircularMem_DualMem_17_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_17_re_ia <= DualMem_17_re_q;
    TopDataPath_CircularMem_DualMem_17_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_17_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_17_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_17_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_17_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_17_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_17_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_17_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_17_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_17_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_17_re_ia
    );
        TopDataPath_CircularMem_DualMem_17_re_q <= TopDataPath_CircularMem_DualMem_17_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_17_re_r <= TopDataPath_CircularMem_DualMem_17_re_ir(31 downto 0);

	--ld_DualMem_17_im_q_to_TopDataPath_ConjMult1_Multii_17_f_a(DELAY,3181)@11
    ld_DualMem_17_im_q_to_TopDataPath_ConjMult1_Multii_17_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_17_im_q, xout => ld_DualMem_17_im_q_to_TopDataPath_ConjMult1_Multii_17_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_17_f(FLOATMULT,1142)@13
    TopDataPath_ConjMult1_Multir_17_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_17_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_17_f_reset,
    		dataa	 => ld_DualMem_17_im_q_to_TopDataPath_ConjMult1_Multii_17_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_17_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_17_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_17_f_a_real <= sIEEE_2_real(ld_DualMem_17_im_q_to_TopDataPath_ConjMult1_Multii_17_f_a_q);
    TopDataPath_ConjMult1_Multir_17_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_17_re_r);
    TopDataPath_ConjMult1_Multir_17_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_17_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged(FLOATADDSUB,1486)@17
    TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_17_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_17_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_17_f_q);
    TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_17_f_q);
    TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_17(BITSELECT,69)@22
    CmdFifo_BitExtract1_17_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_17_b <= CmdFifo_BitExtract1_17_in(17 downto 17);

	--TopDataPath_EffVecLength_17_im(SELECTOR,992)@22
    TopDataPath_EffVecLength_17_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_17_im_q <= (others => '0');
            TopDataPath_EffVecLength_17_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_17_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_17_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_17_b = "1") THEN
                TopDataPath_EffVecLength_17_im_q <= TopDataPath_ConjMult1_Add2_17_add_f_TopDataPath_ConjMult1_Sub_17_R_sub_f_merged_q;
                TopDataPath_EffVecLength_17_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--DualMem_16_im(DUALMEM,589)@9
    DualMem_16_im_reset0 <= areset;
    DualMem_16_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_16_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_16_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_16_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_16_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_16_q_to_DualMem_16_re_b_q(0),
        aclr0 => DualMem_16_im_reset0,
        clock0 => clk,
        address_b => DualMem_16_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_16_im_iq,
        q_a => DualMem_16_im_ir,
        address_a => DualMem_16_im_aa,
        data_a => DualMem_16_im_ia
    );
        DualMem_16_im_q <= DualMem_16_im_iq(31 downto 0);
        DualMem_16_im_r <= DualMem_16_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_16_im_1(REG,1647)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_16_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_16_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_16_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_16_im(DUALMEM,665)@11
    TopDataPath_CircularMem_DualMem_16_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_16_im_ia <= DualMem_16_im_q;
    TopDataPath_CircularMem_DualMem_16_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_16_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_16_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_16_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_16_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_16_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_16_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_16_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_16_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_16_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_16_im_ia
    );
        TopDataPath_CircularMem_DualMem_16_im_q <= TopDataPath_CircularMem_DualMem_16_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_16_im_r <= TopDataPath_CircularMem_DualMem_16_im_ir(31 downto 0);

	--ld_DualMem_16_re_q_to_TopDataPath_ConjMult1_Multri_16_f_a(DELAY,3279)@11
    ld_DualMem_16_re_q_to_TopDataPath_ConjMult1_Multri_16_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_16_re_q, xout => ld_DualMem_16_re_q_to_TopDataPath_ConjMult1_Multri_16_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_16_f(FLOATMULT,1166)@13
    TopDataPath_ConjMult1_Multri_16_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_16_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_16_f_reset,
    		dataa	 => ld_DualMem_16_re_q_to_TopDataPath_ConjMult1_Multri_16_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_16_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_16_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_16_f_a_real <= sIEEE_2_real(ld_DualMem_16_re_q_to_TopDataPath_ConjMult1_Multri_16_f_a_q);
    TopDataPath_ConjMult1_Multri_16_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_16_im_r);
    TopDataPath_ConjMult1_Multri_16_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_16_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_16_re_1(REG,1646)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_16_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_16_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_16_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_16_re(DUALMEM,664)@11
    TopDataPath_CircularMem_DualMem_16_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_16_re_ia <= DualMem_16_re_q;
    TopDataPath_CircularMem_DualMem_16_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_16_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_16_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_16_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_16_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_16_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_16_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_16_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_16_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_16_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_16_re_ia
    );
        TopDataPath_CircularMem_DualMem_16_re_q <= TopDataPath_CircularMem_DualMem_16_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_16_re_r <= TopDataPath_CircularMem_DualMem_16_re_ir(31 downto 0);

	--ld_DualMem_16_im_q_to_TopDataPath_ConjMult1_Multii_16_f_a(DELAY,3179)@11
    ld_DualMem_16_im_q_to_TopDataPath_ConjMult1_Multii_16_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_16_im_q, xout => ld_DualMem_16_im_q_to_TopDataPath_ConjMult1_Multii_16_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_16_f(FLOATMULT,1141)@13
    TopDataPath_ConjMult1_Multir_16_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_16_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_16_f_reset,
    		dataa	 => ld_DualMem_16_im_q_to_TopDataPath_ConjMult1_Multii_16_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_16_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_16_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_16_f_a_real <= sIEEE_2_real(ld_DualMem_16_im_q_to_TopDataPath_ConjMult1_Multii_16_f_a_q);
    TopDataPath_ConjMult1_Multir_16_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_16_re_r);
    TopDataPath_ConjMult1_Multir_16_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_16_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged(FLOATADDSUB,1484)@17
    TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_16_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_16_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_16_f_q);
    TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_16_f_q);
    TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_16(BITSELECT,68)@22
    CmdFifo_BitExtract1_16_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_16_b <= CmdFifo_BitExtract1_16_in(16 downto 16);

	--TopDataPath_EffVecLength_16_im(SELECTOR,990)@22
    TopDataPath_EffVecLength_16_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_16_im_q <= (others => '0');
            TopDataPath_EffVecLength_16_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_16_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_16_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_16_b = "1") THEN
                TopDataPath_EffVecLength_16_im_q <= TopDataPath_ConjMult1_Add2_16_add_f_TopDataPath_ConjMult1_Sub_16_R_sub_f_merged_q;
                TopDataPath_EffVecLength_16_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_im_0_im_add_0_8_f(FLOATADDSUB,1373)@23
    TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_reset,
    	dataa	 => TopDataPath_EffVecLength_16_im_q,
    	datab	 => TopDataPath_EffVecLength_17_im_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_16_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_17_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_1_4_f(FLOATADDSUB,1389)@28
    TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_q,
    	datab	 => TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_8_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_9_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_2_2_f(FLOATADDSUB,1397)@33
    TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_q,
    	datab	 => TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_1_4_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_1_5_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_0(fixed,1589)@38
    TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_0_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_0_reset,
    		dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_q,
    		result	 => TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_0_q
    	);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_0_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_0_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_3_1_f(FLOATADDSUB,1401)@43
    TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_0_q,
    	datab	 => ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_outputreg_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_0_q);
    TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_real <= sInternal_2_real(ld_TopDataPath_EffVecLength_24_im_q_to_TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_b_outputreg_q);
    TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_q);
    -- synopsys translate on

	--DualMem_15_im(DUALMEM,587)@9
    DualMem_15_im_reset0 <= areset;
    DualMem_15_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_15_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_15_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_15_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_15_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_15_q_to_DualMem_15_re_b_q(0),
        aclr0 => DualMem_15_im_reset0,
        clock0 => clk,
        address_b => DualMem_15_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_15_im_iq,
        q_a => DualMem_15_im_ir,
        address_a => DualMem_15_im_aa,
        data_a => DualMem_15_im_ia
    );
        DualMem_15_im_q <= DualMem_15_im_iq(31 downto 0);
        DualMem_15_im_r <= DualMem_15_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_15_im_1(REG,1679)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_15_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_15_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_15_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_15_im(DUALMEM,663)@11
    TopDataPath_CircularMem_DualMem_15_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_15_im_ia <= DualMem_15_im_q;
    TopDataPath_CircularMem_DualMem_15_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_15_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_15_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_15_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_15_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_15_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_15_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_15_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_15_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_15_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_15_im_ia
    );
        TopDataPath_CircularMem_DualMem_15_im_q <= TopDataPath_CircularMem_DualMem_15_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_15_im_r <= TopDataPath_CircularMem_DualMem_15_im_ir(31 downto 0);

	--ld_DualMem_15_re_q_to_TopDataPath_ConjMult1_Multri_15_f_a(DELAY,3277)@11
    ld_DualMem_15_re_q_to_TopDataPath_ConjMult1_Multri_15_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_15_re_q, xout => ld_DualMem_15_re_q_to_TopDataPath_ConjMult1_Multri_15_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_15_f(FLOATMULT,1165)@13
    TopDataPath_ConjMult1_Multri_15_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_15_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_15_f_reset,
    		dataa	 => ld_DualMem_15_re_q_to_TopDataPath_ConjMult1_Multri_15_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_15_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_15_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_15_f_a_real <= sIEEE_2_real(ld_DualMem_15_re_q_to_TopDataPath_ConjMult1_Multri_15_f_a_q);
    TopDataPath_ConjMult1_Multri_15_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_15_im_r);
    TopDataPath_ConjMult1_Multri_15_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_15_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_15_re_1(REG,1678)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_15_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_15_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_15_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_15_re(DUALMEM,662)@11
    TopDataPath_CircularMem_DualMem_15_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_15_re_ia <= DualMem_15_re_q;
    TopDataPath_CircularMem_DualMem_15_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_15_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_15_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_15_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_15_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_15_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_15_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_15_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_15_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_15_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_15_re_ia
    );
        TopDataPath_CircularMem_DualMem_15_re_q <= TopDataPath_CircularMem_DualMem_15_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_15_re_r <= TopDataPath_CircularMem_DualMem_15_re_ir(31 downto 0);

	--ld_DualMem_15_im_q_to_TopDataPath_ConjMult1_Multii_15_f_a(DELAY,3177)@11
    ld_DualMem_15_im_q_to_TopDataPath_ConjMult1_Multii_15_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_15_im_q, xout => ld_DualMem_15_im_q_to_TopDataPath_ConjMult1_Multii_15_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_15_f(FLOATMULT,1140)@13
    TopDataPath_ConjMult1_Multir_15_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_15_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_15_f_reset,
    		dataa	 => ld_DualMem_15_im_q_to_TopDataPath_ConjMult1_Multii_15_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_15_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_15_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_15_f_a_real <= sIEEE_2_real(ld_DualMem_15_im_q_to_TopDataPath_ConjMult1_Multii_15_f_a_q);
    TopDataPath_ConjMult1_Multir_15_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_15_re_r);
    TopDataPath_ConjMult1_Multir_15_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_15_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged(FLOATADDSUB,1482)@17
    TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_15_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_15_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_15_f_q);
    TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_15_f_q);
    TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_15(BITSELECT,67)@22
    CmdFifo_BitExtract1_15_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_15_b <= CmdFifo_BitExtract1_15_in(15 downto 15);

	--TopDataPath_EffVecLength_15_im(SELECTOR,988)@22
    TopDataPath_EffVecLength_15_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_15_im_q <= (others => '0');
            TopDataPath_EffVecLength_15_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_15_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_15_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_15_b = "1") THEN
                TopDataPath_EffVecLength_15_im_q <= TopDataPath_ConjMult1_Add2_15_add_f_TopDataPath_ConjMult1_Sub_15_R_sub_f_merged_q;
                TopDataPath_EffVecLength_15_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--DualMem_14_im(DUALMEM,585)@9
    DualMem_14_im_reset0 <= areset;
    DualMem_14_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_14_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_14_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_14_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_14_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_14_q_to_DualMem_14_re_b_q(0),
        aclr0 => DualMem_14_im_reset0,
        clock0 => clk,
        address_b => DualMem_14_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_14_im_iq,
        q_a => DualMem_14_im_ir,
        address_a => DualMem_14_im_aa,
        data_a => DualMem_14_im_ia
    );
        DualMem_14_im_q <= DualMem_14_im_iq(31 downto 0);
        DualMem_14_im_r <= DualMem_14_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_14_im_1(REG,1677)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_14_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_14_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_14_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_14_im(DUALMEM,661)@11
    TopDataPath_CircularMem_DualMem_14_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_14_im_ia <= DualMem_14_im_q;
    TopDataPath_CircularMem_DualMem_14_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_14_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_14_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_14_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_14_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_14_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_14_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_14_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_14_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_14_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_14_im_ia
    );
        TopDataPath_CircularMem_DualMem_14_im_q <= TopDataPath_CircularMem_DualMem_14_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_14_im_r <= TopDataPath_CircularMem_DualMem_14_im_ir(31 downto 0);

	--ld_DualMem_14_re_q_to_TopDataPath_ConjMult1_Multri_14_f_a(DELAY,3275)@11
    ld_DualMem_14_re_q_to_TopDataPath_ConjMult1_Multri_14_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_14_re_q, xout => ld_DualMem_14_re_q_to_TopDataPath_ConjMult1_Multri_14_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_14_f(FLOATMULT,1164)@13
    TopDataPath_ConjMult1_Multri_14_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_14_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_14_f_reset,
    		dataa	 => ld_DualMem_14_re_q_to_TopDataPath_ConjMult1_Multri_14_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_14_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_14_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_14_f_a_real <= sIEEE_2_real(ld_DualMem_14_re_q_to_TopDataPath_ConjMult1_Multri_14_f_a_q);
    TopDataPath_ConjMult1_Multri_14_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_14_im_r);
    TopDataPath_ConjMult1_Multri_14_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_14_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_14_re_1(REG,1676)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_14_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_14_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_14_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_14_re(DUALMEM,660)@11
    TopDataPath_CircularMem_DualMem_14_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_14_re_ia <= DualMem_14_re_q;
    TopDataPath_CircularMem_DualMem_14_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_14_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_14_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_14_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_14_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_14_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_14_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_14_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_14_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_14_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_14_re_ia
    );
        TopDataPath_CircularMem_DualMem_14_re_q <= TopDataPath_CircularMem_DualMem_14_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_14_re_r <= TopDataPath_CircularMem_DualMem_14_re_ir(31 downto 0);

	--ld_DualMem_14_im_q_to_TopDataPath_ConjMult1_Multii_14_f_a(DELAY,3175)@11
    ld_DualMem_14_im_q_to_TopDataPath_ConjMult1_Multii_14_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_14_im_q, xout => ld_DualMem_14_im_q_to_TopDataPath_ConjMult1_Multii_14_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_14_f(FLOATMULT,1139)@13
    TopDataPath_ConjMult1_Multir_14_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_14_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_14_f_reset,
    		dataa	 => ld_DualMem_14_im_q_to_TopDataPath_ConjMult1_Multii_14_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_14_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_14_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_14_f_a_real <= sIEEE_2_real(ld_DualMem_14_im_q_to_TopDataPath_ConjMult1_Multii_14_f_a_q);
    TopDataPath_ConjMult1_Multir_14_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_14_re_r);
    TopDataPath_ConjMult1_Multir_14_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_14_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged(FLOATADDSUB,1480)@17
    TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_14_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_14_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_14_f_q);
    TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_14_f_q);
    TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_14(BITSELECT,66)@22
    CmdFifo_BitExtract1_14_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_14_b <= CmdFifo_BitExtract1_14_in(14 downto 14);

	--TopDataPath_EffVecLength_14_im(SELECTOR,986)@22
    TopDataPath_EffVecLength_14_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_14_im_q <= (others => '0');
            TopDataPath_EffVecLength_14_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_14_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_14_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_14_b = "1") THEN
                TopDataPath_EffVecLength_14_im_q <= TopDataPath_ConjMult1_Add2_14_add_f_TopDataPath_ConjMult1_Sub_14_R_sub_f_merged_q;
                TopDataPath_EffVecLength_14_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_im_0_im_add_0_7_f(FLOATADDSUB,1371)@23
    TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_reset,
    	dataa	 => TopDataPath_EffVecLength_14_im_q,
    	datab	 => TopDataPath_EffVecLength_15_im_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_14_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_15_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_q);
    -- synopsys translate on

	--DualMem_13_im(DUALMEM,583)@9
    DualMem_13_im_reset0 <= areset;
    DualMem_13_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_13_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_13_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_13_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_13_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_13_q_to_DualMem_13_re_b_q(0),
        aclr0 => DualMem_13_im_reset0,
        clock0 => clk,
        address_b => DualMem_13_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_13_im_iq,
        q_a => DualMem_13_im_ir,
        address_a => DualMem_13_im_aa,
        data_a => DualMem_13_im_ia
    );
        DualMem_13_im_q <= DualMem_13_im_iq(31 downto 0);
        DualMem_13_im_r <= DualMem_13_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_13_im_1(REG,1675)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_13_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_13_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_13_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_13_im(DUALMEM,659)@11
    TopDataPath_CircularMem_DualMem_13_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_13_im_ia <= DualMem_13_im_q;
    TopDataPath_CircularMem_DualMem_13_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_13_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_13_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_13_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_13_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_13_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_13_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_13_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_13_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_13_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_13_im_ia
    );
        TopDataPath_CircularMem_DualMem_13_im_q <= TopDataPath_CircularMem_DualMem_13_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_13_im_r <= TopDataPath_CircularMem_DualMem_13_im_ir(31 downto 0);

	--ld_DualMem_13_re_q_to_TopDataPath_ConjMult1_Multri_13_f_a(DELAY,3273)@11
    ld_DualMem_13_re_q_to_TopDataPath_ConjMult1_Multri_13_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_13_re_q, xout => ld_DualMem_13_re_q_to_TopDataPath_ConjMult1_Multri_13_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_13_f(FLOATMULT,1163)@13
    TopDataPath_ConjMult1_Multri_13_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_13_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_13_f_reset,
    		dataa	 => ld_DualMem_13_re_q_to_TopDataPath_ConjMult1_Multri_13_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_13_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_13_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_13_f_a_real <= sIEEE_2_real(ld_DualMem_13_re_q_to_TopDataPath_ConjMult1_Multri_13_f_a_q);
    TopDataPath_ConjMult1_Multri_13_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_13_im_r);
    TopDataPath_ConjMult1_Multri_13_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_13_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_13_re_1(REG,1674)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_13_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_13_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_13_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_13_re(DUALMEM,658)@11
    TopDataPath_CircularMem_DualMem_13_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_13_re_ia <= DualMem_13_re_q;
    TopDataPath_CircularMem_DualMem_13_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_13_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_13_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_13_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_13_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_13_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_13_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_13_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_13_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_13_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_13_re_ia
    );
        TopDataPath_CircularMem_DualMem_13_re_q <= TopDataPath_CircularMem_DualMem_13_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_13_re_r <= TopDataPath_CircularMem_DualMem_13_re_ir(31 downto 0);

	--ld_DualMem_13_im_q_to_TopDataPath_ConjMult1_Multii_13_f_a(DELAY,3173)@11
    ld_DualMem_13_im_q_to_TopDataPath_ConjMult1_Multii_13_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_13_im_q, xout => ld_DualMem_13_im_q_to_TopDataPath_ConjMult1_Multii_13_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_13_f(FLOATMULT,1138)@13
    TopDataPath_ConjMult1_Multir_13_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_13_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_13_f_reset,
    		dataa	 => ld_DualMem_13_im_q_to_TopDataPath_ConjMult1_Multii_13_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_13_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_13_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_13_f_a_real <= sIEEE_2_real(ld_DualMem_13_im_q_to_TopDataPath_ConjMult1_Multii_13_f_a_q);
    TopDataPath_ConjMult1_Multir_13_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_13_re_r);
    TopDataPath_ConjMult1_Multir_13_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_13_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged(FLOATADDSUB,1478)@17
    TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_13_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_13_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_13_f_q);
    TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_13_f_q);
    TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_13(BITSELECT,65)@22
    CmdFifo_BitExtract1_13_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_13_b <= CmdFifo_BitExtract1_13_in(13 downto 13);

	--TopDataPath_EffVecLength_13_im(SELECTOR,984)@22
    TopDataPath_EffVecLength_13_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_13_im_q <= (others => '0');
            TopDataPath_EffVecLength_13_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_13_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_13_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_13_b = "1") THEN
                TopDataPath_EffVecLength_13_im_q <= TopDataPath_ConjMult1_Add2_13_add_f_TopDataPath_ConjMult1_Sub_13_R_sub_f_merged_q;
                TopDataPath_EffVecLength_13_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--DualMem_12_im(DUALMEM,581)@9
    DualMem_12_im_reset0 <= areset;
    DualMem_12_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_12_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_12_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_12_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_12_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_12_q_to_DualMem_12_re_b_q(0),
        aclr0 => DualMem_12_im_reset0,
        clock0 => clk,
        address_b => DualMem_12_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_12_im_iq,
        q_a => DualMem_12_im_ir,
        address_a => DualMem_12_im_aa,
        data_a => DualMem_12_im_ia
    );
        DualMem_12_im_q <= DualMem_12_im_iq(31 downto 0);
        DualMem_12_im_r <= DualMem_12_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_12_im_1(REG,1673)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_12_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_12_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_12_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_12_im(DUALMEM,657)@11
    TopDataPath_CircularMem_DualMem_12_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_12_im_ia <= DualMem_12_im_q;
    TopDataPath_CircularMem_DualMem_12_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_12_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_12_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_12_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_12_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_12_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_12_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_12_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_12_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_12_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_12_im_ia
    );
        TopDataPath_CircularMem_DualMem_12_im_q <= TopDataPath_CircularMem_DualMem_12_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_12_im_r <= TopDataPath_CircularMem_DualMem_12_im_ir(31 downto 0);

	--ld_DualMem_12_re_q_to_TopDataPath_ConjMult1_Multri_12_f_a(DELAY,3271)@11
    ld_DualMem_12_re_q_to_TopDataPath_ConjMult1_Multri_12_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_12_re_q, xout => ld_DualMem_12_re_q_to_TopDataPath_ConjMult1_Multri_12_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_12_f(FLOATMULT,1162)@13
    TopDataPath_ConjMult1_Multri_12_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_12_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_12_f_reset,
    		dataa	 => ld_DualMem_12_re_q_to_TopDataPath_ConjMult1_Multri_12_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_12_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_12_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_12_f_a_real <= sIEEE_2_real(ld_DualMem_12_re_q_to_TopDataPath_ConjMult1_Multri_12_f_a_q);
    TopDataPath_ConjMult1_Multri_12_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_12_im_r);
    TopDataPath_ConjMult1_Multri_12_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_12_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_12_re_1(REG,1672)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_12_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_12_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_12_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_12_re(DUALMEM,656)@11
    TopDataPath_CircularMem_DualMem_12_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_12_re_ia <= DualMem_12_re_q;
    TopDataPath_CircularMem_DualMem_12_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_12_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_12_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_12_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_12_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_12_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_12_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_12_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_12_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_12_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_12_re_ia
    );
        TopDataPath_CircularMem_DualMem_12_re_q <= TopDataPath_CircularMem_DualMem_12_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_12_re_r <= TopDataPath_CircularMem_DualMem_12_re_ir(31 downto 0);

	--ld_DualMem_12_im_q_to_TopDataPath_ConjMult1_Multii_12_f_a(DELAY,3171)@11
    ld_DualMem_12_im_q_to_TopDataPath_ConjMult1_Multii_12_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_12_im_q, xout => ld_DualMem_12_im_q_to_TopDataPath_ConjMult1_Multii_12_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_12_f(FLOATMULT,1137)@13
    TopDataPath_ConjMult1_Multir_12_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_12_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_12_f_reset,
    		dataa	 => ld_DualMem_12_im_q_to_TopDataPath_ConjMult1_Multii_12_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_12_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_12_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_12_f_a_real <= sIEEE_2_real(ld_DualMem_12_im_q_to_TopDataPath_ConjMult1_Multii_12_f_a_q);
    TopDataPath_ConjMult1_Multir_12_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_12_re_r);
    TopDataPath_ConjMult1_Multir_12_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_12_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged(FLOATADDSUB,1476)@17
    TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_12_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_12_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_12_f_q);
    TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_12_f_q);
    TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_12(BITSELECT,64)@22
    CmdFifo_BitExtract1_12_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_12_b <= CmdFifo_BitExtract1_12_in(12 downto 12);

	--TopDataPath_EffVecLength_12_im(SELECTOR,982)@22
    TopDataPath_EffVecLength_12_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_12_im_q <= (others => '0');
            TopDataPath_EffVecLength_12_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_12_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_12_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_12_b = "1") THEN
                TopDataPath_EffVecLength_12_im_q <= TopDataPath_ConjMult1_Add2_12_add_f_TopDataPath_ConjMult1_Sub_12_R_sub_f_merged_q;
                TopDataPath_EffVecLength_12_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_im_0_im_add_0_6_f(FLOATADDSUB,1369)@23
    TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_reset,
    	dataa	 => TopDataPath_EffVecLength_12_im_q,
    	datab	 => TopDataPath_EffVecLength_13_im_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_12_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_13_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_1_3_f(FLOATADDSUB,1387)@28
    TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_q,
    	datab	 => TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_6_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_7_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_q);
    -- synopsys translate on

	--DualMem_11_im(DUALMEM,579)@9
    DualMem_11_im_reset0 <= areset;
    DualMem_11_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_11_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_11_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_11_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_11_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_11_q_to_DualMem_11_re_b_q(0),
        aclr0 => DualMem_11_im_reset0,
        clock0 => clk,
        address_b => DualMem_11_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_11_im_iq,
        q_a => DualMem_11_im_ir,
        address_a => DualMem_11_im_aa,
        data_a => DualMem_11_im_ia
    );
        DualMem_11_im_q <= DualMem_11_im_iq(31 downto 0);
        DualMem_11_im_r <= DualMem_11_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_11_im_1(REG,1671)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_11_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_11_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_11_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_11_im(DUALMEM,655)@11
    TopDataPath_CircularMem_DualMem_11_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_11_im_ia <= DualMem_11_im_q;
    TopDataPath_CircularMem_DualMem_11_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_11_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_11_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_11_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_11_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_11_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_11_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_11_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_11_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_11_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_11_im_ia
    );
        TopDataPath_CircularMem_DualMem_11_im_q <= TopDataPath_CircularMem_DualMem_11_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_11_im_r <= TopDataPath_CircularMem_DualMem_11_im_ir(31 downto 0);

	--ld_DualMem_11_re_q_to_TopDataPath_ConjMult1_Multri_11_f_a(DELAY,3269)@11
    ld_DualMem_11_re_q_to_TopDataPath_ConjMult1_Multri_11_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_11_re_q, xout => ld_DualMem_11_re_q_to_TopDataPath_ConjMult1_Multri_11_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_11_f(FLOATMULT,1161)@13
    TopDataPath_ConjMult1_Multri_11_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_11_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_11_f_reset,
    		dataa	 => ld_DualMem_11_re_q_to_TopDataPath_ConjMult1_Multri_11_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_11_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_11_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_11_f_a_real <= sIEEE_2_real(ld_DualMem_11_re_q_to_TopDataPath_ConjMult1_Multri_11_f_a_q);
    TopDataPath_ConjMult1_Multri_11_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_11_im_r);
    TopDataPath_ConjMult1_Multri_11_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_11_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_11_re_1(REG,1670)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_11_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_11_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_11_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_11_re(DUALMEM,654)@11
    TopDataPath_CircularMem_DualMem_11_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_11_re_ia <= DualMem_11_re_q;
    TopDataPath_CircularMem_DualMem_11_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_11_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_11_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_11_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_11_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_11_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_11_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_11_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_11_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_11_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_11_re_ia
    );
        TopDataPath_CircularMem_DualMem_11_re_q <= TopDataPath_CircularMem_DualMem_11_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_11_re_r <= TopDataPath_CircularMem_DualMem_11_re_ir(31 downto 0);

	--ld_DualMem_11_im_q_to_TopDataPath_ConjMult1_Multii_11_f_a(DELAY,3169)@11
    ld_DualMem_11_im_q_to_TopDataPath_ConjMult1_Multii_11_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_11_im_q, xout => ld_DualMem_11_im_q_to_TopDataPath_ConjMult1_Multii_11_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_11_f(FLOATMULT,1136)@13
    TopDataPath_ConjMult1_Multir_11_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_11_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_11_f_reset,
    		dataa	 => ld_DualMem_11_im_q_to_TopDataPath_ConjMult1_Multii_11_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_11_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_11_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_11_f_a_real <= sIEEE_2_real(ld_DualMem_11_im_q_to_TopDataPath_ConjMult1_Multii_11_f_a_q);
    TopDataPath_ConjMult1_Multir_11_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_11_re_r);
    TopDataPath_ConjMult1_Multir_11_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_11_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged(FLOATADDSUB,1474)@17
    TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_11_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_11_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_11_f_q);
    TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_11_f_q);
    TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_11(BITSELECT,63)@22
    CmdFifo_BitExtract1_11_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_11_b <= CmdFifo_BitExtract1_11_in(11 downto 11);

	--TopDataPath_EffVecLength_11_im(SELECTOR,980)@22
    TopDataPath_EffVecLength_11_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_11_im_q <= (others => '0');
            TopDataPath_EffVecLength_11_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_11_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_11_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_11_b = "1") THEN
                TopDataPath_EffVecLength_11_im_q <= TopDataPath_ConjMult1_Add2_11_add_f_TopDataPath_ConjMult1_Sub_11_R_sub_f_merged_q;
                TopDataPath_EffVecLength_11_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--DualMem_10_im(DUALMEM,577)@9
    DualMem_10_im_reset0 <= areset;
    DualMem_10_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_10_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_10_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_10_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_10_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_10_q_to_DualMem_10_re_b_q(0),
        aclr0 => DualMem_10_im_reset0,
        clock0 => clk,
        address_b => DualMem_10_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_10_im_iq,
        q_a => DualMem_10_im_ir,
        address_a => DualMem_10_im_aa,
        data_a => DualMem_10_im_ia
    );
        DualMem_10_im_q <= DualMem_10_im_iq(31 downto 0);
        DualMem_10_im_r <= DualMem_10_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_10_im_1(REG,1669)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_10_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_10_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_10_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_10_im(DUALMEM,653)@11
    TopDataPath_CircularMem_DualMem_10_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_10_im_ia <= DualMem_10_im_q;
    TopDataPath_CircularMem_DualMem_10_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_10_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_10_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_10_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_10_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_10_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_10_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_10_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_10_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_10_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_10_im_ia
    );
        TopDataPath_CircularMem_DualMem_10_im_q <= TopDataPath_CircularMem_DualMem_10_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_10_im_r <= TopDataPath_CircularMem_DualMem_10_im_ir(31 downto 0);

	--ld_DualMem_10_re_q_to_TopDataPath_ConjMult1_Multri_10_f_a(DELAY,3267)@11
    ld_DualMem_10_re_q_to_TopDataPath_ConjMult1_Multri_10_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_10_re_q, xout => ld_DualMem_10_re_q_to_TopDataPath_ConjMult1_Multri_10_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_10_f(FLOATMULT,1160)@13
    TopDataPath_ConjMult1_Multri_10_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_10_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_10_f_reset,
    		dataa	 => ld_DualMem_10_re_q_to_TopDataPath_ConjMult1_Multri_10_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_10_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_10_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_10_f_a_real <= sIEEE_2_real(ld_DualMem_10_re_q_to_TopDataPath_ConjMult1_Multri_10_f_a_q);
    TopDataPath_ConjMult1_Multri_10_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_10_im_r);
    TopDataPath_ConjMult1_Multri_10_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_10_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_10_re_1(REG,1668)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_10_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_10_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_10_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_10_re(DUALMEM,652)@11
    TopDataPath_CircularMem_DualMem_10_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_10_re_ia <= DualMem_10_re_q;
    TopDataPath_CircularMem_DualMem_10_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_10_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_10_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_10_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_10_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_10_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_10_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_10_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_10_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_10_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_10_re_ia
    );
        TopDataPath_CircularMem_DualMem_10_re_q <= TopDataPath_CircularMem_DualMem_10_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_10_re_r <= TopDataPath_CircularMem_DualMem_10_re_ir(31 downto 0);

	--ld_DualMem_10_im_q_to_TopDataPath_ConjMult1_Multii_10_f_a(DELAY,3167)@11
    ld_DualMem_10_im_q_to_TopDataPath_ConjMult1_Multii_10_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_10_im_q, xout => ld_DualMem_10_im_q_to_TopDataPath_ConjMult1_Multii_10_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_10_f(FLOATMULT,1135)@13
    TopDataPath_ConjMult1_Multir_10_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_10_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_10_f_reset,
    		dataa	 => ld_DualMem_10_im_q_to_TopDataPath_ConjMult1_Multii_10_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_10_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_10_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_10_f_a_real <= sIEEE_2_real(ld_DualMem_10_im_q_to_TopDataPath_ConjMult1_Multii_10_f_a_q);
    TopDataPath_ConjMult1_Multir_10_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_10_re_r);
    TopDataPath_ConjMult1_Multir_10_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_10_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged(FLOATADDSUB,1472)@17
    TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_10_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_10_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_10_f_q);
    TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_10_f_q);
    TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_10(BITSELECT,62)@22
    CmdFifo_BitExtract1_10_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_10_b <= CmdFifo_BitExtract1_10_in(10 downto 10);

	--TopDataPath_EffVecLength_10_im(SELECTOR,978)@22
    TopDataPath_EffVecLength_10_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_10_im_q <= (others => '0');
            TopDataPath_EffVecLength_10_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_10_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_10_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_10_b = "1") THEN
                TopDataPath_EffVecLength_10_im_q <= TopDataPath_ConjMult1_Add2_10_add_f_TopDataPath_ConjMult1_Sub_10_R_sub_f_merged_q;
                TopDataPath_EffVecLength_10_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_im_0_im_add_0_5_f(FLOATADDSUB,1367)@23
    TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_reset,
    	dataa	 => TopDataPath_EffVecLength_10_im_q,
    	datab	 => TopDataPath_EffVecLength_11_im_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_10_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_11_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_q);
    -- synopsys translate on

	--DualMem_9_im(DUALMEM,575)@9
    DualMem_9_im_reset0 <= areset;
    DualMem_9_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_9_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_9_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_9_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_9_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_9_q_to_DualMem_9_re_b_q(0),
        aclr0 => DualMem_9_im_reset0,
        clock0 => clk,
        address_b => DualMem_9_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_9_im_iq,
        q_a => DualMem_9_im_ir,
        address_a => DualMem_9_im_aa,
        data_a => DualMem_9_im_ia
    );
        DualMem_9_im_q <= DualMem_9_im_iq(31 downto 0);
        DualMem_9_im_r <= DualMem_9_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_9_im_1(REG,1667)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_9_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_9_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_9_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_9_im(DUALMEM,651)@11
    TopDataPath_CircularMem_DualMem_9_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_9_im_ia <= DualMem_9_im_q;
    TopDataPath_CircularMem_DualMem_9_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_9_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_9_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_9_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_9_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_9_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_9_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_9_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_9_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_9_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_9_im_ia
    );
        TopDataPath_CircularMem_DualMem_9_im_q <= TopDataPath_CircularMem_DualMem_9_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_9_im_r <= TopDataPath_CircularMem_DualMem_9_im_ir(31 downto 0);

	--ld_DualMem_9_re_q_to_TopDataPath_ConjMult1_Multri_9_f_a(DELAY,3265)@11
    ld_DualMem_9_re_q_to_TopDataPath_ConjMult1_Multri_9_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_9_re_q, xout => ld_DualMem_9_re_q_to_TopDataPath_ConjMult1_Multri_9_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_9_f(FLOATMULT,1159)@13
    TopDataPath_ConjMult1_Multri_9_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_9_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_9_f_reset,
    		dataa	 => ld_DualMem_9_re_q_to_TopDataPath_ConjMult1_Multri_9_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_9_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_9_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_9_f_a_real <= sIEEE_2_real(ld_DualMem_9_re_q_to_TopDataPath_ConjMult1_Multri_9_f_a_q);
    TopDataPath_ConjMult1_Multri_9_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_9_im_r);
    TopDataPath_ConjMult1_Multri_9_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_9_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_9_re_1(REG,1666)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_9_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_9_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_9_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_9_re(DUALMEM,650)@11
    TopDataPath_CircularMem_DualMem_9_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_9_re_ia <= DualMem_9_re_q;
    TopDataPath_CircularMem_DualMem_9_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_9_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_9_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_9_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_9_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_9_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_9_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_9_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_9_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_9_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_9_re_ia
    );
        TopDataPath_CircularMem_DualMem_9_re_q <= TopDataPath_CircularMem_DualMem_9_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_9_re_r <= TopDataPath_CircularMem_DualMem_9_re_ir(31 downto 0);

	--ld_DualMem_9_im_q_to_TopDataPath_ConjMult1_Multii_9_f_a(DELAY,3165)@11
    ld_DualMem_9_im_q_to_TopDataPath_ConjMult1_Multii_9_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_9_im_q, xout => ld_DualMem_9_im_q_to_TopDataPath_ConjMult1_Multii_9_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_9_f(FLOATMULT,1134)@13
    TopDataPath_ConjMult1_Multir_9_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_9_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_9_f_reset,
    		dataa	 => ld_DualMem_9_im_q_to_TopDataPath_ConjMult1_Multii_9_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_9_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_9_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_9_f_a_real <= sIEEE_2_real(ld_DualMem_9_im_q_to_TopDataPath_ConjMult1_Multii_9_f_a_q);
    TopDataPath_ConjMult1_Multir_9_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_9_re_r);
    TopDataPath_ConjMult1_Multir_9_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_9_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged(FLOATADDSUB,1470)@17
    TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_9_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_9_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_9_f_q);
    TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_9_f_q);
    TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_9(BITSELECT,61)@22
    CmdFifo_BitExtract1_9_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_9_b <= CmdFifo_BitExtract1_9_in(9 downto 9);

	--TopDataPath_EffVecLength_9_im(SELECTOR,976)@22
    TopDataPath_EffVecLength_9_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_9_im_q <= (others => '0');
            TopDataPath_EffVecLength_9_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_9_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_9_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_9_b = "1") THEN
                TopDataPath_EffVecLength_9_im_q <= TopDataPath_ConjMult1_Add2_9_add_f_TopDataPath_ConjMult1_Sub_9_R_sub_f_merged_q;
                TopDataPath_EffVecLength_9_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--DualMem_8_im(DUALMEM,573)@9
    DualMem_8_im_reset0 <= areset;
    DualMem_8_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_8_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_8_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_8_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_8_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_8_q_to_DualMem_8_re_b_q(0),
        aclr0 => DualMem_8_im_reset0,
        clock0 => clk,
        address_b => DualMem_8_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_8_im_iq,
        q_a => DualMem_8_im_ir,
        address_a => DualMem_8_im_aa,
        data_a => DualMem_8_im_ia
    );
        DualMem_8_im_q <= DualMem_8_im_iq(31 downto 0);
        DualMem_8_im_r <= DualMem_8_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_8_im_1(REG,1665)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_8_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_8_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_8_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_8_im(DUALMEM,649)@11
    TopDataPath_CircularMem_DualMem_8_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_8_im_ia <= DualMem_8_im_q;
    TopDataPath_CircularMem_DualMem_8_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_8_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_8_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_8_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_8_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_8_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_8_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_8_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_8_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_8_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_8_im_ia
    );
        TopDataPath_CircularMem_DualMem_8_im_q <= TopDataPath_CircularMem_DualMem_8_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_8_im_r <= TopDataPath_CircularMem_DualMem_8_im_ir(31 downto 0);

	--ld_DualMem_8_re_q_to_TopDataPath_ConjMult1_Multri_8_f_a(DELAY,3263)@11
    ld_DualMem_8_re_q_to_TopDataPath_ConjMult1_Multri_8_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_8_re_q, xout => ld_DualMem_8_re_q_to_TopDataPath_ConjMult1_Multri_8_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_8_f(FLOATMULT,1158)@13
    TopDataPath_ConjMult1_Multri_8_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_8_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_8_f_reset,
    		dataa	 => ld_DualMem_8_re_q_to_TopDataPath_ConjMult1_Multri_8_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_8_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_8_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_8_f_a_real <= sIEEE_2_real(ld_DualMem_8_re_q_to_TopDataPath_ConjMult1_Multri_8_f_a_q);
    TopDataPath_ConjMult1_Multri_8_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_8_im_r);
    TopDataPath_ConjMult1_Multri_8_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_8_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_8_re_1(REG,1664)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_8_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_8_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_8_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_8_re(DUALMEM,648)@11
    TopDataPath_CircularMem_DualMem_8_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_8_re_ia <= DualMem_8_re_q;
    TopDataPath_CircularMem_DualMem_8_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_8_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_8_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_8_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_8_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_8_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_8_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_8_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_8_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_8_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_8_re_ia
    );
        TopDataPath_CircularMem_DualMem_8_re_q <= TopDataPath_CircularMem_DualMem_8_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_8_re_r <= TopDataPath_CircularMem_DualMem_8_re_ir(31 downto 0);

	--ld_DualMem_8_im_q_to_TopDataPath_ConjMult1_Multii_8_f_a(DELAY,3163)@11
    ld_DualMem_8_im_q_to_TopDataPath_ConjMult1_Multii_8_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_8_im_q, xout => ld_DualMem_8_im_q_to_TopDataPath_ConjMult1_Multii_8_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_8_f(FLOATMULT,1133)@13
    TopDataPath_ConjMult1_Multir_8_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_8_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_8_f_reset,
    		dataa	 => ld_DualMem_8_im_q_to_TopDataPath_ConjMult1_Multii_8_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_8_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_8_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_8_f_a_real <= sIEEE_2_real(ld_DualMem_8_im_q_to_TopDataPath_ConjMult1_Multii_8_f_a_q);
    TopDataPath_ConjMult1_Multir_8_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_8_re_r);
    TopDataPath_ConjMult1_Multir_8_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_8_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged(FLOATADDSUB,1468)@17
    TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_8_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_8_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_8_f_q);
    TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_8_f_q);
    TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_8(BITSELECT,60)@22
    CmdFifo_BitExtract1_8_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_8_b <= CmdFifo_BitExtract1_8_in(8 downto 8);

	--TopDataPath_EffVecLength_8_im(SELECTOR,974)@22
    TopDataPath_EffVecLength_8_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_8_im_q <= (others => '0');
            TopDataPath_EffVecLength_8_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_8_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_8_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_8_b = "1") THEN
                TopDataPath_EffVecLength_8_im_q <= TopDataPath_ConjMult1_Add2_8_add_f_TopDataPath_ConjMult1_Sub_8_R_sub_f_merged_q;
                TopDataPath_EffVecLength_8_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_im_0_im_add_0_4_f(FLOATADDSUB,1365)@23
    TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_reset,
    	dataa	 => TopDataPath_EffVecLength_8_im_q,
    	datab	 => TopDataPath_EffVecLength_9_im_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_8_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_9_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_1_2_f(FLOATADDSUB,1385)@28
    TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_q,
    	datab	 => TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_4_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_5_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_2_1_f(FLOATADDSUB,1395)@33
    TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_q,
    	datab	 => TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_1_2_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_1_3_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_1(fixed,1587)@38
    TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_1_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_1_reset,
    		dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_q,
    		result	 => TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_1_q
    	);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_1_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_1_q);
    -- synopsys translate on

	--DualMem_7_im(DUALMEM,571)@9
    DualMem_7_im_reset0 <= areset;
    DualMem_7_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_7_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_7_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_7_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_7_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_7_q_to_DualMem_7_re_b_q(0),
        aclr0 => DualMem_7_im_reset0,
        clock0 => clk,
        address_b => DualMem_7_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_7_im_iq,
        q_a => DualMem_7_im_ir,
        address_a => DualMem_7_im_aa,
        data_a => DualMem_7_im_ia
    );
        DualMem_7_im_q <= DualMem_7_im_iq(31 downto 0);
        DualMem_7_im_r <= DualMem_7_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_7_im_1(REG,1687)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_7_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_7_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_7_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_7_im(DUALMEM,647)@11
    TopDataPath_CircularMem_DualMem_7_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_7_im_ia <= DualMem_7_im_q;
    TopDataPath_CircularMem_DualMem_7_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_7_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_7_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_7_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_7_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_7_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_7_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_7_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_7_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_7_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_7_im_ia
    );
        TopDataPath_CircularMem_DualMem_7_im_q <= TopDataPath_CircularMem_DualMem_7_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_7_im_r <= TopDataPath_CircularMem_DualMem_7_im_ir(31 downto 0);

	--ld_DualMem_7_re_q_to_TopDataPath_ConjMult1_Multri_7_f_a(DELAY,3261)@11
    ld_DualMem_7_re_q_to_TopDataPath_ConjMult1_Multri_7_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_7_re_q, xout => ld_DualMem_7_re_q_to_TopDataPath_ConjMult1_Multri_7_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_7_f(FLOATMULT,1157)@13
    TopDataPath_ConjMult1_Multri_7_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_7_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_7_f_reset,
    		dataa	 => ld_DualMem_7_re_q_to_TopDataPath_ConjMult1_Multri_7_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_7_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_7_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_7_f_a_real <= sIEEE_2_real(ld_DualMem_7_re_q_to_TopDataPath_ConjMult1_Multri_7_f_a_q);
    TopDataPath_ConjMult1_Multri_7_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_7_im_r);
    TopDataPath_ConjMult1_Multri_7_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_7_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_7_re_1(REG,1686)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_7_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_7_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_7_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_7_re(DUALMEM,646)@11
    TopDataPath_CircularMem_DualMem_7_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_7_re_ia <= DualMem_7_re_q;
    TopDataPath_CircularMem_DualMem_7_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_7_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_7_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_7_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_7_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_7_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_7_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_7_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_7_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_7_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_7_re_ia
    );
        TopDataPath_CircularMem_DualMem_7_re_q <= TopDataPath_CircularMem_DualMem_7_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_7_re_r <= TopDataPath_CircularMem_DualMem_7_re_ir(31 downto 0);

	--ld_DualMem_7_im_q_to_TopDataPath_ConjMult1_Multii_7_f_a(DELAY,3161)@11
    ld_DualMem_7_im_q_to_TopDataPath_ConjMult1_Multii_7_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_7_im_q, xout => ld_DualMem_7_im_q_to_TopDataPath_ConjMult1_Multii_7_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_7_f(FLOATMULT,1132)@13
    TopDataPath_ConjMult1_Multir_7_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_7_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_7_f_reset,
    		dataa	 => ld_DualMem_7_im_q_to_TopDataPath_ConjMult1_Multii_7_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_7_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_7_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_7_f_a_real <= sIEEE_2_real(ld_DualMem_7_im_q_to_TopDataPath_ConjMult1_Multii_7_f_a_q);
    TopDataPath_ConjMult1_Multir_7_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_7_re_r);
    TopDataPath_ConjMult1_Multir_7_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_7_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged(FLOATADDSUB,1466)@17
    TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_7_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_7_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_7_f_q);
    TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_7_f_q);
    TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_7(BITSELECT,59)@22
    CmdFifo_BitExtract1_7_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_7_b <= CmdFifo_BitExtract1_7_in(7 downto 7);

	--TopDataPath_EffVecLength_7_im(SELECTOR,972)@22
    TopDataPath_EffVecLength_7_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_7_im_q <= (others => '0');
            TopDataPath_EffVecLength_7_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_7_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_7_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_7_b = "1") THEN
                TopDataPath_EffVecLength_7_im_q <= TopDataPath_ConjMult1_Add2_7_add_f_TopDataPath_ConjMult1_Sub_7_R_sub_f_merged_q;
                TopDataPath_EffVecLength_7_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--DualMem_6_im(DUALMEM,569)@9
    DualMem_6_im_reset0 <= areset;
    DualMem_6_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_6_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_6_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_6_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_6_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_6_q_to_DualMem_6_re_b_q(0),
        aclr0 => DualMem_6_im_reset0,
        clock0 => clk,
        address_b => DualMem_6_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_6_im_iq,
        q_a => DualMem_6_im_ir,
        address_a => DualMem_6_im_aa,
        data_a => DualMem_6_im_ia
    );
        DualMem_6_im_q <= DualMem_6_im_iq(31 downto 0);
        DualMem_6_im_r <= DualMem_6_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_6_im_1(REG,1685)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_6_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_6_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_6_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_6_im(DUALMEM,645)@11
    TopDataPath_CircularMem_DualMem_6_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_6_im_ia <= DualMem_6_im_q;
    TopDataPath_CircularMem_DualMem_6_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_6_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_6_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_6_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_6_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_6_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_6_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_6_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_6_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_6_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_6_im_ia
    );
        TopDataPath_CircularMem_DualMem_6_im_q <= TopDataPath_CircularMem_DualMem_6_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_6_im_r <= TopDataPath_CircularMem_DualMem_6_im_ir(31 downto 0);

	--ld_DualMem_6_re_q_to_TopDataPath_ConjMult1_Multri_6_f_a(DELAY,3259)@11
    ld_DualMem_6_re_q_to_TopDataPath_ConjMult1_Multri_6_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_6_re_q, xout => ld_DualMem_6_re_q_to_TopDataPath_ConjMult1_Multri_6_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_6_f(FLOATMULT,1156)@13
    TopDataPath_ConjMult1_Multri_6_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_6_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_6_f_reset,
    		dataa	 => ld_DualMem_6_re_q_to_TopDataPath_ConjMult1_Multri_6_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_6_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_6_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_6_f_a_real <= sIEEE_2_real(ld_DualMem_6_re_q_to_TopDataPath_ConjMult1_Multri_6_f_a_q);
    TopDataPath_ConjMult1_Multri_6_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_6_im_r);
    TopDataPath_ConjMult1_Multri_6_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_6_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_6_re_1(REG,1684)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_6_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_6_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_6_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_6_re(DUALMEM,644)@11
    TopDataPath_CircularMem_DualMem_6_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_6_re_ia <= DualMem_6_re_q;
    TopDataPath_CircularMem_DualMem_6_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_6_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_6_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_6_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_6_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_6_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_6_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_6_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_6_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_6_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_6_re_ia
    );
        TopDataPath_CircularMem_DualMem_6_re_q <= TopDataPath_CircularMem_DualMem_6_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_6_re_r <= TopDataPath_CircularMem_DualMem_6_re_ir(31 downto 0);

	--ld_DualMem_6_im_q_to_TopDataPath_ConjMult1_Multii_6_f_a(DELAY,3159)@11
    ld_DualMem_6_im_q_to_TopDataPath_ConjMult1_Multii_6_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_6_im_q, xout => ld_DualMem_6_im_q_to_TopDataPath_ConjMult1_Multii_6_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_6_f(FLOATMULT,1131)@13
    TopDataPath_ConjMult1_Multir_6_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_6_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_6_f_reset,
    		dataa	 => ld_DualMem_6_im_q_to_TopDataPath_ConjMult1_Multii_6_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_6_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_6_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_6_f_a_real <= sIEEE_2_real(ld_DualMem_6_im_q_to_TopDataPath_ConjMult1_Multii_6_f_a_q);
    TopDataPath_ConjMult1_Multir_6_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_6_re_r);
    TopDataPath_ConjMult1_Multir_6_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_6_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged(FLOATADDSUB,1464)@17
    TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_6_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_6_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_6_f_q);
    TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_6_f_q);
    TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_6(BITSELECT,58)@22
    CmdFifo_BitExtract1_6_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_6_b <= CmdFifo_BitExtract1_6_in(6 downto 6);

	--TopDataPath_EffVecLength_6_im(SELECTOR,970)@22
    TopDataPath_EffVecLength_6_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_6_im_q <= (others => '0');
            TopDataPath_EffVecLength_6_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_6_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_6_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_6_b = "1") THEN
                TopDataPath_EffVecLength_6_im_q <= TopDataPath_ConjMult1_Add2_6_add_f_TopDataPath_ConjMult1_Sub_6_R_sub_f_merged_q;
                TopDataPath_EffVecLength_6_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_im_0_im_add_0_3_f(FLOATADDSUB,1363)@23
    TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_reset,
    	dataa	 => TopDataPath_EffVecLength_6_im_q,
    	datab	 => TopDataPath_EffVecLength_7_im_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_6_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_7_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_q);
    -- synopsys translate on

	--DualMem_5_im(DUALMEM,567)@9
    DualMem_5_im_reset0 <= areset;
    DualMem_5_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_5_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_5_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_5_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_5_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_5_q_to_DualMem_5_re_b_q(0),
        aclr0 => DualMem_5_im_reset0,
        clock0 => clk,
        address_b => DualMem_5_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_5_im_iq,
        q_a => DualMem_5_im_ir,
        address_a => DualMem_5_im_aa,
        data_a => DualMem_5_im_ia
    );
        DualMem_5_im_q <= DualMem_5_im_iq(31 downto 0);
        DualMem_5_im_r <= DualMem_5_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_5_im_1(REG,1683)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_5_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_5_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_5_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_5_im(DUALMEM,643)@11
    TopDataPath_CircularMem_DualMem_5_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_5_im_ia <= DualMem_5_im_q;
    TopDataPath_CircularMem_DualMem_5_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_5_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_5_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_5_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_5_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_5_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_5_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_5_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_5_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_5_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_5_im_ia
    );
        TopDataPath_CircularMem_DualMem_5_im_q <= TopDataPath_CircularMem_DualMem_5_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_5_im_r <= TopDataPath_CircularMem_DualMem_5_im_ir(31 downto 0);

	--ld_DualMem_5_re_q_to_TopDataPath_ConjMult1_Multri_5_f_a(DELAY,3257)@11
    ld_DualMem_5_re_q_to_TopDataPath_ConjMult1_Multri_5_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_5_re_q, xout => ld_DualMem_5_re_q_to_TopDataPath_ConjMult1_Multri_5_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_5_f(FLOATMULT,1155)@13
    TopDataPath_ConjMult1_Multri_5_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_5_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_5_f_reset,
    		dataa	 => ld_DualMem_5_re_q_to_TopDataPath_ConjMult1_Multri_5_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_5_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_5_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_5_f_a_real <= sIEEE_2_real(ld_DualMem_5_re_q_to_TopDataPath_ConjMult1_Multri_5_f_a_q);
    TopDataPath_ConjMult1_Multri_5_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_5_im_r);
    TopDataPath_ConjMult1_Multri_5_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_5_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_5_re_1(REG,1682)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_5_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_5_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_5_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_5_re(DUALMEM,642)@11
    TopDataPath_CircularMem_DualMem_5_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_5_re_ia <= DualMem_5_re_q;
    TopDataPath_CircularMem_DualMem_5_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_5_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_5_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_5_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_5_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_5_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_5_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_5_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_5_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_5_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_5_re_ia
    );
        TopDataPath_CircularMem_DualMem_5_re_q <= TopDataPath_CircularMem_DualMem_5_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_5_re_r <= TopDataPath_CircularMem_DualMem_5_re_ir(31 downto 0);

	--ld_DualMem_5_im_q_to_TopDataPath_ConjMult1_Multii_5_f_a(DELAY,3157)@11
    ld_DualMem_5_im_q_to_TopDataPath_ConjMult1_Multii_5_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_5_im_q, xout => ld_DualMem_5_im_q_to_TopDataPath_ConjMult1_Multii_5_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_5_f(FLOATMULT,1130)@13
    TopDataPath_ConjMult1_Multir_5_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_5_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_5_f_reset,
    		dataa	 => ld_DualMem_5_im_q_to_TopDataPath_ConjMult1_Multii_5_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_5_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_5_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_5_f_a_real <= sIEEE_2_real(ld_DualMem_5_im_q_to_TopDataPath_ConjMult1_Multii_5_f_a_q);
    TopDataPath_ConjMult1_Multir_5_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_5_re_r);
    TopDataPath_ConjMult1_Multir_5_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_5_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged(FLOATADDSUB,1462)@17
    TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_5_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_5_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_5_f_q);
    TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_5_f_q);
    TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_5(BITSELECT,57)@22
    CmdFifo_BitExtract1_5_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_5_b <= CmdFifo_BitExtract1_5_in(5 downto 5);

	--TopDataPath_EffVecLength_5_im(SELECTOR,968)@22
    TopDataPath_EffVecLength_5_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_5_im_q <= (others => '0');
            TopDataPath_EffVecLength_5_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_5_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_5_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_5_b = "1") THEN
                TopDataPath_EffVecLength_5_im_q <= TopDataPath_ConjMult1_Add2_5_add_f_TopDataPath_ConjMult1_Sub_5_R_sub_f_merged_q;
                TopDataPath_EffVecLength_5_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--DualMem_4_im(DUALMEM,565)@9
    DualMem_4_im_reset0 <= areset;
    DualMem_4_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_4_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_4_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_4_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_4_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_4_q_to_DualMem_4_re_b_q(0),
        aclr0 => DualMem_4_im_reset0,
        clock0 => clk,
        address_b => DualMem_4_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_4_im_iq,
        q_a => DualMem_4_im_ir,
        address_a => DualMem_4_im_aa,
        data_a => DualMem_4_im_ia
    );
        DualMem_4_im_q <= DualMem_4_im_iq(31 downto 0);
        DualMem_4_im_r <= DualMem_4_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_4_im_1(REG,1681)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_4_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_4_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_4_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_4_im(DUALMEM,641)@11
    TopDataPath_CircularMem_DualMem_4_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_4_im_ia <= DualMem_4_im_q;
    TopDataPath_CircularMem_DualMem_4_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_4_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_4_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_4_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_4_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_4_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_4_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_4_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_4_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_4_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_4_im_ia
    );
        TopDataPath_CircularMem_DualMem_4_im_q <= TopDataPath_CircularMem_DualMem_4_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_4_im_r <= TopDataPath_CircularMem_DualMem_4_im_ir(31 downto 0);

	--ld_DualMem_4_re_q_to_TopDataPath_ConjMult1_Multri_4_f_a(DELAY,3255)@11
    ld_DualMem_4_re_q_to_TopDataPath_ConjMult1_Multri_4_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_4_re_q, xout => ld_DualMem_4_re_q_to_TopDataPath_ConjMult1_Multri_4_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_4_f(FLOATMULT,1154)@13
    TopDataPath_ConjMult1_Multri_4_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_4_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_4_f_reset,
    		dataa	 => ld_DualMem_4_re_q_to_TopDataPath_ConjMult1_Multri_4_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_4_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_4_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_4_f_a_real <= sIEEE_2_real(ld_DualMem_4_re_q_to_TopDataPath_ConjMult1_Multri_4_f_a_q);
    TopDataPath_ConjMult1_Multri_4_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_4_im_r);
    TopDataPath_ConjMult1_Multri_4_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_4_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_4_re_1(REG,1680)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_4_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_4_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_4_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_4_re(DUALMEM,640)@11
    TopDataPath_CircularMem_DualMem_4_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_4_re_ia <= DualMem_4_re_q;
    TopDataPath_CircularMem_DualMem_4_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_4_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_4_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_4_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_4_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_4_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_4_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_4_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_4_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_4_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_4_re_ia
    );
        TopDataPath_CircularMem_DualMem_4_re_q <= TopDataPath_CircularMem_DualMem_4_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_4_re_r <= TopDataPath_CircularMem_DualMem_4_re_ir(31 downto 0);

	--ld_DualMem_4_im_q_to_TopDataPath_ConjMult1_Multii_4_f_a(DELAY,3155)@11
    ld_DualMem_4_im_q_to_TopDataPath_ConjMult1_Multii_4_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_4_im_q, xout => ld_DualMem_4_im_q_to_TopDataPath_ConjMult1_Multii_4_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_4_f(FLOATMULT,1129)@13
    TopDataPath_ConjMult1_Multir_4_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_4_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_4_f_reset,
    		dataa	 => ld_DualMem_4_im_q_to_TopDataPath_ConjMult1_Multii_4_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_4_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_4_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_4_f_a_real <= sIEEE_2_real(ld_DualMem_4_im_q_to_TopDataPath_ConjMult1_Multii_4_f_a_q);
    TopDataPath_ConjMult1_Multir_4_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_4_re_r);
    TopDataPath_ConjMult1_Multir_4_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_4_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged(FLOATADDSUB,1460)@17
    TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_4_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_4_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_4_f_q);
    TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_4_f_q);
    TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_4(BITSELECT,56)@22
    CmdFifo_BitExtract1_4_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_4_b <= CmdFifo_BitExtract1_4_in(4 downto 4);

	--TopDataPath_EffVecLength_4_im(SELECTOR,966)@22
    TopDataPath_EffVecLength_4_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_4_im_q <= (others => '0');
            TopDataPath_EffVecLength_4_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_4_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_4_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_4_b = "1") THEN
                TopDataPath_EffVecLength_4_im_q <= TopDataPath_ConjMult1_Add2_4_add_f_TopDataPath_ConjMult1_Sub_4_R_sub_f_merged_q;
                TopDataPath_EffVecLength_4_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_im_0_im_add_0_2_f(FLOATADDSUB,1361)@23
    TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_reset,
    	dataa	 => TopDataPath_EffVecLength_4_im_q,
    	datab	 => TopDataPath_EffVecLength_5_im_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_4_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_5_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_1_1_f(FLOATADDSUB,1383)@28
    TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_q,
    	datab	 => TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_2_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_3_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_q);
    -- synopsys translate on

	--DualMem_3_im(DUALMEM,563)@9
    DualMem_3_im_reset0 <= areset;
    DualMem_3_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_3_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_3_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_3_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_3_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_3_q_to_DualMem_3_re_b_q(0),
        aclr0 => DualMem_3_im_reset0,
        clock0 => clk,
        address_b => DualMem_3_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_3_im_iq,
        q_a => DualMem_3_im_ir,
        address_a => DualMem_3_im_aa,
        data_a => DualMem_3_im_ia
    );
        DualMem_3_im_q <= DualMem_3_im_iq(31 downto 0);
        DualMem_3_im_r <= DualMem_3_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_3_im_1(REG,1691)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_3_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_3_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_3_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_3_im(DUALMEM,639)@11
    TopDataPath_CircularMem_DualMem_3_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_3_im_ia <= DualMem_3_im_q;
    TopDataPath_CircularMem_DualMem_3_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_3_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_3_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_3_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_3_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_3_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_3_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_3_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_3_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_3_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_3_im_ia
    );
        TopDataPath_CircularMem_DualMem_3_im_q <= TopDataPath_CircularMem_DualMem_3_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_3_im_r <= TopDataPath_CircularMem_DualMem_3_im_ir(31 downto 0);

	--ld_DualMem_3_re_q_to_TopDataPath_ConjMult1_Multri_3_f_a(DELAY,3253)@11
    ld_DualMem_3_re_q_to_TopDataPath_ConjMult1_Multri_3_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_3_re_q, xout => ld_DualMem_3_re_q_to_TopDataPath_ConjMult1_Multri_3_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_3_f(FLOATMULT,1153)@13
    TopDataPath_ConjMult1_Multri_3_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_3_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_3_f_reset,
    		dataa	 => ld_DualMem_3_re_q_to_TopDataPath_ConjMult1_Multri_3_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_3_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_3_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_3_f_a_real <= sIEEE_2_real(ld_DualMem_3_re_q_to_TopDataPath_ConjMult1_Multri_3_f_a_q);
    TopDataPath_ConjMult1_Multri_3_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_3_im_r);
    TopDataPath_ConjMult1_Multri_3_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_3_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_3_re_1(REG,1690)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_3_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_3_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_3_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_3_re(DUALMEM,638)@11
    TopDataPath_CircularMem_DualMem_3_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_3_re_ia <= DualMem_3_re_q;
    TopDataPath_CircularMem_DualMem_3_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_3_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_3_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_3_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_3_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_3_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_3_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_3_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_3_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_3_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_3_re_ia
    );
        TopDataPath_CircularMem_DualMem_3_re_q <= TopDataPath_CircularMem_DualMem_3_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_3_re_r <= TopDataPath_CircularMem_DualMem_3_re_ir(31 downto 0);

	--ld_DualMem_3_im_q_to_TopDataPath_ConjMult1_Multii_3_f_a(DELAY,3153)@11
    ld_DualMem_3_im_q_to_TopDataPath_ConjMult1_Multii_3_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_3_im_q, xout => ld_DualMem_3_im_q_to_TopDataPath_ConjMult1_Multii_3_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_3_f(FLOATMULT,1128)@13
    TopDataPath_ConjMult1_Multir_3_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_3_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_3_f_reset,
    		dataa	 => ld_DualMem_3_im_q_to_TopDataPath_ConjMult1_Multii_3_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_3_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_3_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_3_f_a_real <= sIEEE_2_real(ld_DualMem_3_im_q_to_TopDataPath_ConjMult1_Multii_3_f_a_q);
    TopDataPath_ConjMult1_Multir_3_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_3_re_r);
    TopDataPath_ConjMult1_Multir_3_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_3_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged(FLOATADDSUB,1458)@17
    TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_3_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_3_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_3_f_q);
    TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_3_f_q);
    TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_3(BITSELECT,55)@22
    CmdFifo_BitExtract1_3_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_3_b <= CmdFifo_BitExtract1_3_in(3 downto 3);

	--TopDataPath_EffVecLength_3_im(SELECTOR,964)@22
    TopDataPath_EffVecLength_3_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_3_im_q <= (others => '0');
            TopDataPath_EffVecLength_3_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_3_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_3_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_3_b = "1") THEN
                TopDataPath_EffVecLength_3_im_q <= TopDataPath_ConjMult1_Add2_3_add_f_TopDataPath_ConjMult1_Sub_3_R_sub_f_merged_q;
                TopDataPath_EffVecLength_3_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--DualMem_2_im(DUALMEM,561)@9
    DualMem_2_im_reset0 <= areset;
    DualMem_2_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_2_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_2_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_2_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_2_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_2_q_to_DualMem_2_re_b_q(0),
        aclr0 => DualMem_2_im_reset0,
        clock0 => clk,
        address_b => DualMem_2_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_2_im_iq,
        q_a => DualMem_2_im_ir,
        address_a => DualMem_2_im_aa,
        data_a => DualMem_2_im_ia
    );
        DualMem_2_im_q <= DualMem_2_im_iq(31 downto 0);
        DualMem_2_im_r <= DualMem_2_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_2_im_1(REG,1689)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_2_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_2_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_2_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_2_im(DUALMEM,637)@11
    TopDataPath_CircularMem_DualMem_2_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_2_im_ia <= DualMem_2_im_q;
    TopDataPath_CircularMem_DualMem_2_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_2_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_2_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_2_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_2_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_2_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_2_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_2_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_2_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_2_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_2_im_ia
    );
        TopDataPath_CircularMem_DualMem_2_im_q <= TopDataPath_CircularMem_DualMem_2_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_2_im_r <= TopDataPath_CircularMem_DualMem_2_im_ir(31 downto 0);

	--ld_DualMem_2_re_q_to_TopDataPath_ConjMult1_Multri_2_f_a(DELAY,3251)@11
    ld_DualMem_2_re_q_to_TopDataPath_ConjMult1_Multri_2_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_2_re_q, xout => ld_DualMem_2_re_q_to_TopDataPath_ConjMult1_Multri_2_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_2_f(FLOATMULT,1152)@13
    TopDataPath_ConjMult1_Multri_2_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_2_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_2_f_reset,
    		dataa	 => ld_DualMem_2_re_q_to_TopDataPath_ConjMult1_Multri_2_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_2_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_2_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_2_f_a_real <= sIEEE_2_real(ld_DualMem_2_re_q_to_TopDataPath_ConjMult1_Multri_2_f_a_q);
    TopDataPath_ConjMult1_Multri_2_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_2_im_r);
    TopDataPath_ConjMult1_Multri_2_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_2_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_2_re_1(REG,1688)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_2_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_2_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_2_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_2_re(DUALMEM,636)@11
    TopDataPath_CircularMem_DualMem_2_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_2_re_ia <= DualMem_2_re_q;
    TopDataPath_CircularMem_DualMem_2_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_2_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_2_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_2_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_2_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_2_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_2_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_2_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_2_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_2_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_2_re_ia
    );
        TopDataPath_CircularMem_DualMem_2_re_q <= TopDataPath_CircularMem_DualMem_2_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_2_re_r <= TopDataPath_CircularMem_DualMem_2_re_ir(31 downto 0);

	--ld_DualMem_2_im_q_to_TopDataPath_ConjMult1_Multii_2_f_a(DELAY,3151)@11
    ld_DualMem_2_im_q_to_TopDataPath_ConjMult1_Multii_2_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_2_im_q, xout => ld_DualMem_2_im_q_to_TopDataPath_ConjMult1_Multii_2_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_2_f(FLOATMULT,1127)@13
    TopDataPath_ConjMult1_Multir_2_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_2_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_2_f_reset,
    		dataa	 => ld_DualMem_2_im_q_to_TopDataPath_ConjMult1_Multii_2_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_2_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_2_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_2_f_a_real <= sIEEE_2_real(ld_DualMem_2_im_q_to_TopDataPath_ConjMult1_Multii_2_f_a_q);
    TopDataPath_ConjMult1_Multir_2_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_2_re_r);
    TopDataPath_ConjMult1_Multir_2_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_2_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged(FLOATADDSUB,1456)@17
    TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_2_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_2_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_2_f_q);
    TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_2_f_q);
    TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_2(BITSELECT,54)@22
    CmdFifo_BitExtract1_2_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_2_b <= CmdFifo_BitExtract1_2_in(2 downto 2);

	--TopDataPath_EffVecLength_2_im(SELECTOR,962)@22
    TopDataPath_EffVecLength_2_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_2_im_q <= (others => '0');
            TopDataPath_EffVecLength_2_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_2_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_2_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_2_b = "1") THEN
                TopDataPath_EffVecLength_2_im_q <= TopDataPath_ConjMult1_Add2_2_add_f_TopDataPath_ConjMult1_Sub_2_R_sub_f_merged_q;
                TopDataPath_EffVecLength_2_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_im_0_im_add_0_1_f(FLOATADDSUB,1359)@23
    TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_reset,
    	dataa	 => TopDataPath_EffVecLength_2_im_q,
    	datab	 => TopDataPath_EffVecLength_3_im_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_2_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_3_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_q);
    -- synopsys translate on

	--DualMem_1_im(DUALMEM,559)@9
    DualMem_1_im_reset0 <= areset;
    DualMem_1_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_1_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_1_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_1_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_1_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_1_q_to_DualMem_1_re_b_q(0),
        aclr0 => DualMem_1_im_reset0,
        clock0 => clk,
        address_b => DualMem_1_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_1_im_iq,
        q_a => DualMem_1_im_ir,
        address_a => DualMem_1_im_aa,
        data_a => DualMem_1_im_ia
    );
        DualMem_1_im_q <= DualMem_1_im_iq(31 downto 0);
        DualMem_1_im_r <= DualMem_1_im_ir(31 downto 0);

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_1_im_1(REG,1645)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_1_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_1_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_1_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_1_im(DUALMEM,635)@11
    TopDataPath_CircularMem_DualMem_1_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_1_im_ia <= DualMem_1_im_q;
    TopDataPath_CircularMem_DualMem_1_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_1_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_1_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_1_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_1_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_1_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_1_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_1_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_1_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_1_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_1_im_ia
    );
        TopDataPath_CircularMem_DualMem_1_im_q <= TopDataPath_CircularMem_DualMem_1_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_1_im_r <= TopDataPath_CircularMem_DualMem_1_im_ir(31 downto 0);

	--ld_DualMem_1_re_q_to_TopDataPath_ConjMult1_Multri_1_f_a(DELAY,3249)@11
    ld_DualMem_1_re_q_to_TopDataPath_ConjMult1_Multri_1_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_1_re_q, xout => ld_DualMem_1_re_q_to_TopDataPath_ConjMult1_Multri_1_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_1_f(FLOATMULT,1151)@13
    TopDataPath_ConjMult1_Multri_1_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_1_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_1_f_reset,
    		dataa	 => ld_DualMem_1_re_q_to_TopDataPath_ConjMult1_Multri_1_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_1_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_1_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_1_f_a_real <= sIEEE_2_real(ld_DualMem_1_re_q_to_TopDataPath_ConjMult1_Multri_1_f_a_q);
    TopDataPath_ConjMult1_Multri_1_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_1_im_r);
    TopDataPath_ConjMult1_Multri_1_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_1_f_q);
    -- synopsys translate on

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_1_re_1(REG,1644)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_1_re_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_1_re_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_1_re_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_1_re(DUALMEM,634)@11
    TopDataPath_CircularMem_DualMem_1_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_1_re_ia <= DualMem_1_re_q;
    TopDataPath_CircularMem_DualMem_1_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_1_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_1_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_1_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_1_re_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_1_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_1_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_1_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_1_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_1_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_1_re_ia
    );
        TopDataPath_CircularMem_DualMem_1_re_q <= TopDataPath_CircularMem_DualMem_1_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_1_re_r <= TopDataPath_CircularMem_DualMem_1_re_ir(31 downto 0);

	--ld_DualMem_1_im_q_to_TopDataPath_ConjMult1_Multii_1_f_a(DELAY,3149)@11
    ld_DualMem_1_im_q_to_TopDataPath_ConjMult1_Multii_1_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_1_im_q, xout => ld_DualMem_1_im_q_to_TopDataPath_ConjMult1_Multii_1_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_1_f(FLOATMULT,1126)@13
    TopDataPath_ConjMult1_Multir_1_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_1_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_1_f_reset,
    		dataa	 => ld_DualMem_1_im_q_to_TopDataPath_ConjMult1_Multii_1_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_1_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_1_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_1_f_a_real <= sIEEE_2_real(ld_DualMem_1_im_q_to_TopDataPath_ConjMult1_Multii_1_f_a_q);
    TopDataPath_ConjMult1_Multir_1_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_1_re_r);
    TopDataPath_ConjMult1_Multir_1_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_1_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged(FLOATADDSUB,1454)@17
    TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_1_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_1_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_1_f_q);
    TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_1_f_q);
    TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_1(BITSELECT,53)@22
    CmdFifo_BitExtract1_1_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_1_b <= CmdFifo_BitExtract1_1_in(1 downto 1);

	--TopDataPath_EffVecLength_1_im(SELECTOR,960)@22
    TopDataPath_EffVecLength_1_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_1_im_q <= (others => '0');
            TopDataPath_EffVecLength_1_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_1_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_1_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_1_b = "1") THEN
                TopDataPath_EffVecLength_1_im_q <= TopDataPath_ConjMult1_Add2_1_add_f_TopDataPath_ConjMult1_Sub_1_R_sub_f_merged_q;
                TopDataPath_EffVecLength_1_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--DualMem_0_im(DUALMEM,557)@9
    DualMem_0_im_reset0 <= areset;
    DualMem_0_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_0_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_0_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_0_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_0_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_0_q_to_DualMem_0_re_b_q(0),
        aclr0 => DualMem_0_im_reset0,
        clock0 => clk,
        address_b => DualMem_0_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_0_im_iq,
        q_a => DualMem_0_im_ir,
        address_a => DualMem_0_im_aa,
        data_a => DualMem_0_im_ia
    );
        DualMem_0_im_q <= DualMem_0_im_iq(31 downto 0);
        DualMem_0_im_r <= DualMem_0_im_ir(31 downto 0);

	--ld_CmdFifo_And4_q_to_TopDataPath_CircularMem_DualMem_0_re_b(DELAY,2839)@10
    ld_CmdFifo_And4_q_to_TopDataPath_CircularMem_DualMem_0_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => CmdFifo_And4_q, xout => ld_CmdFifo_And4_q_to_TopDataPath_CircularMem_DualMem_0_re_b_q, clk => clk, aclr => areset );

	--TopDataPath_CircularMem_DualMem_0_im(DUALMEM,633)@11
    TopDataPath_CircularMem_DualMem_0_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_0_im_ia <= DualMem_0_im_q;
    TopDataPath_CircularMem_DualMem_0_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_0_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_0_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_0_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_CmdFifo_And4_q_to_TopDataPath_CircularMem_DualMem_0_re_b_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_0_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_0_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_0_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_0_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_0_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_0_im_ia
    );
        TopDataPath_CircularMem_DualMem_0_im_q <= TopDataPath_CircularMem_DualMem_0_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_0_im_r <= TopDataPath_CircularMem_DualMem_0_im_ir(31 downto 0);

	--ld_DualMem_0_re_q_to_TopDataPath_ConjMult1_Multri_0_f_a(DELAY,3247)@11
    ld_DualMem_0_re_q_to_TopDataPath_ConjMult1_Multri_0_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_0_re_q, xout => ld_DualMem_0_re_q_to_TopDataPath_ConjMult1_Multri_0_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multri_0_f(FLOATMULT,1150)@13
    TopDataPath_ConjMult1_Multri_0_f_reset <= areset;
    TopDataPath_ConjMult1_Multri_0_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multri_0_f_reset,
    		dataa	 => ld_DualMem_0_re_q_to_TopDataPath_ConjMult1_Multri_0_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_0_im_r,
    		result	 => TopDataPath_ConjMult1_Multri_0_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multri_0_f_a_real <= sIEEE_2_real(ld_DualMem_0_re_q_to_TopDataPath_ConjMult1_Multri_0_f_a_q);
    TopDataPath_ConjMult1_Multri_0_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_0_im_r);
    TopDataPath_ConjMult1_Multri_0_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_0_f_q);
    -- synopsys translate on

	--TopDataPath_CircularMem_DualMem_0_re(DUALMEM,632)@11
    TopDataPath_CircularMem_DualMem_0_re_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_0_re_ia <= DualMem_0_re_q;
    TopDataPath_CircularMem_DualMem_0_re_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_0_re_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_0_re_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_0_re.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_CmdFifo_And4_q_to_TopDataPath_CircularMem_DualMem_0_re_b_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_0_re_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_0_re_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_0_re_iq,
        q_a => TopDataPath_CircularMem_DualMem_0_re_ir,
        address_a => TopDataPath_CircularMem_DualMem_0_re_aa,
        data_a => TopDataPath_CircularMem_DualMem_0_re_ia
    );
        TopDataPath_CircularMem_DualMem_0_re_q <= TopDataPath_CircularMem_DualMem_0_re_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_0_re_r <= TopDataPath_CircularMem_DualMem_0_re_ir(31 downto 0);

	--ld_DualMem_0_im_q_to_TopDataPath_ConjMult1_Multii_0_f_a(DELAY,3147)@11
    ld_DualMem_0_im_q_to_TopDataPath_ConjMult1_Multii_0_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_0_im_q, xout => ld_DualMem_0_im_q_to_TopDataPath_ConjMult1_Multii_0_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multir_0_f(FLOATMULT,1125)@13
    TopDataPath_ConjMult1_Multir_0_f_reset <= areset;
    TopDataPath_ConjMult1_Multir_0_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multir_0_f_reset,
    		dataa	 => ld_DualMem_0_im_q_to_TopDataPath_ConjMult1_Multii_0_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_0_re_r,
    		result	 => TopDataPath_ConjMult1_Multir_0_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multir_0_f_a_real <= sIEEE_2_real(ld_DualMem_0_im_q_to_TopDataPath_ConjMult1_Multii_0_f_a_q);
    TopDataPath_ConjMult1_Multir_0_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_0_re_r);
    TopDataPath_ConjMult1_Multir_0_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_0_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged(FLOATADDSUB,1452)@17
    TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_add_sub	 <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_not_q;
    TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multir_0_f_q,
    	datab	 => TopDataPath_ConjMult1_Multri_0_f_q,
    	result	 => TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_q
   	);
    TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_p <= not TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_n <= TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multir_0_f_q);
    TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multri_0_f_q);
    TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_0(BITSELECT,52)@22
    CmdFifo_BitExtract1_0_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_0_b <= CmdFifo_BitExtract1_0_in(0 downto 0);

	--TopDataPath_EffVecLength_0_im(SELECTOR,958)@22
    TopDataPath_EffVecLength_0_im: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_0_im_q <= (others => '0');
            TopDataPath_EffVecLength_0_im_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_0_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_0_im_v <= (others => '0');
            IF (CmdFifo_BitExtract1_0_b = "1") THEN
                TopDataPath_EffVecLength_0_im_q <= TopDataPath_ConjMult1_Add2_0_add_f_TopDataPath_ConjMult1_Sub_0_R_sub_f_merged_q;
                TopDataPath_EffVecLength_0_im_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_im_0_im_add_0_0_f(FLOATADDSUB,1357)@23
    TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_reset,
    	dataa	 => TopDataPath_EffVecLength_0_im_q,
    	datab	 => TopDataPath_EffVecLength_1_im_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_0_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_1_im_q);
    TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_1_0_f(FLOATADDSUB,1381)@28
    TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_q,
    	datab	 => TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_0_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_0_1_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_2_0_f(FLOATADDSUB,1393)@33
    TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_q,
    	datab	 => TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_1_0_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_1_1_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_0(fixed,1588)@38
    TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_0_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_0_reset,
    		dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_q,
    		result	 => TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_0_q
    	);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_0_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_0_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_3_0_f(FLOATADDSUB,1399)@43
    TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_0_q,
    	datab	 => TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_1_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_0_q);
    TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_1_q);
    TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_im_0_im_add_4_0_f(FLOATADDSUB,1403)@48
    TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_reset <= areset;
    TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_q,
    	datab	 => TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_q,
    	result	 => TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_q
   	);
    TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_p <= not TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_n <= TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_3_0_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_3_1_f_q);
    TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_q);
    -- synopsys translate on

	--TopDataPath_SyncFifo_FIFO1_im(FIFO,1035)@53
    TopDataPath_SyncFifo_FIFO1_im_reset <= areset;

    TopDataPath_SyncFifo_FIFO1_im_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 30,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 45,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => TopDataPath_FP_Acc_Or_q(0),
      aclr => TopDataPath_SyncFifo_FIFO1_im_reset,
      clock => clk,
      wrreq => TopDataPath_And_q(0),
      data => TopDataPath_VectorDotP_0_im_0_im_add_4_0_f_q,
      almost_full => TopDataPath_SyncFifo_FIFO1_im_f(0),
      almost_empty => TopDataPath_SyncFifo_FIFO1_im_t(0),
      empty => TopDataPath_SyncFifo_FIFO1_im_empty(0),
      q => TopDataPath_SyncFifo_FIFO1_im_q
    );
    TopDataPath_SyncFifo_FIFO1_im_v <= not TopDataPath_SyncFifo_FIFO1_im_empty;
    TopDataPath_SyncFifo_FIFO1_im_e <= not TopDataPath_SyncFifo_FIFO1_im_t;

	--ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem(DUALMEM,4144)
    ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_reset0 <= areset;
    ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_ia <= TopDataPath_SyncFifo_FIFO1_im_q;
    ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_aa <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_wrreg_q;
    ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_ab <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_rdcnt_q;
    ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 45,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_iq,
        address_a => ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_aa,
        data_a => ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_ia
    );
        ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_q <= ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_iq(44 downto 0);

	--TopDataPath_FP_Acc_Acc_I_add_f(FLOATADDSUB,1251)@58
    TopDataPath_FP_Acc_Acc_I_add_f_reset <= areset;
    TopDataPath_FP_Acc_Acc_I_add_f_add_sub	 <= not VCC_q;
    TopDataPath_FP_Acc_Acc_I_add_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_FP_Acc_Acc_I_add_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_FP_Acc_Acc_I_add_f_reset,
    	dataa	 => ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_q,
    	datab	 => TopDataPath_FP_Acc_Mux_im_0_norm_TopDataPath_FP_Acc_Acc_I_add_f_1_q,
    	result	 => TopDataPath_FP_Acc_Acc_I_add_f_q
   	);
    TopDataPath_FP_Acc_Acc_I_add_f_p <= not TopDataPath_FP_Acc_Acc_I_add_f_q(41 downto 41);
    TopDataPath_FP_Acc_Acc_I_add_f_n <= TopDataPath_FP_Acc_Acc_I_add_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_FP_Acc_Acc_I_add_f_a_real <= sInternal_2_real(ld_TopDataPath_SyncFifo_FIFO1_im_q_to_TopDataPath_FP_Acc_Acc_I_add_f_a_replace_mem_q);
    TopDataPath_FP_Acc_Acc_I_add_f_b_real <= sInternal_2_real(TopDataPath_FP_Acc_Mux_im_0_norm_TopDataPath_FP_Acc_Acc_I_add_f_1_q);
    TopDataPath_FP_Acc_Acc_I_add_f_q_real <= sInternal_2_real(TopDataPath_FP_Acc_Acc_I_add_f_q);
    -- synopsys translate on

	--TopDataPath_PickAij_Mux_im_msplit_6(MUX,1570)@11
    TopDataPath_PickAij_Mux_im_msplit_6_s <= TopDataPath_PickAij_Mux_re_selLSBs_b;
    TopDataPath_PickAij_Mux_im_msplit_6: PROCESS (TopDataPath_PickAij_Mux_im_msplit_6_s, DualMem_24_im_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_im_msplit_6_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_im_msplit_6_q <= DualMem_24_im_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_im_msplit_6_q <= STD_LOGIC_VECTOR("0000000000000000000000000000000" & GND_q);
                  WHEN "10" => TopDataPath_PickAij_Mux_im_msplit_6_q <= STD_LOGIC_VECTOR("0000000000000000000000000000000" & GND_q);
                  WHEN OTHERS => TopDataPath_PickAij_Mux_im_msplit_6_q <= (others => '0');
            END CASE;
    END PROCESS;


	--TopDataPath_PickAij_Mux_im_msplit_5(MUX,1569)@11
    TopDataPath_PickAij_Mux_im_msplit_5_s <= TopDataPath_PickAij_Mux_re_selLSBs_b;
    TopDataPath_PickAij_Mux_im_msplit_5: PROCESS (TopDataPath_PickAij_Mux_im_msplit_5_s, DualMem_20_im_q, DualMem_21_im_q, DualMem_22_im_q, DualMem_23_im_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_im_msplit_5_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_im_msplit_5_q <= DualMem_20_im_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_im_msplit_5_q <= DualMem_21_im_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_im_msplit_5_q <= DualMem_22_im_q;
                  WHEN "11" => TopDataPath_PickAij_Mux_im_msplit_5_q <= DualMem_23_im_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_im_msplit_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--TopDataPath_PickAij_Mux_im_msplit_4(MUX,1568)@11
    TopDataPath_PickAij_Mux_im_msplit_4_s <= TopDataPath_PickAij_Mux_re_selLSBs_b;
    TopDataPath_PickAij_Mux_im_msplit_4: PROCESS (TopDataPath_PickAij_Mux_im_msplit_4_s, DualMem_16_im_q, DualMem_17_im_q, DualMem_18_im_q, DualMem_19_im_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_im_msplit_4_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_im_msplit_4_q <= DualMem_16_im_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_im_msplit_4_q <= DualMem_17_im_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_im_msplit_4_q <= DualMem_18_im_q;
                  WHEN "11" => TopDataPath_PickAij_Mux_im_msplit_4_q <= DualMem_19_im_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_im_msplit_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--TopDataPath_PickAij_Mux_im_mfinal_msplit_1(MUX,1580)@11
    TopDataPath_PickAij_Mux_im_mfinal_msplit_1_s <= TopDataPath_PickAij_Mux_re_mfinal_selLSBs_b;
    TopDataPath_PickAij_Mux_im_mfinal_msplit_1: PROCESS (TopDataPath_PickAij_Mux_im_mfinal_msplit_1_s, TopDataPath_PickAij_Mux_im_msplit_4_q, TopDataPath_PickAij_Mux_im_msplit_5_q, TopDataPath_PickAij_Mux_im_msplit_6_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_im_mfinal_msplit_1_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_im_mfinal_msplit_1_q <= TopDataPath_PickAij_Mux_im_msplit_4_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_im_mfinal_msplit_1_q <= TopDataPath_PickAij_Mux_im_msplit_5_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_im_mfinal_msplit_1_q <= TopDataPath_PickAij_Mux_im_msplit_6_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_im_mfinal_msplit_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--TopDataPath_PickAij_Mux_im_msplit_3(MUX,1567)@11
    TopDataPath_PickAij_Mux_im_msplit_3_s <= TopDataPath_PickAij_Mux_re_selLSBs_b;
    TopDataPath_PickAij_Mux_im_msplit_3: PROCESS (TopDataPath_PickAij_Mux_im_msplit_3_s, DualMem_12_im_q, DualMem_13_im_q, DualMem_14_im_q, DualMem_15_im_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_im_msplit_3_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_im_msplit_3_q <= DualMem_12_im_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_im_msplit_3_q <= DualMem_13_im_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_im_msplit_3_q <= DualMem_14_im_q;
                  WHEN "11" => TopDataPath_PickAij_Mux_im_msplit_3_q <= DualMem_15_im_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_im_msplit_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--TopDataPath_PickAij_Mux_im_msplit_2(MUX,1566)@11
    TopDataPath_PickAij_Mux_im_msplit_2_s <= TopDataPath_PickAij_Mux_re_selLSBs_b;
    TopDataPath_PickAij_Mux_im_msplit_2: PROCESS (TopDataPath_PickAij_Mux_im_msplit_2_s, DualMem_8_im_q, DualMem_9_im_q, DualMem_10_im_q, DualMem_11_im_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_im_msplit_2_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_im_msplit_2_q <= DualMem_8_im_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_im_msplit_2_q <= DualMem_9_im_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_im_msplit_2_q <= DualMem_10_im_q;
                  WHEN "11" => TopDataPath_PickAij_Mux_im_msplit_2_q <= DualMem_11_im_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_im_msplit_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--TopDataPath_PickAij_Mux_im_msplit_1(MUX,1565)@11
    TopDataPath_PickAij_Mux_im_msplit_1_s <= TopDataPath_PickAij_Mux_re_selLSBs_b;
    TopDataPath_PickAij_Mux_im_msplit_1: PROCESS (TopDataPath_PickAij_Mux_im_msplit_1_s, DualMem_4_im_q, DualMem_5_im_q, DualMem_6_im_q, DualMem_7_im_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_im_msplit_1_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_im_msplit_1_q <= DualMem_4_im_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_im_msplit_1_q <= DualMem_5_im_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_im_msplit_1_q <= DualMem_6_im_q;
                  WHEN "11" => TopDataPath_PickAij_Mux_im_msplit_1_q <= DualMem_7_im_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_im_msplit_1_q <= (others => '0');
            END CASE;
    END PROCESS;


	--TopDataPath_PickAij_Mux_im_msplit_0(MUX,1564)@11
    TopDataPath_PickAij_Mux_im_msplit_0_s <= TopDataPath_PickAij_Mux_re_selLSBs_b;
    TopDataPath_PickAij_Mux_im_msplit_0: PROCESS (TopDataPath_PickAij_Mux_im_msplit_0_s, DualMem_0_im_q, DualMem_1_im_q, DualMem_2_im_q, DualMem_3_im_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_im_msplit_0_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_im_msplit_0_q <= DualMem_0_im_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_im_msplit_0_q <= DualMem_1_im_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_im_msplit_0_q <= DualMem_2_im_q;
                  WHEN "11" => TopDataPath_PickAij_Mux_im_msplit_0_q <= DualMem_3_im_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_im_msplit_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--TopDataPath_PickAij_Mux_im_mfinal_msplit_0(MUX,1579)@11
    TopDataPath_PickAij_Mux_im_mfinal_msplit_0_s <= TopDataPath_PickAij_Mux_re_mfinal_selLSBs_b;
    TopDataPath_PickAij_Mux_im_mfinal_msplit_0: PROCESS (TopDataPath_PickAij_Mux_im_mfinal_msplit_0_s, TopDataPath_PickAij_Mux_im_msplit_0_q, TopDataPath_PickAij_Mux_im_msplit_1_q, TopDataPath_PickAij_Mux_im_msplit_2_q, TopDataPath_PickAij_Mux_im_msplit_3_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_im_mfinal_msplit_0_s IS
                  WHEN "00" => TopDataPath_PickAij_Mux_im_mfinal_msplit_0_q <= TopDataPath_PickAij_Mux_im_msplit_0_q;
                  WHEN "01" => TopDataPath_PickAij_Mux_im_mfinal_msplit_0_q <= TopDataPath_PickAij_Mux_im_msplit_1_q;
                  WHEN "10" => TopDataPath_PickAij_Mux_im_mfinal_msplit_0_q <= TopDataPath_PickAij_Mux_im_msplit_2_q;
                  WHEN "11" => TopDataPath_PickAij_Mux_im_mfinal_msplit_0_q <= TopDataPath_PickAij_Mux_im_msplit_3_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_im_mfinal_msplit_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--TopDataPath_PickAij_Mux_im_mfinal_mfinal(MUX,1581)@11
    TopDataPath_PickAij_Mux_im_mfinal_mfinal_s <= TopDataPath_PickAij_Mux_re_mfinal_selMSBs_b;
    TopDataPath_PickAij_Mux_im_mfinal_mfinal: PROCESS (TopDataPath_PickAij_Mux_im_mfinal_mfinal_s, TopDataPath_PickAij_Mux_im_mfinal_msplit_0_q, TopDataPath_PickAij_Mux_im_mfinal_msplit_1_q)
    BEGIN
            CASE TopDataPath_PickAij_Mux_im_mfinal_mfinal_s IS
                  WHEN "0" => TopDataPath_PickAij_Mux_im_mfinal_mfinal_q <= TopDataPath_PickAij_Mux_im_mfinal_msplit_0_q;
                  WHEN "1" => TopDataPath_PickAij_Mux_im_mfinal_mfinal_q <= TopDataPath_PickAij_Mux_im_mfinal_msplit_1_q;
                  WHEN OTHERS => TopDataPath_PickAij_Mux_im_mfinal_mfinal_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_inputreg(DELAY,4093)
    ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_inputreg : dspba_delay
    GENERIC MAP ( width => 32, depth => 1 )
    PORT MAP ( xin => TopDataPath_PickAij_Mux_im_mfinal_mfinal_q, xout => ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_inputreg_q, clk => clk, aclr => areset );

	--ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem(DUALMEM,4094)
    ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_reset0 <= areset;
    ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_ia <= ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_inputreg_q;
    ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_aa <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_wrreg_q;
    ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_ab <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_q;
    ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 6,
        numwords_a => 40,
        width_b => 32,
        widthad_b => 6,
        numwords_b => 40,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_iq,
        address_a => ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_aa,
        data_a => ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_ia
    );
        ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_q <= ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_iq(31 downto 0);

	--TopDataPath_SyncFifo_FIFO3_im(FIFO,1038)@53
    TopDataPath_SyncFifo_FIFO3_im_reset <= areset;

    TopDataPath_SyncFifo_FIFO3_im_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 30,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 32,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => TopDataPath_FP_Acc_Or_q(0),
      aclr => TopDataPath_SyncFifo_FIFO3_im_reset,
      clock => clk,
      wrreq => TopDataPath_And_q(0),
      data => ld_TopDataPath_PickAij_Mux_im_mfinal_mfinal_q_to_TopDataPath_SyncFifo_FIFO3_im_d_replace_mem_q,
      almost_full => TopDataPath_SyncFifo_FIFO3_im_f(0),
      almost_empty => TopDataPath_SyncFifo_FIFO3_im_t(0),
      empty => TopDataPath_SyncFifo_FIFO3_im_empty(0),
      q => TopDataPath_SyncFifo_FIFO3_im_q
    );
    TopDataPath_SyncFifo_FIFO3_im_v <= not TopDataPath_SyncFifo_FIFO3_im_empty;
    TopDataPath_SyncFifo_FIFO3_im_e <= not TopDataPath_SyncFifo_FIFO3_im_t;

	--ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem(DUALMEM,4194)
    ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_reset0 <= areset;
    ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_ia <= TopDataPath_SyncFifo_FIFO3_im_q;
    ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_aa <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_wrreg_q;
    ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_ab <= ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_replace_rdcnt_q;
    ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 32,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_InPort_FIFO1_q_to_Control_InPort_WrEnMux1_d_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_iq,
        address_a => ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_aa,
        data_a => ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_ia
    );
        ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_q <= ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_iq(31 downto 0);

	--TopDataPath_L_top_I_sub_f_0_cast(FLOATCAST,1293)@61
    TopDataPath_L_top_I_sub_f_0_cast_reset <= areset;
    TopDataPath_L_top_I_sub_f_0_cast_a <= ld_TopDataPath_SyncFifo_FIFO3_im_q_to_TopDataPath_L_top_I_sub_f_0_cast_a_replace_mem_q;
    TopDataPath_L_top_I_sub_f_0_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_L_top_I_sub_f_0_cast_reset,
    		dataa	 => TopDataPath_L_top_I_sub_f_0_cast_a,
    		result	 => TopDataPath_L_top_I_sub_f_0_cast_q
    	);
    -- synopsys translate off
    TopDataPath_L_top_I_sub_f_0_cast_q_real <= sInternal_2_real(TopDataPath_L_top_I_sub_f_0_cast_q);
    -- synopsys translate on

	--TopDataPath_L_top_I_sub_f(FLOATADDSUB,1253)@63
    TopDataPath_L_top_I_sub_f_reset <= areset;
    TopDataPath_L_top_I_sub_f_add_sub	 <= not GND_q;
    TopDataPath_L_top_I_sub_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '1'
    ) PORT MAP (
    	add_sub	 => TopDataPath_L_top_I_sub_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_L_top_I_sub_f_reset,
    	dataa	 => TopDataPath_L_top_I_sub_f_0_cast_q,
    	datab	 => TopDataPath_FP_Acc_Acc_I_add_f_q,
    	result	 => TopDataPath_L_top_I_sub_f_q
   	);
    TopDataPath_L_top_I_sub_f_p <= not TopDataPath_L_top_I_sub_f_q(41 downto 41);
    TopDataPath_L_top_I_sub_f_n <= TopDataPath_L_top_I_sub_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_L_top_I_sub_f_a_real <= sInternal_2_real(TopDataPath_L_top_I_sub_f_0_cast_q);
    TopDataPath_L_top_I_sub_f_b_real <= sInternal_2_real(TopDataPath_FP_Acc_Acc_I_add_f_q);
    TopDataPath_L_top_I_sub_f_q_real <= sInternal_2_real(TopDataPath_L_top_I_sub_f_q);
    -- synopsys translate on

	--ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_wrreg(REG,4166)
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_wrreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_wrreg_q <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt(COUNTER,4165)
    -- every=1, low=0, high=24, step=1, init=1
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_i = 23 THEN
                  ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_eq = '1') THEN
                    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_i <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_i - 24;
                ELSE
                    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_i <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_i,5));


	--ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem(DUALMEM,4174)
    ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_reset0 <= areset;
    ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_ia <= TopDataPath_L_top_I_sub_f_q;
    ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_aa <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_wrreg_q;
    ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_ab <= ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_replace_rdcnt_q;
    ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 5,
        numwords_a => 25,
        width_b => 45,
        widthad_b => 5,
        numwords_b => 25,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_TopDataPath_L_top_R_sub_f_q_to_BottomDataPath_L_ij_a_x_bR_f_1_cast_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_iq,
        address_a => ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_aa,
        data_a => ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_ia
    );
        ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_q <= ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_iq(44 downto 0);

	--BottomDataPath_L_ij_a_x_bI_f_1_cast(FLOATCAST,1291)@94
    BottomDataPath_L_ij_a_x_bI_f_1_cast_reset <= areset;
    BottomDataPath_L_ij_a_x_bI_f_1_cast_a <= ld_TopDataPath_L_top_I_sub_f_q_to_BottomDataPath_L_ij_a_x_bI_f_1_cast_a_replace_mem_q;
    BottomDataPath_L_ij_a_x_bI_f_1_cast_inst : cast_sInternal_2_sNorm
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => BottomDataPath_L_ij_a_x_bI_f_1_cast_reset,
    		dataa	 => BottomDataPath_L_ij_a_x_bI_f_1_cast_a,
    		result	 => BottomDataPath_L_ij_a_x_bI_f_1_cast_q
    	);
    -- synopsys translate off
    BottomDataPath_L_ij_a_x_bI_f_1_cast_q_real <= sNorm_2_real(BottomDataPath_L_ij_a_x_bI_f_1_cast_q);
    -- synopsys translate on

	--BottomDataPath_RecipSqRt_0_cast(FLOATCAST,1256)@68
    BottomDataPath_RecipSqRt_0_cast_reset <= areset;
    BottomDataPath_RecipSqRt_0_cast_a <= TopDataPath_L_top_R_sub_f_q;
    BottomDataPath_RecipSqRt_0_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => BottomDataPath_RecipSqRt_0_cast_reset,
    		dataa	 => BottomDataPath_RecipSqRt_0_cast_a,
    		result	 => BottomDataPath_RecipSqRt_0_cast_q
    	);
    -- synopsys translate off
    BottomDataPath_RecipSqRt_0_cast_q_real <= sIEEE_2_real(BottomDataPath_RecipSqRt_0_cast_q);
    -- synopsys translate on

	--BottomDataPath_RecipSqRt(FLOATINVSQRT,27)@75
    BottomDataPath_RecipSqRt_reset <= areset;
    BottomDataPath_RecipSqRt_inst : fp_recipSqRt_sIEEE_2_sIEEE
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => BottomDataPath_RecipSqRt_reset,
    		dataa	 => BottomDataPath_RecipSqRt_0_cast_q,
    		result	 => BottomDataPath_RecipSqRt_q
    	);
    -- synopsys translate off
    BottomDataPath_RecipSqRt_q_real <= sIEEE_2_real(BottomDataPath_RecipSqRt_q);
    -- synopsys translate on

	--BottomDataPath_CircularMem_Const2(CONSTANT,13)
    BottomDataPath_CircularMem_Const2_q <= "001";

	--BottomDataPath_CircularMem_AddSLoad(ADD,8)@94
    BottomDataPath_CircularMem_AddSLoad_a <= BottomDataPath_CircularMem_AddSLoad_q;
    BottomDataPath_CircularMem_AddSLoad_b <= BottomDataPath_CircularMem_Const2_q;
    BottomDataPath_CircularMem_AddSLoad_i <= STD_LOGIC_VECTOR("00" & GND_q);
    BottomDataPath_CircularMem_AddSLoad: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            BottomDataPath_CircularMem_AddSLoad_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (BottomDataPath_CircularMem_Not_q = "1") THEN
                BottomDataPath_CircularMem_AddSLoad_o <= BottomDataPath_CircularMem_AddSLoad_i;
            ELSE
                BottomDataPath_CircularMem_AddSLoad_o <= STD_LOGIC_VECTOR(UNSIGNED(BottomDataPath_CircularMem_AddSLoad_a) + UNSIGNED(BottomDataPath_CircularMem_AddSLoad_b));
            END IF;
        END IF;
    END PROCESS;
    BottomDataPath_CircularMem_AddSLoad_q <= BottomDataPath_CircularMem_AddSLoad_o(2 downto 0);


	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_nor(LOGICAL,3874)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_nor_b <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_sticky_ena_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_nor_q <= not (ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_nor_a or ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_nor_b);

	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_mem_top(CONSTANT,3870)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_mem_top_q <= "010101";

	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmp(LOGICAL,3871)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmp_a <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_mem_top_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_q);
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmp_q <= "1" when ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmp_a = ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmp_b else "0";

	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmpReg(REG,3872)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmpReg_q <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_sticky_ena(REG,3875)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_nor_q = "1") THEN
                ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_sticky_ena_q <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_enaAnd(LOGICAL,3876)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_enaAnd_a <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_sticky_ena_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_enaAnd_b <= VCC_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_enaAnd_q <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_enaAnd_a and ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_enaAnd_b;

	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_nor(LOGICAL,4233)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_nor_b <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_sticky_ena_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_nor_q <= not (ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_nor_a or ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_nor_b);

	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_mem_top(CONSTANT,4229)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_mem_top_q <= "0111111";

	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmp(LOGICAL,4230)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmp_a <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_mem_top_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_rdcnt_q);
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmp_q <= "1" when ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmp_a = ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmp_b else "0";

	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmpReg(REG,4231)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmpReg_q <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_sticky_ena(REG,4234)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_nor_q = "1") THEN
                ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_sticky_ena_q <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_enaAnd(LOGICAL,4235)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_enaAnd_a <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_sticky_ena_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_enaAnd_b <= VCC_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_enaAnd_q <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_enaAnd_a and ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_enaAnd_b;

	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_wrreg(REG,4228)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_wrreg_q <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_rdcnt(COUNTER,4227)
    -- every=1, low=0, high=63, step=1, init=1
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_rdcnt_i <= TO_UNSIGNED(1,6);
        ELSIF (clk'EVENT AND clk = '1') THEN
                ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_rdcnt_i <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_rdcnt_i + 1;
        END IF;
    END PROCESS;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_rdcnt_i,6));


	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem(DUALMEM,4226)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_ia <= Control_MasterLoops_Sub2_R_sub_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_aa <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_wrreg_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_ab <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_rdcnt_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 2,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_iq,
        address_a => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_aa,
        data_a => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_ia
    );
        ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_q <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_iq(1 downto 0);

	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_wrreg(REG,3869)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_wrreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_wrreg_q <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt(COUNTER,3868)
    -- every=1, low=0, high=21, step=1, init=1
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_i = 20 THEN
                  ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_eq = '1') THEN
                    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_i <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_i - 21;
                ELSE
                    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_i <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_i,5));


	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem(DUALMEM,3867)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_ia <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_aa <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_wrreg_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_ab <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_rdcnt_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 5,
        numwords_a => 22,
        width_b => 2,
        widthad_b => 5,
        numwords_b => 22,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_iq,
        address_a => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_aa,
        data_a => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_ia
    );
        ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_q <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_iq(1 downto 0);

	--ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_outputreg(DELAY,3865)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_outputreg : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_replace_mem_q, xout => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_outputreg_q, clk => clk, aclr => areset );

	--BottomDataPath_CircularMem_CmpEQ(LOGICAL,11)@94
    BottomDataPath_CircularMem_CmpEQ_a <= STD_LOGIC_VECTOR("0" & ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_outputreg_q);
    BottomDataPath_CircularMem_CmpEQ_b <= BottomDataPath_CircularMem_AddSLoad1_q;
    BottomDataPath_CircularMem_CmpEQ_q <= "1" when BottomDataPath_CircularMem_CmpEQ_a = BottomDataPath_CircularMem_CmpEQ_b else "0";

	--BottomDataPath_CircularMem_Or(LOGICAL,18)@94
    BottomDataPath_CircularMem_Or_a <= TopDataPath_And2_q;
    BottomDataPath_CircularMem_Or_b <= BottomDataPath_CircularMem_CmpEQ_q;
    BottomDataPath_CircularMem_Or_q <= BottomDataPath_CircularMem_Or_a or BottomDataPath_CircularMem_Or_b;

	--BottomDataPath_CircularMem_And(LOGICAL,10)@94
    BottomDataPath_CircularMem_And_a <= BottomDataPath_CircularMem_Not_q;
    BottomDataPath_CircularMem_And_b <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_outputreg_q;
    BottomDataPath_CircularMem_And_q <= BottomDataPath_CircularMem_And_a and BottomDataPath_CircularMem_And_b;

	--BottomDataPath_CircularMem_Convert_rnd(ROUND,1294)@94
    BottomDataPath_CircularMem_Convert_rnd_in <= BottomDataPath_CircularMem_And_q;
    BottomDataPath_CircularMem_Convert_rnd_q <= BottomDataPath_CircularMem_Convert_rnd_in(0 downto 0);

	--BottomDataPath_CircularMem_Convert_sel(BITSELECT,1295)@94
    BottomDataPath_CircularMem_Convert_sel_in <= STD_LOGIC_VECTOR("00" & BottomDataPath_CircularMem_Convert_rnd_q);
    BottomDataPath_CircularMem_Convert_sel_b <= BottomDataPath_CircularMem_Convert_sel_in(2 downto 0);

	--BottomDataPath_CircularMem_AddSLoad1(ADD,9)@94
    BottomDataPath_CircularMem_AddSLoad1_a <= BottomDataPath_CircularMem_AddSLoad1_q;
    BottomDataPath_CircularMem_AddSLoad1_b <= BottomDataPath_CircularMem_Convert_sel_b;
    BottomDataPath_CircularMem_AddSLoad1_i <= STD_LOGIC_VECTOR("00" & GND_q);
    BottomDataPath_CircularMem_AddSLoad1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            BottomDataPath_CircularMem_AddSLoad1_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (BottomDataPath_CircularMem_Or_q = "1") THEN
                BottomDataPath_CircularMem_AddSLoad1_o <= BottomDataPath_CircularMem_AddSLoad1_i;
            ELSE
                BottomDataPath_CircularMem_AddSLoad1_o <= STD_LOGIC_VECTOR(UNSIGNED(BottomDataPath_CircularMem_AddSLoad1_a) + UNSIGNED(BottomDataPath_CircularMem_AddSLoad1_b));
            END IF;
        END IF;
    END PROCESS;
    BottomDataPath_CircularMem_AddSLoad1_q <= BottomDataPath_CircularMem_AddSLoad1_o(2 downto 0);


	--BottomDataPath_CircularMem_DualMem(DUALMEM,16)@94
    BottomDataPath_CircularMem_DualMem_reset0 <= areset;
    BottomDataPath_CircularMem_DualMem_ia <= BottomDataPath_RecipSqRt_q;
    BottomDataPath_CircularMem_DualMem_aa <= BottomDataPath_CircularMem_AddSLoad_q(1 downto 0);
    BottomDataPath_CircularMem_DualMem_ab <= BottomDataPath_CircularMem_AddSLoad1_q(1 downto 0);
    BottomDataPath_CircularMem_DualMem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_BottomDataPath_CircularMem_DualMem.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => TopDataPath_And2_q(0),
        aclr0 => BottomDataPath_CircularMem_DualMem_reset0,
        clock0 => clk,
        address_b => BottomDataPath_CircularMem_DualMem_ab,
        -- data_b => (others => '0'),
        q_b => BottomDataPath_CircularMem_DualMem_iq,
        q_a => BottomDataPath_CircularMem_DualMem_ir,
        address_a => BottomDataPath_CircularMem_DualMem_aa,
        data_a => BottomDataPath_CircularMem_DualMem_ia
    );
        BottomDataPath_CircularMem_DualMem_q <= BottomDataPath_CircularMem_DualMem_iq(31 downto 0);
        BottomDataPath_CircularMem_DualMem_r <= BottomDataPath_CircularMem_DualMem_ir(31 downto 0);

	--BottomDataPath_L_ij_a_x_bR_f_0_cast(FLOATCAST,1289)@96
    BottomDataPath_L_ij_a_x_bR_f_0_cast_reset <= areset;
    BottomDataPath_L_ij_a_x_bR_f_0_cast_a <= BottomDataPath_CircularMem_DualMem_q;
    BottomDataPath_L_ij_a_x_bR_f_0_cast_inst : cast_sIEEE_2_sNorm
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => BottomDataPath_L_ij_a_x_bR_f_0_cast_reset,
    		dataa	 => BottomDataPath_L_ij_a_x_bR_f_0_cast_a,
    		result	 => BottomDataPath_L_ij_a_x_bR_f_0_cast_q
    	);
    -- synopsys translate off
    BottomDataPath_L_ij_a_x_bR_f_0_cast_q_real <= sNorm_2_real(BottomDataPath_L_ij_a_x_bR_f_0_cast_q);
    -- synopsys translate on

	--BottomDataPath_L_ij_a_x_bI_f(FLOATMULT,1049)@98
    BottomDataPath_L_ij_a_x_bI_f_reset <= areset;
    BottomDataPath_L_ij_a_x_bI_f_inst : fp_mult_sNorm_2_sInternal
        GENERIC MAP ( m_family => "Stratix IV")
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => BottomDataPath_L_ij_a_x_bI_f_reset,
    		dataa	 => BottomDataPath_L_ij_a_x_bR_f_0_cast_q,
    		datab	 => BottomDataPath_L_ij_a_x_bI_f_1_cast_q,
    		result	 => BottomDataPath_L_ij_a_x_bI_f_q
    	);
    -- synopsys translate off
    BottomDataPath_L_ij_a_x_bI_f_a_real <= sNorm_2_real(BottomDataPath_L_ij_a_x_bR_f_0_cast_q);
    BottomDataPath_L_ij_a_x_bI_f_b_real <= sNorm_2_real(BottomDataPath_L_ij_a_x_bI_f_1_cast_q);
    BottomDataPath_L_ij_a_x_bI_f_q_real <= sInternal_2_real(BottomDataPath_L_ij_a_x_bI_f_q);
    -- synopsys translate on

	--Control_InPort_FIFO2_im(FIFO,221)@0
    Control_InPort_FIFO2_im_reset <= areset;

    Control_InPort_FIFO2_im_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 1600,
      intended_device_family => "Stratix IV",
      lpm_numwords => 1616,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 32,
      lpm_widthu => 11,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => Control_InPort_And_q(0),
      aclr => Control_InPort_FIFO2_im_reset,
      clock => clk,
      wrreq => InDataV_s(0),
      data => InData_im,
      almost_full => Control_InPort_FIFO2_im_f(0),
      almost_empty => Control_InPort_FIFO2_im_t(0),
      empty => Control_InPort_FIFO2_im_empty(0),
      q => Control_InPort_FIFO2_im_q
    );
    Control_InPort_FIFO2_im_v <= not Control_InPort_FIFO2_im_empty;
    Control_InPort_FIFO2_im_e <= not Control_InPort_FIFO2_im_t;

	--Control_Input_WrBk_Mux_Mux3_im_2_cast(FLOATCAST,1260)@0
    Control_Input_WrBk_Mux_Mux3_im_2_cast_reset <= areset;
    Control_Input_WrBk_Mux_Mux3_im_2_cast_a <= Control_InPort_FIFO2_im_q;
    Control_Input_WrBk_Mux_Mux3_im_2_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => Control_Input_WrBk_Mux_Mux3_im_2_cast_reset,
    		dataa	 => Control_Input_WrBk_Mux_Mux3_im_2_cast_a,
    		result	 => Control_Input_WrBk_Mux_Mux3_im_2_cast_q
    	);
    -- synopsys translate off
    Control_Input_WrBk_Mux_Mux3_im_2_cast_q_real <= sInternal_2_real(Control_Input_WrBk_Mux_Mux3_im_2_cast_q);
    -- synopsys translate on

	--ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux3_re_b(DELAY,2214)@0
    ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux3_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => AutoLoopDelay2_q, xout => ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux3_re_b_q, clk => clk, aclr => areset );

	--Control_Input_WrBk_Mux_Mux3_im(MUX,307)@2
    Control_Input_WrBk_Mux_Mux3_im_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux3_re_b_q;
    Control_Input_WrBk_Mux_Mux3_im: PROCESS (Control_Input_WrBk_Mux_Mux3_im_s, Control_Input_WrBk_Mux_Mux3_im_2_cast_q, BottomDataPath_L_ij_a_x_bI_f_q)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux3_im_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux3_im_q <= Control_Input_WrBk_Mux_Mux3_im_2_cast_q;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux3_im_q <= BottomDataPath_L_ij_a_x_bI_f_q;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux3_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--DualMem_0_im_3_cast(FLOATCAST,1262)@2
    DualMem_0_im_3_cast_reset <= areset;
    DualMem_0_im_3_cast_a <= Control_Input_WrBk_Mux_Mux3_im_q;
    DualMem_0_im_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => DualMem_0_im_3_cast_reset,
    		dataa	 => DualMem_0_im_3_cast_a,
    		result	 => DualMem_0_im_3_cast_q
    	);
    -- synopsys translate off
    DualMem_0_im_3_cast_q_real <= sIEEE_2_real(DualMem_0_im_3_cast_q);
    -- synopsys translate on

	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor(LOGICAL,3996)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_b <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_sticky_ena_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_q <= not (ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_a or ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_b);

	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_mem_top(CONSTANT,3992)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_mem_top_q <= "0101";

	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp(LOGICAL,3993)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_a <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_mem_top_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_q);
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_q <= "1" when ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_a = ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_b else "0";

	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmpReg(REG,3994)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmpReg_q <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_sticky_ena(REG,3997)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_nor_q = "1") THEN
                ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_sticky_ena_q <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd(LOGICAL,3998)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_a <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_sticky_ena_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_b <= VCC_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_q <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_a and ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_b;

	--ld_Control_InPort_And_q_to_Control_InPort_FIFO_r(DELAY,2022)@0
    ld_Control_InPort_And_q_to_Control_InPort_FIFO_r : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_InPort_And_q, xout => ld_Control_InPort_And_q_to_Control_InPort_FIFO_r_q, clk => clk, aclr => areset );

	--ld_ChannelIn_InUpper_s_to_Control_InPort_Mux_sel_inv_a(DELAY,3483)@0
    ld_ChannelIn_InUpper_s_to_Control_InPort_Mux_sel_inv_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => InUpper_s, xout => ld_ChannelIn_InUpper_s_to_Control_InPort_Mux_sel_inv_a_q, clk => clk, aclr => areset );

	--Control_InPort_Mux_sel_inv(LOGICAL,1440)@1
    Control_InPort_Mux_sel_inv_a <= ld_ChannelIn_InUpper_s_to_Control_InPort_Mux_sel_inv_a_q;
    Control_InPort_Mux_sel_inv_q <= not Control_InPort_Mux_sel_inv_a;

	--Control_InPort_ColIdx2BankAddrP2(LOOKUP,213)@0
    Control_InPort_ColIdx2BankAddrP2: PROCESS (InColumnIdx_s)
    BEGIN
        -- Begin reserved scope level
            CASE (InColumnIdx_s) IS
                WHEN "000000000" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000000001" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000000010" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000000011" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000000100" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000000101" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000000110" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000000111" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000001000" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000001001" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000001010" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000001011" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000001100" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000001101" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000001110" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000001111" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000010000" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000010001" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000010010" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000010011" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000010100" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000010101" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000010110" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000010111" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000011000" =>  Control_InPort_ColIdx2BankAddrP2_q <= "000000010";
                WHEN "000011001" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000011010" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000011011" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000011100" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000011101" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000011110" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000011111" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000100000" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000100001" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000100010" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000100011" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000100100" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000100101" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000100110" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000100111" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000101000" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000101001" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000101010" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000101011" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000101100" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000101101" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000101110" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000101111" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000110000" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000110001" =>  Control_InPort_ColIdx2BankAddrP2_q <= "001101001";
                WHEN "000110010" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "000110011" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "000110100" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "000110101" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "000110110" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "000110111" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "000111000" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "000111001" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "000111010" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "000111011" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "000111100" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "000111101" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "000111110" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "000111111" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "001000000" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "001000001" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "001000010" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "001000011" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "001000100" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "001000101" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "001000110" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "001000111" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "001001000" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "001001001" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "001001010" =>  Control_InPort_ColIdx2BankAddrP2_q <= "011010000";
                WHEN "001001011" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001001100" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001001101" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001001110" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001001111" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001010000" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001010001" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001010010" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001010011" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001010100" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001010101" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001010110" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001010111" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001011000" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001011001" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001011010" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001011011" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001011100" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001011101" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001011110" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001011111" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001100000" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001100001" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001100010" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN "001100011" =>  Control_InPort_ColIdx2BankAddrP2_q <= "100110111";
                WHEN OTHERS =>
                    Control_InPort_ColIdx2BankAddrP2_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--Control_InPort_Add1_add(ADD,184)@0
    Control_InPort_Add1_add_a <= InRowIdx_s;
    Control_InPort_Add1_add_b <= Control_InPort_ColIdx2BankAddrP2_q;
    Control_InPort_Add1_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_InPort_Add1_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Control_InPort_Add1_add_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_InPort_Add1_add_a) + UNSIGNED(Control_InPort_Add1_add_b));
        END IF;
    END PROCESS;
    Control_InPort_Add1_add_q <= Control_InPort_Add1_add_o(8 downto 0);


	--Control_InPort_Mult_shift2(BITSHIFT,1434)@0
    Control_InPort_Mult_shift2_q_int <= InCh_s & "00";
    Control_InPort_Mult_shift2_q <= Control_InPort_Mult_shift2_q_int(9 downto 0);

	--Control_InPort_Mult_sub_3(SUB,1435)@0
    Control_InPort_Mult_sub_3_a <= STD_LOGIC_VECTOR("0" & Control_InPort_Mult_shift2_q);
    Control_InPort_Mult_sub_3_b <= STD_LOGIC_VECTOR("000" & InCh_s);
            Control_InPort_Mult_sub_3_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_InPort_Mult_sub_3_a) - UNSIGNED(Control_InPort_Mult_sub_3_b));
    Control_InPort_Mult_sub_3_q <= Control_InPort_Mult_sub_3_o(10 downto 0);


	--Control_InPort_Mult_shift4(BITSHIFT,1436)@0
    Control_InPort_Mult_shift4_q_int <= Control_InPort_Mult_sub_3_q & "00000";
    Control_InPort_Mult_shift4_q <= Control_InPort_Mult_shift4_q_int(15 downto 0);

	--Control_InPort_Mult_shift0(BITSHIFT,1432)@0
    Control_InPort_Mult_shift0_q_int <= InCh_s & "000";
    Control_InPort_Mult_shift0_q <= Control_InPort_Mult_shift0_q_int(10 downto 0);

	--Control_InPort_Mult_sub_1(SUB,1433)@0
    Control_InPort_Mult_sub_1_a <= STD_LOGIC_VECTOR("0" & Control_InPort_Mult_shift0_q);
    Control_InPort_Mult_sub_1_b <= STD_LOGIC_VECTOR("0000" & InCh_s);
            Control_InPort_Mult_sub_1_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_InPort_Mult_sub_1_a) - UNSIGNED(Control_InPort_Mult_sub_1_b));
    Control_InPort_Mult_sub_1_q <= Control_InPort_Mult_sub_1_o(11 downto 0);


	--Control_InPort_Mult_add_5(ADD,1437)@0
    Control_InPort_Mult_add_5_a <= STD_LOGIC_VECTOR((16 downto 12 => Control_InPort_Mult_sub_1_q(11)) & Control_InPort_Mult_sub_1_q);
    Control_InPort_Mult_add_5_b <= STD_LOGIC_VECTOR((16 downto 16 => Control_InPort_Mult_shift4_q(15)) & Control_InPort_Mult_shift4_q);
            Control_InPort_Mult_add_5_o <= STD_LOGIC_VECTOR(SIGNED(Control_InPort_Mult_add_5_a) + SIGNED(Control_InPort_Mult_add_5_b));
    Control_InPort_Mult_add_5_q <= Control_InPort_Mult_add_5_o(16 downto 0);


	--Control_InPort_Mult_shift6(BITSHIFT,1438)@0
    Control_InPort_Mult_shift6_q_int <= Control_InPort_Mult_add_5_q & "00";
    Control_InPort_Mult_shift6_q <= Control_InPort_Mult_shift6_q_int(18 downto 0);

	--reg_Control_InPort_Mult_shift6_0_to_Control_InPort_Add2_add_0(REG,1590)@0
    reg_Control_InPort_Mult_shift6_0_to_Control_InPort_Add2_add_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_InPort_Mult_shift6_0_to_Control_InPort_Add2_add_0_q <= "0000000000000000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_InPort_Mult_shift6_0_to_Control_InPort_Add2_add_0_q <= Control_InPort_Mult_shift6_q;
        END IF;
    END PROCESS;


	--Control_InPort_Add2_add(ADD,185)@1
    Control_InPort_Add2_add_a <= reg_Control_InPort_Mult_shift6_0_to_Control_InPort_Add2_add_0_q(10 downto 0);
    Control_InPort_Add2_add_b <= STD_LOGIC_VECTOR("00" & Control_InPort_Add1_add_q);
            Control_InPort_Add2_add_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_InPort_Add2_add_a) + UNSIGNED(Control_InPort_Add2_add_b));
    Control_InPort_Add2_add_q <= Control_InPort_Add2_add_o(10 downto 0);


	--Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged(SUB,1439)@1
    Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_cin <= GND_q;
    Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_a <= STD_LOGIC_VECTOR("0" & Control_InPort_Const2_q) & '0';
    Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_b <= STD_LOGIC_VECTOR("0" & Control_InPort_Add2_add_q) & Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_cin(0);
    Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_i <= Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_b;
    Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (Control_InPort_Mux_sel_inv_q = "1") THEN
                Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_o <= Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_i;
            ELSE
                Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_a) - UNSIGNED(Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_b));
            END IF;
        END IF;
    END PROCESS;
    Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_q <= Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_o(11 downto 1);


	--ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO_v(DELAY,2020)@0
    ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO_v : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => InDataV_s, xout => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO_v_q, clk => clk, aclr => areset );

	--Control_InPort_FIFO(FIFO,218)@2
    Control_InPort_FIFO_reset <= areset;

    Control_InPort_FIFO_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 1600,
      intended_device_family => "Stratix IV",
      lpm_numwords => 1616,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 11,
      lpm_widthu => 11,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => ld_Control_InPort_And_q_to_Control_InPort_FIFO_r_q(0),
      aclr => Control_InPort_FIFO_reset,
      clock => clk,
      wrreq => ld_ChannelIn_InDataV_s_to_Control_InPort_FIFO_v_q(0),
      data => Control_InPort_Sub1_R_sub_Control_InPort_Mux_merged_q,
      almost_full => Control_InPort_FIFO_f(0),
      almost_empty => Control_InPort_FIFO_t(0),
      empty => Control_InPort_FIFO_empty(0),
      q => Control_InPort_FIFO_q
    );
    Control_InPort_FIFO_v <= not Control_InPort_FIFO_empty;
    Control_InPort_FIFO_e <= not Control_InPort_FIFO_t;

	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_wrreg(REG,3991)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_wrreg_q <= "000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_wrreg_q <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt(COUNTER,3990)
    -- every=1, low=0, high=5, step=1, init=1
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i = 4 THEN
                  ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_eq = '1') THEN
                    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i - 5;
                ELSE
                    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_i,3));


	--ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem(DUALMEM,3989)
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_reset0 <= areset;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_ia <= Control_InPort_FIFO_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_aa <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_wrreg_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_ab <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_rdcnt_q;
    ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 11,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_iq,
        address_a => ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_aa,
        data_a => ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_ia
    );
        ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_q <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_iq(10 downto 0);

	--Control_Input_WrBk_Mux_Mux2(MUX,305)@9
    Control_Input_WrBk_Mux_Mux2_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux2_b_q;
    Control_Input_WrBk_Mux_Mux2: PROCESS (Control_Input_WrBk_Mux_Mux2_s, ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_q, Control_WrBackPath_FIFO_WrAddr_q)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux2_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux2_q <= ld_Control_InPort_FIFO_q_to_Control_Input_WrBk_Mux_Mux2_c_replace_mem_q;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux2_q <= Control_WrBackPath_FIFO_WrAddr_q;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_WrBackPath_BitExtract1_24(BITSELECT,496)@8
    Control_WrBackPath_BitExtract1_24_in <= Control_WrBackPath_Mux1_q;
    Control_WrBackPath_BitExtract1_24_b <= Control_WrBackPath_BitExtract1_24_in(24 downto 24);

	--Control_InPort_BitExtract1_24(BITSELECT,212)@8
    Control_InPort_BitExtract1_24_in <= Control_InPort_WrEnMux1_q;
    Control_InPort_BitExtract1_24_b <= Control_InPort_BitExtract1_24_in(24 downto 24);

	--Control_Input_WrBk_Mux_Mux1_24(MUX,304)@8
    Control_Input_WrBk_Mux_Mux1_24_s <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_Input_WrBk_Mux_Mux1_24: PROCESS (Control_Input_WrBk_Mux_Mux1_24_s, Control_InPort_BitExtract1_24_b, Control_WrBackPath_BitExtract1_24_b)
    BEGIN
            CASE Control_Input_WrBk_Mux_Mux1_24_s IS
                  WHEN "0" => Control_Input_WrBk_Mux_Mux1_24_q <= Control_InPort_BitExtract1_24_b;
                  WHEN "1" => Control_Input_WrBk_Mux_Mux1_24_q <= Control_WrBackPath_BitExtract1_24_b;
                  WHEN OTHERS => Control_Input_WrBk_Mux_Mux1_24_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_Input_WrBk_Mux_Mux1_24_q_to_DualMem_24_re_b(DELAY,2820)@8
    ld_Control_Input_WrBk_Mux_Mux1_24_q_to_DualMem_24_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_Input_WrBk_Mux_Mux1_24_q, xout => ld_Control_Input_WrBk_Mux_Mux1_24_q_to_DualMem_24_re_b_q, clk => clk, aclr => areset );

	--CmdFifo_FIFO(FIFO,102)@9
    CmdFifo_FIFO_reset <= areset;

    CmdFifo_FIFO_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 800,
      intended_device_family => "Stratix IV",
      lpm_numwords => 816,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 11,
      lpm_widthu => 10,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => CmdFifo_Or_q(0),
      aclr => CmdFifo_FIFO_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO_v_q(0),
      data => Control_PingPongAddr_Sub1_R_sub_Control_PingPongAddr_Mux1_merged_q,
      almost_full => CmdFifo_FIFO_f(0),
      almost_empty => CmdFifo_FIFO_t(0),
      empty => CmdFifo_FIFO_empty(0),
      q => CmdFifo_FIFO_q
    );
    CmdFifo_FIFO_v <= not CmdFifo_FIFO_empty;
    CmdFifo_FIFO_e <= not CmdFifo_FIFO_t;

	--DualMem_24_im(DUALMEM,605)@9
    DualMem_24_im_reset0 <= areset;
    DualMem_24_im_ia <= DualMem_0_im_3_cast_q;
    DualMem_24_im_aa <= Control_Input_WrBk_Mux_Mux2_q(9 downto 0);
    DualMem_24_im_ab <= CmdFifo_FIFO_q(9 downto 0);
    DualMem_24_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 10,
        numwords_a => 824,
        width_b => 32,
        widthad_b => 10,
        numwords_b => 824,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_DualMem_24_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => ld_Control_Input_WrBk_Mux_Mux1_24_q_to_DualMem_24_re_b_q(0),
        aclr0 => DualMem_24_im_reset0,
        clock0 => clk,
        address_b => DualMem_24_im_ab,
        -- data_b => (others => '0'),
        q_b => DualMem_24_im_iq,
        q_a => DualMem_24_im_ir,
        address_a => DualMem_24_im_aa,
        data_a => DualMem_24_im_ia
    );
        DualMem_24_im_q <= DualMem_24_im_iq(31 downto 0);
        DualMem_24_im_r <= DualMem_24_im_ir(31 downto 0);

	--Control_MasterLoops_Single_Multi_Channel_Mux_Mux5(MUX,391)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux5_s <= Control_MasterLoops_CmpEQ1_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux5: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_Mux5_s, Control_MasterLoops_ForChannel_FLB_c)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_Mux5_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux5_q <= Control_MasterLoops_ForChannel_FLB_c;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux5_q <= STD_LOGIC_VECTOR("0" & GND_q);
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_Mux5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux5_q_to_CmdFifo_FIFO6_d(DELAY,1861)@5
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux5_q_to_CmdFifo_FIFO6_d : dspba_delay
    GENERIC MAP ( width => 2, depth => 6 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_Mux5_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux5_q_to_CmdFifo_FIFO6_d_q, clk => clk, aclr => areset );

	--CmdFifo_FIFO6(FIFO,108)@11
    CmdFifo_FIFO6_reset <= areset;

    CmdFifo_FIFO6_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 800,
      intended_device_family => "Stratix IV",
      lpm_numwords => 816,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 2,
      lpm_widthu => 10,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => ld_CmdFifo_Or_q_to_CmdFifo_FIFO4_r_q(0),
      aclr => CmdFifo_FIFO6_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO4_v_q(0),
      data => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux5_q_to_CmdFifo_FIFO6_d_q,
      almost_full => CmdFifo_FIFO6_f(0),
      almost_empty => CmdFifo_FIFO6_t(0),
      empty => CmdFifo_FIFO6_empty(0),
      q => CmdFifo_FIFO6_q
    );
    CmdFifo_FIFO6_v <= not CmdFifo_FIFO6_empty;
    CmdFifo_FIFO6_e <= not CmdFifo_FIFO6_t;

	--reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_24_im_1(REG,1663)@10
    reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_24_im_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_24_im_1_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_24_im_1_q <= CmdFifo_And4_q;
        END IF;
    END PROCESS;


	--TopDataPath_CircularMem_DualMem_24_im(DUALMEM,681)@11
    TopDataPath_CircularMem_DualMem_24_im_reset0 <= areset;
    TopDataPath_CircularMem_DualMem_24_im_ia <= DualMem_24_im_q;
    TopDataPath_CircularMem_DualMem_24_im_aa <= CmdFifo_FIFO6_q;
    TopDataPath_CircularMem_DualMem_24_im_ab <= STD_LOGIC_VECTOR("0" & VCC_q);
    TopDataPath_CircularMem_DualMem_24_im_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M9K",
        operation_mode => "BIDIR_DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_a => "CLOCK0",
        outdata_aclr_a => "CLEAR0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => safe_path("cholesky_solver_mc/CholFwBw/Cholesky_Fw/cholesky_solver_mc_CholFwBw_Cholesky_Fw_TopDataPath_CircularMem_DualMem_24_im.hex"),
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken0 => VCC_q(0),
        wren_a => reg_CmdFifo_And4_0_to_TopDataPath_CircularMem_DualMem_24_im_1_q(0),
        aclr0 => TopDataPath_CircularMem_DualMem_24_im_reset0,
        clock0 => clk,
        address_b => TopDataPath_CircularMem_DualMem_24_im_ab,
        -- data_b => (others => '0'),
        q_b => TopDataPath_CircularMem_DualMem_24_im_iq,
        q_a => TopDataPath_CircularMem_DualMem_24_im_ir,
        address_a => TopDataPath_CircularMem_DualMem_24_im_aa,
        data_a => TopDataPath_CircularMem_DualMem_24_im_ia
    );
        TopDataPath_CircularMem_DualMem_24_im_q <= TopDataPath_CircularMem_DualMem_24_im_iq(31 downto 0);
        TopDataPath_CircularMem_DualMem_24_im_r <= TopDataPath_CircularMem_DualMem_24_im_ir(31 downto 0);

	--ld_DualMem_24_im_q_to_TopDataPath_ConjMult1_Multii_24_f_a(DELAY,3195)@11
    ld_DualMem_24_im_q_to_TopDataPath_ConjMult1_Multii_24_f_a : dspba_delay
    GENERIC MAP ( width => 32, depth => 2 )
    PORT MAP ( xin => DualMem_24_im_q, xout => ld_DualMem_24_im_q_to_TopDataPath_ConjMult1_Multii_24_f_a_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multii_24_f(FLOATMULT,1124)@13
    TopDataPath_ConjMult1_Multii_24_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_24_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_24_f_reset,
    		dataa	 => ld_DualMem_24_im_q_to_TopDataPath_ConjMult1_Multii_24_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_24_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_24_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_24_f_a_real <= sIEEE_2_real(ld_DualMem_24_im_q_to_TopDataPath_ConjMult1_Multii_24_f_a_q);
    TopDataPath_ConjMult1_Multii_24_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_24_im_r);
    TopDataPath_ConjMult1_Multii_24_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_24_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_24_f(FLOATMULT,1199)@13
    TopDataPath_ConjMult1_Multrr_24_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_24_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_24_f_reset,
    		dataa	 => ld_DualMem_24_re_q_to_TopDataPath_ConjMult1_Multri_24_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_24_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_24_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_24_f_a_real <= sIEEE_2_real(ld_DualMem_24_re_q_to_TopDataPath_ConjMult1_Multri_24_f_a_q);
    TopDataPath_ConjMult1_Multrr_24_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_24_re_r);
    TopDataPath_ConjMult1_Multrr_24_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_24_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged(FLOATADDSUB,1550)@17
    TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_24_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_24_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_24_f_q);
    TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_24_f_q);
    TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_q);
    -- synopsys translate on

	--CmdFifo_BitExtract1_24(BITSELECT,76)@22
    CmdFifo_BitExtract1_24_in <= CmdFifo_FIFO3_q;
    CmdFifo_BitExtract1_24_b <= CmdFifo_BitExtract1_24_in(24 downto 24);

	--TopDataPath_EffVecLength_24_re(SELECTOR,1005)@22
    TopDataPath_EffVecLength_24_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_24_re_q <= (others => '0');
            TopDataPath_EffVecLength_24_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_24_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_24_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_24_b = "1") THEN
                TopDataPath_EffVecLength_24_re_q <= TopDataPath_ConjMult1_Sub1_24_R_sub_f_TopDataPath_ConjMult1_Add1_24_add_f_merged_q;
                TopDataPath_EffVecLength_24_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_wrreg(REG,4207)
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_wrreg_q <= "00000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_wrreg_q <= ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt(COUNTER,4206)
    -- every=1, low=0, high=17, step=1, init=1
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_i = 16 THEN
                  ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_eq = '1') THEN
                    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_i <= ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_i - 17;
                ELSE
                    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_i <= ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_i,5));


	--ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem(DUALMEM,4205)
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_reset0 <= areset;
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_ia <= TopDataPath_EffVecLength_24_re_q;
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_aa <= ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_wrreg_q;
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_ab <= ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_rdcnt_q;
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 45,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_iq,
        address_a => ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_aa,
        data_a => ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_ia
    );
        ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_q <= ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_iq(44 downto 0);

	--ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_outputreg(DELAY,4204)
    ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_outputreg : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_replace_mem_q, xout => ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_outputreg_q, clk => clk, aclr => areset );

	--TopDataPath_ConjMult1_Multii_23_f(FLOATMULT,1123)@13
    TopDataPath_ConjMult1_Multii_23_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_23_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_23_f_reset,
    		dataa	 => ld_DualMem_23_im_q_to_TopDataPath_ConjMult1_Multii_23_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_23_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_23_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_23_f_a_real <= sIEEE_2_real(ld_DualMem_23_im_q_to_TopDataPath_ConjMult1_Multii_23_f_a_q);
    TopDataPath_ConjMult1_Multii_23_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_23_im_r);
    TopDataPath_ConjMult1_Multii_23_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_23_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_23_f(FLOATMULT,1198)@13
    TopDataPath_ConjMult1_Multrr_23_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_23_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_23_f_reset,
    		dataa	 => ld_DualMem_23_re_q_to_TopDataPath_ConjMult1_Multri_23_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_23_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_23_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_23_f_a_real <= sIEEE_2_real(ld_DualMem_23_re_q_to_TopDataPath_ConjMult1_Multri_23_f_a_q);
    TopDataPath_ConjMult1_Multrr_23_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_23_re_r);
    TopDataPath_ConjMult1_Multrr_23_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_23_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged(FLOATADDSUB,1548)@17
    TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_23_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_23_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_23_f_q);
    TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_23_f_q);
    TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_23_re(SELECTOR,1003)@22
    TopDataPath_EffVecLength_23_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_23_re_q <= (others => '0');
            TopDataPath_EffVecLength_23_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_23_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_23_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_23_b = "1") THEN
                TopDataPath_EffVecLength_23_re_q <= TopDataPath_ConjMult1_Sub1_23_R_sub_f_TopDataPath_ConjMult1_Add1_23_add_f_merged_q;
                TopDataPath_EffVecLength_23_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_ConjMult1_Multii_22_f(FLOATMULT,1122)@13
    TopDataPath_ConjMult1_Multii_22_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_22_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_22_f_reset,
    		dataa	 => ld_DualMem_22_im_q_to_TopDataPath_ConjMult1_Multii_22_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_22_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_22_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_22_f_a_real <= sIEEE_2_real(ld_DualMem_22_im_q_to_TopDataPath_ConjMult1_Multii_22_f_a_q);
    TopDataPath_ConjMult1_Multii_22_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_22_im_r);
    TopDataPath_ConjMult1_Multii_22_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_22_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_22_f(FLOATMULT,1197)@13
    TopDataPath_ConjMult1_Multrr_22_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_22_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_22_f_reset,
    		dataa	 => ld_DualMem_22_re_q_to_TopDataPath_ConjMult1_Multri_22_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_22_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_22_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_22_f_a_real <= sIEEE_2_real(ld_DualMem_22_re_q_to_TopDataPath_ConjMult1_Multri_22_f_a_q);
    TopDataPath_ConjMult1_Multrr_22_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_22_re_r);
    TopDataPath_ConjMult1_Multrr_22_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_22_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged(FLOATADDSUB,1546)@17
    TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_22_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_22_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_22_f_q);
    TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_22_f_q);
    TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_22_re(SELECTOR,1001)@22
    TopDataPath_EffVecLength_22_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_22_re_q <= (others => '0');
            TopDataPath_EffVecLength_22_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_22_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_22_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_22_b = "1") THEN
                TopDataPath_EffVecLength_22_re_q <= TopDataPath_ConjMult1_Sub1_22_R_sub_f_TopDataPath_ConjMult1_Add1_22_add_f_merged_q;
                TopDataPath_EffVecLength_22_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_re_0_re_add_0_11_f(FLOATADDSUB,1331)@23
    TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_reset,
    	dataa	 => TopDataPath_EffVecLength_22_re_q,
    	datab	 => TopDataPath_EffVecLength_23_re_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_22_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_23_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multii_21_f(FLOATMULT,1121)@13
    TopDataPath_ConjMult1_Multii_21_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_21_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_21_f_reset,
    		dataa	 => ld_DualMem_21_im_q_to_TopDataPath_ConjMult1_Multii_21_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_21_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_21_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_21_f_a_real <= sIEEE_2_real(ld_DualMem_21_im_q_to_TopDataPath_ConjMult1_Multii_21_f_a_q);
    TopDataPath_ConjMult1_Multii_21_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_21_im_r);
    TopDataPath_ConjMult1_Multii_21_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_21_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_21_f(FLOATMULT,1196)@13
    TopDataPath_ConjMult1_Multrr_21_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_21_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_21_f_reset,
    		dataa	 => ld_DualMem_21_re_q_to_TopDataPath_ConjMult1_Multri_21_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_21_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_21_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_21_f_a_real <= sIEEE_2_real(ld_DualMem_21_re_q_to_TopDataPath_ConjMult1_Multri_21_f_a_q);
    TopDataPath_ConjMult1_Multrr_21_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_21_re_r);
    TopDataPath_ConjMult1_Multrr_21_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_21_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged(FLOATADDSUB,1544)@17
    TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_21_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_21_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_21_f_q);
    TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_21_f_q);
    TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_21_re(SELECTOR,999)@22
    TopDataPath_EffVecLength_21_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_21_re_q <= (others => '0');
            TopDataPath_EffVecLength_21_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_21_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_21_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_21_b = "1") THEN
                TopDataPath_EffVecLength_21_re_q <= TopDataPath_ConjMult1_Sub1_21_R_sub_f_TopDataPath_ConjMult1_Add1_21_add_f_merged_q;
                TopDataPath_EffVecLength_21_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_ConjMult1_Multii_20_f(FLOATMULT,1120)@13
    TopDataPath_ConjMult1_Multii_20_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_20_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_20_f_reset,
    		dataa	 => ld_DualMem_20_im_q_to_TopDataPath_ConjMult1_Multii_20_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_20_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_20_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_20_f_a_real <= sIEEE_2_real(ld_DualMem_20_im_q_to_TopDataPath_ConjMult1_Multii_20_f_a_q);
    TopDataPath_ConjMult1_Multii_20_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_20_im_r);
    TopDataPath_ConjMult1_Multii_20_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_20_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_20_f(FLOATMULT,1195)@13
    TopDataPath_ConjMult1_Multrr_20_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_20_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_20_f_reset,
    		dataa	 => ld_DualMem_20_re_q_to_TopDataPath_ConjMult1_Multri_20_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_20_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_20_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_20_f_a_real <= sIEEE_2_real(ld_DualMem_20_re_q_to_TopDataPath_ConjMult1_Multri_20_f_a_q);
    TopDataPath_ConjMult1_Multrr_20_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_20_re_r);
    TopDataPath_ConjMult1_Multrr_20_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_20_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged(FLOATADDSUB,1542)@17
    TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_20_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_20_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_20_f_q);
    TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_20_f_q);
    TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_20_re(SELECTOR,997)@22
    TopDataPath_EffVecLength_20_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_20_re_q <= (others => '0');
            TopDataPath_EffVecLength_20_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_20_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_20_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_20_b = "1") THEN
                TopDataPath_EffVecLength_20_re_q <= TopDataPath_ConjMult1_Sub1_20_R_sub_f_TopDataPath_ConjMult1_Add1_20_add_f_merged_q;
                TopDataPath_EffVecLength_20_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_re_0_re_add_0_10_f(FLOATADDSUB,1329)@23
    TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_reset,
    	dataa	 => TopDataPath_EffVecLength_20_re_q,
    	datab	 => TopDataPath_EffVecLength_21_re_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_20_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_21_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_1_5_f(FLOATADDSUB,1343)@28
    TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_q,
    	datab	 => TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_10_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_11_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multii_19_f(FLOATMULT,1119)@13
    TopDataPath_ConjMult1_Multii_19_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_19_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_19_f_reset,
    		dataa	 => ld_DualMem_19_im_q_to_TopDataPath_ConjMult1_Multii_19_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_19_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_19_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_19_f_a_real <= sIEEE_2_real(ld_DualMem_19_im_q_to_TopDataPath_ConjMult1_Multii_19_f_a_q);
    TopDataPath_ConjMult1_Multii_19_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_19_im_r);
    TopDataPath_ConjMult1_Multii_19_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_19_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_19_f(FLOATMULT,1194)@13
    TopDataPath_ConjMult1_Multrr_19_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_19_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_19_f_reset,
    		dataa	 => ld_DualMem_19_re_q_to_TopDataPath_ConjMult1_Multri_19_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_19_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_19_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_19_f_a_real <= sIEEE_2_real(ld_DualMem_19_re_q_to_TopDataPath_ConjMult1_Multri_19_f_a_q);
    TopDataPath_ConjMult1_Multrr_19_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_19_re_r);
    TopDataPath_ConjMult1_Multrr_19_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_19_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged(FLOATADDSUB,1540)@17
    TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_19_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_19_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_19_f_q);
    TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_19_f_q);
    TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_19_re(SELECTOR,995)@22
    TopDataPath_EffVecLength_19_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_19_re_q <= (others => '0');
            TopDataPath_EffVecLength_19_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_19_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_19_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_19_b = "1") THEN
                TopDataPath_EffVecLength_19_re_q <= TopDataPath_ConjMult1_Sub1_19_R_sub_f_TopDataPath_ConjMult1_Add1_19_add_f_merged_q;
                TopDataPath_EffVecLength_19_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_ConjMult1_Multii_18_f(FLOATMULT,1118)@13
    TopDataPath_ConjMult1_Multii_18_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_18_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_18_f_reset,
    		dataa	 => ld_DualMem_18_im_q_to_TopDataPath_ConjMult1_Multii_18_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_18_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_18_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_18_f_a_real <= sIEEE_2_real(ld_DualMem_18_im_q_to_TopDataPath_ConjMult1_Multii_18_f_a_q);
    TopDataPath_ConjMult1_Multii_18_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_18_im_r);
    TopDataPath_ConjMult1_Multii_18_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_18_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_18_f(FLOATMULT,1193)@13
    TopDataPath_ConjMult1_Multrr_18_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_18_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_18_f_reset,
    		dataa	 => ld_DualMem_18_re_q_to_TopDataPath_ConjMult1_Multri_18_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_18_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_18_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_18_f_a_real <= sIEEE_2_real(ld_DualMem_18_re_q_to_TopDataPath_ConjMult1_Multri_18_f_a_q);
    TopDataPath_ConjMult1_Multrr_18_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_18_re_r);
    TopDataPath_ConjMult1_Multrr_18_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_18_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged(FLOATADDSUB,1538)@17
    TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_18_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_18_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_18_f_q);
    TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_18_f_q);
    TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_18_re(SELECTOR,993)@22
    TopDataPath_EffVecLength_18_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_18_re_q <= (others => '0');
            TopDataPath_EffVecLength_18_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_18_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_18_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_18_b = "1") THEN
                TopDataPath_EffVecLength_18_re_q <= TopDataPath_ConjMult1_Sub1_18_R_sub_f_TopDataPath_ConjMult1_Add1_18_add_f_merged_q;
                TopDataPath_EffVecLength_18_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_re_0_re_add_0_9_f(FLOATADDSUB,1327)@23
    TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_reset,
    	dataa	 => TopDataPath_EffVecLength_18_re_q,
    	datab	 => TopDataPath_EffVecLength_19_re_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_18_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_19_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multii_17_f(FLOATMULT,1117)@13
    TopDataPath_ConjMult1_Multii_17_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_17_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_17_f_reset,
    		dataa	 => ld_DualMem_17_im_q_to_TopDataPath_ConjMult1_Multii_17_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_17_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_17_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_17_f_a_real <= sIEEE_2_real(ld_DualMem_17_im_q_to_TopDataPath_ConjMult1_Multii_17_f_a_q);
    TopDataPath_ConjMult1_Multii_17_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_17_im_r);
    TopDataPath_ConjMult1_Multii_17_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_17_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_17_f(FLOATMULT,1192)@13
    TopDataPath_ConjMult1_Multrr_17_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_17_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_17_f_reset,
    		dataa	 => ld_DualMem_17_re_q_to_TopDataPath_ConjMult1_Multri_17_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_17_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_17_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_17_f_a_real <= sIEEE_2_real(ld_DualMem_17_re_q_to_TopDataPath_ConjMult1_Multri_17_f_a_q);
    TopDataPath_ConjMult1_Multrr_17_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_17_re_r);
    TopDataPath_ConjMult1_Multrr_17_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_17_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged(FLOATADDSUB,1536)@17
    TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_17_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_17_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_17_f_q);
    TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_17_f_q);
    TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_17_re(SELECTOR,991)@22
    TopDataPath_EffVecLength_17_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_17_re_q <= (others => '0');
            TopDataPath_EffVecLength_17_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_17_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_17_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_17_b = "1") THEN
                TopDataPath_EffVecLength_17_re_q <= TopDataPath_ConjMult1_Sub1_17_R_sub_f_TopDataPath_ConjMult1_Add1_17_add_f_merged_q;
                TopDataPath_EffVecLength_17_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_ConjMult1_Multii_16_f(FLOATMULT,1116)@13
    TopDataPath_ConjMult1_Multii_16_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_16_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_16_f_reset,
    		dataa	 => ld_DualMem_16_im_q_to_TopDataPath_ConjMult1_Multii_16_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_16_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_16_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_16_f_a_real <= sIEEE_2_real(ld_DualMem_16_im_q_to_TopDataPath_ConjMult1_Multii_16_f_a_q);
    TopDataPath_ConjMult1_Multii_16_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_16_im_r);
    TopDataPath_ConjMult1_Multii_16_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_16_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_16_f(FLOATMULT,1191)@13
    TopDataPath_ConjMult1_Multrr_16_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_16_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_16_f_reset,
    		dataa	 => ld_DualMem_16_re_q_to_TopDataPath_ConjMult1_Multri_16_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_16_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_16_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_16_f_a_real <= sIEEE_2_real(ld_DualMem_16_re_q_to_TopDataPath_ConjMult1_Multri_16_f_a_q);
    TopDataPath_ConjMult1_Multrr_16_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_16_re_r);
    TopDataPath_ConjMult1_Multrr_16_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_16_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged(FLOATADDSUB,1534)@17
    TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_16_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_16_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_16_f_q);
    TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_16_f_q);
    TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_16_re(SELECTOR,989)@22
    TopDataPath_EffVecLength_16_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_16_re_q <= (others => '0');
            TopDataPath_EffVecLength_16_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_16_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_16_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_16_b = "1") THEN
                TopDataPath_EffVecLength_16_re_q <= TopDataPath_ConjMult1_Sub1_16_R_sub_f_TopDataPath_ConjMult1_Add1_16_add_f_merged_q;
                TopDataPath_EffVecLength_16_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_re_0_re_add_0_8_f(FLOATADDSUB,1325)@23
    TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_reset,
    	dataa	 => TopDataPath_EffVecLength_16_re_q,
    	datab	 => TopDataPath_EffVecLength_17_re_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_16_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_17_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_1_4_f(FLOATADDSUB,1341)@28
    TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_q,
    	datab	 => TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_8_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_9_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_2_2_f(FLOATADDSUB,1349)@33
    TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_q,
    	datab	 => TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_1_4_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_1_5_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_0(fixed,1586)@38
    TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_0_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_0_reset,
    		dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_q,
    		result	 => TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_0_q
    	);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_0_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_0_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_3_1_f(FLOATADDSUB,1353)@43
    TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_0_q,
    	datab	 => ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_outputreg_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_2_2_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_0_q);
    TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_real <= sInternal_2_real(ld_TopDataPath_EffVecLength_24_re_q_to_TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_b_outputreg_q);
    TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multii_15_f(FLOATMULT,1115)@13
    TopDataPath_ConjMult1_Multii_15_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_15_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_15_f_reset,
    		dataa	 => ld_DualMem_15_im_q_to_TopDataPath_ConjMult1_Multii_15_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_15_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_15_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_15_f_a_real <= sIEEE_2_real(ld_DualMem_15_im_q_to_TopDataPath_ConjMult1_Multii_15_f_a_q);
    TopDataPath_ConjMult1_Multii_15_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_15_im_r);
    TopDataPath_ConjMult1_Multii_15_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_15_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_15_f(FLOATMULT,1190)@13
    TopDataPath_ConjMult1_Multrr_15_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_15_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_15_f_reset,
    		dataa	 => ld_DualMem_15_re_q_to_TopDataPath_ConjMult1_Multri_15_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_15_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_15_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_15_f_a_real <= sIEEE_2_real(ld_DualMem_15_re_q_to_TopDataPath_ConjMult1_Multri_15_f_a_q);
    TopDataPath_ConjMult1_Multrr_15_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_15_re_r);
    TopDataPath_ConjMult1_Multrr_15_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_15_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged(FLOATADDSUB,1532)@17
    TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_15_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_15_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_15_f_q);
    TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_15_f_q);
    TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_15_re(SELECTOR,987)@22
    TopDataPath_EffVecLength_15_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_15_re_q <= (others => '0');
            TopDataPath_EffVecLength_15_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_15_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_15_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_15_b = "1") THEN
                TopDataPath_EffVecLength_15_re_q <= TopDataPath_ConjMult1_Sub1_15_R_sub_f_TopDataPath_ConjMult1_Add1_15_add_f_merged_q;
                TopDataPath_EffVecLength_15_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_ConjMult1_Multii_14_f(FLOATMULT,1114)@13
    TopDataPath_ConjMult1_Multii_14_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_14_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_14_f_reset,
    		dataa	 => ld_DualMem_14_im_q_to_TopDataPath_ConjMult1_Multii_14_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_14_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_14_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_14_f_a_real <= sIEEE_2_real(ld_DualMem_14_im_q_to_TopDataPath_ConjMult1_Multii_14_f_a_q);
    TopDataPath_ConjMult1_Multii_14_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_14_im_r);
    TopDataPath_ConjMult1_Multii_14_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_14_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_14_f(FLOATMULT,1189)@13
    TopDataPath_ConjMult1_Multrr_14_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_14_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_14_f_reset,
    		dataa	 => ld_DualMem_14_re_q_to_TopDataPath_ConjMult1_Multri_14_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_14_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_14_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_14_f_a_real <= sIEEE_2_real(ld_DualMem_14_re_q_to_TopDataPath_ConjMult1_Multri_14_f_a_q);
    TopDataPath_ConjMult1_Multrr_14_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_14_re_r);
    TopDataPath_ConjMult1_Multrr_14_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_14_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged(FLOATADDSUB,1530)@17
    TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_14_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_14_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_14_f_q);
    TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_14_f_q);
    TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_14_re(SELECTOR,985)@22
    TopDataPath_EffVecLength_14_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_14_re_q <= (others => '0');
            TopDataPath_EffVecLength_14_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_14_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_14_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_14_b = "1") THEN
                TopDataPath_EffVecLength_14_re_q <= TopDataPath_ConjMult1_Sub1_14_R_sub_f_TopDataPath_ConjMult1_Add1_14_add_f_merged_q;
                TopDataPath_EffVecLength_14_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_re_0_re_add_0_7_f(FLOATADDSUB,1323)@23
    TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_reset,
    	dataa	 => TopDataPath_EffVecLength_14_re_q,
    	datab	 => TopDataPath_EffVecLength_15_re_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_14_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_15_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multii_13_f(FLOATMULT,1113)@13
    TopDataPath_ConjMult1_Multii_13_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_13_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_13_f_reset,
    		dataa	 => ld_DualMem_13_im_q_to_TopDataPath_ConjMult1_Multii_13_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_13_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_13_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_13_f_a_real <= sIEEE_2_real(ld_DualMem_13_im_q_to_TopDataPath_ConjMult1_Multii_13_f_a_q);
    TopDataPath_ConjMult1_Multii_13_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_13_im_r);
    TopDataPath_ConjMult1_Multii_13_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_13_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_13_f(FLOATMULT,1188)@13
    TopDataPath_ConjMult1_Multrr_13_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_13_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_13_f_reset,
    		dataa	 => ld_DualMem_13_re_q_to_TopDataPath_ConjMult1_Multri_13_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_13_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_13_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_13_f_a_real <= sIEEE_2_real(ld_DualMem_13_re_q_to_TopDataPath_ConjMult1_Multri_13_f_a_q);
    TopDataPath_ConjMult1_Multrr_13_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_13_re_r);
    TopDataPath_ConjMult1_Multrr_13_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_13_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged(FLOATADDSUB,1528)@17
    TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_13_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_13_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_13_f_q);
    TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_13_f_q);
    TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_13_re(SELECTOR,983)@22
    TopDataPath_EffVecLength_13_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_13_re_q <= (others => '0');
            TopDataPath_EffVecLength_13_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_13_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_13_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_13_b = "1") THEN
                TopDataPath_EffVecLength_13_re_q <= TopDataPath_ConjMult1_Sub1_13_R_sub_f_TopDataPath_ConjMult1_Add1_13_add_f_merged_q;
                TopDataPath_EffVecLength_13_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_ConjMult1_Multii_12_f(FLOATMULT,1112)@13
    TopDataPath_ConjMult1_Multii_12_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_12_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_12_f_reset,
    		dataa	 => ld_DualMem_12_im_q_to_TopDataPath_ConjMult1_Multii_12_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_12_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_12_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_12_f_a_real <= sIEEE_2_real(ld_DualMem_12_im_q_to_TopDataPath_ConjMult1_Multii_12_f_a_q);
    TopDataPath_ConjMult1_Multii_12_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_12_im_r);
    TopDataPath_ConjMult1_Multii_12_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_12_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_12_f(FLOATMULT,1187)@13
    TopDataPath_ConjMult1_Multrr_12_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_12_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_12_f_reset,
    		dataa	 => ld_DualMem_12_re_q_to_TopDataPath_ConjMult1_Multri_12_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_12_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_12_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_12_f_a_real <= sIEEE_2_real(ld_DualMem_12_re_q_to_TopDataPath_ConjMult1_Multri_12_f_a_q);
    TopDataPath_ConjMult1_Multrr_12_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_12_re_r);
    TopDataPath_ConjMult1_Multrr_12_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_12_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged(FLOATADDSUB,1526)@17
    TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_12_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_12_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_12_f_q);
    TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_12_f_q);
    TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_12_re(SELECTOR,981)@22
    TopDataPath_EffVecLength_12_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_12_re_q <= (others => '0');
            TopDataPath_EffVecLength_12_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_12_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_12_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_12_b = "1") THEN
                TopDataPath_EffVecLength_12_re_q <= TopDataPath_ConjMult1_Sub1_12_R_sub_f_TopDataPath_ConjMult1_Add1_12_add_f_merged_q;
                TopDataPath_EffVecLength_12_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_re_0_re_add_0_6_f(FLOATADDSUB,1321)@23
    TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_reset,
    	dataa	 => TopDataPath_EffVecLength_12_re_q,
    	datab	 => TopDataPath_EffVecLength_13_re_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_12_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_13_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_1_3_f(FLOATADDSUB,1339)@28
    TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_q,
    	datab	 => TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_6_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_7_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multii_11_f(FLOATMULT,1111)@13
    TopDataPath_ConjMult1_Multii_11_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_11_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_11_f_reset,
    		dataa	 => ld_DualMem_11_im_q_to_TopDataPath_ConjMult1_Multii_11_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_11_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_11_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_11_f_a_real <= sIEEE_2_real(ld_DualMem_11_im_q_to_TopDataPath_ConjMult1_Multii_11_f_a_q);
    TopDataPath_ConjMult1_Multii_11_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_11_im_r);
    TopDataPath_ConjMult1_Multii_11_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_11_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_11_f(FLOATMULT,1186)@13
    TopDataPath_ConjMult1_Multrr_11_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_11_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_11_f_reset,
    		dataa	 => ld_DualMem_11_re_q_to_TopDataPath_ConjMult1_Multri_11_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_11_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_11_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_11_f_a_real <= sIEEE_2_real(ld_DualMem_11_re_q_to_TopDataPath_ConjMult1_Multri_11_f_a_q);
    TopDataPath_ConjMult1_Multrr_11_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_11_re_r);
    TopDataPath_ConjMult1_Multrr_11_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_11_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged(FLOATADDSUB,1524)@17
    TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_11_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_11_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_11_f_q);
    TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_11_f_q);
    TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_11_re(SELECTOR,979)@22
    TopDataPath_EffVecLength_11_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_11_re_q <= (others => '0');
            TopDataPath_EffVecLength_11_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_11_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_11_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_11_b = "1") THEN
                TopDataPath_EffVecLength_11_re_q <= TopDataPath_ConjMult1_Sub1_11_R_sub_f_TopDataPath_ConjMult1_Add1_11_add_f_merged_q;
                TopDataPath_EffVecLength_11_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_ConjMult1_Multii_10_f(FLOATMULT,1110)@13
    TopDataPath_ConjMult1_Multii_10_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_10_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_10_f_reset,
    		dataa	 => ld_DualMem_10_im_q_to_TopDataPath_ConjMult1_Multii_10_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_10_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_10_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_10_f_a_real <= sIEEE_2_real(ld_DualMem_10_im_q_to_TopDataPath_ConjMult1_Multii_10_f_a_q);
    TopDataPath_ConjMult1_Multii_10_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_10_im_r);
    TopDataPath_ConjMult1_Multii_10_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_10_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_10_f(FLOATMULT,1185)@13
    TopDataPath_ConjMult1_Multrr_10_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_10_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_10_f_reset,
    		dataa	 => ld_DualMem_10_re_q_to_TopDataPath_ConjMult1_Multri_10_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_10_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_10_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_10_f_a_real <= sIEEE_2_real(ld_DualMem_10_re_q_to_TopDataPath_ConjMult1_Multri_10_f_a_q);
    TopDataPath_ConjMult1_Multrr_10_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_10_re_r);
    TopDataPath_ConjMult1_Multrr_10_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_10_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged(FLOATADDSUB,1522)@17
    TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_10_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_10_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_10_f_q);
    TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_10_f_q);
    TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_10_re(SELECTOR,977)@22
    TopDataPath_EffVecLength_10_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_10_re_q <= (others => '0');
            TopDataPath_EffVecLength_10_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_10_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_10_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_10_b = "1") THEN
                TopDataPath_EffVecLength_10_re_q <= TopDataPath_ConjMult1_Sub1_10_R_sub_f_TopDataPath_ConjMult1_Add1_10_add_f_merged_q;
                TopDataPath_EffVecLength_10_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_re_0_re_add_0_5_f(FLOATADDSUB,1319)@23
    TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_reset,
    	dataa	 => TopDataPath_EffVecLength_10_re_q,
    	datab	 => TopDataPath_EffVecLength_11_re_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_10_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_11_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multii_9_f(FLOATMULT,1109)@13
    TopDataPath_ConjMult1_Multii_9_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_9_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_9_f_reset,
    		dataa	 => ld_DualMem_9_im_q_to_TopDataPath_ConjMult1_Multii_9_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_9_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_9_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_9_f_a_real <= sIEEE_2_real(ld_DualMem_9_im_q_to_TopDataPath_ConjMult1_Multii_9_f_a_q);
    TopDataPath_ConjMult1_Multii_9_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_9_im_r);
    TopDataPath_ConjMult1_Multii_9_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_9_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_9_f(FLOATMULT,1184)@13
    TopDataPath_ConjMult1_Multrr_9_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_9_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_9_f_reset,
    		dataa	 => ld_DualMem_9_re_q_to_TopDataPath_ConjMult1_Multri_9_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_9_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_9_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_9_f_a_real <= sIEEE_2_real(ld_DualMem_9_re_q_to_TopDataPath_ConjMult1_Multri_9_f_a_q);
    TopDataPath_ConjMult1_Multrr_9_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_9_re_r);
    TopDataPath_ConjMult1_Multrr_9_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_9_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged(FLOATADDSUB,1520)@17
    TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_9_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_9_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_9_f_q);
    TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_9_f_q);
    TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_9_re(SELECTOR,975)@22
    TopDataPath_EffVecLength_9_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_9_re_q <= (others => '0');
            TopDataPath_EffVecLength_9_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_9_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_9_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_9_b = "1") THEN
                TopDataPath_EffVecLength_9_re_q <= TopDataPath_ConjMult1_Sub1_9_R_sub_f_TopDataPath_ConjMult1_Add1_9_add_f_merged_q;
                TopDataPath_EffVecLength_9_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_ConjMult1_Multii_8_f(FLOATMULT,1108)@13
    TopDataPath_ConjMult1_Multii_8_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_8_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_8_f_reset,
    		dataa	 => ld_DualMem_8_im_q_to_TopDataPath_ConjMult1_Multii_8_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_8_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_8_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_8_f_a_real <= sIEEE_2_real(ld_DualMem_8_im_q_to_TopDataPath_ConjMult1_Multii_8_f_a_q);
    TopDataPath_ConjMult1_Multii_8_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_8_im_r);
    TopDataPath_ConjMult1_Multii_8_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_8_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_8_f(FLOATMULT,1183)@13
    TopDataPath_ConjMult1_Multrr_8_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_8_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_8_f_reset,
    		dataa	 => ld_DualMem_8_re_q_to_TopDataPath_ConjMult1_Multri_8_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_8_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_8_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_8_f_a_real <= sIEEE_2_real(ld_DualMem_8_re_q_to_TopDataPath_ConjMult1_Multri_8_f_a_q);
    TopDataPath_ConjMult1_Multrr_8_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_8_re_r);
    TopDataPath_ConjMult1_Multrr_8_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_8_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged(FLOATADDSUB,1518)@17
    TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_8_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_8_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_8_f_q);
    TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_8_f_q);
    TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_8_re(SELECTOR,973)@22
    TopDataPath_EffVecLength_8_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_8_re_q <= (others => '0');
            TopDataPath_EffVecLength_8_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_8_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_8_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_8_b = "1") THEN
                TopDataPath_EffVecLength_8_re_q <= TopDataPath_ConjMult1_Sub1_8_R_sub_f_TopDataPath_ConjMult1_Add1_8_add_f_merged_q;
                TopDataPath_EffVecLength_8_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_re_0_re_add_0_4_f(FLOATADDSUB,1317)@23
    TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_reset,
    	dataa	 => TopDataPath_EffVecLength_8_re_q,
    	datab	 => TopDataPath_EffVecLength_9_re_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_8_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_9_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_1_2_f(FLOATADDSUB,1337)@28
    TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_q,
    	datab	 => TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_4_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_5_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_2_1_f(FLOATADDSUB,1347)@33
    TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_q,
    	datab	 => TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_1_2_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_1_3_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_1(fixed,1584)@38
    TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_1_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_1_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_1_reset,
    		dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_q,
    		result	 => TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_1_q
    	);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_1_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_1_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multii_7_f(FLOATMULT,1107)@13
    TopDataPath_ConjMult1_Multii_7_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_7_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_7_f_reset,
    		dataa	 => ld_DualMem_7_im_q_to_TopDataPath_ConjMult1_Multii_7_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_7_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_7_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_7_f_a_real <= sIEEE_2_real(ld_DualMem_7_im_q_to_TopDataPath_ConjMult1_Multii_7_f_a_q);
    TopDataPath_ConjMult1_Multii_7_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_7_im_r);
    TopDataPath_ConjMult1_Multii_7_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_7_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_7_f(FLOATMULT,1182)@13
    TopDataPath_ConjMult1_Multrr_7_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_7_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_7_f_reset,
    		dataa	 => ld_DualMem_7_re_q_to_TopDataPath_ConjMult1_Multri_7_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_7_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_7_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_7_f_a_real <= sIEEE_2_real(ld_DualMem_7_re_q_to_TopDataPath_ConjMult1_Multri_7_f_a_q);
    TopDataPath_ConjMult1_Multrr_7_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_7_re_r);
    TopDataPath_ConjMult1_Multrr_7_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_7_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged(FLOATADDSUB,1516)@17
    TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_7_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_7_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_7_f_q);
    TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_7_f_q);
    TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_7_re(SELECTOR,971)@22
    TopDataPath_EffVecLength_7_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_7_re_q <= (others => '0');
            TopDataPath_EffVecLength_7_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_7_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_7_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_7_b = "1") THEN
                TopDataPath_EffVecLength_7_re_q <= TopDataPath_ConjMult1_Sub1_7_R_sub_f_TopDataPath_ConjMult1_Add1_7_add_f_merged_q;
                TopDataPath_EffVecLength_7_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_ConjMult1_Multii_6_f(FLOATMULT,1106)@13
    TopDataPath_ConjMult1_Multii_6_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_6_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_6_f_reset,
    		dataa	 => ld_DualMem_6_im_q_to_TopDataPath_ConjMult1_Multii_6_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_6_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_6_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_6_f_a_real <= sIEEE_2_real(ld_DualMem_6_im_q_to_TopDataPath_ConjMult1_Multii_6_f_a_q);
    TopDataPath_ConjMult1_Multii_6_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_6_im_r);
    TopDataPath_ConjMult1_Multii_6_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_6_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_6_f(FLOATMULT,1181)@13
    TopDataPath_ConjMult1_Multrr_6_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_6_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_6_f_reset,
    		dataa	 => ld_DualMem_6_re_q_to_TopDataPath_ConjMult1_Multri_6_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_6_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_6_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_6_f_a_real <= sIEEE_2_real(ld_DualMem_6_re_q_to_TopDataPath_ConjMult1_Multri_6_f_a_q);
    TopDataPath_ConjMult1_Multrr_6_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_6_re_r);
    TopDataPath_ConjMult1_Multrr_6_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_6_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged(FLOATADDSUB,1514)@17
    TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_6_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_6_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_6_f_q);
    TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_6_f_q);
    TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_6_re(SELECTOR,969)@22
    TopDataPath_EffVecLength_6_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_6_re_q <= (others => '0');
            TopDataPath_EffVecLength_6_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_6_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_6_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_6_b = "1") THEN
                TopDataPath_EffVecLength_6_re_q <= TopDataPath_ConjMult1_Sub1_6_R_sub_f_TopDataPath_ConjMult1_Add1_6_add_f_merged_q;
                TopDataPath_EffVecLength_6_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_re_0_re_add_0_3_f(FLOATADDSUB,1315)@23
    TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_reset,
    	dataa	 => TopDataPath_EffVecLength_6_re_q,
    	datab	 => TopDataPath_EffVecLength_7_re_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_6_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_7_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multii_5_f(FLOATMULT,1105)@13
    TopDataPath_ConjMult1_Multii_5_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_5_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_5_f_reset,
    		dataa	 => ld_DualMem_5_im_q_to_TopDataPath_ConjMult1_Multii_5_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_5_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_5_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_5_f_a_real <= sIEEE_2_real(ld_DualMem_5_im_q_to_TopDataPath_ConjMult1_Multii_5_f_a_q);
    TopDataPath_ConjMult1_Multii_5_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_5_im_r);
    TopDataPath_ConjMult1_Multii_5_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_5_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_5_f(FLOATMULT,1180)@13
    TopDataPath_ConjMult1_Multrr_5_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_5_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_5_f_reset,
    		dataa	 => ld_DualMem_5_re_q_to_TopDataPath_ConjMult1_Multri_5_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_5_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_5_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_5_f_a_real <= sIEEE_2_real(ld_DualMem_5_re_q_to_TopDataPath_ConjMult1_Multri_5_f_a_q);
    TopDataPath_ConjMult1_Multrr_5_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_5_re_r);
    TopDataPath_ConjMult1_Multrr_5_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_5_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged(FLOATADDSUB,1512)@17
    TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_5_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_5_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_5_f_q);
    TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_5_f_q);
    TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_5_re(SELECTOR,967)@22
    TopDataPath_EffVecLength_5_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_5_re_q <= (others => '0');
            TopDataPath_EffVecLength_5_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_5_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_5_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_5_b = "1") THEN
                TopDataPath_EffVecLength_5_re_q <= TopDataPath_ConjMult1_Sub1_5_R_sub_f_TopDataPath_ConjMult1_Add1_5_add_f_merged_q;
                TopDataPath_EffVecLength_5_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_ConjMult1_Multii_4_f(FLOATMULT,1104)@13
    TopDataPath_ConjMult1_Multii_4_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_4_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_4_f_reset,
    		dataa	 => ld_DualMem_4_im_q_to_TopDataPath_ConjMult1_Multii_4_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_4_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_4_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_4_f_a_real <= sIEEE_2_real(ld_DualMem_4_im_q_to_TopDataPath_ConjMult1_Multii_4_f_a_q);
    TopDataPath_ConjMult1_Multii_4_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_4_im_r);
    TopDataPath_ConjMult1_Multii_4_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_4_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_4_f(FLOATMULT,1179)@13
    TopDataPath_ConjMult1_Multrr_4_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_4_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_4_f_reset,
    		dataa	 => ld_DualMem_4_re_q_to_TopDataPath_ConjMult1_Multri_4_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_4_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_4_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_4_f_a_real <= sIEEE_2_real(ld_DualMem_4_re_q_to_TopDataPath_ConjMult1_Multri_4_f_a_q);
    TopDataPath_ConjMult1_Multrr_4_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_4_re_r);
    TopDataPath_ConjMult1_Multrr_4_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_4_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged(FLOATADDSUB,1510)@17
    TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_4_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_4_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_4_f_q);
    TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_4_f_q);
    TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_4_re(SELECTOR,965)@22
    TopDataPath_EffVecLength_4_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_4_re_q <= (others => '0');
            TopDataPath_EffVecLength_4_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_4_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_4_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_4_b = "1") THEN
                TopDataPath_EffVecLength_4_re_q <= TopDataPath_ConjMult1_Sub1_4_R_sub_f_TopDataPath_ConjMult1_Add1_4_add_f_merged_q;
                TopDataPath_EffVecLength_4_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_re_0_re_add_0_2_f(FLOATADDSUB,1313)@23
    TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_reset,
    	dataa	 => TopDataPath_EffVecLength_4_re_q,
    	datab	 => TopDataPath_EffVecLength_5_re_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_4_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_5_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_1_1_f(FLOATADDSUB,1335)@28
    TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_q,
    	datab	 => TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_2_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_3_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multii_3_f(FLOATMULT,1103)@13
    TopDataPath_ConjMult1_Multii_3_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_3_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_3_f_reset,
    		dataa	 => ld_DualMem_3_im_q_to_TopDataPath_ConjMult1_Multii_3_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_3_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_3_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_3_f_a_real <= sIEEE_2_real(ld_DualMem_3_im_q_to_TopDataPath_ConjMult1_Multii_3_f_a_q);
    TopDataPath_ConjMult1_Multii_3_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_3_im_r);
    TopDataPath_ConjMult1_Multii_3_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_3_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_3_f(FLOATMULT,1178)@13
    TopDataPath_ConjMult1_Multrr_3_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_3_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_3_f_reset,
    		dataa	 => ld_DualMem_3_re_q_to_TopDataPath_ConjMult1_Multri_3_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_3_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_3_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_3_f_a_real <= sIEEE_2_real(ld_DualMem_3_re_q_to_TopDataPath_ConjMult1_Multri_3_f_a_q);
    TopDataPath_ConjMult1_Multrr_3_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_3_re_r);
    TopDataPath_ConjMult1_Multrr_3_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_3_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged(FLOATADDSUB,1508)@17
    TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_3_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_3_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_3_f_q);
    TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_3_f_q);
    TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_3_re(SELECTOR,963)@22
    TopDataPath_EffVecLength_3_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_3_re_q <= (others => '0');
            TopDataPath_EffVecLength_3_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_3_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_3_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_3_b = "1") THEN
                TopDataPath_EffVecLength_3_re_q <= TopDataPath_ConjMult1_Sub1_3_R_sub_f_TopDataPath_ConjMult1_Add1_3_add_f_merged_q;
                TopDataPath_EffVecLength_3_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_ConjMult1_Multii_2_f(FLOATMULT,1102)@13
    TopDataPath_ConjMult1_Multii_2_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_2_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_2_f_reset,
    		dataa	 => ld_DualMem_2_im_q_to_TopDataPath_ConjMult1_Multii_2_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_2_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_2_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_2_f_a_real <= sIEEE_2_real(ld_DualMem_2_im_q_to_TopDataPath_ConjMult1_Multii_2_f_a_q);
    TopDataPath_ConjMult1_Multii_2_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_2_im_r);
    TopDataPath_ConjMult1_Multii_2_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_2_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_2_f(FLOATMULT,1177)@13
    TopDataPath_ConjMult1_Multrr_2_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_2_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_2_f_reset,
    		dataa	 => ld_DualMem_2_re_q_to_TopDataPath_ConjMult1_Multri_2_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_2_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_2_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_2_f_a_real <= sIEEE_2_real(ld_DualMem_2_re_q_to_TopDataPath_ConjMult1_Multri_2_f_a_q);
    TopDataPath_ConjMult1_Multrr_2_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_2_re_r);
    TopDataPath_ConjMult1_Multrr_2_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_2_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged(FLOATADDSUB,1506)@17
    TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_2_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_2_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_2_f_q);
    TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_2_f_q);
    TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_2_re(SELECTOR,961)@22
    TopDataPath_EffVecLength_2_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_2_re_q <= (others => '0');
            TopDataPath_EffVecLength_2_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_2_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_2_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_2_b = "1") THEN
                TopDataPath_EffVecLength_2_re_q <= TopDataPath_ConjMult1_Sub1_2_R_sub_f_TopDataPath_ConjMult1_Add1_2_add_f_merged_q;
                TopDataPath_EffVecLength_2_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_re_0_re_add_0_1_f(FLOATADDSUB,1311)@23
    TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_reset,
    	dataa	 => TopDataPath_EffVecLength_2_re_q,
    	datab	 => TopDataPath_EffVecLength_3_re_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_2_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_3_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multii_1_f(FLOATMULT,1101)@13
    TopDataPath_ConjMult1_Multii_1_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_1_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_1_f_reset,
    		dataa	 => ld_DualMem_1_im_q_to_TopDataPath_ConjMult1_Multii_1_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_1_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_1_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_1_f_a_real <= sIEEE_2_real(ld_DualMem_1_im_q_to_TopDataPath_ConjMult1_Multii_1_f_a_q);
    TopDataPath_ConjMult1_Multii_1_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_1_im_r);
    TopDataPath_ConjMult1_Multii_1_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_1_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_1_f(FLOATMULT,1176)@13
    TopDataPath_ConjMult1_Multrr_1_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_1_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_1_f_reset,
    		dataa	 => ld_DualMem_1_re_q_to_TopDataPath_ConjMult1_Multri_1_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_1_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_1_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_1_f_a_real <= sIEEE_2_real(ld_DualMem_1_re_q_to_TopDataPath_ConjMult1_Multri_1_f_a_q);
    TopDataPath_ConjMult1_Multrr_1_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_1_re_r);
    TopDataPath_ConjMult1_Multrr_1_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_1_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged(FLOATADDSUB,1504)@17
    TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_1_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_1_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_1_f_q);
    TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_1_f_q);
    TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_1_re(SELECTOR,959)@22
    TopDataPath_EffVecLength_1_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_1_re_q <= (others => '0');
            TopDataPath_EffVecLength_1_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_1_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_1_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_1_b = "1") THEN
                TopDataPath_EffVecLength_1_re_q <= TopDataPath_ConjMult1_Sub1_1_R_sub_f_TopDataPath_ConjMult1_Add1_1_add_f_merged_q;
                TopDataPath_EffVecLength_1_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_ConjMult1_Multii_0_f(FLOATMULT,1100)@13
    TopDataPath_ConjMult1_Multii_0_f_reset <= areset;
    TopDataPath_ConjMult1_Multii_0_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multii_0_f_reset,
    		dataa	 => ld_DualMem_0_im_q_to_TopDataPath_ConjMult1_Multii_0_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_0_im_r,
    		result	 => TopDataPath_ConjMult1_Multii_0_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multii_0_f_a_real <= sIEEE_2_real(ld_DualMem_0_im_q_to_TopDataPath_ConjMult1_Multii_0_f_a_q);
    TopDataPath_ConjMult1_Multii_0_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_0_im_r);
    TopDataPath_ConjMult1_Multii_0_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_0_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Multrr_0_f(FLOATMULT,1175)@13
    TopDataPath_ConjMult1_Multrr_0_f_reset <= areset;
    TopDataPath_ConjMult1_Multrr_0_f_inst : fp_mult_sIEEE_2_sInternalSM
        GENERIC MAP ( m_family => "Stratix IV", m_dotopt => 2)
        PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_ConjMult1_Multrr_0_f_reset,
    		dataa	 => ld_DualMem_0_re_q_to_TopDataPath_ConjMult1_Multri_0_f_a_q,
    		datab	 => TopDataPath_CircularMem_DualMem_0_re_r,
    		result	 => TopDataPath_ConjMult1_Multrr_0_f_q
    	);
    -- synopsys translate off
    TopDataPath_ConjMult1_Multrr_0_f_a_real <= sIEEE_2_real(ld_DualMem_0_re_q_to_TopDataPath_ConjMult1_Multri_0_f_a_q);
    TopDataPath_ConjMult1_Multrr_0_f_b_real <= sIEEE_2_real(TopDataPath_CircularMem_DualMem_0_re_r);
    TopDataPath_ConjMult1_Multrr_0_f_q_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_0_f_q);
    -- synopsys translate on

	--TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged(FLOATADDSUB,1502)@17
    TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_reset <= areset;
    TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_add_sub	 <= not CmdFifo_And8_q;
    TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_inst : fp_addsub_sInternalSM_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_reset,
    	dataa	 => TopDataPath_ConjMult1_Multrr_0_f_q,
    	datab	 => TopDataPath_ConjMult1_Multii_0_f_q,
    	result	 => TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_q
   	);
    TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_p <= not TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_q(41 downto 41);
    TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_n <= TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_a_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multrr_0_f_q);
    TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_b_real <= sInternalSM_2_real(TopDataPath_ConjMult1_Multii_0_f_q);
    TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_q_real <= sInternal_2_real(TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_q);
    -- synopsys translate on

	--TopDataPath_EffVecLength_0_re(SELECTOR,957)@22
    TopDataPath_EffVecLength_0_re: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            TopDataPath_EffVecLength_0_re_q <= (others => '0');
            TopDataPath_EffVecLength_0_re_v <= "0";
        ELSIF (clk'EVENT AND clk = '1') THEN
            TopDataPath_EffVecLength_0_re_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
            TopDataPath_EffVecLength_0_re_v <= (others => '0');
            IF (CmdFifo_BitExtract1_0_b = "1") THEN
                TopDataPath_EffVecLength_0_re_q <= TopDataPath_ConjMult1_Sub1_0_R_sub_f_TopDataPath_ConjMult1_Add1_0_add_f_merged_q;
                TopDataPath_EffVecLength_0_re_v <= "1";
            END IF;
        END IF;
    END PROCESS;


	--TopDataPath_VectorDotP_0_re_0_re_add_0_0_f(FLOATADDSUB,1309)@23
    TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_reset,
    	dataa	 => TopDataPath_EffVecLength_0_re_q,
    	datab	 => TopDataPath_EffVecLength_1_re_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_a_real <= sInternal_2_real(TopDataPath_EffVecLength_0_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_b_real <= sInternal_2_real(TopDataPath_EffVecLength_1_re_q);
    TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_1_0_f(FLOATADDSUB,1333)@28
    TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_q,
    	datab	 => TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_0_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_0_1_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_2_0_f(FLOATADDSUB,1345)@33
    TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_q,
    	datab	 => TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_1_0_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_1_1_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_0(fixed,1585)@38
    TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_0_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_0_inst : fp_norm_sInternal_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_0_reset,
    		dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_q,
    		result	 => TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_0_q
    	);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_0_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_0_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_3_0_f(FLOATADDSUB,1351)@43
    TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_0_q,
    	datab	 => TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_1_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_2_0_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_0_q);
    TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_2_1_f_0_norm_TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_1_q);
    TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_q);
    -- synopsys translate on

	--TopDataPath_VectorDotP_0_re_0_re_add_4_0_f(FLOATADDSUB,1355)@48
    TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_reset <= areset;
    TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_add_sub	 <= not VCC_q;
    TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_inst : fp_addsub_sInternal_2_sInternal
    GENERIC MAP (
       addsub_resetval => '0'
    ) PORT MAP (
    	add_sub	 => TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_add_sub,
    	clk_en	 => '1',
    	clock	 => clk,
    	reset    => TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_reset,
    	dataa	 => TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_q,
    	datab	 => TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_q,
    	result	 => TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_q
   	);
    TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_p <= not TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_q(41 downto 41);
    TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_n <= TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_q(41 downto 41);
    -- synopsys translate off
    TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_a_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_3_0_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_b_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_3_1_f_q);
    TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_q_real <= sInternal_2_real(TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_q);
    -- synopsys translate on

	--TopDataPath_SyncFifo_FIFO1_re(FIFO,1034)@53
    TopDataPath_SyncFifo_FIFO1_re_reset <= areset;

    TopDataPath_SyncFifo_FIFO1_re_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 30,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 45,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => TopDataPath_FP_Acc_Or_q(0),
      aclr => TopDataPath_SyncFifo_FIFO1_re_reset,
      clock => clk,
      wrreq => TopDataPath_And_q(0),
      data => TopDataPath_VectorDotP_0_re_0_re_add_4_0_f_q,
      almost_full => TopDataPath_SyncFifo_FIFO1_re_f(0),
      almost_empty => TopDataPath_SyncFifo_FIFO1_re_t(0),
      empty => TopDataPath_SyncFifo_FIFO1_re_empty(0),
      q => TopDataPath_SyncFifo_FIFO1_re_q
    );
    TopDataPath_SyncFifo_FIFO1_re_v <= not TopDataPath_SyncFifo_FIFO1_re_empty;
    TopDataPath_SyncFifo_FIFO1_re_e <= not TopDataPath_SyncFifo_FIFO1_re_t;

	--TopDataPath_FP_Acc_And4(LOGICAL,1014)@53
    TopDataPath_FP_Acc_And4_a <= TopDataPath_SyncFifo_FIFO1_re_v;
    TopDataPath_FP_Acc_And4_b <= TopDataPath_FP_Acc_Not2_q;
    TopDataPath_FP_Acc_And4_c <= TopDataPath_FP_Acc_AccFifo_re_v;
    TopDataPath_FP_Acc_And4_q <= TopDataPath_FP_Acc_And4_a and TopDataPath_FP_Acc_And4_b and TopDataPath_FP_Acc_And4_c;

	--TopDataPath_FP_Acc_And3(LOGICAL,1013)@53
    TopDataPath_FP_Acc_And3_a <= TopDataPath_SyncFifo_BitExtract1_1_b;
    TopDataPath_FP_Acc_And3_b <= TopDataPath_SyncFifo_FIFO1_re_v;
    TopDataPath_FP_Acc_And3_q <= TopDataPath_FP_Acc_And3_a and TopDataPath_FP_Acc_And3_b;

	--TopDataPath_FP_Acc_Or(LOGICAL,1023)@53
    TopDataPath_FP_Acc_Or_a <= TopDataPath_FP_Acc_And3_q;
    TopDataPath_FP_Acc_Or_b <= TopDataPath_FP_Acc_And4_q;
    TopDataPath_FP_Acc_Or_q <= TopDataPath_FP_Acc_Or_a or TopDataPath_FP_Acc_Or_b;

	--ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_nor(LOGICAL,4029)
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_nor_b <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_sticky_ena_q;
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_nor_q <= not (ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_nor_a or ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_nor_b);

	--ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_mem_top(CONSTANT,4025)
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_mem_top_q <= "0101010";

	--ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmp(LOGICAL,4026)
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmp_a <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_mem_top_q;
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_q);
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmp_q <= "1" when ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmp_a = ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmp_b else "0";

	--ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmpReg(REG,4027)
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmpReg_q <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_sticky_ena(REG,4030)
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_nor_q = "1") THEN
                ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_sticky_ena_q <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_enaAnd(LOGICAL,4031)
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_enaAnd_a <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_sticky_ena_q;
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_enaAnd_b <= VCC_q;
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_enaAnd_q <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_enaAnd_a and ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_enaAnd_b;

	--CmdFifo_BitExtract_1(BITSELECT,45)@9
    CmdFifo_BitExtract_1_in <= CmdFifo_FIFO1_q;
    CmdFifo_BitExtract_1_b <= CmdFifo_BitExtract_1_in(1 downto 1);

	--CmdFifo_And11(LOGICAL,34)@9
    CmdFifo_And11_a <= CmdFifo_Or_q;
    CmdFifo_And11_b <= CmdFifo_BitExtract_1_b;
    CmdFifo_And11_q <= CmdFifo_And11_a and CmdFifo_And11_b;

	--CmdFifo_BitExtract_5(BITSELECT,49)@9
    CmdFifo_BitExtract_5_in <= CmdFifo_FIFO1_q;
    CmdFifo_BitExtract_5_b <= CmdFifo_BitExtract_5_in(5 downto 5);

	--CmdFifo_And7(LOGICAL,39)@9
    CmdFifo_And7_a <= CmdFifo_Or_q;
    CmdFifo_And7_b <= CmdFifo_BitExtract_5_b;
    CmdFifo_And7_q <= CmdFifo_And7_a and CmdFifo_And7_b;

	--CmdFifo_BitExtract_2(BITSELECT,46)@9
    CmdFifo_BitExtract_2_in <= CmdFifo_FIFO1_q;
    CmdFifo_BitExtract_2_b <= CmdFifo_BitExtract_2_in(2 downto 2);

	--CmdFifo_And10(LOGICAL,33)@9
    CmdFifo_And10_a <= CmdFifo_Or_q;
    CmdFifo_And10_b <= CmdFifo_BitExtract_2_b;
    CmdFifo_And10_q <= CmdFifo_And10_a and CmdFifo_And10_b;

	--CmdFifo_BitExtract_3(BITSELECT,47)@9
    CmdFifo_BitExtract_3_in <= CmdFifo_FIFO1_q;
    CmdFifo_BitExtract_3_b <= CmdFifo_BitExtract_3_in(3 downto 3);

	--CmdFifo_And9(LOGICAL,41)@9
    CmdFifo_And9_a <= CmdFifo_Or_q;
    CmdFifo_And9_b <= CmdFifo_BitExtract_3_b;
    CmdFifo_And9_q <= CmdFifo_And9_a and CmdFifo_And9_b;

	--TopDataPath_SyncFifo_BitCombine1(BITJOIN,1029)@9
    TopDataPath_SyncFifo_BitCombine1_q <= CmdFifo_And11_q & CmdFifo_And7_q & CmdFifo_And10_q & CmdFifo_And9_q;

	--ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_wrreg(REG,4024)
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_wrreg_q <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt(COUNTER,4023)
    -- every=1, low=0, high=42, step=1, init=1
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_i = 41 THEN
                  ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_eq = '1') THEN
                    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_i <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_i - 42;
                ELSE
                    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_i <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_i,6));


	--ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem(DUALMEM,4072)
    ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_reset0 <= areset;
    ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_ia <= TopDataPath_SyncFifo_BitCombine1_q;
    ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_aa <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_wrreg_q;
    ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_ab <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_q;
    ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 4,
        widthad_a => 6,
        numwords_a => 43,
        width_b => 4,
        widthad_b => 6,
        numwords_b => 43,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_iq,
        address_a => ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_aa,
        data_a => ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_ia
    );
        ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_q <= ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_iq(3 downto 0);

	--ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_nor(LOGICAL,4018)
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_nor_b <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_sticky_ena_q;
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_nor_q <= not (ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_nor_a or ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_nor_b);

	--ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_mem_top(CONSTANT,4014)
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_mem_top_q <= "0101001";

	--ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmp(LOGICAL,4015)
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmp_a <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_mem_top_q;
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_q);
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmp_q <= "1" when ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmp_a = ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmp_b else "0";

	--ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmpReg(REG,4016)
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmpReg_q <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_sticky_ena(REG,4019)
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_nor_q = "1") THEN
                ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_sticky_ena_q <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_enaAnd(LOGICAL,4020)
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_enaAnd_a <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_sticky_ena_q;
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_enaAnd_b <= VCC_q;
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_enaAnd_q <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_enaAnd_a and ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_enaAnd_b;

	--TopDataPath_Not1(LOGICAL,1026)@10
    TopDataPath_Not1_a <= CmdFifo_And4_q;
    TopDataPath_Not1_q <= not TopDataPath_Not1_a;

	--ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_wrreg(REG,4013)
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_wrreg_q <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt(COUNTER,4012)
    -- every=1, low=0, high=41, step=1, init=1
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_i = 40 THEN
                  ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_eq = '1') THEN
                    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_i <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_i - 41;
                ELSE
                    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_i <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_i,6));


	--ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem(DUALMEM,4042)
    ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_reset0 <= areset;
    ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_ia <= TopDataPath_Not1_q;
    ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_aa <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_wrreg_q;
    ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_ab <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_q;
    ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 42,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 42,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_iq,
        address_a => ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_aa,
        data_a => ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_ia
    );
        ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_q <= ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_iq(0 downto 0);

	--ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem(DUALMEM,4032)
    ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_reset0 <= areset;
    ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_ia <= CmdFifo_Or_q;
    ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_aa <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_wrreg_q;
    ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_ab <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_q;
    ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 43,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 43,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_iq,
        address_a => ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_aa,
        data_a => ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_ia
    );
        ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_q <= ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_iq(0 downto 0);

	--TopDataPath_And(LOGICAL,628)@53
    TopDataPath_And_a <= ld_CmdFifo_Or_q_to_TopDataPath_And_a_replace_mem_q;
    TopDataPath_And_b <= ld_TopDataPath_Not1_q_to_TopDataPath_And_b_replace_mem_q;
    TopDataPath_And_q <= TopDataPath_And_a and TopDataPath_And_b;

	--TopDataPath_SyncFifo_FIFO2(FIFO,1036)@53
    TopDataPath_SyncFifo_FIFO2_reset <= areset;

    TopDataPath_SyncFifo_FIFO2_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 30,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 4,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => TopDataPath_FP_Acc_Or_q(0),
      aclr => TopDataPath_SyncFifo_FIFO2_reset,
      clock => clk,
      wrreq => TopDataPath_And_q(0),
      data => ld_TopDataPath_SyncFifo_BitCombine1_q_to_TopDataPath_SyncFifo_FIFO2_d_replace_mem_q,
      almost_full => TopDataPath_SyncFifo_FIFO2_f(0),
      almost_empty => TopDataPath_SyncFifo_FIFO2_t(0),
      empty => TopDataPath_SyncFifo_FIFO2_empty(0),
      q => TopDataPath_SyncFifo_FIFO2_q
    );
    TopDataPath_SyncFifo_FIFO2_v <= not TopDataPath_SyncFifo_FIFO2_empty;
    TopDataPath_SyncFifo_FIFO2_e <= not TopDataPath_SyncFifo_FIFO2_t;

	--TopDataPath_SyncFifo_BitExtract1_3(BITSELECT,1033)@53
    TopDataPath_SyncFifo_BitExtract1_3_in <= TopDataPath_SyncFifo_FIFO2_q;
    TopDataPath_SyncFifo_BitExtract1_3_b <= TopDataPath_SyncFifo_BitExtract1_3_in(3 downto 3);

	--ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_wrreg(REG,4054)
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_wrreg_q <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt(COUNTER,4053)
    -- every=1, low=0, high=39, step=1, init=1
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_i = 38 THEN
                  ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_eq = '1') THEN
                    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_i <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_i - 39;
                ELSE
                    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_i <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_i,6));


	--ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem(DUALMEM,4062)
    ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_reset0 <= areset;
    ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_ia <= TopDataPath_SyncFifo_BitExtract1_3_b;
    ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_aa <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_wrreg_q;
    ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_ab <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_q;
    ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 40,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 40,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_iq,
        address_a => ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_aa,
        data_a => ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_ia
    );
        ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_q <= ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_iq(0 downto 0);

	--ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem(DUALMEM,4052)
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_reset0 <= areset;
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_ia <= TopDataPath_FP_Acc_Or_q;
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_aa <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_wrreg_q;
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_ab <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_rdcnt_q;
    ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 40,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 40,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_iq,
        address_a => ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_aa,
        data_a => ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_ia
    );
        ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_q <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_iq(0 downto 0);

	--TopDataPath_And2(LOGICAL,630)@94
    TopDataPath_And2_a <= ld_TopDataPath_FP_Acc_Or_q_to_TopDataPath_And2_a_replace_mem_q;
    TopDataPath_And2_b <= ld_TopDataPath_SyncFifo_BitExtract1_3_b_to_TopDataPath_And2_b_replace_mem_q;
    TopDataPath_And2_q <= TopDataPath_And2_a and TopDataPath_And2_b;

	--BottomDataPath_CircularMem_Not(LOGICAL,17)@94
    BottomDataPath_CircularMem_Not_a <= TopDataPath_And2_q;
    BottomDataPath_CircularMem_Not_q <= not BottomDataPath_CircularMem_Not_a;

	--ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_nor(LOGICAL,3862)
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_nor_b <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_sticky_ena_q;
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_nor_q <= not (ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_nor_a or ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_nor_b);

	--ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_mem_top(CONSTANT,3858)
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_mem_top_q <= "0100110";

	--ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmp(LOGICAL,3859)
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmp_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_mem_top_q;
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_q);
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmp_q <= "1" when ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmp_a = ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmp_b else "0";

	--ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmpReg(REG,3860)
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmpReg_q <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_sticky_ena(REG,3863)
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_nor_q = "1") THEN
                ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_sticky_ena_q <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_enaAnd(LOGICAL,3864)
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_enaAnd_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_sticky_ena_q;
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_enaAnd_b <= VCC_q;
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_enaAnd_q <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_enaAnd_a and ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_enaAnd_b;

	--TopDataPath_FP_Acc_And1(LOGICAL,1011)@53
    TopDataPath_FP_Acc_And1_a <= TopDataPath_SyncFifo_BitExtract1_0_b;
    TopDataPath_FP_Acc_And1_b <= TopDataPath_FP_Acc_Or_q;
    TopDataPath_FP_Acc_And1_q <= TopDataPath_FP_Acc_And1_a and TopDataPath_FP_Acc_And1_b;

	--ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_wrreg(REG,3857)
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_wrreg_q <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt(COUNTER,3856)
    -- every=1, low=0, high=38, step=1, init=1
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_i = 37 THEN
                  ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_eq = '1') THEN
                    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_i <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_i - 38;
                ELSE
                    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_i <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_i,6));


	--ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem(DUALMEM,3855)
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_reset0 <= areset;
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_ia <= TopDataPath_FP_Acc_And1_q;
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_aa <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_wrreg_q;
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_ab <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_rdcnt_q;
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 39,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 39,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_iq,
        address_a => ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_aa,
        data_a => ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_ia
    );
        ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_q <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_iq(0 downto 0);

	--ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_outputreg(DELAY,3854)
    ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_replace_mem_q, xout => ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_outputreg_q, clk => clk, aclr => areset );

	--BottomDataPath_And1(LOGICAL,7)@94
    BottomDataPath_And1_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_outputreg_q;
    BottomDataPath_And1_b <= BottomDataPath_CircularMem_Not_q;
    BottomDataPath_And1_q <= BottomDataPath_And1_a and BottomDataPath_And1_b;

	--AutoLoopDelay2(DELAY,4)@94
    AutoLoopDelay2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 5 )
    PORT MAP ( xin => BottomDataPath_And1_q, xout => AutoLoopDelay2_q, clk => clk, aclr => areset );

	--ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b(DELAY,2136)@0
    ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 8 )
    PORT MAP ( xin => AutoLoopDelay2_q, xout => ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Const4(CONSTANT,329)
    Control_MasterLoops_Const4_q <= "11";

	--Control_MasterLoops_Add2_add(ADD,310)@5
    Control_MasterLoops_Add2_add_a <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q;
    Control_MasterLoops_Add2_add_b <= STD_LOGIC_VECTOR("00000" & Control_MasterLoops_Const4_q);
    Control_MasterLoops_Add2_add: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            Control_MasterLoops_Add2_add_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            Control_MasterLoops_Add2_add_o <= STD_LOGIC_VECTOR(UNSIGNED(Control_MasterLoops_Add2_add_a) + UNSIGNED(Control_MasterLoops_Add2_add_b));
        END IF;
    END PROCESS;
    Control_MasterLoops_Add2_add_q <= Control_MasterLoops_Add2_add_o(6 downto 0);


	--Control_MasterLoops_CmpEQ(LOGICAL,315)@6
    Control_MasterLoops_CmpEQ_a <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux9_q;
    Control_MasterLoops_CmpEQ_b <= Control_MasterLoops_Add2_add_q;
    Control_MasterLoops_CmpEQ_q <= "1" when Control_MasterLoops_CmpEQ_a = Control_MasterLoops_CmpEQ_b else "0";

	--ld_Control_MasterLoops_CmpEQ_q_to_Control_WrBackPath_And4_b(DELAY,2464)@6
    ld_Control_MasterLoops_CmpEQ_q_to_Control_WrBackPath_And4_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_MasterLoops_CmpEQ_q, xout => ld_Control_MasterLoops_CmpEQ_q_to_Control_WrBackPath_And4_b_q, clk => clk, aclr => areset );

	--Control_WrBackPath_And4(LOGICAL,470)@8
    Control_WrBackPath_And4_a <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_WrBackPath_And4_b <= ld_Control_MasterLoops_CmpEQ_q_to_Control_WrBackPath_And4_b_q;
    Control_WrBackPath_And4_q <= Control_WrBackPath_And4_a and Control_WrBackPath_And4_b;

	--Control_WrBackPath_FIFO_Control(FIFO,499)@8
    Control_WrBackPath_FIFO_Control_reset <= areset;

    Control_WrBackPath_FIFO_Control_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 800,
      intended_device_family => "Stratix IV",
      lpm_numwords => 816,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 1,
      lpm_widthu => 10,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q(0),
      aclr => Control_WrBackPath_FIFO_Control_reset,
      clock => clk,
      wrreq => Control_WrBackPath_And_q(0),
      data => Control_WrBackPath_And4_q,
      almost_full => Control_WrBackPath_FIFO_Control_f(0),
      almost_empty => Control_WrBackPath_FIFO_Control_t(0),
      empty => Control_WrBackPath_FIFO_Control_empty(0),
      q => Control_WrBackPath_FIFO_Control_q
    );
    Control_WrBackPath_FIFO_Control_v <= not Control_WrBackPath_FIFO_Control_empty;
    Control_WrBackPath_FIFO_Control_e <= not Control_WrBackPath_FIFO_Control_t;

	--Control_WrBackPath_And3(LOGICAL,469)@8
    Control_WrBackPath_And3_a <= Control_WrBackPath_FIFO_Control_q;
    Control_WrBackPath_And3_b <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_WrBackPath_And3_q <= Control_WrBackPath_And3_a and Control_WrBackPath_And3_b;

	--CmdFifo_Not1(LOGICAL,110)@8
    CmdFifo_Not1_a <= CmdFifo_CholFwDone_SampleDelay2_q;
    CmdFifo_Not1_q <= not CmdFifo_Not1_a;

	--CmdFifo_And(LOGICAL,31)@8
    CmdFifo_And_a <= CmdFifo_Not1_q;
    CmdFifo_And_b <= Control_WrBackPath_And3_q;
    CmdFifo_And_q <= CmdFifo_And_a and CmdFifo_And_b;

	--ld_CmdFifo_And_q_to_CmdFifo_Detect_Pulses_SRlatch_Or_b(DELAY,1837)@8
    ld_CmdFifo_And_q_to_CmdFifo_Detect_Pulses_SRlatch_Or_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => CmdFifo_And_q, xout => ld_CmdFifo_And_q_to_CmdFifo_Detect_Pulses_SRlatch_Or_b_q, clk => clk, aclr => areset );

	--CmdFifo_Detect_Pulses_SRlatch_Or(LOGICAL,94)@9
    CmdFifo_Detect_Pulses_SRlatch_Or_a <= CmdFifo_Detect_Pulses_SRlatch_SampleDelay1_q;
    CmdFifo_Detect_Pulses_SRlatch_Or_b <= ld_CmdFifo_And_q_to_CmdFifo_Detect_Pulses_SRlatch_Or_b_q;
    CmdFifo_Detect_Pulses_SRlatch_Or_q <= CmdFifo_Detect_Pulses_SRlatch_Or_a or CmdFifo_Detect_Pulses_SRlatch_Or_b;

	--CmdFifo_Detect_Pulses_SRlatch_And(LOGICAL,92)@9
    CmdFifo_Detect_Pulses_SRlatch_And_a <= CmdFifo_Detect_Pulses_SRlatch_Or_q;
    CmdFifo_Detect_Pulses_SRlatch_And_b <= CmdFifo_Detect_Pulses_SRlatch_Not_q;
    CmdFifo_Detect_Pulses_SRlatch_And_q <= CmdFifo_Detect_Pulses_SRlatch_And_a and CmdFifo_Detect_Pulses_SRlatch_And_b;

	--CmdFifo_Detect_Pulses_SRlatch_SampleDelay1(DELAY,95)@9
    CmdFifo_Detect_Pulses_SRlatch_SampleDelay1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => CmdFifo_Detect_Pulses_SRlatch_And_q, xout => CmdFifo_Detect_Pulses_SRlatch_SampleDelay1_q, clk => clk, aclr => areset );

	--CmdFifo_Detect_Pulses_And1(LOGICAL,89)@9
    CmdFifo_Detect_Pulses_And1_a <= CmdFifo_Detect_Pulses_SRlatch_SampleDelay1_q;
    CmdFifo_Detect_Pulses_And1_b <= CmdFifo_Detect_Pulses_SRlatch1_SampleDelay1_q;
    CmdFifo_Detect_Pulses_And1_q <= CmdFifo_Detect_Pulses_And1_a and CmdFifo_Detect_Pulses_And1_b;

	--CmdFifo_Detect_Pulses_SampleDelay(DELAY,100)@9
    CmdFifo_Detect_Pulses_SampleDelay : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => CmdFifo_Detect_Pulses_And1_q, xout => CmdFifo_Detect_Pulses_SampleDelay_q, clk => clk, aclr => areset );

	--CmdFifo_Detect_Pulses_Not(LOGICAL,91)@9
    CmdFifo_Detect_Pulses_Not_a <= CmdFifo_Detect_Pulses_SampleDelay_q;
    CmdFifo_Detect_Pulses_Not_q <= not CmdFifo_Detect_Pulses_Not_a;

	--CmdFifo_Detect_Pulses_And2(LOGICAL,90)@9
    CmdFifo_Detect_Pulses_And2_a <= CmdFifo_Detect_Pulses_Not_q;
    CmdFifo_Detect_Pulses_And2_b <= CmdFifo_Detect_Pulses_And1_q;
    CmdFifo_Detect_Pulses_And2_q <= CmdFifo_Detect_Pulses_And2_a and CmdFifo_Detect_Pulses_And2_b;

	--CmdFifo_SRlatch_Not(LOGICAL,113)@9
    CmdFifo_SRlatch_Not_a <= CmdFifo_Detect_Pulses_And2_q;
    CmdFifo_SRlatch_Not_q <= not CmdFifo_SRlatch_Not_a;

	--CmdFifo_SRlatch_Or(LOGICAL,114)@9
    CmdFifo_SRlatch_Or_a <= CmdFifo_SRlatch_SampleDelay1_q;
    CmdFifo_SRlatch_Or_b <= CmdFifo_And3_q;
    CmdFifo_SRlatch_Or_q <= CmdFifo_SRlatch_Or_a or CmdFifo_SRlatch_Or_b;

	--CmdFifo_SRlatch_And(LOGICAL,112)@9
    CmdFifo_SRlatch_And_a <= CmdFifo_SRlatch_Or_q;
    CmdFifo_SRlatch_And_b <= CmdFifo_SRlatch_Not_q;
    CmdFifo_SRlatch_And_q <= CmdFifo_SRlatch_And_a and CmdFifo_SRlatch_And_b;

	--CmdFifo_SRlatch_SampleDelay1(DELAY,115)@9
    CmdFifo_SRlatch_SampleDelay1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => CmdFifo_SRlatch_And_q, xout => CmdFifo_SRlatch_SampleDelay1_q, clk => clk, aclr => areset );

	--CmdFifo_Not(LOGICAL,109)@9
    CmdFifo_Not_a <= CmdFifo_SRlatch_SampleDelay1_q;
    CmdFifo_Not_q <= not CmdFifo_Not_a;

	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_CmdFifo_FIFO2_d(DELAY,1849)@5
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_CmdFifo_FIFO2_d : dspba_delay
    GENERIC MAP ( width => 7, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_CmdFifo_FIFO2_d_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_CmdFifo_FIFO2_d_outputreg(DELAY,3967)
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_CmdFifo_FIFO2_d_outputreg : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_CmdFifo_FIFO2_d_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_CmdFifo_FIFO2_d_outputreg_q, clk => clk, aclr => areset );

	--CmdFifo_FIFO2(FIFO,104)@9
    CmdFifo_FIFO2_reset <= areset;

    CmdFifo_FIFO2_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 800,
      intended_device_family => "Stratix IV",
      lpm_numwords => 816,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 7,
      lpm_widthu => 10,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => CmdFifo_Or_q(0),
      aclr => CmdFifo_FIFO2_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO_v_q(0),
      data => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux6_q_to_CmdFifo_FIFO2_d_outputreg_q,
      almost_full => CmdFifo_FIFO2_f(0),
      almost_empty => CmdFifo_FIFO2_t(0),
      empty => CmdFifo_FIFO2_empty(0),
      q => CmdFifo_FIFO2_q
    );
    CmdFifo_FIFO2_v <= not CmdFifo_FIFO2_empty;
    CmdFifo_FIFO2_e <= not CmdFifo_FIFO2_t;

	--CmdFifo_And1(LOGICAL,32)@9
    CmdFifo_And1_a <= CmdFifo_FIFO2_v;
    CmdFifo_And1_b <= CmdFifo_Not_q;
    CmdFifo_And1_q <= CmdFifo_And1_a and CmdFifo_And1_b;

	--CmdFifo_And2(LOGICAL,35)@9
    CmdFifo_And2_a <= CmdFifo_Detect_Pulses_And2_q;
    CmdFifo_And2_b <= CmdFifo_SRlatch_SampleDelay1_q;
    CmdFifo_And2_c <= CmdFifo_FIFO2_v;
    CmdFifo_And2_q <= CmdFifo_And2_a and CmdFifo_And2_b and CmdFifo_And2_c;

	--CmdFifo_Or(LOGICAL,111)@9
    CmdFifo_Or_a <= CmdFifo_And2_q;
    CmdFifo_Or_b <= CmdFifo_And1_q;
    CmdFifo_Or_q <= CmdFifo_Or_a or CmdFifo_Or_b;

	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_3(MUX,399)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_3_s <= Control_MasterLoops_And_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_3: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_3_s, Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_3_3_q, Control_MasterLoops_ForBanks_FLA_ld)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_3_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_3_q <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_3_3_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_3_q <= Control_MasterLoops_ForBanks_FLA_ld;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_3_3(DELAY,405)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_3_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_3_q, xout => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_3_3_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_Convert_3_rnd(ROUND,1302)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Convert_3_rnd_in <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_3_3_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Convert_3_rnd_q <= Control_MasterLoops_Single_Multi_Channel_Mux_Convert_3_rnd_in(0 downto 0);

	--Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3(MUX,385)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3_s <= Control_MasterLoops_CmpEQ1_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3_s, Control_MasterLoops_Single_Multi_Channel_Mux_Convert_3_rnd_q, Control_MasterLoops_ForBanks_FLA_ld)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3_q <= Control_MasterLoops_Single_Multi_Channel_Mux_Convert_3_rnd_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3_q <= Control_MasterLoops_ForBanks_FLA_ld;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3_q_to_CmdFifo_BitCombine1_h(DELAY,1785)@5
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3_q_to_CmdFifo_BitCombine1_h : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3_q_to_CmdFifo_BitCombine1_h_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_2(MUX,398)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_2_s <= Control_MasterLoops_And_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_2: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_2_s, Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_2_2_q, Control_MasterLoops_ForColumn_FLB_ll)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_2_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_2_q <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_2_2_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_2_q <= Control_MasterLoops_ForColumn_FLB_ll;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_2_2(DELAY,404)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_2_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_2_q, xout => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_2_2_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_Convert_2_rnd(ROUND,1300)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Convert_2_rnd_in <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_2_2_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Convert_2_rnd_q <= Control_MasterLoops_Single_Multi_Channel_Mux_Convert_2_rnd_in(0 downto 0);

	--Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2(MUX,384)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2_s <= Control_MasterLoops_CmpEQ1_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2_s, Control_MasterLoops_Single_Multi_Channel_Mux_Convert_2_rnd_q, Control_MasterLoops_ForColumn_FLB_ll)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2_q <= Control_MasterLoops_Single_Multi_Channel_Mux_Convert_2_rnd_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2_q <= Control_MasterLoops_ForColumn_FLB_ll;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2_q_to_CmdFifo_BitCombine1_g(DELAY,1784)@5
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2_q_to_CmdFifo_BitCombine1_g : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2_q_to_CmdFifo_BitCombine1_g_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_0(MUX,396)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_0_s <= Control_MasterLoops_And_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_0: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_0_s, Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_0_0_q, Control_MasterLoops_ForRows_FLB_ll)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_0_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_0_q <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_0_0_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_0_q <= Control_MasterLoops_ForRows_FLB_ll;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_0_0(DELAY,402)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_0_0 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_0_q, xout => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_0_0_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_Convert_0_rnd(ROUND,1296)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Convert_0_rnd_in <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_0_0_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Convert_0_rnd_q <= Control_MasterLoops_Single_Multi_Channel_Mux_Convert_0_rnd_in(0 downto 0);

	--Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0(MUX,382)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_s <= Control_MasterLoops_CmpEQ1_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_s, Control_MasterLoops_Single_Multi_Channel_Mux_Convert_0_rnd_q, Control_MasterLoops_ForRows_FLB_ll)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_q <= Control_MasterLoops_Single_Multi_Channel_Mux_Convert_0_rnd_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_q <= Control_MasterLoops_ForRows_FLB_ll;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_q_to_Control_DerivedSignals_And3_a(DELAY,1882)@5
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_q_to_Control_DerivedSignals_And3_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_q_to_Control_DerivedSignals_And3_a_q, clk => clk, aclr => areset );

	--Control_DerivedSignals_And3(LOGICAL,124)@8
    Control_DerivedSignals_And3_a <= ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_q_to_Control_DerivedSignals_And3_a_q;
    Control_DerivedSignals_And3_b <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q;
    Control_DerivedSignals_And3_c <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q;
    Control_DerivedSignals_And3_q <= Control_DerivedSignals_And3_a and Control_DerivedSignals_And3_b and Control_DerivedSignals_And3_c;

	--Control_DerivedSignals_Not2(LOGICAL,182)@5
    Control_DerivedSignals_Not2_a <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_0_q;
    Control_DerivedSignals_Not2_q <= not Control_DerivedSignals_Not2_a;

	--ld_Control_DerivedSignals_Not2_q_to_CmdFifo_BitCombine1_e(DELAY,1782)@5
    ld_Control_DerivedSignals_Not2_q_to_CmdFifo_BitCombine1_e : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_DerivedSignals_Not2_q, xout => ld_Control_DerivedSignals_Not2_q_to_CmdFifo_BitCombine1_e_q, clk => clk, aclr => areset );

	--Control_DerivedSignals_CmpEQ2(LOGICAL,126)@5
    Control_DerivedSignals_CmpEQ2_a <= Control_MasterLoops_Single_Multi_Channel_Mux_Mux7_q;
    Control_DerivedSignals_CmpEQ2_b <= STD_LOGIC_VECTOR("00000000" & GND_q);
    Control_DerivedSignals_CmpEQ2_q <= "1" when Control_DerivedSignals_CmpEQ2_a = Control_DerivedSignals_CmpEQ2_b else "0";

	--Control_DerivedSignals_And1(LOGICAL,123)@5
    Control_DerivedSignals_And1_a <= VCC_q;
    Control_DerivedSignals_And1_b <= Control_DerivedSignals_CmpEQ2_q;
    Control_DerivedSignals_And1_q <= Control_DerivedSignals_And1_a and Control_DerivedSignals_And1_b;

	--ld_Control_DerivedSignals_And1_q_to_CmdFifo_BitCombine1_c(DELAY,1780)@5
    ld_Control_DerivedSignals_And1_q_to_CmdFifo_BitCombine1_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_DerivedSignals_And1_q, xout => ld_Control_DerivedSignals_And1_q_to_CmdFifo_BitCombine1_c_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_ForRows_FLB_c_to_Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_b(DELAY,2297)@5
    ld_Control_MasterLoops_ForRows_FLB_c_to_Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_b : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_ForRows_FLB_c, xout => ld_Control_MasterLoops_ForRows_FLB_c_to_Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_b_q, clk => clk, aclr => areset );

	--reg_Control_DerivedSignals_Add1_add_0_to_Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_0(REG,1591)@5
    reg_Control_DerivedSignals_Add1_add_0_to_Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Control_DerivedSignals_Add1_add_0_to_Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_0_q <= "0000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            reg_Control_DerivedSignals_Add1_add_0_to_Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_0_q <= Control_DerivedSignals_Add1_add_q;
        END IF;
    END PROCESS;


	--Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2(LOGICAL,373)@6
    Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_a <= reg_Control_DerivedSignals_Add1_add_0_to_Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_0_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_b <= ld_Control_MasterLoops_ForRows_FLB_c_to_Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_b_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_q <= "1" when Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_a = Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_b else "0";

	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_5(MUX,401)@6
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_5_s <= ld_Control_MasterLoops_And_q_to_Control_MasterLoops_ForMatrixMem_FLB_en_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_5: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_5_s, Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_5_5_q, Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_q)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_5_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_5_q <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_5_5_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_5_q <= Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_q;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_5_5(DELAY,407)@6
    Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_5_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_Mux_5_q, xout => Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_5_5_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_Convert_5_rnd(ROUND,1306)@6
    Control_MasterLoops_Single_Multi_Channel_Mux_Convert_5_rnd_in <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_5_5_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Convert_5_rnd_q <= Control_MasterLoops_Single_Multi_Channel_Mux_Convert_5_rnd_in(0 downto 0);

	--ld_Control_MasterLoops_CmpEQ1_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_b(DELAY,2313)@5
    ld_Control_MasterLoops_CmpEQ1_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_CmpEQ1_q, xout => ld_Control_MasterLoops_CmpEQ1_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_b_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5(MUX,387)@6
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_s <= ld_Control_MasterLoops_CmpEQ1_q_to_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_b_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_s, Control_MasterLoops_Single_Multi_Channel_Mux_Convert_5_rnd_q, Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_q)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_q <= Control_MasterLoops_Single_Multi_Channel_Mux_Convert_5_rnd_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_q <= Control_MasterLoops_Single_Multi_Channel_Mux_CmpEQ2_q;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_q_to_CmdFifo_BitCombine1_b(DELAY,1779)@6
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_q_to_CmdFifo_BitCombine1_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_q_to_CmdFifo_BitCombine1_b_q, clk => clk, aclr => areset );

	--Control_MasterLoops_Single_Multi_Channel_Mux_Convert_4_rnd(ROUND,1304)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Convert_4_rnd_in <= Control_MasterLoops_Single_Multi_Channel_Mux_latch_1L_SampleDelay_4_4_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Convert_4_rnd_q <= Control_MasterLoops_Single_Multi_Channel_Mux_Convert_4_rnd_in(0 downto 0);

	--Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4(MUX,386)@5
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4_s <= Control_MasterLoops_CmpEQ1_q;
    Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4: PROCESS (Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4_s, Control_MasterLoops_Single_Multi_Channel_Mux_Convert_4_rnd_q, Control_MasterLoops_ForRows_FLB_fl)
    BEGIN
            CASE Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4_s IS
                  WHEN "0" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4_q <= Control_MasterLoops_Single_Multi_Channel_Mux_Convert_4_rnd_q;
                  WHEN "1" => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4_q <= Control_MasterLoops_ForRows_FLB_fl;
                  WHEN OTHERS => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4_q_to_CmdFifo_BitCombine1_a(DELAY,1778)@5
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4_q_to_CmdFifo_BitCombine1_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4_q_to_CmdFifo_BitCombine1_a_q, clk => clk, aclr => areset );

	--CmdFifo_BitCombine1(BITJOIN,43)@8
    CmdFifo_BitCombine1_q <= ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_3_q_to_CmdFifo_BitCombine1_h_q & ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_2_q_to_CmdFifo_BitCombine1_g_q & Control_DerivedSignals_And3_q & ld_Control_DerivedSignals_Not2_q_to_CmdFifo_BitCombine1_e_q & Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_1_q & ld_Control_DerivedSignals_And1_q_to_CmdFifo_BitCombine1_c_q & ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_5_q_to_CmdFifo_BitCombine1_b_q & ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux1_4_q_to_CmdFifo_BitCombine1_a_q;

	--ld_CmdFifo_BitCombine1_q_to_CmdFifo_FIFO1_d(DELAY,1846)@8
    ld_CmdFifo_BitCombine1_q_to_CmdFifo_FIFO1_d : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => CmdFifo_BitCombine1_q, xout => ld_CmdFifo_BitCombine1_q_to_CmdFifo_FIFO1_d_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO_v(DELAY,1842)@8
    ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO_v : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q, xout => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO_v_q, clk => clk, aclr => areset );

	--CmdFifo_FIFO1(FIFO,103)@9
    CmdFifo_FIFO1_reset <= areset;

    CmdFifo_FIFO1_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 4,
      almost_full_value => 800,
      intended_device_family => "Stratix IV",
      lpm_numwords => 816,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 8,
      lpm_widthu => 10,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => CmdFifo_Or_q(0),
      aclr => CmdFifo_FIFO1_reset,
      clock => clk,
      wrreq => ld_Control_MasterLoops_Single_Multi_Channel_Mux_Mux3_q_to_CmdFifo_FIFO_v_q(0),
      data => ld_CmdFifo_BitCombine1_q_to_CmdFifo_FIFO1_d_q,
      almost_full => CmdFifo_FIFO1_f(0),
      almost_empty => CmdFifo_FIFO1_t(0),
      empty => CmdFifo_FIFO1_empty(0),
      q => CmdFifo_FIFO1_q
    );
    CmdFifo_FIFO1_v <= not CmdFifo_FIFO1_empty;
    CmdFifo_FIFO1_e <= not CmdFifo_FIFO1_t;

	--CmdFifo_BitExtract_7(BITSELECT,51)@9
    CmdFifo_BitExtract_7_in <= CmdFifo_FIFO1_q;
    CmdFifo_BitExtract_7_b <= CmdFifo_BitExtract_7_in(7 downto 7);

	--CmdFifo_BitExtract_6(BITSELECT,50)@9
    CmdFifo_BitExtract_6_in <= CmdFifo_FIFO1_q;
    CmdFifo_BitExtract_6_b <= CmdFifo_BitExtract_6_in(6 downto 6);

	--CmdFifo_And5(LOGICAL,38)@9
    CmdFifo_And5_a <= CmdFifo_BitExtract_6_b;
    CmdFifo_And5_b <= CmdFifo_BitExtract_7_b;
    CmdFifo_And5_q <= CmdFifo_And5_a and CmdFifo_And5_b;

	--CmdFifo_CholFwDone_SampleDelay3(DELAY,87)@9
    CmdFifo_CholFwDone_SampleDelay3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => CmdFifo_And5_q, xout => CmdFifo_CholFwDone_SampleDelay3_q, clk => clk, aclr => areset );

	--CmdFifo_CholFwDone_Not2(LOGICAL,79)@9
    CmdFifo_CholFwDone_Not2_a <= CmdFifo_CholFwDone_SampleDelay3_q;
    CmdFifo_CholFwDone_Not2_q <= not CmdFifo_CholFwDone_Not2_a;

	--CmdFifo_CholFwDone_And1(LOGICAL,77)@9
    CmdFifo_CholFwDone_And1_a <= CmdFifo_CholFwDone_Not2_q;
    CmdFifo_CholFwDone_And1_b <= CmdFifo_And5_q;
    CmdFifo_CholFwDone_And1_q <= CmdFifo_CholFwDone_And1_a and CmdFifo_CholFwDone_And1_b;

	--ld_CmdFifo_CholFwDone_SRlatch1_SampleDelay1_q_to_CmdFifo_CholFwDone_SRlatch1_Or_a(DELAY,1828)@8
    ld_CmdFifo_CholFwDone_SRlatch1_SampleDelay1_q_to_CmdFifo_CholFwDone_SRlatch1_Or_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => CmdFifo_CholFwDone_SRlatch1_And_q, xout => ld_CmdFifo_CholFwDone_SRlatch1_SampleDelay1_q_to_CmdFifo_CholFwDone_SRlatch1_Or_a_q, clk => clk, aclr => areset );

	--CmdFifo_CholFwDone_SRlatch1_Or(LOGICAL,83)@9
    CmdFifo_CholFwDone_SRlatch1_Or_a <= ld_CmdFifo_CholFwDone_SRlatch1_SampleDelay1_q_to_CmdFifo_CholFwDone_SRlatch1_Or_a_q;
    CmdFifo_CholFwDone_SRlatch1_Or_b <= CmdFifo_CholFwDone_And1_q;
    CmdFifo_CholFwDone_SRlatch1_Or_q <= CmdFifo_CholFwDone_SRlatch1_Or_a or CmdFifo_CholFwDone_SRlatch1_Or_b;

	--CmdFifo_CholFwDone_SRlatch1_And(LOGICAL,81)@9
    CmdFifo_CholFwDone_SRlatch1_And_a <= CmdFifo_CholFwDone_SRlatch1_Or_q;
    CmdFifo_CholFwDone_SRlatch1_And_b <= CmdFifo_CholFwDone_SRlatch1_Not_q;
    CmdFifo_CholFwDone_SRlatch1_And_q <= CmdFifo_CholFwDone_SRlatch1_And_a and CmdFifo_CholFwDone_SRlatch1_And_b;

	--CmdFifo_CholFwDone_Not3(LOGICAL,80)@8
    CmdFifo_CholFwDone_Not3_a <= Control_WrBackPath_And3_q;
    CmdFifo_CholFwDone_Not3_q <= not CmdFifo_CholFwDone_Not3_a;

	--CmdFifo_CholFwDone_SampleDelay2(DELAY,86)@8
    CmdFifo_CholFwDone_SampleDelay2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => Control_WrBackPath_And3_q, xout => CmdFifo_CholFwDone_SampleDelay2_q, clk => clk, aclr => areset );

	--CmdFifo_CholFwDone_And4(LOGICAL,78)@8
    CmdFifo_CholFwDone_And4_a <= CmdFifo_CholFwDone_SampleDelay2_q;
    CmdFifo_CholFwDone_And4_b <= CmdFifo_CholFwDone_Not3_q;
    CmdFifo_CholFwDone_And4_c <= CmdFifo_CholFwDone_SRlatch1_And_q;
    CmdFifo_CholFwDone_And4_q <= CmdFifo_CholFwDone_And4_a and CmdFifo_CholFwDone_And4_b and CmdFifo_CholFwDone_And4_c;

	--CmdFifo_CholFwDone_SampleDelay1(DELAY,85)@8
    CmdFifo_CholFwDone_SampleDelay1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => CmdFifo_CholFwDone_And4_q, xout => CmdFifo_CholFwDone_SampleDelay1_q, clk => clk, aclr => areset );

	--GPOut(GPOUT,609)@9
    FwDone_s <= CmdFifo_CholFwDone_SampleDelay1_q;


	--ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_nor(LOGICAL,3885)
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_nor_b <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_sticky_ena_q;
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_nor_q <= not (ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_nor_a or ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_nor_b);

	--ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_mem_top(CONSTANT,3881)
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_mem_top_q <= "0110100";

	--ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmp(LOGICAL,3882)
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmp_a <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_mem_top_q;
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmp_b <= STD_LOGIC_VECTOR("0" & ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q);
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmp_q <= "1" when ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmp_a = ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmp_b else "0";

	--ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmpReg(REG,3883)
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmpReg_q <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmp_q;
        END IF;
    END PROCESS;


	--ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_sticky_ena(REG,3886)
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_nor_q = "1") THEN
                ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_sticky_ena_q <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd(LOGICAL,3887)
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd_a <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_sticky_ena_q;
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd_b <= VCC_q;
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd_q <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd_a and ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd_b;

	--Control_WrBackPath_Not2(LOGICAL,529)@8
    Control_WrBackPath_Not2_a <= Control_WrBackPath_FIFO_Control_v;
    Control_WrBackPath_Not2_q <= not Control_WrBackPath_Not2_a;

	--Control_WrBackPath_And2(LOGICAL,468)@8
    Control_WrBackPath_And2_a <= ld_AutoLoopDelay2_q_to_Control_Input_WrBk_Mux_Mux1_0_b_q;
    Control_WrBackPath_And2_b <= Control_WrBackPath_Not2_q;
    Control_WrBackPath_And2_q <= Control_WrBackPath_And2_a and Control_WrBackPath_And2_b;

	--ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem(DUALMEM,4022)
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_reset0 <= areset;
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_ia <= Control_WrBackPath_And2_q;
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_aa <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_wrreg_q;
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_ab <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_q;
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 43,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 43,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_iq,
        address_a => ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_aa,
        data_a => ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_ia
    );
        ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_q <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_iq(0 downto 0);

	--ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_outputreg(DELAY,4021)
    ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_mem_q, xout => ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_outputreg_q, clk => clk, aclr => areset );

	--ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem(DUALMEM,4011)
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_reset0 <= areset;
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_ia <= Control_WrBackPath_FIFO_WrAddr_f;
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_aa <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_wrreg_q;
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_ab <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_rdcnt_q;
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 42,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 42,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_iq,
        address_a => ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_aa,
        data_a => ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_ia
    );
        ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_q <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_iq(0 downto 0);

	--ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_outputreg(DELAY,4010)
    ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_replace_mem_q, xout => ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_outputreg_q, clk => clk, aclr => areset );

	--ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_nor(LOGICAL,4007)
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_nor_b <= ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_sticky_ena_q;
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_nor_q <= not (ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_nor_a or ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_nor_b);

	--ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_mem_top(CONSTANT,4003)
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_mem_top_q <= "0110010";

	--ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmp(LOGICAL,4004)
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmp_a <= ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_mem_top_q;
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_q);
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmp_q <= "1" when ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmp_a = ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmp_b else "0";

	--ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmpReg(REG,4005)
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmpReg_q <= ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_sticky_ena(REG,4008)
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_nor_q = "1") THEN
                ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_sticky_ena_q <= ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_enaAnd(LOGICAL,4009)
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_enaAnd_a <= ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_sticky_ena_q;
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_enaAnd_b <= VCC_q;
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_enaAnd_q <= ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_enaAnd_a and ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_enaAnd_b;

	--ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_wrreg(REG,4002)
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_wrreg_q <= ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt(COUNTER,4001)
    -- every=1, low=0, high=50, step=1, init=1
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_i = 49 THEN
                  ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_eq = '1') THEN
                    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_i <= ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_i - 50;
                ELSE
                    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_i <= ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_i,6));


	--ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem(DUALMEM,4000)
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_reset0 <= areset;
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_ia <= Control_InPort_FIFO1_f;
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_aa <= ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_wrreg_q;
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_ab <= ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_rdcnt_q;
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 51,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 51,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_iq,
        address_a => ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_aa,
        data_a => ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_ia
    );
        ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_q <= ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_iq(0 downto 0);

	--ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_outputreg(DELAY,3999)
    ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_replace_mem_q, xout => ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_outputreg_q, clk => clk, aclr => areset );

	--Or_rsrvd_fix(LOGICAL,625)@53
    Or_rsrvd_fix_a <= ld_Control_InPort_FIFO1_f_to_Or_rsrvd_fix_a_outputreg_q;
    Or_rsrvd_fix_b <= ld_Control_WrBackPath_FIFO_WrAddr_f_to_Or_rsrvd_fix_b_outputreg_q;
    Or_rsrvd_fix_c <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_outputreg_q;
    Or_rsrvd_fix_d <= TopDataPath_SyncFifo_FIFO3_re_f;
    Or_rsrvd_fix_e <= TopDataPath_FP_Acc_AccFifo_re_f;
    Or_rsrvd_fix_q <= Or_rsrvd_fix_a or Or_rsrvd_fix_b or Or_rsrvd_fix_c or Or_rsrvd_fix_d or Or_rsrvd_fix_e;

	--ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_wrreg(REG,3880)
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt(COUNTER,3879)
    -- every=1, low=0, high=52, step=1, init=1
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i = 51 THEN
                  ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_eq <= '1';
                ELSE
                  ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_eq = '1') THEN
                    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i - 52;
                ELSE
                    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_i,6));


	--ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem(DUALMEM,3957)
    ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_reset0 <= areset;
    ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_ia <= Or_rsrvd_fix_q;
    ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_aa <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q;
    ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_ab <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q;
    ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 53,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 53,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_iq,
        address_a => ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_aa,
        data_a => ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_ia
    );
        ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_q <= ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_iq(0 downto 0);

	--ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_outputreg(DELAY,3956)
    ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_replace_mem_q, xout => ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_outputreg_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_nor(LOGICAL,3941)
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_nor_b <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_sticky_ena_q;
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_nor_q <= not (ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_nor_a or ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_nor_b);

	--ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_mem_top(CONSTANT,3937)
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_mem_top_q <= "0100011";

	--ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmp(LOGICAL,3938)
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmp_a <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_mem_top_q;
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmp_b <= STD_LOGIC_VECTOR("0" & ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_q);
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmp_q <= "1" when ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmp_a = ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmp_b else "0";

	--ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmpReg(REG,3939)
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmpReg_q <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmp_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_sticky_ena(REG,3942)
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_nor_q = "1") THEN
                ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_sticky_ena_q <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_enaAnd(LOGICAL,3943)
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_enaAnd_a <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_sticky_ena_q;
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_enaAnd_b <= VCC_q;
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_enaAnd_q <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_enaAnd_a and ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_enaAnd_b;

	--ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_wrreg(REG,3936)
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_wrreg_q <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt(COUNTER,3935)
    -- every=1, low=0, high=35, step=1, init=1
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_i = 34 THEN
                  ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_eq <= '1';
                ELSE
                  ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_eq = '1') THEN
                    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_i <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_i - 35;
                ELSE
                    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_i <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_i,6));


	--ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem(DUALMEM,3946)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_ia <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_mem_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_aa <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_wrreg_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_ab <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_q;
    ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 6,
        numwords_a => 36,
        width_b => 2,
        widthad_b => 6,
        numwords_b => 36,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_iq,
        address_a => ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_aa,
        data_a => ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_ia
    );
        ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_q <= ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_iq(1 downto 0);

	--ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_outputreg(DELAY,3944)
    ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_outputreg : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_replace_mem_q, xout => ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_outputreg_q, clk => clk, aclr => areset );

	--ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem(DUALMEM,4236)
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_ia <= Control_MasterLoops_Sub1_R_sub_q;
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_aa <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_wrreg_q;
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_ab <= ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_replace_rdcnt_q;
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 7,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_Sub2_R_sub_q_to_BottomDataPath_CircularMem_CmpEQ_a_split_0_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_iq,
        address_a => ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_aa,
        data_a => ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_ia
    );
        ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_q <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_iq(6 downto 0);

	--ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem(DUALMEM,3934)
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_reset0 <= areset;
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_ia <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_split_0_replace_mem_q;
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_aa <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_wrreg_q;
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_ab <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_rdcnt_q;
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 6,
        numwords_a => 36,
        width_b => 7,
        widthad_b => 6,
        numwords_b => 36,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_iq,
        address_a => ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_aa,
        data_a => ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_ia
    );
        ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_q <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_iq(6 downto 0);

	--ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_outputreg(DELAY,3932)
    ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_outputreg : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_replace_mem_q, xout => ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_outputreg_q, clk => clk, aclr => areset );

	--ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem(DUALMEM,4114)
    ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_reset0 <= areset;
    ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_ia <= CmdFifo_FIFO5_q;
    ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_aa <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_wrreg_q;
    ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_ab <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_q;
    ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 6,
        numwords_a => 43,
        width_b => 7,
        widthad_b => 6,
        numwords_b => 43,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_iq,
        address_a => ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_aa,
        data_a => ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_ia
    );
        ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_q <= ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_iq(6 downto 0);

	--TopDataPath_SyncFifo_FIFO5(FIFO,1040)@53
    TopDataPath_SyncFifo_FIFO5_reset <= areset;

    TopDataPath_SyncFifo_FIFO5_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 30,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 7,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => TopDataPath_FP_Acc_Or_q(0),
      aclr => TopDataPath_SyncFifo_FIFO5_reset,
      clock => clk,
      wrreq => TopDataPath_And_q(0),
      data => ld_CmdFifo_FIFO5_q_to_TopDataPath_SyncFifo_FIFO5_d_replace_mem_q,
      almost_full => TopDataPath_SyncFifo_FIFO5_f(0),
      almost_empty => TopDataPath_SyncFifo_FIFO5_t(0),
      empty => TopDataPath_SyncFifo_FIFO5_empty(0),
      q => TopDataPath_SyncFifo_FIFO5_q
    );
    TopDataPath_SyncFifo_FIFO5_v <= not TopDataPath_SyncFifo_FIFO5_empty;
    TopDataPath_SyncFifo_FIFO5_e <= not TopDataPath_SyncFifo_FIFO5_t;

	--ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem(DUALMEM,3922)
    ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_reset0 <= areset;
    ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_ia <= TopDataPath_SyncFifo_FIFO5_q;
    ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_aa <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q;
    ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_ab <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q;
    ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 6,
        numwords_a => 53,
        width_b => 7,
        widthad_b => 6,
        numwords_b => 53,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_iq,
        address_a => ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_aa,
        data_a => ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_ia
    );
        ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_q <= ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_iq(6 downto 0);

	--ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_outputreg(DELAY,3921)
    ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_outputreg : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_replace_mem_q, xout => ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_outputreg_q, clk => clk, aclr => areset );

	--ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem(DUALMEM,4104)
    ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_reset0 <= areset;
    ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_ia <= CmdFifo_FIFO2_q;
    ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_aa <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_wrreg_q;
    ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_ab <= ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_replace_rdcnt_q;
    ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 6,
        numwords_a => 43,
        width_b => 7,
        widthad_b => 6,
        numwords_b => 43,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_Control_WrBackPath_And2_q_to_Or_rsrvd_fix_c_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_iq,
        address_a => ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_aa,
        data_a => ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_ia
    );
        ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_q <= ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_iq(6 downto 0);

	--TopDataPath_SyncFifo_FIFO4(FIFO,1039)@53
    TopDataPath_SyncFifo_FIFO4_reset <= areset;

    TopDataPath_SyncFifo_FIFO4_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 30,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 7,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => TopDataPath_FP_Acc_Or_q(0),
      aclr => TopDataPath_SyncFifo_FIFO4_reset,
      clock => clk,
      wrreq => TopDataPath_And_q(0),
      data => ld_CmdFifo_FIFO2_q_to_TopDataPath_SyncFifo_FIFO4_d_replace_mem_q,
      almost_full => TopDataPath_SyncFifo_FIFO4_f(0),
      almost_empty => TopDataPath_SyncFifo_FIFO4_t(0),
      empty => TopDataPath_SyncFifo_FIFO4_empty(0),
      q => TopDataPath_SyncFifo_FIFO4_q
    );
    TopDataPath_SyncFifo_FIFO4_v <= not TopDataPath_SyncFifo_FIFO4_empty;
    TopDataPath_SyncFifo_FIFO4_e <= not TopDataPath_SyncFifo_FIFO4_t;

	--ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem(DUALMEM,3911)
    ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_reset0 <= areset;
    ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_ia <= TopDataPath_SyncFifo_FIFO4_q;
    ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_aa <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q;
    ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_ab <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q;
    ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 7,
        widthad_a => 6,
        numwords_a => 53,
        width_b => 7,
        widthad_b => 6,
        numwords_b => 53,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_iq,
        address_a => ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_aa,
        data_a => ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_ia
    );
        ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_q <= ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_iq(6 downto 0);

	--ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_outputreg(DELAY,3910)
    ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_outputreg : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_replace_mem_q, xout => ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_outputreg_q, clk => clk, aclr => areset );

	--ld_BottomDataPath_And1_q_to_ChannelOut_Lij_y_v_s(DELAY,1724)@94
    ld_BottomDataPath_And1_q_to_ChannelOut_Lij_y_v_s : dspba_delay
    GENERIC MAP ( width => 1, depth => 14 )
    PORT MAP ( xin => BottomDataPath_And1_q, xout => ld_BottomDataPath_And1_q_to_ChannelOut_Lij_y_v_s_q, clk => clk, aclr => areset );

	--ld_TopDataPath_And2_q_to_BottomDataPath_Mux_re_b(DELAY,1712)@94
    ld_TopDataPath_And2_q_to_BottomDataPath_Mux_re_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => TopDataPath_And2_q, xout => ld_TopDataPath_And2_q_to_BottomDataPath_Mux_re_b_q, clk => clk, aclr => areset );

	--BottomDataPath_Mux_im(MUX,24)@101
    BottomDataPath_Mux_im_s <= ld_TopDataPath_And2_q_to_BottomDataPath_Mux_re_b_q;
    BottomDataPath_Mux_im: PROCESS (BottomDataPath_Mux_im_s, BottomDataPath_L_ij_a_x_bI_f_q, BottomDataPath_Mux_im_3_cast_q_const_q)
    BEGIN
            CASE BottomDataPath_Mux_im_s IS
                  WHEN "0" => BottomDataPath_Mux_im_q <= BottomDataPath_L_ij_a_x_bI_f_q;
                  WHEN "1" => BottomDataPath_Mux_im_q <= BottomDataPath_Mux_im_3_cast_q_const_q;
                  WHEN OTHERS => BottomDataPath_Mux_im_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ChannelOut_4_cast(FLOATCAST,1258)@101
    ChannelOut_4_cast_reset <= areset;
    ChannelOut_4_cast_a <= BottomDataPath_Mux_im_q;
    ChannelOut_4_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ChannelOut_4_cast_reset,
    		dataa	 => ChannelOut_4_cast_a,
    		result	 => ChannelOut_4_cast_q
    	);
    -- synopsys translate off
    ChannelOut_4_cast_q_real <= sIEEE_2_real(ChannelOut_4_cast_q);
    -- synopsys translate on

	--ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem(DUALMEM,4154)
    ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_reset0 <= areset;
    ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_ia <= BottomDataPath_RecipSqRt_q;
    ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_aa <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_wrreg_q;
    ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_ab <= ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_replace_rdcnt_q;
    ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 32,
        widthad_a => 2,
        numwords_a => 4,
        width_b => 32,
        widthad_b => 2,
        numwords_b => 4,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_TopDataPath_SyncFifo_FIFO1_re_q_to_TopDataPath_FP_Acc_Acc_R_add_f_a_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_iq,
        address_a => ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_aa,
        data_a => ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_ia
    );
        ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_q <= ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_iq(31 downto 0);

	--BottomDataPath_Mux_re_3_cast(FLOATCAST,1254)@99
    BottomDataPath_Mux_re_3_cast_reset <= areset;
    BottomDataPath_Mux_re_3_cast_a <= ld_BottomDataPath_RecipSqRt_q_to_BottomDataPath_Mux_re_3_cast_a_replace_mem_q;
    BottomDataPath_Mux_re_3_cast_inst : cast_sIEEE_2_sInternal
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => BottomDataPath_Mux_re_3_cast_reset,
    		dataa	 => BottomDataPath_Mux_re_3_cast_a,
    		result	 => BottomDataPath_Mux_re_3_cast_q
    	);
    -- synopsys translate off
    BottomDataPath_Mux_re_3_cast_q_real <= sInternal_2_real(BottomDataPath_Mux_re_3_cast_q);
    -- synopsys translate on

	--BottomDataPath_Mux_re(MUX,23)@101
    BottomDataPath_Mux_re_s <= ld_TopDataPath_And2_q_to_BottomDataPath_Mux_re_b_q;
    BottomDataPath_Mux_re: PROCESS (BottomDataPath_Mux_re_s, BottomDataPath_L_ij_a_x_bR_f_q, BottomDataPath_Mux_re_3_cast_q)
    BEGIN
            CASE BottomDataPath_Mux_re_s IS
                  WHEN "0" => BottomDataPath_Mux_re_q <= BottomDataPath_L_ij_a_x_bR_f_q;
                  WHEN "1" => BottomDataPath_Mux_re_q <= BottomDataPath_Mux_re_3_cast_q;
                  WHEN OTHERS => BottomDataPath_Mux_re_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ChannelOut_3_cast(FLOATCAST,1257)@101
    ChannelOut_3_cast_reset <= areset;
    ChannelOut_3_cast_a <= BottomDataPath_Mux_re_q;
    ChannelOut_3_cast_inst : cast_sInternal_2_sIEEE
      PORT MAP (
    		clk_en	 => '1',
    		clock	 => clk,
    		reset    => ChannelOut_3_cast_reset,
    		dataa	 => ChannelOut_3_cast_a,
    		result	 => ChannelOut_3_cast_q
    	);
    -- synopsys translate off
    ChannelOut_3_cast_q_real <= sIEEE_2_real(ChannelOut_3_cast_q);
    -- synopsys translate on

	--TopDataPath_SyncFifo_BitExtract1_2(BITSELECT,1032)@53
    TopDataPath_SyncFifo_BitExtract1_2_in <= TopDataPath_SyncFifo_FIFO2_q;
    TopDataPath_SyncFifo_BitExtract1_2_b <= TopDataPath_SyncFifo_BitExtract1_2_in(2 downto 2);

	--TopDataPath_And1(LOGICAL,629)@53
    TopDataPath_And1_a <= TopDataPath_FP_Acc_Or_q;
    TopDataPath_And1_b <= TopDataPath_SyncFifo_BitExtract1_2_b;
    TopDataPath_And1_q <= TopDataPath_And1_a and TopDataPath_And1_b;

	--ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem(DUALMEM,3900)
    ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_reset0 <= areset;
    ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_ia <= TopDataPath_And1_q;
    ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_aa <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q;
    ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_ab <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q;
    ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 53,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 53,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_iq,
        address_a => ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_aa,
        data_a => ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_ia
    );
        ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_q <= ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_iq(0 downto 0);

	--ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_outputreg(DELAY,3899)
    ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_replace_mem_q, xout => ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_outputreg_q, clk => clk, aclr => areset );

	--ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_nor(LOGICAL,4131)
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_nor_a <= ld_TopDataPath_FP_Acc_And1_q_to_BottomDataPath_And1_a_notEnable_q;
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_nor_b <= ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_sticky_ena_q;
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_nor_q <= not (ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_nor_a or ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_nor_b);

	--ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_mem_top(CONSTANT,4127)
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_mem_top_q <= "0101000";

	--ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmp(LOGICAL,4128)
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmp_a <= ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_mem_top_q;
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_q);
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmp_q <= "1" when ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmp_a = ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmp_b else "0";

	--ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmpReg(REG,4129)
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmpReg_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmpReg_q <= ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmp_q;
        END IF;
    END PROCESS;


	--ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_sticky_ena(REG,4132)
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_sticky_ena_q <= "0";
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_nor_q = "1") THEN
                ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_sticky_ena_q <= ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_enaAnd(LOGICAL,4133)
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_enaAnd_a <= ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_sticky_ena_q;
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_enaAnd_b <= VCC_q;
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_enaAnd_q <= ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_enaAnd_a and ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_enaAnd_b;

	--ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_wrreg(REG,4126)
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_wrreg_q <= "000000";
        ELSIF(clk'EVENT AND clk = '1') THEN
            ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_wrreg_q <= ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_q;
        END IF;
    END PROCESS;


	--ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt(COUNTER,4125)
    -- every=1, low=0, high=40, step=1, init=1
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
                IF ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_i = 39 THEN
                  ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_eq <= '1';
                ELSE
                  ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_eq <= '0';
                END IF;
                IF (ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_eq = '1') THEN
                    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_i <= ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_i - 40;
                ELSE
                    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_i <= ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_i + 1;
                END IF;
        END IF;
    END PROCESS;
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_i,6));


	--ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem(DUALMEM,4124)
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_reset0 <= areset;
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_ia <= CmdFifo_FIFO6_q;
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_aa <= ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_wrreg_q;
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_ab <= ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_rdcnt_q;
    ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 6,
        numwords_a => 41,
        width_b => 2,
        widthad_b => 6,
        numwords_b => 41,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_iq,
        address_a => ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_aa,
        data_a => ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_ia
    );
        ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_q <= ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_iq(1 downto 0);

	--TopDataPath_SyncFifo_FIFO6(FIFO,1041)@53
    TopDataPath_SyncFifo_FIFO6_reset <= areset;

    TopDataPath_SyncFifo_FIFO6_fifo : scfifo
    GENERIC MAP (
      add_ram_output_register => "ON",
      almost_empty_value => 1,
      almost_full_value => 30,
      intended_device_family => "Stratix IV",
      lpm_numwords => 32,
      lpm_showahead => "ON",
      lpm_type => "scfifo",
      lpm_width => 2,
      lpm_widthu => 5,
      overflow_checking => "ON",
      underflow_checking => "ON",
      use_eab => "ON"
    )
    PORT MAP (
      rdreq => TopDataPath_FP_Acc_Or_q(0),
      aclr => TopDataPath_SyncFifo_FIFO6_reset,
      clock => clk,
      wrreq => TopDataPath_And_q(0),
      data => ld_CmdFifo_FIFO6_q_to_TopDataPath_SyncFifo_FIFO6_d_replace_mem_q,
      almost_full => TopDataPath_SyncFifo_FIFO6_f(0),
      almost_empty => TopDataPath_SyncFifo_FIFO6_t(0),
      empty => TopDataPath_SyncFifo_FIFO6_empty(0),
      q => TopDataPath_SyncFifo_FIFO6_q
    );
    TopDataPath_SyncFifo_FIFO6_v <= not TopDataPath_SyncFifo_FIFO6_empty;
    TopDataPath_SyncFifo_FIFO6_e <= not TopDataPath_SyncFifo_FIFO6_t;

	--ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem(DUALMEM,3889)
    ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_reset0 <= areset;
    ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_ia <= TopDataPath_SyncFifo_FIFO6_q;
    ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_aa <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q;
    ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_ab <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q;
    ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 6,
        numwords_a => 53,
        width_b => 2,
        widthad_b => 6,
        numwords_b => 53,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_iq,
        address_a => ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_aa,
        data_a => ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_ia
    );
        ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_q <= ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_iq(1 downto 0);

	--ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_outputreg(DELAY,3888)
    ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_outputreg : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_replace_mem_q, xout => ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_outputreg_q, clk => clk, aclr => areset );

	--BottomDataPath_Not(LOGICAL,25)@53
    BottomDataPath_Not_a <= TopDataPath_And1_q;
    BottomDataPath_Not_q <= not BottomDataPath_Not_a;

	--BottomDataPath_And(LOGICAL,6)@53
    BottomDataPath_And_a <= BottomDataPath_Not_q;
    BottomDataPath_And_b <= TopDataPath_FP_Acc_And1_q;
    BottomDataPath_And_q <= BottomDataPath_And_a and BottomDataPath_And_b;

	--ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem(DUALMEM,3878)
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_reset0 <= areset;
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_ia <= BottomDataPath_And_q;
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_aa <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_wrreg_q;
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_ab <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_rdcnt_q;
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 53,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 53,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix IV"
    )
    PORT MAP (
        clocken1 => ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_enaAnd_q(0),
        clocken0 => VCC_q(0),
        wren_a => VCC_q(0),
        clock0 => clk,
        aclr1 => ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_iq,
        address_a => ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_aa,
        data_a => ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_ia
    );
        ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_q <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_iq(0 downto 0);

	--ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_outputreg(DELAY,3877)
    ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_outputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_replace_mem_q, xout => ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_outputreg_q, clk => clk, aclr => areset );

	--ChannelOut(PORTOUT,30)@108
    Lij_v_s <= ld_BottomDataPath_And_q_to_ChannelOut_Lij_v_s_outputreg_q;
    ChIdx_s <= STD_LOGIC_VECTOR("000000" & ld_TopDataPath_SyncFifo_FIFO6_q_to_ChannelOut_ChIdx_s_outputreg_q);
    y_v_s <= ld_TopDataPath_And1_q_to_ChannelOut_y_v_s_outputreg_q;
    Lij_y_modified_re <= ChannelOut_3_cast_q;
    Lij_y_modified_im <= ChannelOut_4_cast_q;
    Lij_y_v_s <= ld_BottomDataPath_And1_q_to_ChannelOut_Lij_y_v_s_q;
    ColumnIdx_s <= ld_TopDataPath_SyncFifo_FIFO4_q_to_ChannelOut_ColumnIdx_s_outputreg_q;
    RowIdx_s <= ld_TopDataPath_SyncFifo_FIFO5_q_to_ChannelOut_RowIdx_s_outputreg_q;
    MatSizeRT_mn1_s <= ld_Control_MasterLoops_Sub1_R_sub_q_to_ChannelOut_MatSizeRT_mn1_s_outputreg_q;
    NumMatRT_mn1_s <= ld_Control_MasterLoops_Sub2_R_sub_q_to_ChannelOut_NumMatRT_mn1_s_outputreg_q;
    FifoErr_s <= ld_Or_rsrvd_fix_q_to_ChannelOut_FifoErr_s_outputreg_q;


end normal;
