<<<

[#JALR_CHERI,reftext="JALR ({cheri_base_ext_name})"]
==== JALR ({cheri_base_ext_name})

Synopsis::
Jump and link register

Mnemonic::
`jalr cd, cs1, offset`

ifdef::cheri_standalone_spec[]
{cheri_int_mode_name} Mnemonic::
`jalr rd, rs1, offset`
endif::[]

Encoding::
include::wavedrom/ct-unconditional-2.adoc[]

include::base_isa_extension.adoc[]

Description::
Jump to the target capability in `cs1`.
+
The target capability is unsealed if the `offset` is zero.
Increment `cs1.address` by the sign-extended 12-bit `offset` and set the least-significant bit of the result to zero.
The <<pcc>> of the next instruction is sealed and written to `cd`.
+
Both address increments use <<SCADDR>> semantics to determine the result.

Operation::
+
TODO

//commented out as it still has exception checks
//sail::execute[clause="JALR_capmode(_, _)",part=body,unindent]
