m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/simulation
<<<<<<< HEAD
Z1 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd|
!i10b 1
Z2 !s108 1692912444.000000
Z3 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd|
Z4 !s107 C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd|
Z5 =======
Z6 !s110 1692978321
!i10b 1
Z7 !s108 1692978321.000000
Z8 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd|
R1
R0
<<<<<<< HEAD
!s110 1692912444
!i10b 1
R2
R3
R4
R5
R6
!i10b 1
R7
R8
R1
R0
<<<<<<< HEAD
w1692910126
Z9 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z10 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z11 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
8C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd
FC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd
R5
w1692978271
R9
R10
R11
Z12 dC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/simulation
Z13 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd
Z14 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd
<<<<<<< HEAD
Z15 DEx4 work 16 spi_master_cs_tb 0 22 NoQmJM;]NL9^aPUB<Sd:W1
l73
L36
VJOH64dlNz_IV6iE[@MAkm0
!s100 Yc4fA;Kd2fZlF`h<0j4We1
Z16 OW;C;10.5c;63
33
Z17 !s110 1692979058
!i10b 1
Z18 !s108 1692979058.000000
Z19 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
Z20 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
R5
R15
l73
L36
VENNJ:T^Jd_YBTXJQ7RHem0
!s100 KmjOEnOD0<hPnh07]6G_K2
R16
33
!s110 1692978893
!i10b 1
!s108 1692978893.000000
R20
Z21 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
R0
<<<<<<< HEAD
R19
!s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
R5
R20
R21
R0
<<<<<<< HEAD
Z22 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
R5
Z23 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
Z24 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
R0
<<<<<<< HEAD
Z25 w1692977152
R5
w1692979028
R0
<<<<<<< HEAD
Z26 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
R5
R0
<<<<<<< HEAD
R26
!s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
R5
Z27 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
Z28 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
R0
<<<<<<< HEAD
8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
R5
Z29 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
Z30 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
R0
<<<<<<< HEAD
R25
R5
w1692972633
R0
<<<<<<< HEAD
DEx4 work 10 spi_master 0 22 ]ONe<EIlkR@8J8[1ZLYO`3
l68
L51
Vg6fdo;K@N5[1gK:Bha<::1
!s100 bQPV75oRBNhWOT<FK6jbU2
R5
Z31 DEx4 work 10 spi_master 0 22 kd:07Yo9WF_hK1WKJNSSl0
l69
L52
VId[2TX7NnRRgbN`L^0LkG1
!s100 ?@Y^aSFh9oDR<Q5OcX5`@1
R0
<<<<<<< HEAD
!s110 1692972097
!i10b 1
!s108 1692972097.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
!s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
R5
R17
!i10b 1
R18
Z32 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
Z33 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
R0
<<<<<<< HEAD
w1692971709
R9
R10
R11
dC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/simulation
8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
R5
R25
R9
R10
R11
R12
Z34 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
Z35 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
Z36 o-2008 -explicit -work presynth -O0
Z37 tCvgOpt 0
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R36
R37
R0
Atb
R31
R9
R10
R11
Z38 DEx4 work 13 spi_master_tb 0 22 C8_3JE?YTjdD`TFhjKR`J2
l71
L36
Vn>5N:8^m;9^WOG8k[?Yja0
!s100 KKUC<=KSz1o2TR=60HLhR2
R16
33
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L33
Z39 VC8_3JE?YTjdD`TFhjKR`J2
Z40 !s100 P;IGG0oj9>n6@k4f2h^EV1
R16
33
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R36
R37
w1692978861
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R36
R37
R0
Atb
R22
R9
R10
R11
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L33
VNoQmJM;]NL9^aPUB<Sd:W1
!s100 nz=WAG_8jPJQ7=F<gL@U73
R16
33
R17
!i10b 1
R18
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R9
R10
R11
R12
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R27
R28
!i113 1
R36
R37
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R36
R37
R0
Artl
R31
R9
R10
R11
Z41 DEx4 work 13 spi_master_cs 0 22 =]m`<BMdz_b<h5[oi6SoR2
l87
L77
V=dZ9aHDMZhd_E@0B3L<DE0
!s100 GD]g]?45[46aPn:G<SRDn3
R16
33
R17
!i10b 1
R18
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L45
V=]m`<BMdz_b<h5[oi6SoR2
!s100 X`A5KFc_dG<VAO`z1>Sk>1
R16
33
R17
!i10b 1
R18
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R9
R10
R11
R12
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R16
33
R17
!i10b 1
R18
R32
R33
!i113 1
R36
R37
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R36
R37
R0
Artl
R9
R10
R11
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L23
Vkd:07Yo9WF_hK1WKJNSSl0
!s100 2X1NAAgV;e]BhH7g5Gh?42
R16
33
R0
Econtroller
Z42 w1694101216
R9
R10
R11
R12
Z43 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd
Z44 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd
l0
L6
V]?a]iE<<l4K`><mX[F1^U3
!s100 cNPVlKVnkef6U]ISQ6`T01
R16
33
Z45 !s110 1694101232
!i10b 1
Z46 !s108 1694101232.000000
Z47 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd|
Z48 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd|
!i113 1
R36
R37
Artl
Z49 DEx4 work 4 fifo 0 22 CYz=fc7P;;J]cEOeI2dOK0
R9
R10
R11
DEx4 work 10 controller 0 22 ]?a]iE<<l4K`><mX[F1^U3
l117
L48
V9_GNondReUMh;7W<d?T9S0
!s100 2JNoDz@F^BWgdDYbJG4<L1
R16
33
R45
!i10b 1
R46
R47
R48
!i113 1
R36
R37
Aarchitecture_controller
R49
R41
R9
R10
R11
Z50 DEx4 work 10 controller 0 22 0PN[=QecIldOVkTRn7nL`1
l92
L66
Va@;=hfOM:zO<hTn16>?MO0
!s100 0zWII_N]Bk<?z=U;i`2Tk0
R16
33
Z51 !s110 1693598361
!i10b 1
Z52 !s108 1693598361.000000
R47
R48
!i113 1
R36
R37
w1693598948
Econtroller_headstage
Z53 w1694115137
R10
R11
R12
Z54 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_Headstage.vhd
Z55 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_Headstage.vhd
l0
L4
V>iU474<`4YJK=UW>Th`3B2
!s100 5G;edoSSgm>KnMSm=lNgR0
R16
33
Z56 !s110 1694115202
!i10b 1
Z57 !s108 1694115201.000000
Z58 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_Headstage.vhd|
Z59 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_Headstage.vhd|
!i113 1
R36
R37
Artl
Z60 DEx4 work 13 spi_master_cs 0 22 AZ^T7_gg>Sgj`^JT3Kb;F1
R9
Z61 DEx4 work 16 controller_rhd64 0 22 Lb7F8DLS;OBZBz69Fg:703
R10
R11
Z62 DEx4 work 20 controller_headstage 0 22 >iU474<`4YJK=UW>Th`3B2
l139
L57
V>]C2LJbOC6H?F2kZI<R=O3
!s100 TTAWR63DmamVgEhBF=hBN1
R16
33
R56
!i10b 1
R57
R58
R59
!i113 1
R36
R37
Econtroller_headstage_tb
Z63 w1694115185
R9
R10
R11
R12
Z64 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd
Z65 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd
l0
L5
Vj3VNcQbD^9YAjYj_1o<D40
!s100 HYFgPn_H5_ETKK0KY4f4]1
R16
33
R56
!i10b 1
Z66 !s108 1694115202.000000
Z67 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd|
Z68 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd|
!i113 1
R36
R37
Atestbench
R62
R9
R10
R11
Z69 DEx4 work 23 controller_headstage_tb 0 22 j3VNcQbD^9YAjYj_1o<D40
l67
L8
VhdJX1;4mi[CWn>BEaUF=12
!s100 zFzU0J4OV0HKN_U8mc>dR1
R16
33
R56
!i10b 1
R66
R67
R68
!i113 1
R36
R37
Atb_arch
R9
R10
R11
R69
l127
L8
V:kJamPfMP0@5If?V4m<9d1
!s100 kPAk]l[mGSz;>WnNBlnAn0
R16
33
!s110 1694111794
!i10b 1
!s108 1694111794.000000
!s90 -2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd|
R68
!i113 1
R36
R37
w1694111780
Econtroller_rhd64
Z70 w1694113337
R9
R10
R11
R12
Z71 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_RHD64.vhd
Z72 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_RHD64.vhd
l0
L6
VLb7F8DLS;OBZBz69Fg:703
!s100 SZYbe>Wo6SLSN?5BOHUmN3
R16
33
Z73 !s110 1694115501
!i10b 1
Z74 !s108 1694115501.000000
Z75 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_RHD64.vhd|
Z76 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_RHD64.vhd|
!i113 1
R36
R37
Artl
R49
R9
R10
R11
R61
l110
L42
VeTWOo<[FgIkAaPA:LE<3g0
!s100 gOTmDAFE6C:I7C5gN@TK53
R16
33
R73
!i10b 1
R74
R75
R76
!i113 1
R36
R37
Econtroller_tb
Z77 w1694113292
R9
R10
R11
R12
Z78 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd
Z79 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd
l0
L6
VFBdiZ=a6:lP5O[jiz8cle1
!s100 D8:k9ab6oJZQ<IL[C@Z?C2
R16
33
R73
!i10b 1
R74
Z80 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd|
Z81 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd|
!i113 1
R36
R37
Asim
R61
R9
R10
R11
Z82 DEx4 work 13 controller_tb 0 22 FBdiZ=a6:lP5O[jiz8cle1
l61
L9
Z83 Vk7MAKeZ2^mbd8nYWnmRF11
Z84 !s100 Voh8il?]N8A9g@:aD3T5V2
R16
33
R73
!i10b 1
R74
R80
R81
!i113 1
R36
R37
Atb_arch
R9
R10
R11
DEx4 work 13 controller_tb 0 22 nNNDJA8Tz7<Lm@8H[`YL10
l80
L8
V2o34AX`;_8SU1MXfYLnf12
!s100 Sag^KEoQ3<dVh@@fX]G?>2
R16
33
!s110 1694021335
!i10b 1
!s108 1694021335.000000
R80
R81
!i113 1
R36
R37
w1694021310
Atb_architecture
R50
R9
R10
R11
DEx4 work 13 controller_tb 0 22 <lD_l@8]e2P3LSjF3JeQT3
l41
L8
VNPImHii=<4gOO6O@l5l]83
!s100 9AEBEz=TS08nhLXlP`ZaW1
R16
33
R51
!i10b 1
R52
R80
R81
!i113 1
R36
R37
w1693596786
Aarchitecture_controller_tb
R9
DEx4 work 10 controller 0 22 Q`k;9eLoc5;Dl<OE_1Gl=2
R10
R11
DEx4 work 13 controller_tb 0 22 U5Ebfgd?;YXOOO`J_c^UN1
l79
L26
V>f0aQg9Q_6O]dG1P44K>D1
!s100 VbPDbK7o]LNGYlDF5dZA?0
R16
33
!s110 1693587216
!i10b 1
!s108 1693587216.000000
R80
R81
!i113 1
R36
R37
w1693587184
Efifo
Z85 w1694098844
R10
R11
R12
Z86 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd
Z87 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd
l0
L8
VCYz=fc7P;;J]cEOeI2dOK0
!s100 l@`iM8=5_ggA`<Bae>dzl0
R16
33
R73
!i10b 1
R74
Z88 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd|
Z89 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd|
!i113 1
R36
R37
Adef_arch
R10
R11
R49
l161
L25
V;ZHg2?>nODnTWn:S1:>??2
!s100 []oW92iFoR1KoakaiL9MF1
R16
33
R73
!i10b 1
R74
R88
R89
!i113 1
R36
R37
Efifo_tb
Z90 w1694099420
R9
R10
R11
R12
Z91 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd
Z92 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd
l0
L33
VfSnX`[[H;We89Vdi?Y28l3
!s100 lb;ECVfFf>[X9Q:F;K5bE2
R16
33
Z93 !s110 1694100948
!i10b 1
Z94 !s108 1694100948.000000
Z95 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd|
Z96 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd|
!i113 1
R36
R37
Abehave
R49
R9
R10
R11
DEx4 work 7 fifo_tb 0 22 fSnX`[[H;We89Vdi?Y28l3
l67
L36
V0VnEi=S<:O4G5?jdMLadT1
!s100 9KB3>BT:c?Ghj6bU[nnol0
R16
33
R93
!i10b 1
R94
R95
R96
!i113 1
R36
R37
Espi_master
Z97 w1694090295
R9
R10
R11
R12
R34
R35
l0
L23
VK83G[o7gEUTXCATDNdJWM1
!s100 41l?HV0Dm002n5c<Z`ed_3
R16
33
R73
!i10b 1
R74
R32
R33
!i113 1
R36
R37
Artl
R9
R10
R11
Z98 DEx4 work 10 spi_master 0 22 K83G[o7gEUTXCATDNdJWM1
l69
L52
Vmf7eg:]<2O4;>N^B:h]<<2
!s100 DnH8iNfP<5]mU?PYcllcj3
R16
33
R73
!i10b 1
R74
R32
R33
!i113 1
R36
R37
Espi_master_cs
Z99 w1694108273
R9
R10
R11
R12
R29
R30
l0
L45
VAZ^T7_gg>Sgj`^JT3Kb;F1
!s100 >h^1KXkHLl?<4f`i^FV4<1
R16
33
R73
!i10b 1
R74
R27
R28
!i113 1
R36
R37
Artl
R98
R9
R10
R11
R60
l116
L77
Vd`k`Lnnn;_J_ECn5U9S<M3
!s100 FRo1R9fd;46Pdc:CJU:f83
R16
33
R73
!i10b 1
R74
R27
R28
!i113 1
R36
R37
Espi_master_cs_tb
Z100 w1693587009
R9
R10
R11
R12
R23
R24
l0
L34
VZLf@UjM=FUSX1aI?0?PhT2
!s100 e<[Rh7GN_@el`VE5:BAD<1
R16
33
Z101 !s110 1694035697
!i10b 1
Z102 !s108 1694035697.000000
R20
R21
!i113 1
R36
R37
Atb
R41
R9
R10
R11
DEx4 work 16 spi_master_cs_tb 0 22 ZLf@UjM=FUSX1aI?0?PhT2
l75
L37
Vb[3R;L>d=7Z`lW:E[@hDF0
!s100 gDkB:P9dOM0K_`keK>4>S1
R16
33
R101
!i10b 1
R102
R20
R21
!i113 1
R36
R37
Espi_master_tb
Z103 w1693586938
R9
R10
R11
R12
R13
R14
l0
L33
R39
R40
R16
33
Z104 !s110 1693586955
!i10b 1
Z105 !s108 1693586955.000000
R8
R1
!i113 1
R36
R37
Atb
R31
R9
R10
R11
R38
l72
L36
VFdzTGJkz0IeCzXU2:oN@L3
!s100 =ZX<CkkM:d@8PB>;X=IC73
R16
33
R104
!i10b 1
R105
R8
R1
!i113 1
R36
R37
Espi_master_with_single_cs_tb
w1692888430
R9
R10
R11
R0
8C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd
FC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd
l0
L33
VTKne5oMePMHfT_]`U_Ue:3
!s100 91@hK5_ah4Sm0nW:Ic;GH1
R16
33
!s110 1692888943
!i10b 1
!s108 1692888943.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd|
!s107 C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd|
!i113 1
R36
R37
