strict digraph "" {
	node [label="\N"];
	"108:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f25c92dd0d0>",
		fillcolor=turquoise,
		label="108:BL
mdio_data <= #TP { 31'h7fffffff, 2'b01, mdio_opcode, mdio_data_out[25:16], 2'b10, mdio_data_out[15:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25c92d3050>]",
		style=filled,
		typ=Block];
	"Leaf_104:AL"	 [def_var="['mdio_data']",
		label="Leaf_104:AL"];
	"108:BL" -> "Leaf_104:AL"	 [cond="[]",
		lineno=None];
	"104:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f25c92dd110>",
		fillcolor=turquoise,
		label="104:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"105:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f25c92dd150>",
		fillcolor=springgreen,
		label="105:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"104:BL" -> "105:IF"	 [cond="[]",
		lineno=None];
	"105:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f25c92dd2d0>",
		fillcolor=turquoise,
		label="105:BL
mdio_data <= #TP 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f25c92dd310>]",
		style=filled,
		typ=Block];
	"105:IF" -> "105:BL"	 [cond="['reset']",
		label=reset,
		lineno=105];
	"108:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f25c92dd1d0>",
		fillcolor=springgreen,
		label="108:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"105:IF" -> "108:IF"	 [cond="['reset']",
		label="!(reset)",
		lineno=105];
	"105:BL" -> "Leaf_104:AL"	 [cond="[]",
		lineno=None];
	"108:IF" -> "108:BL"	 [cond="['mdio_out_valid']",
		label=mdio_out_valid,
		lineno=108];
	"104:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f25c92dd510>",
		clk_sens=True,
		fillcolor=gold,
		label="104:AL",
		sens="['mgmt_clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'mdio_data_out', 'mdio_opcode', 'mdio_out_valid']"];
	"104:AL" -> "104:BL"	 [cond="[]",
		lineno=None];
}
