$date
	Wed Aug 28 15:45:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_sixteenToOne $end
$var wire 1 ! out $end
$var reg 16 " data [15:0] $end
$var reg 4 # selector [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
b1 "
1!
$end
#10
b10 "
b1 #
#20
b100 "
b10 #
#30
b1000 "
b11 #
#40
b10000 "
b100 #
#50
b100000 "
b101 #
#60
b1000000 "
b110 #
#70
b10000000 "
b111 #
#80
b100000000 "
b1000 #
#90
b1000000000 "
b1001 #
#100
b10000000000 "
b1010 #
#110
b100000000000 "
b1011 #
#120
b1000000000000 "
b1100 #
#130
b10000000000000 "
b1101 #
#140
b100000000000000 "
b1110 #
#150
b1000000000000000 "
b1111 #
#160
