Release 10.1.03 Map K.39 (nt)
Xilinx Map Application Log File for Design 'VHDL'

Design Information
------------------
Command Line   : map -ise M:/MASTER/Test2/VHDL/VHDL.ise -intstyle ise -p
xc5vlx50t-ff1136-3 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off
-power off -o VHDL_map.ncd VHDL.ngd VHDL.pcf 
Target Device  : xc5vlx50t
Target Package : ff1136
Target Speed   : -3
Mapper Version : virtex5 -- $Revision: 1.46.12.2 $
Mapped Date    : Fri Jan 14 13:19:12 2011

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...

Phase 1.1
Phase 1.1 (Checksum:1e943) REAL time: 5 secs 

Phase 2.7
Phase 2.7 (Checksum:1e943) REAL time: 7 secs 

Phase 3.31
Phase 3.31 (Checksum:1e943) REAL time: 7 secs 

Phase 4.33
Phase 4.33 (Checksum:1e943) REAL time: 7 secs 

Phase 5.32
Phase 5.32 (Checksum:1e943) REAL time: 7 secs 

Phase 6.2
Phase 6.2 (Checksum:1e943) REAL time: 7 secs 

Phase 7.30
Phase 7.30 (Checksum:1e943) REAL time: 7 secs 

Phase 8.3
Phase 8.3 (Checksum:1e943) REAL time: 7 secs 

Phase 9.5
Phase 9.5 (Checksum:1e943) REAL time: 7 secs 

Phase 10.8
Phase 10.8 (Checksum:1e943) REAL time: 7 secs 

Phase 11.29
Phase 11.29 (Checksum:1e943) REAL time: 7 secs 

Phase 12.5
Phase 12.5 (Checksum:1e943) REAL time: 7 secs 

Phase 13.18
Phase 13.18 (Checksum:1e943) REAL time: 7 secs 

Phase 14.5
Phase 14.5 (Checksum:1e943) REAL time: 7 secs 

Phase 15.34
Phase 15.34 (Checksum:1e943) REAL time: 7 secs 

REAL time consumed by placer: 7 secs 
CPU  time consumed by placer: 5 secs 

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:

Slice Logic Distribution:

IO Utilization:
  Number of bonded IOBs:                         2 out of     480    1%

Specific Feature Utilization:

Peak Memory Usage:  309 MB
Total REAL time to MAP completion:  22 secs 
Total CPU time to MAP completion:   13 secs 

Mapping completed.
See MAP report file "VHDL_map.mrp" for details.
