
STM32F405_CAN_LL_.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b28  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a8  08003cb8  08003cb8  00004cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e60  08003e60  00005064  2**0
                  CONTENTS
  4 .ARM          00000008  08003e60  08003e60  00004e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e68  08003e68  00005064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e68  08003e68  00004e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e6c  08003e6c  00004e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08003e70  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005064  2**0
                  CONTENTS
 10 .bss          00000284  20000064  20000064  00005064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200002e8  200002e8  00005064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005064  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a35b  00000000  00000000  00005094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c6e  00000000  00000000  0000f3ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000998  00000000  00000000  00011060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000741  00000000  00000000  000119f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020812  00000000  00000000  00012139  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b613  00000000  00000000  0003294b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c3ced  00000000  00000000  0003df5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00101c4b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002bac  00000000  00000000  00101c90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  0010483c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003ca0 	.word	0x08003ca0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08003ca0 	.word	0x08003ca0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000574:	4b04      	ldr	r3, [pc, #16]	@ (8000588 <__NVIC_GetPriorityGrouping+0x18>)
 8000576:	68db      	ldr	r3, [r3, #12]
 8000578:	0a1b      	lsrs	r3, r3, #8
 800057a:	f003 0307 	and.w	r3, r3, #7
}
 800057e:	4618      	mov	r0, r3
 8000580:	46bd      	mov	sp, r7
 8000582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000586:	4770      	bx	lr
 8000588:	e000ed00 	.word	0xe000ed00

0800058c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	4603      	mov	r3, r0
 8000594:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800059a:	2b00      	cmp	r3, #0
 800059c:	db0b      	blt.n	80005b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800059e:	79fb      	ldrb	r3, [r7, #7]
 80005a0:	f003 021f 	and.w	r2, r3, #31
 80005a4:	4907      	ldr	r1, [pc, #28]	@ (80005c4 <__NVIC_EnableIRQ+0x38>)
 80005a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005aa:	095b      	lsrs	r3, r3, #5
 80005ac:	2001      	movs	r0, #1
 80005ae:	fa00 f202 	lsl.w	r2, r0, r2
 80005b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80005b6:	bf00      	nop
 80005b8:	370c      	adds	r7, #12
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	e000e100 	.word	0xe000e100

080005c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b083      	sub	sp, #12
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	4603      	mov	r3, r0
 80005d0:	6039      	str	r1, [r7, #0]
 80005d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005d8:	2b00      	cmp	r3, #0
 80005da:	db0a      	blt.n	80005f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	b2da      	uxtb	r2, r3
 80005e0:	490c      	ldr	r1, [pc, #48]	@ (8000614 <__NVIC_SetPriority+0x4c>)
 80005e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005e6:	0112      	lsls	r2, r2, #4
 80005e8:	b2d2      	uxtb	r2, r2
 80005ea:	440b      	add	r3, r1
 80005ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005f0:	e00a      	b.n	8000608 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	b2da      	uxtb	r2, r3
 80005f6:	4908      	ldr	r1, [pc, #32]	@ (8000618 <__NVIC_SetPriority+0x50>)
 80005f8:	79fb      	ldrb	r3, [r7, #7]
 80005fa:	f003 030f 	and.w	r3, r3, #15
 80005fe:	3b04      	subs	r3, #4
 8000600:	0112      	lsls	r2, r2, #4
 8000602:	b2d2      	uxtb	r2, r2
 8000604:	440b      	add	r3, r1
 8000606:	761a      	strb	r2, [r3, #24]
}
 8000608:	bf00      	nop
 800060a:	370c      	adds	r7, #12
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr
 8000614:	e000e100 	.word	0xe000e100
 8000618:	e000ed00 	.word	0xe000ed00

0800061c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800061c:	b480      	push	{r7}
 800061e:	b089      	sub	sp, #36	@ 0x24
 8000620:	af00      	add	r7, sp, #0
 8000622:	60f8      	str	r0, [r7, #12]
 8000624:	60b9      	str	r1, [r7, #8]
 8000626:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	f003 0307 	and.w	r3, r3, #7
 800062e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000630:	69fb      	ldr	r3, [r7, #28]
 8000632:	f1c3 0307 	rsb	r3, r3, #7
 8000636:	2b04      	cmp	r3, #4
 8000638:	bf28      	it	cs
 800063a:	2304      	movcs	r3, #4
 800063c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800063e:	69fb      	ldr	r3, [r7, #28]
 8000640:	3304      	adds	r3, #4
 8000642:	2b06      	cmp	r3, #6
 8000644:	d902      	bls.n	800064c <NVIC_EncodePriority+0x30>
 8000646:	69fb      	ldr	r3, [r7, #28]
 8000648:	3b03      	subs	r3, #3
 800064a:	e000      	b.n	800064e <NVIC_EncodePriority+0x32>
 800064c:	2300      	movs	r3, #0
 800064e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000650:	f04f 32ff 	mov.w	r2, #4294967295
 8000654:	69bb      	ldr	r3, [r7, #24]
 8000656:	fa02 f303 	lsl.w	r3, r2, r3
 800065a:	43da      	mvns	r2, r3
 800065c:	68bb      	ldr	r3, [r7, #8]
 800065e:	401a      	ands	r2, r3
 8000660:	697b      	ldr	r3, [r7, #20]
 8000662:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000664:	f04f 31ff 	mov.w	r1, #4294967295
 8000668:	697b      	ldr	r3, [r7, #20]
 800066a:	fa01 f303 	lsl.w	r3, r1, r3
 800066e:	43d9      	mvns	r1, r3
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000674:	4313      	orrs	r3, r2
         );
}
 8000676:	4618      	mov	r0, r3
 8000678:	3724      	adds	r7, #36	@ 0x24
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
	...

08000684 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000688:	4b05      	ldr	r3, [pc, #20]	@ (80006a0 <LL_RCC_HSE_Enable+0x1c>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a04      	ldr	r2, [pc, #16]	@ (80006a0 <LL_RCC_HSE_Enable+0x1c>)
 800068e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000692:	6013      	str	r3, [r2, #0]
}
 8000694:	bf00      	nop
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	40023800 	.word	0x40023800

080006a4 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 80006a8:	4b07      	ldr	r3, [pc, #28]	@ (80006c8 <LL_RCC_HSE_IsReady+0x24>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80006b4:	bf0c      	ite	eq
 80006b6:	2301      	moveq	r3, #1
 80006b8:	2300      	movne	r3, #0
 80006ba:	b2db      	uxtb	r3, r3
}
 80006bc:	4618      	mov	r0, r3
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	40023800 	.word	0x40023800

080006cc <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80006d4:	4b06      	ldr	r3, [pc, #24]	@ (80006f0 <LL_RCC_SetSysClkSource+0x24>)
 80006d6:	689b      	ldr	r3, [r3, #8]
 80006d8:	f023 0203 	bic.w	r2, r3, #3
 80006dc:	4904      	ldr	r1, [pc, #16]	@ (80006f0 <LL_RCC_SetSysClkSource+0x24>)
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4313      	orrs	r3, r2
 80006e2:	608b      	str	r3, [r1, #8]
}
 80006e4:	bf00      	nop
 80006e6:	370c      	adds	r7, #12
 80006e8:	46bd      	mov	sp, r7
 80006ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ee:	4770      	bx	lr
 80006f0:	40023800 	.word	0x40023800

080006f4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80006f8:	4b04      	ldr	r3, [pc, #16]	@ (800070c <LL_RCC_GetSysClkSource+0x18>)
 80006fa:	689b      	ldr	r3, [r3, #8]
 80006fc:	f003 030c 	and.w	r3, r3, #12
}
 8000700:	4618      	mov	r0, r3
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	40023800 	.word	0x40023800

08000710 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000718:	4b06      	ldr	r3, [pc, #24]	@ (8000734 <LL_RCC_SetAHBPrescaler+0x24>)
 800071a:	689b      	ldr	r3, [r3, #8]
 800071c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000720:	4904      	ldr	r1, [pc, #16]	@ (8000734 <LL_RCC_SetAHBPrescaler+0x24>)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	4313      	orrs	r3, r2
 8000726:	608b      	str	r3, [r1, #8]
}
 8000728:	bf00      	nop
 800072a:	370c      	adds	r7, #12
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr
 8000734:	40023800 	.word	0x40023800

08000738 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000740:	4b06      	ldr	r3, [pc, #24]	@ (800075c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000742:	689b      	ldr	r3, [r3, #8]
 8000744:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8000748:	4904      	ldr	r1, [pc, #16]	@ (800075c <LL_RCC_SetAPB1Prescaler+0x24>)
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4313      	orrs	r3, r2
 800074e:	608b      	str	r3, [r1, #8]
}
 8000750:	bf00      	nop
 8000752:	370c      	adds	r7, #12
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr
 800075c:	40023800 	.word	0x40023800

08000760 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000760:	b480      	push	{r7}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000768:	4b06      	ldr	r3, [pc, #24]	@ (8000784 <LL_RCC_SetAPB2Prescaler+0x24>)
 800076a:	689b      	ldr	r3, [r3, #8]
 800076c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8000770:	4904      	ldr	r1, [pc, #16]	@ (8000784 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	4313      	orrs	r3, r2
 8000776:	608b      	str	r3, [r1, #8]
}
 8000778:	bf00      	nop
 800077a:	370c      	adds	r7, #12
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr
 8000784:	40023800 	.word	0x40023800

08000788 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800078c:	4b05      	ldr	r3, [pc, #20]	@ (80007a4 <LL_RCC_PLL_Enable+0x1c>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a04      	ldr	r2, [pc, #16]	@ (80007a4 <LL_RCC_PLL_Enable+0x1c>)
 8000792:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000796:	6013      	str	r3, [r2, #0]
}
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	40023800 	.word	0x40023800

080007a8 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80007ac:	4b07      	ldr	r3, [pc, #28]	@ (80007cc <LL_RCC_PLL_IsReady+0x24>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80007b8:	bf0c      	ite	eq
 80007ba:	2301      	moveq	r3, #1
 80007bc:	2300      	movne	r3, #0
 80007be:	b2db      	uxtb	r3, r3
}
 80007c0:	4618      	mov	r0, r3
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	40023800 	.word	0x40023800

080007d0 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b085      	sub	sp, #20
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	60f8      	str	r0, [r7, #12]
 80007d8:	60b9      	str	r1, [r7, #8]
 80007da:	607a      	str	r2, [r7, #4]
 80007dc:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80007de:	4b0d      	ldr	r3, [pc, #52]	@ (8000814 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80007e0:	685a      	ldr	r2, [r3, #4]
 80007e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000818 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 80007e4:	4013      	ands	r3, r2
 80007e6:	68f9      	ldr	r1, [r7, #12]
 80007e8:	68ba      	ldr	r2, [r7, #8]
 80007ea:	4311      	orrs	r1, r2
 80007ec:	687a      	ldr	r2, [r7, #4]
 80007ee:	0192      	lsls	r2, r2, #6
 80007f0:	430a      	orrs	r2, r1
 80007f2:	4908      	ldr	r1, [pc, #32]	@ (8000814 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80007f4:	4313      	orrs	r3, r2
 80007f6:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80007f8:	4b06      	ldr	r3, [pc, #24]	@ (8000814 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80007fa:	685b      	ldr	r3, [r3, #4]
 80007fc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000800:	4904      	ldr	r1, [pc, #16]	@ (8000814 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	4313      	orrs	r3, r2
 8000806:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8000808:	bf00      	nop
 800080a:	3714      	adds	r7, #20
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	40023800 	.word	0x40023800
 8000818:	ffbf8000 	.word	0xffbf8000

0800081c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800081c:	b480      	push	{r7}
 800081e:	b085      	sub	sp, #20
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000824:	4b08      	ldr	r3, [pc, #32]	@ (8000848 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000826:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000828:	4907      	ldr	r1, [pc, #28]	@ (8000848 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	4313      	orrs	r3, r2
 800082e:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000830:	4b05      	ldr	r3, [pc, #20]	@ (8000848 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000832:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	4013      	ands	r3, r2
 8000838:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800083a:	68fb      	ldr	r3, [r7, #12]
}
 800083c:	bf00      	nop
 800083e:	3714      	adds	r7, #20
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr
 8000848:	40023800 	.word	0x40023800

0800084c <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000854:	4b06      	ldr	r3, [pc, #24]	@ (8000870 <LL_FLASH_SetLatency+0x24>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	f023 0207 	bic.w	r2, r3, #7
 800085c:	4904      	ldr	r1, [pc, #16]	@ (8000870 <LL_FLASH_SetLatency+0x24>)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	4313      	orrs	r3, r2
 8000862:	600b      	str	r3, [r1, #0]
}
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	40023c00 	.word	0x40023c00

08000874 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000878:	4b04      	ldr	r3, [pc, #16]	@ (800088c <LL_FLASH_GetLatency+0x18>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	f003 0307 	and.w	r3, r3, #7
}
 8000880:	4618      	mov	r0, r3
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	40023c00 	.word	0x40023c00

08000890 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000898:	4b06      	ldr	r3, [pc, #24]	@ (80008b4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80008a0:	4904      	ldr	r1, [pc, #16]	@ (80008b4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	600b      	str	r3, [r1, #0]
}
 80008a8:	bf00      	nop
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr
 80008b4:	40007000 	.word	0x40007000

080008b8 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 80008bc:	4b07      	ldr	r3, [pc, #28]	@ (80008dc <LL_PWR_IsActiveFlag_VOS+0x24>)
 80008be:	685b      	ldr	r3, [r3, #4]
 80008c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80008c8:	bf0c      	ite	eq
 80008ca:	2301      	moveq	r3, #1
 80008cc:	2300      	movne	r3, #0
 80008ce:	b2db      	uxtb	r3, r3
}
 80008d0:	4618      	mov	r0, r3
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	40007000 	.word	0x40007000

080008e0 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	683a      	ldr	r2, [r7, #0]
 80008ee:	619a      	str	r2, [r3, #24]
}
 80008f0:	bf00      	nop
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr

080008fc <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	041a      	lsls	r2, r3, #16
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	619a      	str	r2, [r3, #24]
}
 800090e:	bf00      	nop
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr

0800091a <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800091a:	b480      	push	{r7}
 800091c:	b085      	sub	sp, #20
 800091e:	af00      	add	r7, sp, #0
 8000920:	6078      	str	r0, [r7, #4]
 8000922:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	695b      	ldr	r3, [r3, #20]
 8000928:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 800092a:	68fa      	ldr	r2, [r7, #12]
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	4013      	ands	r3, r2
 8000930:	041a      	lsls	r2, r3, #16
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	43d9      	mvns	r1, r3
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	400b      	ands	r3, r1
 800093a:	431a      	orrs	r2, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	619a      	str	r2, [r3, #24]
}
 8000940:	bf00      	nop
 8000942:	3714      	adds	r7, #20
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000950:	f000 fc1a 	bl	8001188 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000954:	f000 f902 	bl	8000b5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000958:	f000 f97a 	bl	8000c50 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800095c:	f000 f94e 	bl	8000bfc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  hcan1.Instance = _CAN1;
 8000960:	4b72      	ldr	r3, [pc, #456]	@ (8000b2c <main+0x1e0>)
 8000962:	2200      	movs	r2, #0
 8000964:	701a      	strb	r2, [r3, #0]

  LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_5);
 8000966:	2120      	movs	r1, #32
 8000968:	4871      	ldr	r0, [pc, #452]	@ (8000b30 <main+0x1e4>)
 800096a:	f7ff ffb9 	bl	80008e0 <LL_GPIO_SetOutputPin>

  if (LL_CAN_GPIO_Init(&hcan1) == ERROR)
 800096e:	486f      	ldr	r0, [pc, #444]	@ (8000b2c <main+0x1e0>)
 8000970:	f001 fd32 	bl	80023d8 <LL_CAN_GPIO_Init>
 8000974:	4603      	mov	r3, r0
 8000976:	2b01      	cmp	r3, #1
 8000978:	d10b      	bne.n	8000992 <main+0x46>
  {
    sprintf(msg, "GPIO initialization fail\n");
 800097a:	496e      	ldr	r1, [pc, #440]	@ (8000b34 <main+0x1e8>)
 800097c:	486e      	ldr	r0, [pc, #440]	@ (8000b38 <main+0x1ec>)
 800097e:	f002 fcf7 	bl	8003370 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)msg, 50, 1000);
 8000982:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000986:	2232      	movs	r2, #50	@ 0x32
 8000988:	496b      	ldr	r1, [pc, #428]	@ (8000b38 <main+0x1ec>)
 800098a:	486c      	ldr	r0, [pc, #432]	@ (8000b3c <main+0x1f0>)
 800098c:	f000 ff74 	bl	8001878 <HAL_UART_Transmit>
 8000990:	e00a      	b.n	80009a8 <main+0x5c>
  }
  else
  {
    sprintf(msg, "GPIO initialization successfully\n");
 8000992:	496b      	ldr	r1, [pc, #428]	@ (8000b40 <main+0x1f4>)
 8000994:	4868      	ldr	r0, [pc, #416]	@ (8000b38 <main+0x1ec>)
 8000996:	f002 fceb 	bl	8003370 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)msg, 50, 1000);
 800099a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800099e:	2232      	movs	r2, #50	@ 0x32
 80009a0:	4965      	ldr	r1, [pc, #404]	@ (8000b38 <main+0x1ec>)
 80009a2:	4866      	ldr	r0, [pc, #408]	@ (8000b3c <main+0x1f0>)
 80009a4:	f000 ff68 	bl	8001878 <HAL_UART_Transmit>
  }

  //  // Config NVIC
  NVIC_SetPriority(CAN1_TX_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 15, 0));
 80009a8:	f7ff fde2 	bl	8000570 <__NVIC_GetPriorityGrouping>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2200      	movs	r2, #0
 80009b0:	210f      	movs	r1, #15
 80009b2:	4618      	mov	r0, r3
 80009b4:	f7ff fe32 	bl	800061c <NVIC_EncodePriority>
 80009b8:	4603      	mov	r3, r0
 80009ba:	4619      	mov	r1, r3
 80009bc:	2013      	movs	r0, #19
 80009be:	f7ff fe03 	bl	80005c8 <__NVIC_SetPriority>
  NVIC_SetPriority(CAN1_RX0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 15, 0));
 80009c2:	f7ff fdd5 	bl	8000570 <__NVIC_GetPriorityGrouping>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2200      	movs	r2, #0
 80009ca:	210f      	movs	r1, #15
 80009cc:	4618      	mov	r0, r3
 80009ce:	f7ff fe25 	bl	800061c <NVIC_EncodePriority>
 80009d2:	4603      	mov	r3, r0
 80009d4:	4619      	mov	r1, r3
 80009d6:	2014      	movs	r0, #20
 80009d8:	f7ff fdf6 	bl	80005c8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80009dc:	2014      	movs	r0, #20
 80009de:	f7ff fdd5 	bl	800058c <__NVIC_EnableIRQ>
  NVIC_EnableIRQ(CAN1_TX_IRQn);
 80009e2:	2013      	movs	r0, #19
 80009e4:	f7ff fdd2 	bl	800058c <__NVIC_EnableIRQ>


  // Setup CAN
  hcan1.Init.Mode = _NORMAL_MODE;
 80009e8:	4b50      	ldr	r3, [pc, #320]	@ (8000b2c <main+0x1e0>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	751a      	strb	r2, [r3, #20]
  hcan1.Init.status.AutoBusOff = ENABLE;
 80009ee:	4a4f      	ldr	r2, [pc, #316]	@ (8000b2c <main+0x1e0>)
 80009f0:	7d53      	ldrb	r3, [r2, #21]
 80009f2:	f043 0302 	orr.w	r3, r3, #2
 80009f6:	7553      	strb	r3, [r2, #21]
  hcan1.Init.status.AutoRetransmission = ENABLE;
 80009f8:	4a4c      	ldr	r2, [pc, #304]	@ (8000b2c <main+0x1e0>)
 80009fa:	7d53      	ldrb	r3, [r2, #21]
 80009fc:	f043 0308 	orr.w	r3, r3, #8
 8000a00:	7553      	strb	r3, [r2, #21]
  hcan1.Init.status.AutoWakeUp = DISABLE;
 8000a02:	4a4a      	ldr	r2, [pc, #296]	@ (8000b2c <main+0x1e0>)
 8000a04:	7d53      	ldrb	r3, [r2, #21]
 8000a06:	f36f 0382 	bfc	r3, #2, #1
 8000a0a:	7553      	strb	r3, [r2, #21]
  hcan1.Init.status.ReceiveFifoLocked = DISABLE;
 8000a0c:	4a47      	ldr	r2, [pc, #284]	@ (8000b2c <main+0x1e0>)
 8000a0e:	7d53      	ldrb	r3, [r2, #21]
 8000a10:	f36f 1304 	bfc	r3, #4, #1
 8000a14:	7553      	strb	r3, [r2, #21]
  hcan1.Init.status.TimeTriggeredMode = DISABLE;
 8000a16:	4a45      	ldr	r2, [pc, #276]	@ (8000b2c <main+0x1e0>)
 8000a18:	7d53      	ldrb	r3, [r2, #21]
 8000a1a:	f36f 0300 	bfc	r3, #0, #1
 8000a1e:	7553      	strb	r3, [r2, #21]
  hcan1.Init.status.TransmitFifoPriority = DISABLE;
 8000a20:	4a42      	ldr	r2, [pc, #264]	@ (8000b2c <main+0x1e0>)
 8000a22:	7d53      	ldrb	r3, [r2, #21]
 8000a24:	f36f 1345 	bfc	r3, #5, #1
 8000a28:	7553      	strb	r3, [r2, #21]

  if (LL_CAN_Init(&hcan1) == ERROR)
 8000a2a:	4840      	ldr	r0, [pc, #256]	@ (8000b2c <main+0x1e0>)
 8000a2c:	f001 fd3c 	bl	80024a8 <LL_CAN_Init>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b01      	cmp	r3, #1
 8000a34:	d10f      	bne.n	8000a56 <main+0x10a>
  {
    sprintf(msg, "Can initialization fail\n");
 8000a36:	4943      	ldr	r1, [pc, #268]	@ (8000b44 <main+0x1f8>)
 8000a38:	483f      	ldr	r0, [pc, #252]	@ (8000b38 <main+0x1ec>)
 8000a3a:	f002 fc99 	bl	8003370 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000a3e:	483e      	ldr	r0, [pc, #248]	@ (8000b38 <main+0x1ec>)
 8000a40:	f7ff fbc6 	bl	80001d0 <strlen>
 8000a44:	4603      	mov	r3, r0
 8000a46:	b29a      	uxth	r2, r3
 8000a48:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a4c:	493a      	ldr	r1, [pc, #232]	@ (8000b38 <main+0x1ec>)
 8000a4e:	483b      	ldr	r0, [pc, #236]	@ (8000b3c <main+0x1f0>)
 8000a50:	f000 ff12 	bl	8001878 <HAL_UART_Transmit>
 8000a54:	e00e      	b.n	8000a74 <main+0x128>
  }
  else
  {
    sprintf(msg, "CAN initialization successfully\n");
 8000a56:	493c      	ldr	r1, [pc, #240]	@ (8000b48 <main+0x1fc>)
 8000a58:	4837      	ldr	r0, [pc, #220]	@ (8000b38 <main+0x1ec>)
 8000a5a:	f002 fc89 	bl	8003370 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000a5e:	4836      	ldr	r0, [pc, #216]	@ (8000b38 <main+0x1ec>)
 8000a60:	f7ff fbb6 	bl	80001d0 <strlen>
 8000a64:	4603      	mov	r3, r0
 8000a66:	b29a      	uxth	r2, r3
 8000a68:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a6c:	4932      	ldr	r1, [pc, #200]	@ (8000b38 <main+0x1ec>)
 8000a6e:	4833      	ldr	r0, [pc, #204]	@ (8000b3c <main+0x1f0>)
 8000a70:	f000 ff02 	bl	8001878 <HAL_UART_Transmit>
  }

  // Set up config filter
  hfilter1.FilterActivation = _CAN_FILTER_ENABLE;
 8000a74:	4b35      	ldr	r3, [pc, #212]	@ (8000b4c <main+0x200>)
 8000a76:	2201      	movs	r2, #1
 8000a78:	621a      	str	r2, [r3, #32]
  hfilter1.FilterBank = 0;
 8000a7a:	4b34      	ldr	r3, [pc, #208]	@ (8000b4c <main+0x200>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	615a      	str	r2, [r3, #20]
  hfilter1.FilterFIFOAssignment = _CAN_FILTER_FIFO0;
 8000a80:	4b32      	ldr	r3, [pc, #200]	@ (8000b4c <main+0x200>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	611a      	str	r2, [r3, #16]
  hfilter1.FilterIdHigh = 0;
 8000a86:	4b31      	ldr	r3, [pc, #196]	@ (8000b4c <main+0x200>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
  hfilter1.FilterIdLow = 0;
 8000a8c:	4b2f      	ldr	r3, [pc, #188]	@ (8000b4c <main+0x200>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	605a      	str	r2, [r3, #4]
  hfilter1.FilterMaskIdHigh = 0;
 8000a92:	4b2e      	ldr	r3, [pc, #184]	@ (8000b4c <main+0x200>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	609a      	str	r2, [r3, #8]
  hfilter1.FilterMaskIdLow = 0;
 8000a98:	4b2c      	ldr	r3, [pc, #176]	@ (8000b4c <main+0x200>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	60da      	str	r2, [r3, #12]
  hfilter1.FilterMode = _CAN_FILTERMODE_IDMASK;
 8000a9e:	4b2b      	ldr	r3, [pc, #172]	@ (8000b4c <main+0x200>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	619a      	str	r2, [r3, #24]
  hfilter1.FilterScale = _CAN_FILTERSCALE_32BIT;
 8000aa4:	4b29      	ldr	r3, [pc, #164]	@ (8000b4c <main+0x200>)
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	61da      	str	r2, [r3, #28]
  LL_CAN_ConfigFilter(&hcan1, &hfilter1);
 8000aaa:	4928      	ldr	r1, [pc, #160]	@ (8000b4c <main+0x200>)
 8000aac:	481f      	ldr	r0, [pc, #124]	@ (8000b2c <main+0x1e0>)
 8000aae:	f001 fe95 	bl	80027dc <LL_CAN_ConfigFilter>

  // Enable interrupt
  LL_CAN_ActivateInterrupt(&hcan1, _CAN_IT_RX_FIFO0_MSG_PENDING_Pos | _CAN_IT_TX_MAILBOX_EMPTY_Pos);
 8000ab2:	2103      	movs	r1, #3
 8000ab4:	481d      	ldr	r0, [pc, #116]	@ (8000b2c <main+0x1e0>)
 8000ab6:	f002 f9df 	bl	8002e78 <LL_CAN_ActivateInterrupt>

  // Start Can
  if (LL_CAN_Start(&hcan1) == ERROR)
 8000aba:	481c      	ldr	r0, [pc, #112]	@ (8000b2c <main+0x1e0>)
 8000abc:	f001 ff9a 	bl	80029f4 <LL_CAN_Start>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b01      	cmp	r3, #1
 8000ac4:	d10f      	bne.n	8000ae6 <main+0x19a>
  {
    sprintf(msg, "Can start fail\n");
 8000ac6:	4922      	ldr	r1, [pc, #136]	@ (8000b50 <main+0x204>)
 8000ac8:	481b      	ldr	r0, [pc, #108]	@ (8000b38 <main+0x1ec>)
 8000aca:	f002 fc51 	bl	8003370 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000ace:	481a      	ldr	r0, [pc, #104]	@ (8000b38 <main+0x1ec>)
 8000ad0:	f7ff fb7e 	bl	80001d0 <strlen>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	b29a      	uxth	r2, r3
 8000ad8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000adc:	4916      	ldr	r1, [pc, #88]	@ (8000b38 <main+0x1ec>)
 8000ade:	4817      	ldr	r0, [pc, #92]	@ (8000b3c <main+0x1f0>)
 8000ae0:	f000 feca 	bl	8001878 <HAL_UART_Transmit>
 8000ae4:	e00e      	b.n	8000b04 <main+0x1b8>
  }
  else
  {
    sprintf(msg, "CAN start successfully\n");
 8000ae6:	491b      	ldr	r1, [pc, #108]	@ (8000b54 <main+0x208>)
 8000ae8:	4813      	ldr	r0, [pc, #76]	@ (8000b38 <main+0x1ec>)
 8000aea:	f002 fc41 	bl	8003370 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000aee:	4812      	ldr	r0, [pc, #72]	@ (8000b38 <main+0x1ec>)
 8000af0:	f7ff fb6e 	bl	80001d0 <strlen>
 8000af4:	4603      	mov	r3, r0
 8000af6:	b29a      	uxth	r2, r3
 8000af8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000afc:	490e      	ldr	r1, [pc, #56]	@ (8000b38 <main+0x1ec>)
 8000afe:	480f      	ldr	r0, [pc, #60]	@ (8000b3c <main+0x1f0>)
 8000b00:	f000 feba 	bl	8001878 <HAL_UART_Transmit>
  }

  Txheader.StdId = 135;
 8000b04:	4b14      	ldr	r3, [pc, #80]	@ (8000b58 <main+0x20c>)
 8000b06:	2287      	movs	r2, #135	@ 0x87
 8000b08:	601a      	str	r2, [r3, #0]
  Txheader._DLC = 8;
 8000b0a:	4b13      	ldr	r3, [pc, #76]	@ (8000b58 <main+0x20c>)
 8000b0c:	2208      	movs	r2, #8
 8000b0e:	611a      	str	r2, [r3, #16]
  Txheader._RTR = _CAN_RTR_DATA;
 8000b10:	4b11      	ldr	r3, [pc, #68]	@ (8000b58 <main+0x20c>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	60da      	str	r2, [r3, #12]
  Txheader._IDE = _CAN_ID_STD;
 8000b16:	4b10      	ldr	r3, [pc, #64]	@ (8000b58 <main+0x20c>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
  Txheader.TransmitGlobalTime = DISABLE;
 8000b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b58 <main+0x20c>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	751a      	strb	r2, [r3, #20]

  Can_Tx();
 8000b22:	f000 f8d7 	bl	8000cd4 <Can_Tx>
  /* USER CODE END 2 */


  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b26:	bf00      	nop
 8000b28:	e7fd      	b.n	8000b26 <main+0x1da>
 8000b2a:	bf00      	nop
 8000b2c:	200000c8 	.word	0x200000c8
 8000b30:	40020800 	.word	0x40020800
 8000b34:	08003cb8 	.word	0x08003cb8
 8000b38:	20000148 	.word	0x20000148
 8000b3c:	20000080 	.word	0x20000080
 8000b40:	08003cd4 	.word	0x08003cd4
 8000b44:	08003cf8 	.word	0x08003cf8
 8000b48:	08003d14 	.word	0x08003d14
 8000b4c:	200000e4 	.word	0x200000e4
 8000b50:	08003d38 	.word	0x08003d38
 8000b54:	08003d48 	.word	0x08003d48
 8000b58:	2000010c 	.word	0x2000010c

08000b5c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8000b60:	2001      	movs	r0, #1
 8000b62:	f7ff fe73 	bl	800084c <LL_FLASH_SetLatency>
  while (LL_FLASH_GetLatency() != LL_FLASH_LATENCY_1)
 8000b66:	bf00      	nop
 8000b68:	f7ff fe84 	bl	8000874 <LL_FLASH_GetLatency>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	d1fa      	bne.n	8000b68 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000b72:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000b76:	f7ff fe8b 	bl	8000890 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_Enable();
 8000b7a:	f7ff fd83 	bl	8000684 <LL_RCC_HSE_Enable>

  /* Wait till HSE is ready */
  while (LL_RCC_HSE_IsReady() != 1)
 8000b7e:	bf00      	nop
 8000b80:	f7ff fd90 	bl	80006a4 <LL_RCC_HSE_IsReady>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d1fa      	bne.n	8000b80 <SystemClock_Config+0x24>
  {
  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 192, LL_RCC_PLLP_DIV_4);
 8000b8a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b8e:	22c0      	movs	r2, #192	@ 0xc0
 8000b90:	2104      	movs	r1, #4
 8000b92:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8000b96:	f7ff fe1b 	bl	80007d0 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8000b9a:	f7ff fdf5 	bl	8000788 <LL_RCC_PLL_Enable>

  /* Wait till PLL is ready */
  while (LL_RCC_PLL_IsReady() != 1)
 8000b9e:	bf00      	nop
 8000ba0:	f7ff fe02 	bl	80007a8 <LL_RCC_PLL_IsReady>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d1fa      	bne.n	8000ba0 <SystemClock_Config+0x44>
  {
  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8000baa:	bf00      	nop
 8000bac:	f7ff fe84 	bl	80008b8 <LL_PWR_IsActiveFlag_VOS>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d0fa      	beq.n	8000bac <SystemClock_Config+0x50>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 8000bb6:	2080      	movs	r0, #128	@ 0x80
 8000bb8:	f7ff fdaa 	bl	8000710 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8000bbc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000bc0:	f7ff fdba 	bl	8000738 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	f7ff fdcb 	bl	8000760 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000bca:	2002      	movs	r0, #2
 8000bcc:	f7ff fd7e 	bl	80006cc <LL_RCC_SetSysClkSource>

  /* Wait till System clock is ready */
  while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000bd0:	bf00      	nop
 8000bd2:	f7ff fd8f 	bl	80006f4 <LL_RCC_GetSysClkSource>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b08      	cmp	r3, #8
 8000bda:	d1fa      	bne.n	8000bd2 <SystemClock_Config+0x76>
  {
  }
  LL_SetSystemCoreClock(48000000);
 8000bdc:	4806      	ldr	r0, [pc, #24]	@ (8000bf8 <SystemClock_Config+0x9c>)
 8000bde:	f001 fbd3 	bl	8002388 <LL_SetSystemCoreClock>

  /* Update the time base */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000be2:	200f      	movs	r0, #15
 8000be4:	f000 faf2 	bl	80011cc <HAL_InitTick>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000bee:	f000 f98b 	bl	8000f08 <Error_Handler>
  }
}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	02dc6c00 	.word	0x02dc6c00

08000bfc <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c00:	4b11      	ldr	r3, [pc, #68]	@ (8000c48 <MX_USART2_UART_Init+0x4c>)
 8000c02:	4a12      	ldr	r2, [pc, #72]	@ (8000c4c <MX_USART2_UART_Init+0x50>)
 8000c04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c06:	4b10      	ldr	r3, [pc, #64]	@ (8000c48 <MX_USART2_UART_Init+0x4c>)
 8000c08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c48 <MX_USART2_UART_Init+0x4c>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c14:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <MX_USART2_UART_Init+0x4c>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c48 <MX_USART2_UART_Init+0x4c>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c20:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <MX_USART2_UART_Init+0x4c>)
 8000c22:	220c      	movs	r2, #12
 8000c24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c26:	4b08      	ldr	r3, [pc, #32]	@ (8000c48 <MX_USART2_UART_Init+0x4c>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c2c:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <MX_USART2_UART_Init+0x4c>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c32:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <MX_USART2_UART_Init+0x4c>)
 8000c34:	f000 fdd0 	bl	80017d8 <HAL_UART_Init>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c3e:	f000 f963 	bl	8000f08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000080 	.word	0x20000080
 8000c4c:	40004400 	.word	0x40004400

08000c50 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b086      	sub	sp, #24
 8000c54:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c56:	463b      	mov	r3, r7
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	605a      	str	r2, [r3, #4]
 8000c5e:	609a      	str	r2, [r3, #8]
 8000c60:	60da      	str	r2, [r3, #12]
 8000c62:	611a      	str	r2, [r3, #16]
 8000c64:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8000c66:	2080      	movs	r0, #128	@ 0x80
 8000c68:	f7ff fdd8 	bl	800081c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000c6c:	2001      	movs	r0, #1
 8000c6e:	f7ff fdd5 	bl	800081c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000c72:	2004      	movs	r0, #4
 8000c74:	f7ff fdd2 	bl	800081c <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(Anti_WDG_GPIO_Port, Anti_WDG_Pin);
 8000c78:	2102      	movs	r1, #2
 8000c7a:	4814      	ldr	r0, [pc, #80]	@ (8000ccc <MX_GPIO_Init+0x7c>)
 8000c7c:	f7ff fe3e 	bl	80008fc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_GPIO_Port, LED_Pin);
 8000c80:	2120      	movs	r1, #32
 8000c82:	4813      	ldr	r0, [pc, #76]	@ (8000cd0 <MX_GPIO_Init+0x80>)
 8000c84:	f7ff fe3a 	bl	80008fc <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = Anti_WDG_Pin;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c90:	2300      	movs	r3, #0
 8000c92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c94:	2300      	movs	r3, #0
 8000c96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(Anti_WDG_GPIO_Port, &GPIO_InitStruct);
 8000c9c:	463b      	mov	r3, r7
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	480a      	ldr	r0, [pc, #40]	@ (8000ccc <MX_GPIO_Init+0x7c>)
 8000ca2:	f001 faf0 	bl	8002286 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_Pin;
 8000ca6:	2320      	movs	r3, #32
 8000ca8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000caa:	2301      	movs	r3, #1
 8000cac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000cba:	463b      	mov	r3, r7
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4804      	ldr	r0, [pc, #16]	@ (8000cd0 <MX_GPIO_Init+0x80>)
 8000cc0:	f001 fae1 	bl	8002286 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cc4:	bf00      	nop
 8000cc6:	3718      	adds	r7, #24
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40020000 	.word	0x40020000
 8000cd0:	40020800 	.word	0x40020800

08000cd4 <Can_Tx>:
      HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
    }
  }
}
void Can_Tx()
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  if (LL_CAN_AddTxMessage(&hcan1, data, &Txheader, &TxMailBox) == SUCCESS)
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <Can_Tx+0x38>)
 8000cda:	4a0d      	ldr	r2, [pc, #52]	@ (8000d10 <Can_Tx+0x3c>)
 8000cdc:	490d      	ldr	r1, [pc, #52]	@ (8000d14 <Can_Tx+0x40>)
 8000cde:	480e      	ldr	r0, [pc, #56]	@ (8000d18 <Can_Tx+0x44>)
 8000ce0:	f001 fed2 	bl	8002a88 <LL_CAN_AddTxMessage>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d10e      	bne.n	8000d08 <Can_Tx+0x34>
  {
//              if (LL_CAN_IsTxMessagePending(&hcan1, &TxMailBox) == SUCCESS)
//              {
//                LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_5);
//              }
    sprintf(msg, "Transmit Successfully\n");
 8000cea:	490c      	ldr	r1, [pc, #48]	@ (8000d1c <Can_Tx+0x48>)
 8000cec:	480c      	ldr	r0, [pc, #48]	@ (8000d20 <Can_Tx+0x4c>)
 8000cee:	f002 fb3f 	bl	8003370 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000cf2:	480b      	ldr	r0, [pc, #44]	@ (8000d20 <Can_Tx+0x4c>)
 8000cf4:	f7ff fa6c 	bl	80001d0 <strlen>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	b29a      	uxth	r2, r3
 8000cfc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d00:	4907      	ldr	r1, [pc, #28]	@ (8000d20 <Can_Tx+0x4c>)
 8000d02:	4808      	ldr	r0, [pc, #32]	@ (8000d24 <Can_Tx+0x50>)
 8000d04:	f000 fdb8 	bl	8001878 <HAL_UART_Transmit>
  }
}
 8000d08:	bf00      	nop
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20000190 	.word	0x20000190
 8000d10:	2000010c 	.word	0x2000010c
 8000d14:	20000000 	.word	0x20000000
 8000d18:	200000c8 	.word	0x200000c8
 8000d1c:	08003d70 	.word	0x08003d70
 8000d20:	20000148 	.word	0x20000148
 8000d24:	20000080 	.word	0x20000080

08000d28 <LL_CAN_TxMailbox0CompleteCallback>:

void LL_CAN_TxMailbox0CompleteCallback(LL_CAN_Handler_t *hcan)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  sprintf(msg, "Transmit Successfully M0\n");
 8000d30:	4909      	ldr	r1, [pc, #36]	@ (8000d58 <LL_CAN_TxMailbox0CompleteCallback+0x30>)
 8000d32:	480a      	ldr	r0, [pc, #40]	@ (8000d5c <LL_CAN_TxMailbox0CompleteCallback+0x34>)
 8000d34:	f002 fb1c 	bl	8003370 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000d38:	4808      	ldr	r0, [pc, #32]	@ (8000d5c <LL_CAN_TxMailbox0CompleteCallback+0x34>)
 8000d3a:	f7ff fa49 	bl	80001d0 <strlen>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	b29a      	uxth	r2, r3
 8000d42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d46:	4905      	ldr	r1, [pc, #20]	@ (8000d5c <LL_CAN_TxMailbox0CompleteCallback+0x34>)
 8000d48:	4805      	ldr	r0, [pc, #20]	@ (8000d60 <LL_CAN_TxMailbox0CompleteCallback+0x38>)
 8000d4a:	f000 fd95 	bl	8001878 <HAL_UART_Transmit>
}
 8000d4e:	bf00      	nop
 8000d50:	3708      	adds	r7, #8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	08003d88 	.word	0x08003d88
 8000d5c:	20000148 	.word	0x20000148
 8000d60:	20000080 	.word	0x20000080

08000d64 <LL_CAN_TxMailbox1CompleteCallback>:
void LL_CAN_TxMailbox1CompleteCallback(LL_CAN_Handler_t *hcan)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  sprintf(msg, "Transmit Successfully M1\n");
 8000d6c:	4909      	ldr	r1, [pc, #36]	@ (8000d94 <LL_CAN_TxMailbox1CompleteCallback+0x30>)
 8000d6e:	480a      	ldr	r0, [pc, #40]	@ (8000d98 <LL_CAN_TxMailbox1CompleteCallback+0x34>)
 8000d70:	f002 fafe 	bl	8003370 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000d74:	4808      	ldr	r0, [pc, #32]	@ (8000d98 <LL_CAN_TxMailbox1CompleteCallback+0x34>)
 8000d76:	f7ff fa2b 	bl	80001d0 <strlen>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	b29a      	uxth	r2, r3
 8000d7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d82:	4905      	ldr	r1, [pc, #20]	@ (8000d98 <LL_CAN_TxMailbox1CompleteCallback+0x34>)
 8000d84:	4805      	ldr	r0, [pc, #20]	@ (8000d9c <LL_CAN_TxMailbox1CompleteCallback+0x38>)
 8000d86:	f000 fd77 	bl	8001878 <HAL_UART_Transmit>
}
 8000d8a:	bf00      	nop
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	08003da4 	.word	0x08003da4
 8000d98:	20000148 	.word	0x20000148
 8000d9c:	20000080 	.word	0x20000080

08000da0 <LL_CAN_TxMailbox2CompleteCallback>:
void LL_CAN_TxMailbox2CompleteCallback(LL_CAN_Handler_t *hcan)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  sprintf(msg, "Transmit Successfully M2\n");
 8000da8:	4909      	ldr	r1, [pc, #36]	@ (8000dd0 <LL_CAN_TxMailbox2CompleteCallback+0x30>)
 8000daa:	480a      	ldr	r0, [pc, #40]	@ (8000dd4 <LL_CAN_TxMailbox2CompleteCallback+0x34>)
 8000dac:	f002 fae0 	bl	8003370 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000db0:	4808      	ldr	r0, [pc, #32]	@ (8000dd4 <LL_CAN_TxMailbox2CompleteCallback+0x34>)
 8000db2:	f7ff fa0d 	bl	80001d0 <strlen>
 8000db6:	4603      	mov	r3, r0
 8000db8:	b29a      	uxth	r2, r3
 8000dba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dbe:	4905      	ldr	r1, [pc, #20]	@ (8000dd4 <LL_CAN_TxMailbox2CompleteCallback+0x34>)
 8000dc0:	4805      	ldr	r0, [pc, #20]	@ (8000dd8 <LL_CAN_TxMailbox2CompleteCallback+0x38>)
 8000dc2:	f000 fd59 	bl	8001878 <HAL_UART_Transmit>
}
 8000dc6:	bf00      	nop
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	08003dc0 	.word	0x08003dc0
 8000dd4:	20000148 	.word	0x20000148
 8000dd8:	20000080 	.word	0x20000080

08000ddc <LL_CAN_RxFifo0MsgPendingCallback>:
void LL_CAN_RxFifo0MsgPendingCallback(LL_CAN_Handler_t *hcan)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  if (LL_CAN_GetRxMessage(&hcan1, &Rxheader, rxdata, _CAN_RX_FIFO0) == ERROR)
 8000de4:	2300      	movs	r3, #0
 8000de6:	4a2e      	ldr	r2, [pc, #184]	@ (8000ea0 <LL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 8000de8:	492e      	ldr	r1, [pc, #184]	@ (8000ea4 <LL_CAN_RxFifo0MsgPendingCallback+0xc8>)
 8000dea:	482f      	ldr	r0, [pc, #188]	@ (8000ea8 <LL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 8000dec:	f001 ff22 	bl	8002c34 <LL_CAN_GetRxMessage>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d10f      	bne.n	8000e16 <LL_CAN_RxFifo0MsgPendingCallback+0x3a>
  {
    sprintf(msg, "Receive Fail\n");
 8000df6:	492d      	ldr	r1, [pc, #180]	@ (8000eac <LL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 8000df8:	482d      	ldr	r0, [pc, #180]	@ (8000eb0 <LL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000dfa:	f002 fab9 	bl	8003370 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000dfe:	482c      	ldr	r0, [pc, #176]	@ (8000eb0 <LL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000e00:	f7ff f9e6 	bl	80001d0 <strlen>
 8000e04:	4603      	mov	r3, r0
 8000e06:	b29a      	uxth	r2, r3
 8000e08:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e0c:	4928      	ldr	r1, [pc, #160]	@ (8000eb0 <LL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000e0e:	4829      	ldr	r0, [pc, #164]	@ (8000eb4 <LL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 8000e10:	f000 fd32 	bl	8001878 <HAL_UART_Transmit>
    }
    sprintf(msg, "Receive Successfully\n");
    HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
    LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_5);
  }
}
 8000e14:	e040      	b.n	8000e98 <LL_CAN_RxFifo0MsgPendingCallback+0xbc>
	  if (LL_CAN_AddTxMessage(&hcan1, rxdata, &Txheader, &TxMailBox) == ERROR)
 8000e16:	4b28      	ldr	r3, [pc, #160]	@ (8000eb8 <LL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8000e18:	4a28      	ldr	r2, [pc, #160]	@ (8000ebc <LL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8000e1a:	4921      	ldr	r1, [pc, #132]	@ (8000ea0 <LL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 8000e1c:	4822      	ldr	r0, [pc, #136]	@ (8000ea8 <LL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 8000e1e:	f001 fe33 	bl	8002a88 <LL_CAN_AddTxMessage>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d10e      	bne.n	8000e46 <LL_CAN_RxFifo0MsgPendingCallback+0x6a>
	    sprintf(msg, "Receive and Transmit Successfully\n");
 8000e28:	4925      	ldr	r1, [pc, #148]	@ (8000ec0 <LL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 8000e2a:	4821      	ldr	r0, [pc, #132]	@ (8000eb0 <LL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000e2c:	f002 faa0 	bl	8003370 <siprintf>
	    HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000e30:	481f      	ldr	r0, [pc, #124]	@ (8000eb0 <LL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000e32:	f7ff f9cd 	bl	80001d0 <strlen>
 8000e36:	4603      	mov	r3, r0
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e3e:	491c      	ldr	r1, [pc, #112]	@ (8000eb0 <LL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000e40:	481c      	ldr	r0, [pc, #112]	@ (8000eb4 <LL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 8000e42:	f000 fd19 	bl	8001878 <HAL_UART_Transmit>
    for (int i = 0; i < Rxheader._DLC; i++)
 8000e46:	2300      	movs	r3, #0
 8000e48:	60fb      	str	r3, [r7, #12]
 8000e4a:	e00d      	b.n	8000e68 <LL_CAN_RxFifo0MsgPendingCallback+0x8c>
    	HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000e4c:	4818      	ldr	r0, [pc, #96]	@ (8000eb0 <LL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000e4e:	f7ff f9bf 	bl	80001d0 <strlen>
 8000e52:	4603      	mov	r3, r0
 8000e54:	b29a      	uxth	r2, r3
 8000e56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e5a:	4915      	ldr	r1, [pc, #84]	@ (8000eb0 <LL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000e5c:	4815      	ldr	r0, [pc, #84]	@ (8000eb4 <LL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 8000e5e:	f000 fd0b 	bl	8001878 <HAL_UART_Transmit>
    for (int i = 0; i < Rxheader._DLC; i++)
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	3301      	adds	r3, #1
 8000e66:	60fb      	str	r3, [r7, #12]
 8000e68:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea4 <LL_CAN_RxFifo0MsgPendingCallback+0xc8>)
 8000e6a:	691a      	ldr	r2, [r3, #16]
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d8ec      	bhi.n	8000e4c <LL_CAN_RxFifo0MsgPendingCallback+0x70>
    sprintf(msg, "Receive Successfully\n");
 8000e72:	4914      	ldr	r1, [pc, #80]	@ (8000ec4 <LL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 8000e74:	480e      	ldr	r0, [pc, #56]	@ (8000eb0 <LL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000e76:	f002 fa7b 	bl	8003370 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000e7a:	480d      	ldr	r0, [pc, #52]	@ (8000eb0 <LL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000e7c:	f7ff f9a8 	bl	80001d0 <strlen>
 8000e80:	4603      	mov	r3, r0
 8000e82:	b29a      	uxth	r2, r3
 8000e84:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e88:	4909      	ldr	r1, [pc, #36]	@ (8000eb0 <LL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000e8a:	480a      	ldr	r0, [pc, #40]	@ (8000eb4 <LL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 8000e8c:	f000 fcf4 	bl	8001878 <HAL_UART_Transmit>
    LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_5);
 8000e90:	2120      	movs	r1, #32
 8000e92:	480d      	ldr	r0, [pc, #52]	@ (8000ec8 <LL_CAN_RxFifo0MsgPendingCallback+0xec>)
 8000e94:	f7ff fd41 	bl	800091a <LL_GPIO_TogglePin>
}
 8000e98:	bf00      	nop
 8000e9a:	3710      	adds	r7, #16
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000140 	.word	0x20000140
 8000ea4:	20000124 	.word	0x20000124
 8000ea8:	200000c8 	.word	0x200000c8
 8000eac:	08003d60 	.word	0x08003d60
 8000eb0:	20000148 	.word	0x20000148
 8000eb4:	20000080 	.word	0x20000080
 8000eb8:	20000190 	.word	0x20000190
 8000ebc:	2000010c 	.word	0x2000010c
 8000ec0:	08003ddc 	.word	0x08003ddc
 8000ec4:	08003e00 	.word	0x08003e00
 8000ec8:	40020800 	.word	0x40020800

08000ecc <LL_CAN_ErrorCallback>:
void LL_CAN_ErrorCallback(LL_CAN_Handler_t *hcan)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
	sprintf(msg, "CAN error\n");
 8000ed4:	4909      	ldr	r1, [pc, #36]	@ (8000efc <LL_CAN_ErrorCallback+0x30>)
 8000ed6:	480a      	ldr	r0, [pc, #40]	@ (8000f00 <LL_CAN_ErrorCallback+0x34>)
 8000ed8:	f002 fa4a 	bl	8003370 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 1000);
 8000edc:	4808      	ldr	r0, [pc, #32]	@ (8000f00 <LL_CAN_ErrorCallback+0x34>)
 8000ede:	f7ff f977 	bl	80001d0 <strlen>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	b29a      	uxth	r2, r3
 8000ee6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eea:	4905      	ldr	r1, [pc, #20]	@ (8000f00 <LL_CAN_ErrorCallback+0x34>)
 8000eec:	4805      	ldr	r0, [pc, #20]	@ (8000f04 <LL_CAN_ErrorCallback+0x38>)
 8000eee:	f000 fcc3 	bl	8001878 <HAL_UART_Transmit>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	08003e18 	.word	0x08003e18
 8000f00:	20000148 	.word	0x20000148
 8000f04:	20000080 	.word	0x20000080

08000f08 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f0c:	b672      	cpsid	i
}
 8000f0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f10:	bf00      	nop
 8000f12:	e7fd      	b.n	8000f10 <Error_Handler+0x8>

08000f14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	607b      	str	r3, [r7, #4]
 8000f1e:	4b10      	ldr	r3, [pc, #64]	@ (8000f60 <HAL_MspInit+0x4c>)
 8000f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f22:	4a0f      	ldr	r2, [pc, #60]	@ (8000f60 <HAL_MspInit+0x4c>)
 8000f24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f28:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f60 <HAL_MspInit+0x4c>)
 8000f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f36:	2300      	movs	r3, #0
 8000f38:	603b      	str	r3, [r7, #0]
 8000f3a:	4b09      	ldr	r3, [pc, #36]	@ (8000f60 <HAL_MspInit+0x4c>)
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f3e:	4a08      	ldr	r2, [pc, #32]	@ (8000f60 <HAL_MspInit+0x4c>)
 8000f40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f44:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f46:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <HAL_MspInit+0x4c>)
 8000f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f4e:	603b      	str	r3, [r7, #0]
 8000f50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	40023800 	.word	0x40023800

08000f64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b08a      	sub	sp, #40	@ 0x28
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f6c:	f107 0314 	add.w	r3, r7, #20
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	60da      	str	r2, [r3, #12]
 8000f7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a19      	ldr	r2, [pc, #100]	@ (8000fe8 <HAL_UART_MspInit+0x84>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d12b      	bne.n	8000fde <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	613b      	str	r3, [r7, #16]
 8000f8a:	4b18      	ldr	r3, [pc, #96]	@ (8000fec <HAL_UART_MspInit+0x88>)
 8000f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f8e:	4a17      	ldr	r2, [pc, #92]	@ (8000fec <HAL_UART_MspInit+0x88>)
 8000f90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f96:	4b15      	ldr	r3, [pc, #84]	@ (8000fec <HAL_UART_MspInit+0x88>)
 8000f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f9e:	613b      	str	r3, [r7, #16]
 8000fa0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <HAL_UART_MspInit+0x88>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000faa:	4a10      	ldr	r2, [pc, #64]	@ (8000fec <HAL_UART_MspInit+0x88>)
 8000fac:	f043 0301 	orr.w	r3, r3, #1
 8000fb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000fec <HAL_UART_MspInit+0x88>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	60fb      	str	r3, [r7, #12]
 8000fbc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000fbe:	230c      	movs	r3, #12
 8000fc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fce:	2307      	movs	r3, #7
 8000fd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd2:	f107 0314 	add.w	r3, r7, #20
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4805      	ldr	r0, [pc, #20]	@ (8000ff0 <HAL_UART_MspInit+0x8c>)
 8000fda:	f000 fa2d 	bl	8001438 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fde:	bf00      	nop
 8000fe0:	3728      	adds	r7, #40	@ 0x28
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	40004400 	.word	0x40004400
 8000fec:	40023800 	.word	0x40023800
 8000ff0:	40020000 	.word	0x40020000

08000ff4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <NMI_Handler+0x4>

08000ffc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <HardFault_Handler+0x4>

08001004 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <MemManage_Handler+0x4>

0800100c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <BusFault_Handler+0x4>

08001014 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <UsageFault_Handler+0x4>

0800101c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr

0800102a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800102a:	b480      	push	{r7}
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800102e:	bf00      	nop
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800103c:	bf00      	nop
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr

08001046 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800104a:	f000 f8ef 	bl	800122c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
	...

08001054 <CAN1_TX_IRQHandler>:
/* USER CODE BEGIN 1 */
/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  LL_CAN_IRQHandler(&hcan1);
 8001058:	4802      	ldr	r0, [pc, #8]	@ (8001064 <CAN1_TX_IRQHandler+0x10>)
 800105a:	f001 ff81 	bl	8002f60 <LL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	200000c8 	.word	0x200000c8

08001068 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  LL_CAN_IRQHandler(&hcan1);
 800106c:	4802      	ldr	r0, [pc, #8]	@ (8001078 <CAN1_RX0_IRQHandler+0x10>)
 800106e:	f001 ff77 	bl	8002f60 <LL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	200000c8 	.word	0x200000c8

0800107c <CAN1_RX1_IRQHandler>:
void CAN1_RX1_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */
//
  /* USER CODE END CAN1_RX1_IRQn 0 */
  LL_CAN_IRQHandler(&hcan1);
 8001080:	4802      	ldr	r0, [pc, #8]	@ (800108c <CAN1_RX1_IRQHandler+0x10>)
 8001082:	f001 ff6d 	bl	8002f60 <LL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */
//
  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	200000c8 	.word	0x200000c8

08001090 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */
//
  /* USER CODE END CAN1_SCE_IRQn 0 */
  LL_CAN_IRQHandler(&hcan1);
 8001094:	4802      	ldr	r0, [pc, #8]	@ (80010a0 <CAN1_SCE_IRQHandler+0x10>)
 8001096:	f001 ff63 	bl	8002f60 <LL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */
//
  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	200000c8 	.word	0x200000c8

080010a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010ac:	4a14      	ldr	r2, [pc, #80]	@ (8001100 <_sbrk+0x5c>)
 80010ae:	4b15      	ldr	r3, [pc, #84]	@ (8001104 <_sbrk+0x60>)
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010b8:	4b13      	ldr	r3, [pc, #76]	@ (8001108 <_sbrk+0x64>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d102      	bne.n	80010c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010c0:	4b11      	ldr	r3, [pc, #68]	@ (8001108 <_sbrk+0x64>)
 80010c2:	4a12      	ldr	r2, [pc, #72]	@ (800110c <_sbrk+0x68>)
 80010c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010c6:	4b10      	ldr	r3, [pc, #64]	@ (8001108 <_sbrk+0x64>)
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4413      	add	r3, r2
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d207      	bcs.n	80010e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010d4:	f002 f96c 	bl	80033b0 <__errno>
 80010d8:	4603      	mov	r3, r0
 80010da:	220c      	movs	r2, #12
 80010dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010de:	f04f 33ff 	mov.w	r3, #4294967295
 80010e2:	e009      	b.n	80010f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010e4:	4b08      	ldr	r3, [pc, #32]	@ (8001108 <_sbrk+0x64>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ea:	4b07      	ldr	r3, [pc, #28]	@ (8001108 <_sbrk+0x64>)
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4413      	add	r3, r2
 80010f2:	4a05      	ldr	r2, [pc, #20]	@ (8001108 <_sbrk+0x64>)
 80010f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010f6:	68fb      	ldr	r3, [r7, #12]
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3718      	adds	r7, #24
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	20020000 	.word	0x20020000
 8001104:	00000400 	.word	0x00000400
 8001108:	20000194 	.word	0x20000194
 800110c:	200002e8 	.word	0x200002e8

08001110 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001114:	4b06      	ldr	r3, [pc, #24]	@ (8001130 <SystemInit+0x20>)
 8001116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800111a:	4a05      	ldr	r2, [pc, #20]	@ (8001130 <SystemInit+0x20>)
 800111c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001120:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001124:	bf00      	nop
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	e000ed00 	.word	0xe000ed00

08001134 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001134:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800116c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001138:	f7ff ffea 	bl	8001110 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800113c:	480c      	ldr	r0, [pc, #48]	@ (8001170 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800113e:	490d      	ldr	r1, [pc, #52]	@ (8001174 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001140:	4a0d      	ldr	r2, [pc, #52]	@ (8001178 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001142:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001144:	e002      	b.n	800114c <LoopCopyDataInit>

08001146 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001146:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001148:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800114a:	3304      	adds	r3, #4

0800114c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800114c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800114e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001150:	d3f9      	bcc.n	8001146 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001152:	4a0a      	ldr	r2, [pc, #40]	@ (800117c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001154:	4c0a      	ldr	r4, [pc, #40]	@ (8001180 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001156:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001158:	e001      	b.n	800115e <LoopFillZerobss>

0800115a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800115a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800115c:	3204      	adds	r2, #4

0800115e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800115e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001160:	d3fb      	bcc.n	800115a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001162:	f002 f92b 	bl	80033bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001166:	f7ff fbf1 	bl	800094c <main>
  bx  lr    
 800116a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800116c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001170:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001174:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001178:	08003e70 	.word	0x08003e70
  ldr r2, =_sbss
 800117c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001180:	200002e8 	.word	0x200002e8

08001184 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001184:	e7fe      	b.n	8001184 <ADC_IRQHandler>
	...

08001188 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800118c:	4b0e      	ldr	r3, [pc, #56]	@ (80011c8 <HAL_Init+0x40>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a0d      	ldr	r2, [pc, #52]	@ (80011c8 <HAL_Init+0x40>)
 8001192:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001196:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001198:	4b0b      	ldr	r3, [pc, #44]	@ (80011c8 <HAL_Init+0x40>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a0a      	ldr	r2, [pc, #40]	@ (80011c8 <HAL_Init+0x40>)
 800119e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011a4:	4b08      	ldr	r3, [pc, #32]	@ (80011c8 <HAL_Init+0x40>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a07      	ldr	r2, [pc, #28]	@ (80011c8 <HAL_Init+0x40>)
 80011aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011b0:	2003      	movs	r0, #3
 80011b2:	f000 f90d 	bl	80013d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011b6:	200f      	movs	r0, #15
 80011b8:	f000 f808 	bl	80011cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011bc:	f7ff feaa 	bl	8000f14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40023c00 	.word	0x40023c00

080011cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011d4:	4b12      	ldr	r3, [pc, #72]	@ (8001220 <HAL_InitTick+0x54>)
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	4b12      	ldr	r3, [pc, #72]	@ (8001224 <HAL_InitTick+0x58>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	4619      	mov	r1, r3
 80011de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80011e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ea:	4618      	mov	r0, r3
 80011ec:	f000 f917 	bl	800141e <HAL_SYSTICK_Config>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e00e      	b.n	8001218 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2b0f      	cmp	r3, #15
 80011fe:	d80a      	bhi.n	8001216 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001200:	2200      	movs	r2, #0
 8001202:	6879      	ldr	r1, [r7, #4]
 8001204:	f04f 30ff 	mov.w	r0, #4294967295
 8001208:	f000 f8ed 	bl	80013e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800120c:	4a06      	ldr	r2, [pc, #24]	@ (8001228 <HAL_InitTick+0x5c>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001212:	2300      	movs	r3, #0
 8001214:	e000      	b.n	8001218 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
}
 8001218:	4618      	mov	r0, r3
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20000008 	.word	0x20000008
 8001224:	20000010 	.word	0x20000010
 8001228:	2000000c 	.word	0x2000000c

0800122c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001230:	4b06      	ldr	r3, [pc, #24]	@ (800124c <HAL_IncTick+0x20>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	461a      	mov	r2, r3
 8001236:	4b06      	ldr	r3, [pc, #24]	@ (8001250 <HAL_IncTick+0x24>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4413      	add	r3, r2
 800123c:	4a04      	ldr	r2, [pc, #16]	@ (8001250 <HAL_IncTick+0x24>)
 800123e:	6013      	str	r3, [r2, #0]
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	20000010 	.word	0x20000010
 8001250:	20000198 	.word	0x20000198

08001254 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  return uwTick;
 8001258:	4b03      	ldr	r3, [pc, #12]	@ (8001268 <HAL_GetTick+0x14>)
 800125a:	681b      	ldr	r3, [r3, #0]
}
 800125c:	4618      	mov	r0, r3
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	20000198 	.word	0x20000198

0800126c <__NVIC_SetPriorityGrouping>:
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800127c:	4b0c      	ldr	r3, [pc, #48]	@ (80012b0 <__NVIC_SetPriorityGrouping+0x44>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001282:	68ba      	ldr	r2, [r7, #8]
 8001284:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001288:	4013      	ands	r3, r2
 800128a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001294:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001298:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800129c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800129e:	4a04      	ldr	r2, [pc, #16]	@ (80012b0 <__NVIC_SetPriorityGrouping+0x44>)
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	60d3      	str	r3, [r2, #12]
}
 80012a4:	bf00      	nop
 80012a6:	3714      	adds	r7, #20
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr
 80012b0:	e000ed00 	.word	0xe000ed00

080012b4 <__NVIC_GetPriorityGrouping>:
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012b8:	4b04      	ldr	r3, [pc, #16]	@ (80012cc <__NVIC_GetPriorityGrouping+0x18>)
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	0a1b      	lsrs	r3, r3, #8
 80012be:	f003 0307 	and.w	r3, r3, #7
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr
 80012cc:	e000ed00 	.word	0xe000ed00

080012d0 <__NVIC_SetPriority>:
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	6039      	str	r1, [r7, #0]
 80012da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	db0a      	blt.n	80012fa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	490c      	ldr	r1, [pc, #48]	@ (800131c <__NVIC_SetPriority+0x4c>)
 80012ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ee:	0112      	lsls	r2, r2, #4
 80012f0:	b2d2      	uxtb	r2, r2
 80012f2:	440b      	add	r3, r1
 80012f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80012f8:	e00a      	b.n	8001310 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	b2da      	uxtb	r2, r3
 80012fe:	4908      	ldr	r1, [pc, #32]	@ (8001320 <__NVIC_SetPriority+0x50>)
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	f003 030f 	and.w	r3, r3, #15
 8001306:	3b04      	subs	r3, #4
 8001308:	0112      	lsls	r2, r2, #4
 800130a:	b2d2      	uxtb	r2, r2
 800130c:	440b      	add	r3, r1
 800130e:	761a      	strb	r2, [r3, #24]
}
 8001310:	bf00      	nop
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr
 800131c:	e000e100 	.word	0xe000e100
 8001320:	e000ed00 	.word	0xe000ed00

08001324 <NVIC_EncodePriority>:
{
 8001324:	b480      	push	{r7}
 8001326:	b089      	sub	sp, #36	@ 0x24
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f003 0307 	and.w	r3, r3, #7
 8001336:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	f1c3 0307 	rsb	r3, r3, #7
 800133e:	2b04      	cmp	r3, #4
 8001340:	bf28      	it	cs
 8001342:	2304      	movcs	r3, #4
 8001344:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	3304      	adds	r3, #4
 800134a:	2b06      	cmp	r3, #6
 800134c:	d902      	bls.n	8001354 <NVIC_EncodePriority+0x30>
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	3b03      	subs	r3, #3
 8001352:	e000      	b.n	8001356 <NVIC_EncodePriority+0x32>
 8001354:	2300      	movs	r3, #0
 8001356:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001358:	f04f 32ff 	mov.w	r2, #4294967295
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	fa02 f303 	lsl.w	r3, r2, r3
 8001362:	43da      	mvns	r2, r3
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	401a      	ands	r2, r3
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800136c:	f04f 31ff 	mov.w	r1, #4294967295
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	fa01 f303 	lsl.w	r3, r1, r3
 8001376:	43d9      	mvns	r1, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800137c:	4313      	orrs	r3, r2
}
 800137e:	4618      	mov	r0, r3
 8001380:	3724      	adds	r7, #36	@ 0x24
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
	...

0800138c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	3b01      	subs	r3, #1
 8001398:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800139c:	d301      	bcc.n	80013a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800139e:	2301      	movs	r3, #1
 80013a0:	e00f      	b.n	80013c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013a2:	4a0a      	ldr	r2, [pc, #40]	@ (80013cc <SysTick_Config+0x40>)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3b01      	subs	r3, #1
 80013a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013aa:	210f      	movs	r1, #15
 80013ac:	f04f 30ff 	mov.w	r0, #4294967295
 80013b0:	f7ff ff8e 	bl	80012d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013b4:	4b05      	ldr	r3, [pc, #20]	@ (80013cc <SysTick_Config+0x40>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ba:	4b04      	ldr	r3, [pc, #16]	@ (80013cc <SysTick_Config+0x40>)
 80013bc:	2207      	movs	r2, #7
 80013be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013c0:	2300      	movs	r3, #0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	e000e010 	.word	0xe000e010

080013d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff ff47 	bl	800126c <__NVIC_SetPriorityGrouping>
}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b086      	sub	sp, #24
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	4603      	mov	r3, r0
 80013ee:	60b9      	str	r1, [r7, #8]
 80013f0:	607a      	str	r2, [r7, #4]
 80013f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013f4:	2300      	movs	r3, #0
 80013f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013f8:	f7ff ff5c 	bl	80012b4 <__NVIC_GetPriorityGrouping>
 80013fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	68b9      	ldr	r1, [r7, #8]
 8001402:	6978      	ldr	r0, [r7, #20]
 8001404:	f7ff ff8e 	bl	8001324 <NVIC_EncodePriority>
 8001408:	4602      	mov	r2, r0
 800140a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800140e:	4611      	mov	r1, r2
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff ff5d 	bl	80012d0 <__NVIC_SetPriority>
}
 8001416:	bf00      	nop
 8001418:	3718      	adds	r7, #24
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b082      	sub	sp, #8
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7ff ffb0 	bl	800138c <SysTick_Config>
 800142c:	4603      	mov	r3, r0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
	...

08001438 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001438:	b480      	push	{r7}
 800143a:	b089      	sub	sp, #36	@ 0x24
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001442:	2300      	movs	r3, #0
 8001444:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001446:	2300      	movs	r3, #0
 8001448:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800144a:	2300      	movs	r3, #0
 800144c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800144e:	2300      	movs	r3, #0
 8001450:	61fb      	str	r3, [r7, #28]
 8001452:	e16b      	b.n	800172c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001454:	2201      	movs	r2, #1
 8001456:	69fb      	ldr	r3, [r7, #28]
 8001458:	fa02 f303 	lsl.w	r3, r2, r3
 800145c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	697a      	ldr	r2, [r7, #20]
 8001464:	4013      	ands	r3, r2
 8001466:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	429a      	cmp	r2, r3
 800146e:	f040 815a 	bne.w	8001726 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f003 0303 	and.w	r3, r3, #3
 800147a:	2b01      	cmp	r3, #1
 800147c:	d005      	beq.n	800148a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001486:	2b02      	cmp	r3, #2
 8001488:	d130      	bne.n	80014ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	2203      	movs	r2, #3
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	43db      	mvns	r3, r3
 800149c:	69ba      	ldr	r2, [r7, #24]
 800149e:	4013      	ands	r3, r2
 80014a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	68da      	ldr	r2, [r3, #12]
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	fa02 f303 	lsl.w	r3, r2, r3
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	69ba      	ldr	r2, [r7, #24]
 80014b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014c0:	2201      	movs	r2, #1
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	fa02 f303 	lsl.w	r3, r2, r3
 80014c8:	43db      	mvns	r3, r3
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	4013      	ands	r3, r2
 80014ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	091b      	lsrs	r3, r3, #4
 80014d6:	f003 0201 	and.w	r2, r3, #1
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	fa02 f303 	lsl.w	r3, r2, r3
 80014e0:	69ba      	ldr	r2, [r7, #24]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f003 0303 	and.w	r3, r3, #3
 80014f4:	2b03      	cmp	r3, #3
 80014f6:	d017      	beq.n	8001528 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	2203      	movs	r2, #3
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	43db      	mvns	r3, r3
 800150a:	69ba      	ldr	r2, [r7, #24]
 800150c:	4013      	ands	r3, r2
 800150e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	689a      	ldr	r2, [r3, #8]
 8001514:	69fb      	ldr	r3, [r7, #28]
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	fa02 f303 	lsl.w	r3, r2, r3
 800151c:	69ba      	ldr	r2, [r7, #24]
 800151e:	4313      	orrs	r3, r2
 8001520:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f003 0303 	and.w	r3, r3, #3
 8001530:	2b02      	cmp	r3, #2
 8001532:	d123      	bne.n	800157c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	08da      	lsrs	r2, r3, #3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	3208      	adds	r2, #8
 800153c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001540:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	f003 0307 	and.w	r3, r3, #7
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	220f      	movs	r2, #15
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	43db      	mvns	r3, r3
 8001552:	69ba      	ldr	r2, [r7, #24]
 8001554:	4013      	ands	r3, r2
 8001556:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	691a      	ldr	r2, [r3, #16]
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	f003 0307 	and.w	r3, r3, #7
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	fa02 f303 	lsl.w	r3, r2, r3
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	4313      	orrs	r3, r2
 800156c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	08da      	lsrs	r2, r3, #3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	3208      	adds	r2, #8
 8001576:	69b9      	ldr	r1, [r7, #24]
 8001578:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	2203      	movs	r2, #3
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	43db      	mvns	r3, r3
 800158e:	69ba      	ldr	r2, [r7, #24]
 8001590:	4013      	ands	r3, r2
 8001592:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f003 0203 	and.w	r2, r3, #3
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	fa02 f303 	lsl.w	r3, r2, r3
 80015a4:	69ba      	ldr	r2, [r7, #24]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	69ba      	ldr	r2, [r7, #24]
 80015ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	f000 80b4 	beq.w	8001726 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	4b60      	ldr	r3, [pc, #384]	@ (8001744 <HAL_GPIO_Init+0x30c>)
 80015c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015c6:	4a5f      	ldr	r2, [pc, #380]	@ (8001744 <HAL_GPIO_Init+0x30c>)
 80015c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ce:	4b5d      	ldr	r3, [pc, #372]	@ (8001744 <HAL_GPIO_Init+0x30c>)
 80015d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015da:	4a5b      	ldr	r2, [pc, #364]	@ (8001748 <HAL_GPIO_Init+0x310>)
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	089b      	lsrs	r3, r3, #2
 80015e0:	3302      	adds	r3, #2
 80015e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	f003 0303 	and.w	r3, r3, #3
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	220f      	movs	r2, #15
 80015f2:	fa02 f303 	lsl.w	r3, r2, r3
 80015f6:	43db      	mvns	r3, r3
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	4013      	ands	r3, r2
 80015fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4a52      	ldr	r2, [pc, #328]	@ (800174c <HAL_GPIO_Init+0x314>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d02b      	beq.n	800165e <HAL_GPIO_Init+0x226>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4a51      	ldr	r2, [pc, #324]	@ (8001750 <HAL_GPIO_Init+0x318>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d025      	beq.n	800165a <HAL_GPIO_Init+0x222>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4a50      	ldr	r2, [pc, #320]	@ (8001754 <HAL_GPIO_Init+0x31c>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d01f      	beq.n	8001656 <HAL_GPIO_Init+0x21e>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4a4f      	ldr	r2, [pc, #316]	@ (8001758 <HAL_GPIO_Init+0x320>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d019      	beq.n	8001652 <HAL_GPIO_Init+0x21a>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4a4e      	ldr	r2, [pc, #312]	@ (800175c <HAL_GPIO_Init+0x324>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d013      	beq.n	800164e <HAL_GPIO_Init+0x216>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4a4d      	ldr	r2, [pc, #308]	@ (8001760 <HAL_GPIO_Init+0x328>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d00d      	beq.n	800164a <HAL_GPIO_Init+0x212>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4a4c      	ldr	r2, [pc, #304]	@ (8001764 <HAL_GPIO_Init+0x32c>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d007      	beq.n	8001646 <HAL_GPIO_Init+0x20e>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4a4b      	ldr	r2, [pc, #300]	@ (8001768 <HAL_GPIO_Init+0x330>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d101      	bne.n	8001642 <HAL_GPIO_Init+0x20a>
 800163e:	2307      	movs	r3, #7
 8001640:	e00e      	b.n	8001660 <HAL_GPIO_Init+0x228>
 8001642:	2308      	movs	r3, #8
 8001644:	e00c      	b.n	8001660 <HAL_GPIO_Init+0x228>
 8001646:	2306      	movs	r3, #6
 8001648:	e00a      	b.n	8001660 <HAL_GPIO_Init+0x228>
 800164a:	2305      	movs	r3, #5
 800164c:	e008      	b.n	8001660 <HAL_GPIO_Init+0x228>
 800164e:	2304      	movs	r3, #4
 8001650:	e006      	b.n	8001660 <HAL_GPIO_Init+0x228>
 8001652:	2303      	movs	r3, #3
 8001654:	e004      	b.n	8001660 <HAL_GPIO_Init+0x228>
 8001656:	2302      	movs	r3, #2
 8001658:	e002      	b.n	8001660 <HAL_GPIO_Init+0x228>
 800165a:	2301      	movs	r3, #1
 800165c:	e000      	b.n	8001660 <HAL_GPIO_Init+0x228>
 800165e:	2300      	movs	r3, #0
 8001660:	69fa      	ldr	r2, [r7, #28]
 8001662:	f002 0203 	and.w	r2, r2, #3
 8001666:	0092      	lsls	r2, r2, #2
 8001668:	4093      	lsls	r3, r2
 800166a:	69ba      	ldr	r2, [r7, #24]
 800166c:	4313      	orrs	r3, r2
 800166e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001670:	4935      	ldr	r1, [pc, #212]	@ (8001748 <HAL_GPIO_Init+0x310>)
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	089b      	lsrs	r3, r3, #2
 8001676:	3302      	adds	r3, #2
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800167e:	4b3b      	ldr	r3, [pc, #236]	@ (800176c <HAL_GPIO_Init+0x334>)
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	43db      	mvns	r3, r3
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	4013      	ands	r3, r2
 800168c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d003      	beq.n	80016a2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800169a:	69ba      	ldr	r2, [r7, #24]
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	4313      	orrs	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016a2:	4a32      	ldr	r2, [pc, #200]	@ (800176c <HAL_GPIO_Init+0x334>)
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016a8:	4b30      	ldr	r3, [pc, #192]	@ (800176c <HAL_GPIO_Init+0x334>)
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	43db      	mvns	r3, r3
 80016b2:	69ba      	ldr	r2, [r7, #24]
 80016b4:	4013      	ands	r3, r2
 80016b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d003      	beq.n	80016cc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016cc:	4a27      	ldr	r2, [pc, #156]	@ (800176c <HAL_GPIO_Init+0x334>)
 80016ce:	69bb      	ldr	r3, [r7, #24]
 80016d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016d2:	4b26      	ldr	r3, [pc, #152]	@ (800176c <HAL_GPIO_Init+0x334>)
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	43db      	mvns	r3, r3
 80016dc:	69ba      	ldr	r2, [r7, #24]
 80016de:	4013      	ands	r3, r2
 80016e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d003      	beq.n	80016f6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80016ee:	69ba      	ldr	r2, [r7, #24]
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016f6:	4a1d      	ldr	r2, [pc, #116]	@ (800176c <HAL_GPIO_Init+0x334>)
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016fc:	4b1b      	ldr	r3, [pc, #108]	@ (800176c <HAL_GPIO_Init+0x334>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	43db      	mvns	r3, r3
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	4013      	ands	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001714:	2b00      	cmp	r3, #0
 8001716:	d003      	beq.n	8001720 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001718:	69ba      	ldr	r2, [r7, #24]
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	4313      	orrs	r3, r2
 800171e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001720:	4a12      	ldr	r2, [pc, #72]	@ (800176c <HAL_GPIO_Init+0x334>)
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	3301      	adds	r3, #1
 800172a:	61fb      	str	r3, [r7, #28]
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	2b0f      	cmp	r3, #15
 8001730:	f67f ae90 	bls.w	8001454 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001734:	bf00      	nop
 8001736:	bf00      	nop
 8001738:	3724      	adds	r7, #36	@ 0x24
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800
 8001748:	40013800 	.word	0x40013800
 800174c:	40020000 	.word	0x40020000
 8001750:	40020400 	.word	0x40020400
 8001754:	40020800 	.word	0x40020800
 8001758:	40020c00 	.word	0x40020c00
 800175c:	40021000 	.word	0x40021000
 8001760:	40021400 	.word	0x40021400
 8001764:	40021800 	.word	0x40021800
 8001768:	40021c00 	.word	0x40021c00
 800176c:	40013c00 	.word	0x40013c00

08001770 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001774:	4b03      	ldr	r3, [pc, #12]	@ (8001784 <HAL_RCC_GetHCLKFreq+0x14>)
 8001776:	681b      	ldr	r3, [r3, #0]
}
 8001778:	4618      	mov	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	20000008 	.word	0x20000008

08001788 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800178c:	f7ff fff0 	bl	8001770 <HAL_RCC_GetHCLKFreq>
 8001790:	4602      	mov	r2, r0
 8001792:	4b05      	ldr	r3, [pc, #20]	@ (80017a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	0a9b      	lsrs	r3, r3, #10
 8001798:	f003 0307 	and.w	r3, r3, #7
 800179c:	4903      	ldr	r1, [pc, #12]	@ (80017ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800179e:	5ccb      	ldrb	r3, [r1, r3]
 80017a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40023800 	.word	0x40023800
 80017ac:	08003e24 	.word	0x08003e24

080017b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80017b4:	f7ff ffdc 	bl	8001770 <HAL_RCC_GetHCLKFreq>
 80017b8:	4602      	mov	r2, r0
 80017ba:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	0b5b      	lsrs	r3, r3, #13
 80017c0:	f003 0307 	and.w	r3, r3, #7
 80017c4:	4903      	ldr	r1, [pc, #12]	@ (80017d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80017c6:	5ccb      	ldrb	r3, [r1, r3]
 80017c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40023800 	.word	0x40023800
 80017d4:	08003e24 	.word	0x08003e24

080017d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d101      	bne.n	80017ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e042      	b.n	8001870 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d106      	bne.n	8001804 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2200      	movs	r2, #0
 80017fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f7ff fbb0 	bl	8000f64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2224      	movs	r2, #36	@ 0x24
 8001808:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	68da      	ldr	r2, [r3, #12]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800181a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f000 f973 	bl	8001b08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	691a      	ldr	r2, [r3, #16]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001830:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	695a      	ldr	r2, [r3, #20]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001840:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	68da      	ldr	r2, [r3, #12]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001850:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2220      	movs	r2, #32
 800185c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2220      	movs	r2, #32
 8001864:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2200      	movs	r2, #0
 800186c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b08a      	sub	sp, #40	@ 0x28
 800187c:	af02      	add	r7, sp, #8
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	603b      	str	r3, [r7, #0]
 8001884:	4613      	mov	r3, r2
 8001886:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001892:	b2db      	uxtb	r3, r3
 8001894:	2b20      	cmp	r3, #32
 8001896:	d175      	bne.n	8001984 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d002      	beq.n	80018a4 <HAL_UART_Transmit+0x2c>
 800189e:	88fb      	ldrh	r3, [r7, #6]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d101      	bne.n	80018a8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e06e      	b.n	8001986 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2200      	movs	r2, #0
 80018ac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	2221      	movs	r2, #33	@ 0x21
 80018b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80018b6:	f7ff fccd 	bl	8001254 <HAL_GetTick>
 80018ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	88fa      	ldrh	r2, [r7, #6]
 80018c0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	88fa      	ldrh	r2, [r7, #6]
 80018c6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80018d0:	d108      	bne.n	80018e4 <HAL_UART_Transmit+0x6c>
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d104      	bne.n	80018e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	61bb      	str	r3, [r7, #24]
 80018e2:	e003      	b.n	80018ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80018e8:	2300      	movs	r3, #0
 80018ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80018ec:	e02e      	b.n	800194c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	9300      	str	r3, [sp, #0]
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	2200      	movs	r2, #0
 80018f6:	2180      	movs	r1, #128	@ 0x80
 80018f8:	68f8      	ldr	r0, [r7, #12]
 80018fa:	f000 f848 	bl	800198e <UART_WaitOnFlagUntilTimeout>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d005      	beq.n	8001910 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	2220      	movs	r2, #32
 8001908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800190c:	2303      	movs	r3, #3
 800190e:	e03a      	b.n	8001986 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d10b      	bne.n	800192e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	881b      	ldrh	r3, [r3, #0]
 800191a:	461a      	mov	r2, r3
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001924:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	3302      	adds	r3, #2
 800192a:	61bb      	str	r3, [r7, #24]
 800192c:	e007      	b.n	800193e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	781a      	ldrb	r2, [r3, #0]
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	3301      	adds	r3, #1
 800193c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001942:	b29b      	uxth	r3, r3
 8001944:	3b01      	subs	r3, #1
 8001946:	b29a      	uxth	r2, r3
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001950:	b29b      	uxth	r3, r3
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1cb      	bne.n	80018ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	9300      	str	r3, [sp, #0]
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	2200      	movs	r2, #0
 800195e:	2140      	movs	r1, #64	@ 0x40
 8001960:	68f8      	ldr	r0, [r7, #12]
 8001962:	f000 f814 	bl	800198e <UART_WaitOnFlagUntilTimeout>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d005      	beq.n	8001978 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	2220      	movs	r2, #32
 8001970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e006      	b.n	8001986 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2220      	movs	r2, #32
 800197c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001980:	2300      	movs	r3, #0
 8001982:	e000      	b.n	8001986 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001984:	2302      	movs	r3, #2
  }
}
 8001986:	4618      	mov	r0, r3
 8001988:	3720      	adds	r7, #32
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	b086      	sub	sp, #24
 8001992:	af00      	add	r7, sp, #0
 8001994:	60f8      	str	r0, [r7, #12]
 8001996:	60b9      	str	r1, [r7, #8]
 8001998:	603b      	str	r3, [r7, #0]
 800199a:	4613      	mov	r3, r2
 800199c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800199e:	e03b      	b.n	8001a18 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019a0:	6a3b      	ldr	r3, [r7, #32]
 80019a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019a6:	d037      	beq.n	8001a18 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019a8:	f7ff fc54 	bl	8001254 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	6a3a      	ldr	r2, [r7, #32]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d302      	bcc.n	80019be <UART_WaitOnFlagUntilTimeout+0x30>
 80019b8:	6a3b      	ldr	r3, [r7, #32]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d101      	bne.n	80019c2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80019be:	2303      	movs	r3, #3
 80019c0:	e03a      	b.n	8001a38 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	f003 0304 	and.w	r3, r3, #4
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d023      	beq.n	8001a18 <UART_WaitOnFlagUntilTimeout+0x8a>
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	2b80      	cmp	r3, #128	@ 0x80
 80019d4:	d020      	beq.n	8001a18 <UART_WaitOnFlagUntilTimeout+0x8a>
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	2b40      	cmp	r3, #64	@ 0x40
 80019da:	d01d      	beq.n	8001a18 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0308 	and.w	r3, r3, #8
 80019e6:	2b08      	cmp	r3, #8
 80019e8:	d116      	bne.n	8001a18 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80019ea:	2300      	movs	r3, #0
 80019ec:	617b      	str	r3, [r7, #20]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	617b      	str	r3, [r7, #20]
 80019fe:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001a00:	68f8      	ldr	r0, [r7, #12]
 8001a02:	f000 f81d 	bl	8001a40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	2208      	movs	r2, #8
 8001a0a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e00f      	b.n	8001a38 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	4013      	ands	r3, r2
 8001a22:	68ba      	ldr	r2, [r7, #8]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	bf0c      	ite	eq
 8001a28:	2301      	moveq	r3, #1
 8001a2a:	2300      	movne	r3, #0
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	461a      	mov	r2, r3
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d0b4      	beq.n	80019a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b095      	sub	sp, #84	@ 0x54
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	330c      	adds	r3, #12
 8001a4e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a52:	e853 3f00 	ldrex	r3, [r3]
 8001a56:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001a5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	330c      	adds	r3, #12
 8001a66:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001a68:	643a      	str	r2, [r7, #64]	@ 0x40
 8001a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a6c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001a6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001a70:	e841 2300 	strex	r3, r2, [r1]
 8001a74:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d1e5      	bne.n	8001a48 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	3314      	adds	r3, #20
 8001a82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a84:	6a3b      	ldr	r3, [r7, #32]
 8001a86:	e853 3f00 	ldrex	r3, [r3]
 8001a8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	f023 0301 	bic.w	r3, r3, #1
 8001a92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	3314      	adds	r3, #20
 8001a9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001a9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001aa0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001aa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001aa4:	e841 2300 	strex	r3, r2, [r1]
 8001aa8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d1e5      	bne.n	8001a7c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d119      	bne.n	8001aec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	330c      	adds	r3, #12
 8001abe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	e853 3f00 	ldrex	r3, [r3]
 8001ac6:	60bb      	str	r3, [r7, #8]
   return(result);
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	f023 0310 	bic.w	r3, r3, #16
 8001ace:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	330c      	adds	r3, #12
 8001ad6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001ad8:	61ba      	str	r2, [r7, #24]
 8001ada:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001adc:	6979      	ldr	r1, [r7, #20]
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	e841 2300 	strex	r3, r2, [r1]
 8001ae4:	613b      	str	r3, [r7, #16]
   return(result);
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1e5      	bne.n	8001ab8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2220      	movs	r2, #32
 8001af0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2200      	movs	r2, #0
 8001af8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001afa:	bf00      	nop
 8001afc:	3754      	adds	r7, #84	@ 0x54
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
	...

08001b08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b0c:	b0c0      	sub	sp, #256	@ 0x100
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	691b      	ldr	r3, [r3, #16]
 8001b1c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8001b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b24:	68d9      	ldr	r1, [r3, #12]
 8001b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	ea40 0301 	orr.w	r3, r0, r1
 8001b30:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001b32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b36:	689a      	ldr	r2, [r3, #8]
 8001b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b3c:	691b      	ldr	r3, [r3, #16]
 8001b3e:	431a      	orrs	r2, r3
 8001b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b44:	695b      	ldr	r3, [r3, #20]
 8001b46:	431a      	orrs	r2, r3
 8001b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8001b60:	f021 010c 	bic.w	r1, r1, #12
 8001b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001b6e:	430b      	orrs	r3, r1
 8001b70:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8001b7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b82:	6999      	ldr	r1, [r3, #24]
 8001b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	ea40 0301 	orr.w	r3, r0, r1
 8001b8e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	4b8f      	ldr	r3, [pc, #572]	@ (8001dd4 <UART_SetConfig+0x2cc>)
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d005      	beq.n	8001ba8 <UART_SetConfig+0xa0>
 8001b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	4b8d      	ldr	r3, [pc, #564]	@ (8001dd8 <UART_SetConfig+0x2d0>)
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d104      	bne.n	8001bb2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001ba8:	f7ff fe02 	bl	80017b0 <HAL_RCC_GetPCLK2Freq>
 8001bac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001bb0:	e003      	b.n	8001bba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001bb2:	f7ff fde9 	bl	8001788 <HAL_RCC_GetPCLK1Freq>
 8001bb6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001bbe:	69db      	ldr	r3, [r3, #28]
 8001bc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001bc4:	f040 810c 	bne.w	8001de0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001bc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001bd2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001bd6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001bda:	4622      	mov	r2, r4
 8001bdc:	462b      	mov	r3, r5
 8001bde:	1891      	adds	r1, r2, r2
 8001be0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001be2:	415b      	adcs	r3, r3
 8001be4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001be6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001bea:	4621      	mov	r1, r4
 8001bec:	eb12 0801 	adds.w	r8, r2, r1
 8001bf0:	4629      	mov	r1, r5
 8001bf2:	eb43 0901 	adc.w	r9, r3, r1
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	f04f 0300 	mov.w	r3, #0
 8001bfe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c0a:	4690      	mov	r8, r2
 8001c0c:	4699      	mov	r9, r3
 8001c0e:	4623      	mov	r3, r4
 8001c10:	eb18 0303 	adds.w	r3, r8, r3
 8001c14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001c18:	462b      	mov	r3, r5
 8001c1a:	eb49 0303 	adc.w	r3, r9, r3
 8001c1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001c2e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001c32:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8001c36:	460b      	mov	r3, r1
 8001c38:	18db      	adds	r3, r3, r3
 8001c3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	eb42 0303 	adc.w	r3, r2, r3
 8001c42:	657b      	str	r3, [r7, #84]	@ 0x54
 8001c44:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001c48:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001c4c:	f7fe fb18 	bl	8000280 <__aeabi_uldivmod>
 8001c50:	4602      	mov	r2, r0
 8001c52:	460b      	mov	r3, r1
 8001c54:	4b61      	ldr	r3, [pc, #388]	@ (8001ddc <UART_SetConfig+0x2d4>)
 8001c56:	fba3 2302 	umull	r2, r3, r3, r2
 8001c5a:	095b      	lsrs	r3, r3, #5
 8001c5c:	011c      	lsls	r4, r3, #4
 8001c5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001c62:	2200      	movs	r2, #0
 8001c64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001c68:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001c6c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8001c70:	4642      	mov	r2, r8
 8001c72:	464b      	mov	r3, r9
 8001c74:	1891      	adds	r1, r2, r2
 8001c76:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001c78:	415b      	adcs	r3, r3
 8001c7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001c7c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001c80:	4641      	mov	r1, r8
 8001c82:	eb12 0a01 	adds.w	sl, r2, r1
 8001c86:	4649      	mov	r1, r9
 8001c88:	eb43 0b01 	adc.w	fp, r3, r1
 8001c8c:	f04f 0200 	mov.w	r2, #0
 8001c90:	f04f 0300 	mov.w	r3, #0
 8001c94:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001c98:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001c9c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001ca0:	4692      	mov	sl, r2
 8001ca2:	469b      	mov	fp, r3
 8001ca4:	4643      	mov	r3, r8
 8001ca6:	eb1a 0303 	adds.w	r3, sl, r3
 8001caa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001cae:	464b      	mov	r3, r9
 8001cb0:	eb4b 0303 	adc.w	r3, fp, r3
 8001cb4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001cc4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001cc8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	18db      	adds	r3, r3, r3
 8001cd0:	643b      	str	r3, [r7, #64]	@ 0x40
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	eb42 0303 	adc.w	r3, r2, r3
 8001cd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8001cda:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001cde:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001ce2:	f7fe facd 	bl	8000280 <__aeabi_uldivmod>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	4611      	mov	r1, r2
 8001cec:	4b3b      	ldr	r3, [pc, #236]	@ (8001ddc <UART_SetConfig+0x2d4>)
 8001cee:	fba3 2301 	umull	r2, r3, r3, r1
 8001cf2:	095b      	lsrs	r3, r3, #5
 8001cf4:	2264      	movs	r2, #100	@ 0x64
 8001cf6:	fb02 f303 	mul.w	r3, r2, r3
 8001cfa:	1acb      	subs	r3, r1, r3
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001d02:	4b36      	ldr	r3, [pc, #216]	@ (8001ddc <UART_SetConfig+0x2d4>)
 8001d04:	fba3 2302 	umull	r2, r3, r3, r2
 8001d08:	095b      	lsrs	r3, r3, #5
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001d10:	441c      	add	r4, r3
 8001d12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001d16:	2200      	movs	r2, #0
 8001d18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001d1c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001d20:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001d24:	4642      	mov	r2, r8
 8001d26:	464b      	mov	r3, r9
 8001d28:	1891      	adds	r1, r2, r2
 8001d2a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001d2c:	415b      	adcs	r3, r3
 8001d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001d34:	4641      	mov	r1, r8
 8001d36:	1851      	adds	r1, r2, r1
 8001d38:	6339      	str	r1, [r7, #48]	@ 0x30
 8001d3a:	4649      	mov	r1, r9
 8001d3c:	414b      	adcs	r3, r1
 8001d3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d40:	f04f 0200 	mov.w	r2, #0
 8001d44:	f04f 0300 	mov.w	r3, #0
 8001d48:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8001d4c:	4659      	mov	r1, fp
 8001d4e:	00cb      	lsls	r3, r1, #3
 8001d50:	4651      	mov	r1, sl
 8001d52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001d56:	4651      	mov	r1, sl
 8001d58:	00ca      	lsls	r2, r1, #3
 8001d5a:	4610      	mov	r0, r2
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4603      	mov	r3, r0
 8001d60:	4642      	mov	r2, r8
 8001d62:	189b      	adds	r3, r3, r2
 8001d64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001d68:	464b      	mov	r3, r9
 8001d6a:	460a      	mov	r2, r1
 8001d6c:	eb42 0303 	adc.w	r3, r2, r3
 8001d70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001d80:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001d84:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8001d88:	460b      	mov	r3, r1
 8001d8a:	18db      	adds	r3, r3, r3
 8001d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d8e:	4613      	mov	r3, r2
 8001d90:	eb42 0303 	adc.w	r3, r2, r3
 8001d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001d9a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8001d9e:	f7fe fa6f 	bl	8000280 <__aeabi_uldivmod>
 8001da2:	4602      	mov	r2, r0
 8001da4:	460b      	mov	r3, r1
 8001da6:	4b0d      	ldr	r3, [pc, #52]	@ (8001ddc <UART_SetConfig+0x2d4>)
 8001da8:	fba3 1302 	umull	r1, r3, r3, r2
 8001dac:	095b      	lsrs	r3, r3, #5
 8001dae:	2164      	movs	r1, #100	@ 0x64
 8001db0:	fb01 f303 	mul.w	r3, r1, r3
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	00db      	lsls	r3, r3, #3
 8001db8:	3332      	adds	r3, #50	@ 0x32
 8001dba:	4a08      	ldr	r2, [pc, #32]	@ (8001ddc <UART_SetConfig+0x2d4>)
 8001dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc0:	095b      	lsrs	r3, r3, #5
 8001dc2:	f003 0207 	and.w	r2, r3, #7
 8001dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4422      	add	r2, r4
 8001dce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001dd0:	e106      	b.n	8001fe0 <UART_SetConfig+0x4d8>
 8001dd2:	bf00      	nop
 8001dd4:	40011000 	.word	0x40011000
 8001dd8:	40011400 	.word	0x40011400
 8001ddc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001de0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001de4:	2200      	movs	r2, #0
 8001de6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001dea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001dee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001df2:	4642      	mov	r2, r8
 8001df4:	464b      	mov	r3, r9
 8001df6:	1891      	adds	r1, r2, r2
 8001df8:	6239      	str	r1, [r7, #32]
 8001dfa:	415b      	adcs	r3, r3
 8001dfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001dfe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e02:	4641      	mov	r1, r8
 8001e04:	1854      	adds	r4, r2, r1
 8001e06:	4649      	mov	r1, r9
 8001e08:	eb43 0501 	adc.w	r5, r3, r1
 8001e0c:	f04f 0200 	mov.w	r2, #0
 8001e10:	f04f 0300 	mov.w	r3, #0
 8001e14:	00eb      	lsls	r3, r5, #3
 8001e16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e1a:	00e2      	lsls	r2, r4, #3
 8001e1c:	4614      	mov	r4, r2
 8001e1e:	461d      	mov	r5, r3
 8001e20:	4643      	mov	r3, r8
 8001e22:	18e3      	adds	r3, r4, r3
 8001e24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001e28:	464b      	mov	r3, r9
 8001e2a:	eb45 0303 	adc.w	r3, r5, r3
 8001e2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001e3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	f04f 0300 	mov.w	r3, #0
 8001e4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001e4e:	4629      	mov	r1, r5
 8001e50:	008b      	lsls	r3, r1, #2
 8001e52:	4621      	mov	r1, r4
 8001e54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e58:	4621      	mov	r1, r4
 8001e5a:	008a      	lsls	r2, r1, #2
 8001e5c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8001e60:	f7fe fa0e 	bl	8000280 <__aeabi_uldivmod>
 8001e64:	4602      	mov	r2, r0
 8001e66:	460b      	mov	r3, r1
 8001e68:	4b60      	ldr	r3, [pc, #384]	@ (8001fec <UART_SetConfig+0x4e4>)
 8001e6a:	fba3 2302 	umull	r2, r3, r3, r2
 8001e6e:	095b      	lsrs	r3, r3, #5
 8001e70:	011c      	lsls	r4, r3, #4
 8001e72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e76:	2200      	movs	r2, #0
 8001e78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001e7c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001e80:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8001e84:	4642      	mov	r2, r8
 8001e86:	464b      	mov	r3, r9
 8001e88:	1891      	adds	r1, r2, r2
 8001e8a:	61b9      	str	r1, [r7, #24]
 8001e8c:	415b      	adcs	r3, r3
 8001e8e:	61fb      	str	r3, [r7, #28]
 8001e90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e94:	4641      	mov	r1, r8
 8001e96:	1851      	adds	r1, r2, r1
 8001e98:	6139      	str	r1, [r7, #16]
 8001e9a:	4649      	mov	r1, r9
 8001e9c:	414b      	adcs	r3, r1
 8001e9e:	617b      	str	r3, [r7, #20]
 8001ea0:	f04f 0200 	mov.w	r2, #0
 8001ea4:	f04f 0300 	mov.w	r3, #0
 8001ea8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001eac:	4659      	mov	r1, fp
 8001eae:	00cb      	lsls	r3, r1, #3
 8001eb0:	4651      	mov	r1, sl
 8001eb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001eb6:	4651      	mov	r1, sl
 8001eb8:	00ca      	lsls	r2, r1, #3
 8001eba:	4610      	mov	r0, r2
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	4642      	mov	r2, r8
 8001ec2:	189b      	adds	r3, r3, r2
 8001ec4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001ec8:	464b      	mov	r3, r9
 8001eca:	460a      	mov	r2, r1
 8001ecc:	eb42 0303 	adc.w	r3, r2, r3
 8001ed0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001ede:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001ee0:	f04f 0200 	mov.w	r2, #0
 8001ee4:	f04f 0300 	mov.w	r3, #0
 8001ee8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8001eec:	4649      	mov	r1, r9
 8001eee:	008b      	lsls	r3, r1, #2
 8001ef0:	4641      	mov	r1, r8
 8001ef2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001ef6:	4641      	mov	r1, r8
 8001ef8:	008a      	lsls	r2, r1, #2
 8001efa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001efe:	f7fe f9bf 	bl	8000280 <__aeabi_uldivmod>
 8001f02:	4602      	mov	r2, r0
 8001f04:	460b      	mov	r3, r1
 8001f06:	4611      	mov	r1, r2
 8001f08:	4b38      	ldr	r3, [pc, #224]	@ (8001fec <UART_SetConfig+0x4e4>)
 8001f0a:	fba3 2301 	umull	r2, r3, r3, r1
 8001f0e:	095b      	lsrs	r3, r3, #5
 8001f10:	2264      	movs	r2, #100	@ 0x64
 8001f12:	fb02 f303 	mul.w	r3, r2, r3
 8001f16:	1acb      	subs	r3, r1, r3
 8001f18:	011b      	lsls	r3, r3, #4
 8001f1a:	3332      	adds	r3, #50	@ 0x32
 8001f1c:	4a33      	ldr	r2, [pc, #204]	@ (8001fec <UART_SetConfig+0x4e4>)
 8001f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f22:	095b      	lsrs	r3, r3, #5
 8001f24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f28:	441c      	add	r4, r3
 8001f2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001f2e:	2200      	movs	r2, #0
 8001f30:	673b      	str	r3, [r7, #112]	@ 0x70
 8001f32:	677a      	str	r2, [r7, #116]	@ 0x74
 8001f34:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8001f38:	4642      	mov	r2, r8
 8001f3a:	464b      	mov	r3, r9
 8001f3c:	1891      	adds	r1, r2, r2
 8001f3e:	60b9      	str	r1, [r7, #8]
 8001f40:	415b      	adcs	r3, r3
 8001f42:	60fb      	str	r3, [r7, #12]
 8001f44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f48:	4641      	mov	r1, r8
 8001f4a:	1851      	adds	r1, r2, r1
 8001f4c:	6039      	str	r1, [r7, #0]
 8001f4e:	4649      	mov	r1, r9
 8001f50:	414b      	adcs	r3, r1
 8001f52:	607b      	str	r3, [r7, #4]
 8001f54:	f04f 0200 	mov.w	r2, #0
 8001f58:	f04f 0300 	mov.w	r3, #0
 8001f5c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001f60:	4659      	mov	r1, fp
 8001f62:	00cb      	lsls	r3, r1, #3
 8001f64:	4651      	mov	r1, sl
 8001f66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001f6a:	4651      	mov	r1, sl
 8001f6c:	00ca      	lsls	r2, r1, #3
 8001f6e:	4610      	mov	r0, r2
 8001f70:	4619      	mov	r1, r3
 8001f72:	4603      	mov	r3, r0
 8001f74:	4642      	mov	r2, r8
 8001f76:	189b      	adds	r3, r3, r2
 8001f78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001f7a:	464b      	mov	r3, r9
 8001f7c:	460a      	mov	r2, r1
 8001f7e:	eb42 0303 	adc.w	r3, r2, r3
 8001f82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	663b      	str	r3, [r7, #96]	@ 0x60
 8001f8e:	667a      	str	r2, [r7, #100]	@ 0x64
 8001f90:	f04f 0200 	mov.w	r2, #0
 8001f94:	f04f 0300 	mov.w	r3, #0
 8001f98:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001f9c:	4649      	mov	r1, r9
 8001f9e:	008b      	lsls	r3, r1, #2
 8001fa0:	4641      	mov	r1, r8
 8001fa2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001fa6:	4641      	mov	r1, r8
 8001fa8:	008a      	lsls	r2, r1, #2
 8001faa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001fae:	f7fe f967 	bl	8000280 <__aeabi_uldivmod>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8001fec <UART_SetConfig+0x4e4>)
 8001fb8:	fba3 1302 	umull	r1, r3, r3, r2
 8001fbc:	095b      	lsrs	r3, r3, #5
 8001fbe:	2164      	movs	r1, #100	@ 0x64
 8001fc0:	fb01 f303 	mul.w	r3, r1, r3
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	011b      	lsls	r3, r3, #4
 8001fc8:	3332      	adds	r3, #50	@ 0x32
 8001fca:	4a08      	ldr	r2, [pc, #32]	@ (8001fec <UART_SetConfig+0x4e4>)
 8001fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd0:	095b      	lsrs	r3, r3, #5
 8001fd2:	f003 020f 	and.w	r2, r3, #15
 8001fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4422      	add	r2, r4
 8001fde:	609a      	str	r2, [r3, #8]
}
 8001fe0:	bf00      	nop
 8001fe2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fec:	51eb851f 	.word	0x51eb851f

08001ff0 <LL_GPIO_SetPinMode>:
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b08b      	sub	sp, #44	@ 0x2c
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	fa93 f3a3 	rbit	r3, r3
 800200a:	613b      	str	r3, [r7, #16]
  return result;
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d101      	bne.n	800201a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8002016:	2320      	movs	r3, #32
 8002018:	e003      	b.n	8002022 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	fab3 f383 	clz	r3, r3
 8002020:	b2db      	uxtb	r3, r3
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	2103      	movs	r1, #3
 8002026:	fa01 f303 	lsl.w	r3, r1, r3
 800202a:	43db      	mvns	r3, r3
 800202c:	401a      	ands	r2, r3
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002032:	6a3b      	ldr	r3, [r7, #32]
 8002034:	fa93 f3a3 	rbit	r3, r3
 8002038:	61fb      	str	r3, [r7, #28]
  return result;
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800203e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002040:	2b00      	cmp	r3, #0
 8002042:	d101      	bne.n	8002048 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8002044:	2320      	movs	r3, #32
 8002046:	e003      	b.n	8002050 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8002048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800204a:	fab3 f383 	clz	r3, r3
 800204e:	b2db      	uxtb	r3, r3
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	6879      	ldr	r1, [r7, #4]
 8002054:	fa01 f303 	lsl.w	r3, r1, r3
 8002058:	431a      	orrs	r2, r3
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	601a      	str	r2, [r3, #0]
}
 800205e:	bf00      	nop
 8002060:	372c      	adds	r7, #44	@ 0x2c
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr

0800206a <LL_GPIO_SetPinOutputType>:
{
 800206a:	b480      	push	{r7}
 800206c:	b085      	sub	sp, #20
 800206e:	af00      	add	r7, sp, #0
 8002070:	60f8      	str	r0, [r7, #12]
 8002072:	60b9      	str	r1, [r7, #8]
 8002074:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	685a      	ldr	r2, [r3, #4]
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	43db      	mvns	r3, r3
 800207e:	401a      	ands	r2, r3
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	6879      	ldr	r1, [r7, #4]
 8002084:	fb01 f303 	mul.w	r3, r1, r3
 8002088:	431a      	orrs	r2, r3
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	605a      	str	r2, [r3, #4]
}
 800208e:	bf00      	nop
 8002090:	3714      	adds	r7, #20
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr

0800209a <LL_GPIO_SetPinSpeed>:
{
 800209a:	b480      	push	{r7}
 800209c:	b08b      	sub	sp, #44	@ 0x2c
 800209e:	af00      	add	r7, sp, #0
 80020a0:	60f8      	str	r0, [r7, #12]
 80020a2:	60b9      	str	r1, [r7, #8]
 80020a4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	689a      	ldr	r2, [r3, #8]
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	fa93 f3a3 	rbit	r3, r3
 80020b4:	613b      	str	r3, [r7, #16]
  return result;
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d101      	bne.n	80020c4 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80020c0:	2320      	movs	r3, #32
 80020c2:	e003      	b.n	80020cc <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	fab3 f383 	clz	r3, r3
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	2103      	movs	r1, #3
 80020d0:	fa01 f303 	lsl.w	r3, r1, r3
 80020d4:	43db      	mvns	r3, r3
 80020d6:	401a      	ands	r2, r3
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020dc:	6a3b      	ldr	r3, [r7, #32]
 80020de:	fa93 f3a3 	rbit	r3, r3
 80020e2:	61fb      	str	r3, [r7, #28]
  return result;
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80020e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80020ee:	2320      	movs	r3, #32
 80020f0:	e003      	b.n	80020fa <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80020f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f4:	fab3 f383 	clz	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	6879      	ldr	r1, [r7, #4]
 80020fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002102:	431a      	orrs	r2, r3
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	609a      	str	r2, [r3, #8]
}
 8002108:	bf00      	nop
 800210a:	372c      	adds	r7, #44	@ 0x2c
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <LL_GPIO_SetPinPull>:
{
 8002114:	b480      	push	{r7}
 8002116:	b08b      	sub	sp, #44	@ 0x2c
 8002118:	af00      	add	r7, sp, #0
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	60b9      	str	r1, [r7, #8]
 800211e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	68da      	ldr	r2, [r3, #12]
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	fa93 f3a3 	rbit	r3, r3
 800212e:	613b      	str	r3, [r7, #16]
  return result;
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d101      	bne.n	800213e <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800213a:	2320      	movs	r3, #32
 800213c:	e003      	b.n	8002146 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800213e:	69bb      	ldr	r3, [r7, #24]
 8002140:	fab3 f383 	clz	r3, r3
 8002144:	b2db      	uxtb	r3, r3
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	2103      	movs	r1, #3
 800214a:	fa01 f303 	lsl.w	r3, r1, r3
 800214e:	43db      	mvns	r3, r3
 8002150:	401a      	ands	r2, r3
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002156:	6a3b      	ldr	r3, [r7, #32]
 8002158:	fa93 f3a3 	rbit	r3, r3
 800215c:	61fb      	str	r3, [r7, #28]
  return result;
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002164:	2b00      	cmp	r3, #0
 8002166:	d101      	bne.n	800216c <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8002168:	2320      	movs	r3, #32
 800216a:	e003      	b.n	8002174 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800216c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800216e:	fab3 f383 	clz	r3, r3
 8002172:	b2db      	uxtb	r3, r3
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	6879      	ldr	r1, [r7, #4]
 8002178:	fa01 f303 	lsl.w	r3, r1, r3
 800217c:	431a      	orrs	r2, r3
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	60da      	str	r2, [r3, #12]
}
 8002182:	bf00      	nop
 8002184:	372c      	adds	r7, #44	@ 0x2c
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr

0800218e <LL_GPIO_SetAFPin_0_7>:
{
 800218e:	b480      	push	{r7}
 8002190:	b08b      	sub	sp, #44	@ 0x2c
 8002192:	af00      	add	r7, sp, #0
 8002194:	60f8      	str	r0, [r7, #12]
 8002196:	60b9      	str	r1, [r7, #8]
 8002198:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6a1a      	ldr	r2, [r3, #32]
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	fa93 f3a3 	rbit	r3, r3
 80021a8:	613b      	str	r3, [r7, #16]
  return result;
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d101      	bne.n	80021b8 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80021b4:	2320      	movs	r3, #32
 80021b6:	e003      	b.n	80021c0 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	fab3 f383 	clz	r3, r3
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	210f      	movs	r1, #15
 80021c4:	fa01 f303 	lsl.w	r3, r1, r3
 80021c8:	43db      	mvns	r3, r3
 80021ca:	401a      	ands	r2, r3
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d0:	6a3b      	ldr	r3, [r7, #32]
 80021d2:	fa93 f3a3 	rbit	r3, r3
 80021d6:	61fb      	str	r3, [r7, #28]
  return result;
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80021dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80021e2:	2320      	movs	r3, #32
 80021e4:	e003      	b.n	80021ee <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80021e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e8:	fab3 f383 	clz	r3, r3
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	6879      	ldr	r1, [r7, #4]
 80021f2:	fa01 f303 	lsl.w	r3, r1, r3
 80021f6:	431a      	orrs	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	621a      	str	r2, [r3, #32]
}
 80021fc:	bf00      	nop
 80021fe:	372c      	adds	r7, #44	@ 0x2c
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <LL_GPIO_SetAFPin_8_15>:
{
 8002208:	b480      	push	{r7}
 800220a:	b08b      	sub	sp, #44	@ 0x2c
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	0a1b      	lsrs	r3, r3, #8
 800221c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	fa93 f3a3 	rbit	r3, r3
 8002224:	613b      	str	r3, [r7, #16]
  return result;
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d101      	bne.n	8002234 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8002230:	2320      	movs	r3, #32
 8002232:	e003      	b.n	800223c <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8002234:	69bb      	ldr	r3, [r7, #24]
 8002236:	fab3 f383 	clz	r3, r3
 800223a:	b2db      	uxtb	r3, r3
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	210f      	movs	r1, #15
 8002240:	fa01 f303 	lsl.w	r3, r1, r3
 8002244:	43db      	mvns	r3, r3
 8002246:	401a      	ands	r2, r3
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	0a1b      	lsrs	r3, r3, #8
 800224c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800224e:	6a3b      	ldr	r3, [r7, #32]
 8002250:	fa93 f3a3 	rbit	r3, r3
 8002254:	61fb      	str	r3, [r7, #28]
  return result;
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800225a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800225c:	2b00      	cmp	r3, #0
 800225e:	d101      	bne.n	8002264 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8002260:	2320      	movs	r3, #32
 8002262:	e003      	b.n	800226c <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8002264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002266:	fab3 f383 	clz	r3, r3
 800226a:	b2db      	uxtb	r3, r3
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	6879      	ldr	r1, [r7, #4]
 8002270:	fa01 f303 	lsl.w	r3, r1, r3
 8002274:	431a      	orrs	r2, r3
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800227a:	bf00      	nop
 800227c:	372c      	adds	r7, #44	@ 0x2c
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b08a      	sub	sp, #40	@ 0x28
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
 800228e:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002290:	2300      	movs	r3, #0
 8002292:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8002294:	2300      	movs	r3, #0
 8002296:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229e:	69bb      	ldr	r3, [r7, #24]
 80022a0:	fa93 f3a3 	rbit	r3, r3
 80022a4:	617b      	str	r3, [r7, #20]
  return result;
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <LL_GPIO_Init+0x2e>
    return 32U;
 80022b0:	2320      	movs	r3, #32
 80022b2:	e003      	b.n	80022bc <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	fab3 f383 	clz	r3, r3
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80022be:	e057      	b.n	8002370 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	2101      	movs	r1, #1
 80022c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c8:	fa01 f303 	lsl.w	r3, r1, r3
 80022cc:	4013      	ands	r3, r2
 80022ce:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 80022d0:	6a3b      	ldr	r3, [r7, #32]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d049      	beq.n	800236a <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d003      	beq.n	80022e6 <LL_GPIO_Init+0x60>
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	2b02      	cmp	r3, #2
 80022e4:	d10d      	bne.n	8002302 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	461a      	mov	r2, r3
 80022ec:	6a39      	ldr	r1, [r7, #32]
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f7ff fed3 	bl	800209a <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	461a      	mov	r2, r3
 80022fa:	6a39      	ldr	r1, [r7, #32]
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f7ff feb4 	bl	800206a <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	461a      	mov	r2, r3
 8002308:	6a39      	ldr	r1, [r7, #32]
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f7ff ff02 	bl	8002114 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	2b02      	cmp	r3, #2
 8002316:	d121      	bne.n	800235c <LL_GPIO_Init+0xd6>
 8002318:	6a3b      	ldr	r3, [r7, #32]
 800231a:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	fa93 f3a3 	rbit	r3, r3
 8002322:	60bb      	str	r3, [r7, #8]
  return result;
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d101      	bne.n	8002332 <LL_GPIO_Init+0xac>
    return 32U;
 800232e:	2320      	movs	r3, #32
 8002330:	e003      	b.n	800233a <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	fab3 f383 	clz	r3, r3
 8002338:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800233a:	2b07      	cmp	r3, #7
 800233c:	d807      	bhi.n	800234e <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	695b      	ldr	r3, [r3, #20]
 8002342:	461a      	mov	r2, r3
 8002344:	6a39      	ldr	r1, [r7, #32]
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f7ff ff21 	bl	800218e <LL_GPIO_SetAFPin_0_7>
 800234c:	e006      	b.n	800235c <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	461a      	mov	r2, r3
 8002354:	6a39      	ldr	r1, [r7, #32]
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f7ff ff56 	bl	8002208 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	461a      	mov	r2, r3
 8002362:	6a39      	ldr	r1, [r7, #32]
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f7ff fe43 	bl	8001ff0 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800236a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800236c:	3301      	adds	r3, #1
 800236e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002376:	fa22 f303 	lsr.w	r3, r2, r3
 800237a:	2b00      	cmp	r3, #0
 800237c:	d1a0      	bne.n	80022c0 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	3728      	adds	r7, #40	@ 0x28
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002390:	4a04      	ldr	r2, [pc, #16]	@ (80023a4 <LL_SetSystemCoreClock+0x1c>)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6013      	str	r3, [r2, #0]
}
 8002396:	bf00      	nop
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	20000008 	.word	0x20000008

080023a8 <LL_AHB1_GRP1_EnableClock>:
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80023b0:	4b08      	ldr	r3, [pc, #32]	@ (80023d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80023b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80023b4:	4907      	ldr	r1, [pc, #28]	@ (80023d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80023bc:	4b05      	ldr	r3, [pc, #20]	@ (80023d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80023be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4013      	ands	r3, r2
 80023c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023c6:	68fb      	ldr	r3, [r7, #12]
}
 80023c8:	bf00      	nop
 80023ca:	3714      	adds	r7, #20
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr
 80023d4:	40023800 	.word	0x40023800

080023d8 <LL_CAN_GPIO_Init>:
 * @param can_type The `can_type` parameter in the `LL_CAN_GPIO_Init` function is used to determine
 * which CAN bus (CAN1 or CAN2) configuration to initialize based on the value passed to it. The
 * function configures the GPIO pins for CAN communication based on the specified CAN type.
 */
ErrorStatus LL_CAN_GPIO_Init(LL_CAN_Handler_t *hcan)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b08a      	sub	sp, #40	@ 0x28
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]

	ErrorStatus status = ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e6:	f107 030c 	add.w	r3, r7, #12
 80023ea:	2200      	movs	r2, #0
 80023ec:	601a      	str	r2, [r3, #0]
 80023ee:	605a      	str	r2, [r3, #4]
 80023f0:	609a      	str	r2, [r3, #8]
 80023f2:	60da      	str	r2, [r3, #12]
 80023f4:	611a      	str	r2, [r3, #16]
 80023f6:	615a      	str	r2, [r3, #20]

	/* Peripheral clock enable */
	if (hcan->Instance == _CAN1)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d106      	bne.n	800240e <LL_CAN_GPIO_Init+0x36>
		RCC->APB1ENR |= RCC_APB1ENR_CAN1EN;
 8002400:	4b27      	ldr	r3, [pc, #156]	@ (80024a0 <LL_CAN_GPIO_Init+0xc8>)
 8002402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002404:	4a26      	ldr	r2, [pc, #152]	@ (80024a0 <LL_CAN_GPIO_Init+0xc8>)
 8002406:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800240a:	6413      	str	r3, [r2, #64]	@ 0x40
 800240c:	e005      	b.n	800241a <LL_CAN_GPIO_Init+0x42>
	else
		RCC->APB1ENR |= RCC_APB1ENR_CAN2EN;
 800240e:	4b24      	ldr	r3, [pc, #144]	@ (80024a0 <LL_CAN_GPIO_Init+0xc8>)
 8002410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002412:	4a23      	ldr	r2, [pc, #140]	@ (80024a0 <LL_CAN_GPIO_Init+0xc8>)
 8002414:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002418:	6413      	str	r3, [r2, #64]	@ 0x40

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800241a:	2002      	movs	r0, #2
 800241c:	f7ff ffc4 	bl	80023a8 <LL_AHB1_GRP1_EnableClock>

	if (hcan->Instance == _CAN1)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d116      	bne.n	8002456 <LL_CAN_GPIO_Init+0x7e>
	{
		/**CAN1 GPIO Configuration
		PB8   ------> CAN1_RX
		PB9   ------> CAN1_TX
		*/
		GPIO_InitStruct.Pin = LL_GPIO_PIN_8 | LL_GPIO_PIN_9;
 8002428:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800242c:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800242e:	2302      	movs	r3, #2
 8002430:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002432:	2303      	movs	r3, #3
 8002434:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002436:	2300      	movs	r3, #0
 8002438:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800243a:	2300      	movs	r3, #0
 800243c:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Alternate = LL_GPIO_AF_9;
 800243e:	2309      	movs	r3, #9
 8002440:	623b      	str	r3, [r7, #32]
		LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002442:	f107 030c 	add.w	r3, r7, #12
 8002446:	4619      	mov	r1, r3
 8002448:	4816      	ldr	r0, [pc, #88]	@ (80024a4 <LL_CAN_GPIO_Init+0xcc>)
 800244a:	f7ff ff1c 	bl	8002286 <LL_GPIO_Init>
		status = SUCCESS;
 800244e:	2300      	movs	r3, #0
 8002450:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002454:	e01d      	b.n	8002492 <LL_CAN_GPIO_Init+0xba>
	}
	else if (hcan->Instance == _CAN2)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	2b01      	cmp	r3, #1
 800245c:	d116      	bne.n	800248c <LL_CAN_GPIO_Init+0xb4>
	{
		/**CAN1 GPIO Configuration
		PB12   ------> CAN2_RX
		PB13   ------> CAN2_TX
		*/
		GPIO_InitStruct.Pin = LL_GPIO_PIN_12 | LL_GPIO_PIN_13;
 800245e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002462:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002464:	2302      	movs	r3, #2
 8002466:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002468:	2303      	movs	r3, #3
 800246a:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800246c:	2300      	movs	r3, #0
 800246e:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002470:	2300      	movs	r3, #0
 8002472:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Alternate = LL_GPIO_AF_9;
 8002474:	2309      	movs	r3, #9
 8002476:	623b      	str	r3, [r7, #32]
		LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002478:	f107 030c 	add.w	r3, r7, #12
 800247c:	4619      	mov	r1, r3
 800247e:	4809      	ldr	r0, [pc, #36]	@ (80024a4 <LL_CAN_GPIO_Init+0xcc>)
 8002480:	f7ff ff01 	bl	8002286 <LL_GPIO_Init>
		status = SUCCESS;
 8002484:	2300      	movs	r3, #0
 8002486:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800248a:	e002      	b.n	8002492 <LL_CAN_GPIO_Init+0xba>
	}

	else
		status = ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	return status;
 8002492:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002496:	4618      	mov	r0, r3
 8002498:	3728      	adds	r7, #40	@ 0x28
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	40023800 	.word	0x40023800
 80024a4:	40020400 	.word	0x40020400

080024a8 <LL_CAN_Init>:
 *
 * @return The function `LL_CAN_Init` is returning an `ErrorStatus` enum value, which is either `ERROR`
 * or `SUCCESS`.
 */
ErrorStatus LL_CAN_Init(LL_CAN_Handler_t *hcan)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]

	ErrorStatus status = ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	73fb      	strb	r3, [r7, #15]
	uint8_t time_out = 50;
 80024b4:	2332      	movs	r3, #50	@ 0x32
 80024b6:	737b      	strb	r3, [r7, #13]
	uint8_t time_start = 0;
 80024b8:	2300      	movs	r3, #0
 80024ba:	73bb      	strb	r3, [r7, #14]
	assert_param(hcan->Init.status.ReceiveFifoLocked);
	assert_param(hcan->Init.status.TimeTriggeredMode);
	assert_param(hcan->Init.status.TransmitFifoPriority);

	// Check CAN instance is CAN1 or CAN2
	if (hcan->Instance == _CAN1)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d105      	bne.n	80024d0 <LL_CAN_Init+0x28>
	{
		canbase = _CAN1_REG_BASE;
 80024c4:	4b92      	ldr	r3, [pc, #584]	@ (8002710 <LL_CAN_Init+0x268>)
 80024c6:	4a93      	ldr	r2, [pc, #588]	@ (8002714 <LL_CAN_Init+0x26c>)
 80024c8:	601a      	str	r2, [r3, #0]
		status = SUCCESS;
 80024ca:	2300      	movs	r3, #0
 80024cc:	73fb      	strb	r3, [r7, #15]
 80024ce:	e008      	b.n	80024e2 <LL_CAN_Init+0x3a>
	}
	else if (hcan->Instance == _CAN2)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d104      	bne.n	80024e2 <LL_CAN_Init+0x3a>
	{
		canbase = _CAN2_REG_BASE;
 80024d8:	4b8d      	ldr	r3, [pc, #564]	@ (8002710 <LL_CAN_Init+0x268>)
 80024da:	4a8f      	ldr	r2, [pc, #572]	@ (8002718 <LL_CAN_Init+0x270>)
 80024dc:	601a      	str	r2, [r3, #0]
		status = SUCCESS;
 80024de:	2300      	movs	r3, #0
 80024e0:	73fb      	strb	r3, [r7, #15]
	}

	// Enter Initialization mode
	(canbase->CAN_MCR) |= (1U << INRQ);
 80024e2:	4b8b      	ldr	r3, [pc, #556]	@ (8002710 <LL_CAN_Init+0x268>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	4b89      	ldr	r3, [pc, #548]	@ (8002710 <LL_CAN_Init+0x268>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f042 0201 	orr.w	r2, r2, #1
 80024f0:	601a      	str	r2, [r3, #0]

	// Wait until INAK bit has been set by hardware.
	while (!((canbase->CAN_MSR) & (1U << INAK)) && (time_start < time_out))
 80024f2:	e002      	b.n	80024fa <LL_CAN_Init+0x52>
	{
		++time_start;
 80024f4:	7bbb      	ldrb	r3, [r7, #14]
 80024f6:	3301      	adds	r3, #1
 80024f8:	73bb      	strb	r3, [r7, #14]
	while (!((canbase->CAN_MSR) & (1U << INAK)) && (time_start < time_out))
 80024fa:	4b85      	ldr	r3, [pc, #532]	@ (8002710 <LL_CAN_Init+0x268>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f003 0301 	and.w	r3, r3, #1
 8002504:	2b00      	cmp	r3, #0
 8002506:	d103      	bne.n	8002510 <LL_CAN_Init+0x68>
 8002508:	7bba      	ldrb	r2, [r7, #14]
 800250a:	7b7b      	ldrb	r3, [r7, #13]
 800250c:	429a      	cmp	r2, r3
 800250e:	d3f1      	bcc.n	80024f4 <LL_CAN_Init+0x4c>
	}
	if (time_start > time_out)
 8002510:	7bba      	ldrb	r2, [r7, #14]
 8002512:	7b7b      	ldrb	r3, [r7, #13]
 8002514:	429a      	cmp	r2, r3
 8002516:	d901      	bls.n	800251c <LL_CAN_Init+0x74>
		return ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e158      	b.n	80027ce <LL_CAN_Init+0x326>
	// Reset time start
	time_start = 0;
 800251c:	2300      	movs	r3, #0
 800251e:	73bb      	strb	r3, [r7, #14]

	// Exit sleep mode
	(canbase->CAN_MCR) &= ~(1U << SLEEP);
 8002520:	4b7b      	ldr	r3, [pc, #492]	@ (8002710 <LL_CAN_Init+0x268>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	4b7a      	ldr	r3, [pc, #488]	@ (8002710 <LL_CAN_Init+0x268>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f022 0202 	bic.w	r2, r2, #2
 800252e:	601a      	str	r2, [r3, #0]

	// Wait until bit SLAK=0 of MSR register
	while (!((canbase->CAN_MSR) & (1U << SLAK)) && (time_start < time_out))
 8002530:	e002      	b.n	8002538 <LL_CAN_Init+0x90>
	{
		++time_start;
 8002532:	7bbb      	ldrb	r3, [r7, #14]
 8002534:	3301      	adds	r3, #1
 8002536:	73bb      	strb	r3, [r7, #14]
	while (!((canbase->CAN_MSR) & (1U << SLAK)) && (time_start < time_out))
 8002538:	4b75      	ldr	r3, [pc, #468]	@ (8002710 <LL_CAN_Init+0x268>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d103      	bne.n	800254e <LL_CAN_Init+0xa6>
 8002546:	7bba      	ldrb	r2, [r7, #14]
 8002548:	7b7b      	ldrb	r3, [r7, #13]
 800254a:	429a      	cmp	r2, r3
 800254c:	d3f1      	bcc.n	8002532 <LL_CAN_Init+0x8a>
	}
	if (time_start > time_out)
 800254e:	7bba      	ldrb	r2, [r7, #14]
 8002550:	7b7b      	ldrb	r3, [r7, #13]
 8002552:	429a      	cmp	r2, r3
 8002554:	d901      	bls.n	800255a <LL_CAN_Init+0xb2>
		return ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e139      	b.n	80027ce <LL_CAN_Init+0x326>

	// Configure CAN mode
	switch (hcan->Init.Mode)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	7d1b      	ldrb	r3, [r3, #20]
 800255e:	2b03      	cmp	r3, #3
 8002560:	d82c      	bhi.n	80025bc <LL_CAN_Init+0x114>
 8002562:	a201      	add	r2, pc, #4	@ (adr r2, 8002568 <LL_CAN_Init+0xc0>)
 8002564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002568:	08002579 	.word	0x08002579
 800256c:	08002587 	.word	0x08002587
 8002570:	08002599 	.word	0x08002599
 8002574:	080025ab 	.word	0x080025ab
	{
	case _NORMAL_MODE:
		(canbase->CAN_BTR) |= _CAN_MODE_NORMAL;
 8002578:	4b65      	ldr	r3, [pc, #404]	@ (8002710 <LL_CAN_Init+0x268>)
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	4b64      	ldr	r3, [pc, #400]	@ (8002710 <LL_CAN_Init+0x268>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	69d2      	ldr	r2, [r2, #28]
 8002582:	61da      	str	r2, [r3, #28]
		break;
 8002584:	e01a      	b.n	80025bc <LL_CAN_Init+0x114>
	case _LOOPBACK_MODE:
		(canbase->CAN_BTR) |= _CAN_MODE_LOOPBACK;
 8002586:	4b62      	ldr	r3, [pc, #392]	@ (8002710 <LL_CAN_Init+0x268>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	69da      	ldr	r2, [r3, #28]
 800258c:	4b60      	ldr	r3, [pc, #384]	@ (8002710 <LL_CAN_Init+0x268>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002594:	61da      	str	r2, [r3, #28]
		break;
 8002596:	e011      	b.n	80025bc <LL_CAN_Init+0x114>
	case _SILENT_MODE:
		(canbase->CAN_BTR) |= _CAN_MODE_SILENT;
 8002598:	4b5d      	ldr	r3, [pc, #372]	@ (8002710 <LL_CAN_Init+0x268>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	69da      	ldr	r2, [r3, #28]
 800259e:	4b5c      	ldr	r3, [pc, #368]	@ (8002710 <LL_CAN_Init+0x268>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80025a6:	61da      	str	r2, [r3, #28]
		break;
 80025a8:	e008      	b.n	80025bc <LL_CAN_Init+0x114>
	case _SILENT_LOOPBACK_MODE:
		(canbase->CAN_BTR) |= _CAN_MODE_SILENT_LOOPBACK;
 80025aa:	4b59      	ldr	r3, [pc, #356]	@ (8002710 <LL_CAN_Init+0x268>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	69da      	ldr	r2, [r3, #28]
 80025b0:	4b57      	ldr	r3, [pc, #348]	@ (8002710 <LL_CAN_Init+0x268>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 80025b8:	61da      	str	r2, [r3, #28]
		break;
 80025ba:	bf00      	nop
	}

	// Clear bits of SJW | BRP | TS1 | TS2
	(canbase->CAN_BTR) &= 0xF0000000;
 80025bc:	4b54      	ldr	r3, [pc, #336]	@ (8002710 <LL_CAN_Init+0x268>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	69da      	ldr	r2, [r3, #28]
 80025c2:	4b53      	ldr	r3, [pc, #332]	@ (8002710 <LL_CAN_Init+0x268>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f002 4270 	and.w	r2, r2, #4026531840	@ 0xf0000000
 80025ca:	61da      	str	r2, [r3, #28]

	switch(Calculate_APB1_clk())
 80025cc:	f000 fe92 	bl	80032f4 <Calculate_APB1_clk>
 80025d0:	4603      	mov	r3, r0
 80025d2:	4a52      	ldr	r2, [pc, #328]	@ (800271c <LL_CAN_Init+0x274>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d036      	beq.n	8002646 <LL_CAN_Init+0x19e>
 80025d8:	4a50      	ldr	r2, [pc, #320]	@ (800271c <LL_CAN_Init+0x274>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d841      	bhi.n	8002662 <LL_CAN_Init+0x1ba>
 80025de:	4a50      	ldr	r2, [pc, #320]	@ (8002720 <LL_CAN_Init+0x278>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d023      	beq.n	800262c <LL_CAN_Init+0x184>
 80025e4:	4a4e      	ldr	r2, [pc, #312]	@ (8002720 <LL_CAN_Init+0x278>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d83b      	bhi.n	8002662 <LL_CAN_Init+0x1ba>
 80025ea:	4a4e      	ldr	r2, [pc, #312]	@ (8002724 <LL_CAN_Init+0x27c>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d003      	beq.n	80025f8 <LL_CAN_Init+0x150>
 80025f0:	4a4d      	ldr	r2, [pc, #308]	@ (8002728 <LL_CAN_Init+0x280>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d00d      	beq.n	8002612 <LL_CAN_Init+0x16a>
 80025f6:	e034      	b.n	8002662 <LL_CAN_Init+0x1ba>
	{
	case APB1_4MHZ:  hcan->Init.SyncJumpWidth = _CAN_SJW_1TQ;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	609a      	str	r2, [r3, #8]
					 hcan->Init.Prescaler = 1;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2201      	movs	r2, #1
 8002602:	605a      	str	r2, [r3, #4]
					 hcan->Init.TimeSeg1 = _CAN_BS1_6TQ;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2205      	movs	r2, #5
 8002608:	60da      	str	r2, [r3, #12]
					 hcan->Init.TimeSeg2 = _CAN_BS2_1TQ;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	611a      	str	r2, [r3, #16]
					 break;
 8002610:	e028      	b.n	8002664 <LL_CAN_Init+0x1bc>
	case APB1_8MHZ:  hcan->Init.SyncJumpWidth = _CAN_SJW_1TQ;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	609a      	str	r2, [r3, #8]
					 hcan->Init.Prescaler = 1;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	605a      	str	r2, [r3, #4]
					 hcan->Init.TimeSeg1 = _CAN_BS1_13TQ;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	220c      	movs	r2, #12
 8002622:	60da      	str	r2, [r3, #12]
					 hcan->Init.TimeSeg2 = _CAN_BS2_2TQ;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	611a      	str	r2, [r3, #16]
					 break;
 800262a:	e01b      	b.n	8002664 <LL_CAN_Init+0x1bc>
	case APB1_12MHZ: hcan->Init.SyncJumpWidth = _CAN_SJW_1TQ;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	609a      	str	r2, [r3, #8]
					 hcan->Init.Prescaler = 2;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2202      	movs	r2, #2
 8002636:	605a      	str	r2, [r3, #4]
					 hcan->Init.TimeSeg1 = _CAN_BS1_10TQ;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2209      	movs	r2, #9
 800263c:	60da      	str	r2, [r3, #12]
					 hcan->Init.TimeSeg2 = _CAN_BS2_1TQ;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	611a      	str	r2, [r3, #16]
					 break;
 8002644:	e00e      	b.n	8002664 <LL_CAN_Init+0x1bc>
	case APB1_24MHZ: hcan->Init.SyncJumpWidth = _CAN_SJW_1TQ;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	609a      	str	r2, [r3, #8]
					 hcan->Init.Prescaler = 3;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2203      	movs	r2, #3
 8002650:	605a      	str	r2, [r3, #4]
					 hcan->Init.TimeSeg1 = _CAN_BS1_13TQ;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	220c      	movs	r2, #12
 8002656:	60da      	str	r2, [r3, #12]
					 hcan->Init.TimeSeg2 = _CAN_BS2_2TQ;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	611a      	str	r2, [r3, #16]
					 break;
 800265e:	e001      	b.n	8002664 <LL_CAN_Init+0x1bc>
 8002660:	e7ff      	b.n	8002662 <LL_CAN_Init+0x1ba>
	default: while(1);//Error APB1 clock is not match with options above
 8002662:	e7fd      	b.n	8002660 <LL_CAN_Init+0x1b8>
	}
	// Can baudrate calculation bases on F_APB1=24Mhz, SJW | BRP | TS1 | TS2
	(canbase->CAN_BTR) |= (((hcan->Init.SyncJumpWidth) << SJW) | (((hcan->Init.Prescaler) - 1) << BRP) | ((hcan->Init.TimeSeg1) << TS1) | ((hcan->Init.TimeSeg2) << TS2));
 8002664:	4b2a      	ldr	r3, [pc, #168]	@ (8002710 <LL_CAN_Init+0x268>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	69d9      	ldr	r1, [r3, #28]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	061a      	lsls	r2, r3, #24
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	3b01      	subs	r3, #1
 8002676:	431a      	orrs	r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	041b      	lsls	r3, r3, #16
 800267e:	431a      	orrs	r2, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	691b      	ldr	r3, [r3, #16]
 8002684:	051b      	lsls	r3, r3, #20
 8002686:	431a      	orrs	r2, r3
 8002688:	4b21      	ldr	r3, [pc, #132]	@ (8002710 <LL_CAN_Init+0x268>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	430a      	orrs	r2, r1
 800268e:	61da      	str	r2, [r3, #28]

	// Can Autowakeup, default value of bit AWUM=0
	if (hcan->Init.status.AutoWakeUp == ENABLE)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	7d5b      	ldrb	r3, [r3, #21]
 8002694:	f003 0304 	and.w	r3, r3, #4
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b00      	cmp	r3, #0
 800269c:	d008      	beq.n	80026b0 <LL_CAN_Init+0x208>
		(canbase->CAN_MCR) |= (1U << AWUM);
 800269e:	4b1c      	ldr	r3, [pc, #112]	@ (8002710 <LL_CAN_Init+0x268>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002710 <LL_CAN_Init+0x268>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f042 0220 	orr.w	r2, r2, #32
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	e007      	b.n	80026c0 <LL_CAN_Init+0x218>
	else
		(canbase->CAN_MCR) &= ~(1U << AWUM);
 80026b0:	4b17      	ldr	r3, [pc, #92]	@ (8002710 <LL_CAN_Init+0x268>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	4b16      	ldr	r3, [pc, #88]	@ (8002710 <LL_CAN_Init+0x268>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 0220 	bic.w	r2, r2, #32
 80026be:	601a      	str	r2, [r3, #0]

	// Can No Autorestranmission, default value of bit NART=0
	if (hcan->Init.status.AutoRetransmission == DISABLE)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	7d5b      	ldrb	r3, [r3, #21]
 80026c4:	f003 0308 	and.w	r3, r3, #8
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d108      	bne.n	80026e0 <LL_CAN_Init+0x238>
		(canbase->CAN_MCR) |= (1U << NART);
 80026ce:	4b10      	ldr	r3, [pc, #64]	@ (8002710 <LL_CAN_Init+0x268>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002710 <LL_CAN_Init+0x268>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f042 0210 	orr.w	r2, r2, #16
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	e007      	b.n	80026f0 <LL_CAN_Init+0x248>
	else
		(canbase->CAN_MCR) &= ~(1U << NART);
 80026e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002710 <LL_CAN_Init+0x268>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002710 <LL_CAN_Init+0x268>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f022 0210 	bic.w	r2, r2, #16
 80026ee:	601a      	str	r2, [r3, #0]

	// Can ReceiveFifoLocked, default value of bit RFLM=0
	if (hcan->Init.status.ReceiveFifoLocked == ENABLE)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	7d5b      	ldrb	r3, [r3, #21]
 80026f4:	f003 0310 	and.w	r3, r3, #16
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d016      	beq.n	800272c <LL_CAN_Init+0x284>
		(canbase->CAN_MCR) |= (1U << RFLM);
 80026fe:	4b04      	ldr	r3, [pc, #16]	@ (8002710 <LL_CAN_Init+0x268>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	4b02      	ldr	r3, [pc, #8]	@ (8002710 <LL_CAN_Init+0x268>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f042 0208 	orr.w	r2, r2, #8
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	e015      	b.n	800273c <LL_CAN_Init+0x294>
 8002710:	2000019c 	.word	0x2000019c
 8002714:	40006400 	.word	0x40006400
 8002718:	40006800 	.word	0x40006800
 800271c:	016e3600 	.word	0x016e3600
 8002720:	00b71b00 	.word	0x00b71b00
 8002724:	003d0900 	.word	0x003d0900
 8002728:	007a1200 	.word	0x007a1200
	else
		(canbase->CAN_MCR) &= ~(1U << RFLM);
 800272c:	4b2a      	ldr	r3, [pc, #168]	@ (80027d8 <LL_CAN_Init+0x330>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	4b29      	ldr	r3, [pc, #164]	@ (80027d8 <LL_CAN_Init+0x330>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 0208 	bic.w	r2, r2, #8
 800273a:	601a      	str	r2, [r3, #0]

	// Can Time trigger mode, default value of bit TTCM=0
	if (hcan->Init.status.TimeTriggeredMode == ENABLE)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	7d5b      	ldrb	r3, [r3, #21]
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b00      	cmp	r3, #0
 8002748:	d008      	beq.n	800275c <LL_CAN_Init+0x2b4>
		(canbase->CAN_MCR) |= (1U << TTCM);
 800274a:	4b23      	ldr	r3, [pc, #140]	@ (80027d8 <LL_CAN_Init+0x330>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	4b21      	ldr	r3, [pc, #132]	@ (80027d8 <LL_CAN_Init+0x330>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002758:	601a      	str	r2, [r3, #0]
 800275a:	e007      	b.n	800276c <LL_CAN_Init+0x2c4>
	else
		(canbase->CAN_MCR) &= ~(1U << TTCM);
 800275c:	4b1e      	ldr	r3, [pc, #120]	@ (80027d8 <LL_CAN_Init+0x330>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	4b1d      	ldr	r3, [pc, #116]	@ (80027d8 <LL_CAN_Init+0x330>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800276a:	601a      	str	r2, [r3, #0]

	// Can TransmitFifoPriority, default value of bit TXFP=0
	if (hcan->Init.status.TransmitFifoPriority == ENABLE)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	7d5b      	ldrb	r3, [r3, #21]
 8002770:	f003 0320 	and.w	r3, r3, #32
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d008      	beq.n	800278c <LL_CAN_Init+0x2e4>
		(canbase->CAN_MCR) |= (1U << TXFP);
 800277a:	4b17      	ldr	r3, [pc, #92]	@ (80027d8 <LL_CAN_Init+0x330>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	4b15      	ldr	r3, [pc, #84]	@ (80027d8 <LL_CAN_Init+0x330>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f042 0204 	orr.w	r2, r2, #4
 8002788:	601a      	str	r2, [r3, #0]
 800278a:	e007      	b.n	800279c <LL_CAN_Init+0x2f4>
	else
		(canbase->CAN_MCR) &= ~(1U << TXFP);
 800278c:	4b12      	ldr	r3, [pc, #72]	@ (80027d8 <LL_CAN_Init+0x330>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	4b11      	ldr	r3, [pc, #68]	@ (80027d8 <LL_CAN_Init+0x330>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f022 0204 	bic.w	r2, r2, #4
 800279a:	601a      	str	r2, [r3, #0]

	// Can AutoBusOff, default value of bit ABOM=0
	if (hcan->Init.status.AutoBusOff == ENABLE)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	7d5b      	ldrb	r3, [r3, #21]
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d008      	beq.n	80027bc <LL_CAN_Init+0x314>
		canbase->CAN_MCR |= (1U << ABOM);
 80027aa:	4b0b      	ldr	r3, [pc, #44]	@ (80027d8 <LL_CAN_Init+0x330>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	4b09      	ldr	r3, [pc, #36]	@ (80027d8 <LL_CAN_Init+0x330>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027b8:	601a      	str	r2, [r3, #0]
 80027ba:	e007      	b.n	80027cc <LL_CAN_Init+0x324>
	else
		(canbase->CAN_MCR) &= ~(1U << ABOM);
 80027bc:	4b06      	ldr	r3, [pc, #24]	@ (80027d8 <LL_CAN_Init+0x330>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	4b05      	ldr	r3, [pc, #20]	@ (80027d8 <LL_CAN_Init+0x330>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80027ca:	601a      	str	r2, [r3, #0]

	return status;
 80027cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3710      	adds	r7, #16
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	2000019c 	.word	0x2000019c

080027dc <LL_CAN_ConfigFilter>:
 * @return The function `ErrorStatus LL_CAN_ConfigFilter(LL_CAN_Handler_t *hcan, LL_CAN_FilterTypeDef_t
 * *hfilter)` is returning the status of the configuration process, which is either `SUCCESS` or
 * `ERROR`.
 */
ErrorStatus LL_CAN_ConfigFilter(LL_CAN_Handler_t *hcan, LL_CAN_FilterTypeDef_t *hfilter)
{
 80027dc:	b480      	push	{r7}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
	ErrorStatus status = ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	73fb      	strb	r3, [r7, #15]
	uint32_t filter_bank_pos;
	// Check CAN`s instance is CAN1 or CAN2
	status = SUCCESS;
 80027ea:	2300      	movs	r3, #0
 80027ec:	73fb      	strb	r3, [r7, #15]
	if (hcan->Instance == _CAN1)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d105      	bne.n	8002802 <LL_CAN_ConfigFilter+0x26>
	{
		canbase = _CAN1_REG_BASE;
 80027f6:	4b7c      	ldr	r3, [pc, #496]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 80027f8:	4a7c      	ldr	r2, [pc, #496]	@ (80029ec <LL_CAN_ConfigFilter+0x210>)
 80027fa:	601a      	str	r2, [r3, #0]
		status = SUCCESS;
 80027fc:	2300      	movs	r3, #0
 80027fe:	73fb      	strb	r3, [r7, #15]
 8002800:	e004      	b.n	800280c <LL_CAN_ConfigFilter+0x30>
	}
	else
	{
		canbase = _CAN2_REG_BASE;
 8002802:	4b79      	ldr	r3, [pc, #484]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 8002804:	4a7a      	ldr	r2, [pc, #488]	@ (80029f0 <LL_CAN_ConfigFilter+0x214>)
 8002806:	601a      	str	r2, [r3, #0]
		status = SUCCESS;
 8002808:	2300      	movs	r3, #0
 800280a:	73fb      	strb	r3, [r7, #15]
	assert_param(hfilter->SlaveStartFilterBank);

	// Don`t have SlaveStartFilterBank configuration

	// Init filter mode
	(canbase->CAN_FMR) |= (1U << FINIT);
 800280c:	4b76      	ldr	r3, [pc, #472]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002814:	4b74      	ldr	r3, [pc, #464]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f042 0201 	orr.w	r2, r2, #1
 800281c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

	// Select the start filter number of CAN2 slave instance
	if (hcan->Instance == _CAN1)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d115      	bne.n	8002854 <LL_CAN_ConfigFilter+0x78>
	{
		(canbase->CAN_FMR) &= ~(1U << CAN2SB);
 8002828:	4b6f      	ldr	r3, [pc, #444]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002830:	4b6d      	ldr	r3, [pc, #436]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002838:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
		(canbase->CAN_FMR) |= ((hfilter->SlaveStartFilterBank) << CAN2SB);
 800283c:	4b6a      	ldr	r3, [pc, #424]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f8d3 1200 	ldr.w	r1, [r3, #512]	@ 0x200
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002848:	021a      	lsls	r2, r3, #8
 800284a:	4b67      	ldr	r3, [pc, #412]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	430a      	orrs	r2, r1
 8002850:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
	}

	// Convert filter bank number into bit position
	filter_bank_pos = (1U << ((hfilter->FilterBank) & 0x1FU));
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	f003 031f 	and.w	r3, r3, #31
 800285c:	2201      	movs	r2, #1
 800285e:	fa02 f303 	lsl.w	r3, r2, r3
 8002862:	60bb      	str	r3, [r7, #8]

	// Filter deactivation
	(canbase->CAN_FA1R) &= ~(filter_bank_pos);
 8002864:	4b60      	ldr	r3, [pc, #384]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f8d3 121c 	ldr.w	r1, [r3, #540]	@ 0x21c
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	43da      	mvns	r2, r3
 8002870:	4b5d      	ldr	r3, [pc, #372]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	400a      	ands	r2, r1
 8002876:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

	// Config filter scale
	if (hfilter->FilterScale == _CAN_FILTERSCALE_16BIT)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d127      	bne.n	80028d2 <LL_CAN_ConfigFilter+0xf6>
	{
		(canbase->CAN_FS1R) &= ~(filter_bank_pos);
 8002882:	4b59      	ldr	r3, [pc, #356]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f8d3 120c 	ldr.w	r1, [r3, #524]	@ 0x20c
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	43da      	mvns	r2, r3
 800288e:	4b56      	ldr	r3, [pc, #344]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	400a      	ands	r2, r1
 8002894:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

		// First 16-bit identifier and First 16-bit mask
		// Or First 16-bit identifier and Second 16-bit identifier
		(canbase->CAN_sFilterRegister[hfilter->FilterBank].FR1) =
			((0x0000FFFFU & (uint32_t)hfilter->FilterMaskIdLow) << 16U) |
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	0418      	lsls	r0, r3, #16
			(0x0000FFFFU & (uint32_t)hfilter->FilterIdLow);
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	b299      	uxth	r1, r3
		(canbase->CAN_sFilterRegister[hfilter->FilterBank].FR1) =
 80028a4:	4b50      	ldr	r3, [pc, #320]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	683a      	ldr	r2, [r7, #0]
 80028aa:	6952      	ldr	r2, [r2, #20]
			((0x0000FFFFU & (uint32_t)hfilter->FilterMaskIdLow) << 16U) |
 80028ac:	4301      	orrs	r1, r0
		(canbase->CAN_sFilterRegister[hfilter->FilterBank].FR1) =
 80028ae:	3248      	adds	r2, #72	@ 0x48
 80028b0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

		// Second 16-bit identifier and Second 16-bit mask */
		//  Or Third 16-bit identifier and Fourth 16-bit identifier */
		(canbase->CAN_sFilterRegister[hfilter->FilterBank].FR2) =
			((0x0000FFFFU & (uint32_t)hfilter->FilterMaskIdHigh) << 16U) |
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	0418      	lsls	r0, r3, #16
			(0x0000FFFFU & (uint32_t)hfilter->FilterIdHigh);
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	b29a      	uxth	r2, r3
		(canbase->CAN_sFilterRegister[hfilter->FilterBank].FR2) =
 80028c0:	4b49      	ldr	r3, [pc, #292]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 80028c2:	6819      	ldr	r1, [r3, #0]
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	695b      	ldr	r3, [r3, #20]
			((0x0000FFFFU & (uint32_t)hfilter->FilterMaskIdHigh) << 16U) |
 80028c8:	4302      	orrs	r2, r0
		(canbase->CAN_sFilterRegister[hfilter->FilterBank].FR2) =
 80028ca:	3348      	adds	r3, #72	@ 0x48
 80028cc:	00db      	lsls	r3, r3, #3
 80028ce:	440b      	add	r3, r1
 80028d0:	605a      	str	r2, [r3, #4]
	}
	if (hfilter->FilterScale == _CAN_FILTERSCALE_32BIT)
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	69db      	ldr	r3, [r3, #28]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d126      	bne.n	8002928 <LL_CAN_ConfigFilter+0x14c>
	{
		(canbase->CAN_FS1R) |= (filter_bank_pos);
 80028da:	4b43      	ldr	r3, [pc, #268]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f8d3 120c 	ldr.w	r1, [r3, #524]	@ 0x20c
 80028e2:	4b41      	ldr	r3, [pc, #260]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

		// 32-bit identifier or First 32-bit identifier
		(canbase->CAN_sFilterRegister[hfilter->FilterBank].FR1) =
			((0x0000FFFFU & (uint32_t)hfilter->FilterIdHigh) << 16U) |
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	0418      	lsls	r0, r3, #16
			(0x0000FFFFU & (uint32_t)hfilter->FilterIdLow);
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	b299      	uxth	r1, r3
		(canbase->CAN_sFilterRegister[hfilter->FilterBank].FR1) =
 80028fa:	4b3b      	ldr	r3, [pc, #236]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	683a      	ldr	r2, [r7, #0]
 8002900:	6952      	ldr	r2, [r2, #20]
			((0x0000FFFFU & (uint32_t)hfilter->FilterIdHigh) << 16U) |
 8002902:	4301      	orrs	r1, r0
		(canbase->CAN_sFilterRegister[hfilter->FilterBank].FR1) =
 8002904:	3248      	adds	r2, #72	@ 0x48
 8002906:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

		// 32-bit mask or Second 32-bit identifier
		(canbase->CAN_sFilterRegister[hfilter->FilterBank].FR2) =
			((0x0000FFFFU & (uint32_t)hfilter->FilterMaskIdHigh) << 16U) |
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	0418      	lsls	r0, r3, #16
			(0x0000FFFFU & (uint32_t)hfilter->FilterMaskIdLow);
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	b29a      	uxth	r2, r3
		(canbase->CAN_sFilterRegister[hfilter->FilterBank].FR2) =
 8002916:	4b34      	ldr	r3, [pc, #208]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 8002918:	6819      	ldr	r1, [r3, #0]
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	695b      	ldr	r3, [r3, #20]
			((0x0000FFFFU & (uint32_t)hfilter->FilterMaskIdHigh) << 16U) |
 800291e:	4302      	orrs	r2, r0
		(canbase->CAN_sFilterRegister[hfilter->FilterBank].FR2) =
 8002920:	3348      	adds	r3, #72	@ 0x48
 8002922:	00db      	lsls	r3, r3, #3
 8002924:	440b      	add	r3, r1
 8002926:	605a      	str	r2, [r3, #4]
	}

	// Config filter mode
	if (hfilter->FilterMode == _CAN_FILTERMODE_IDMASK)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d10b      	bne.n	8002948 <LL_CAN_ConfigFilter+0x16c>
	{
		(canbase->CAN_FM1R) &= ~(filter_bank_pos);
 8002930:	4b2d      	ldr	r3, [pc, #180]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f8d3 1204 	ldr.w	r1, [r3, #516]	@ 0x204
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	43da      	mvns	r2, r3
 800293c:	4b2a      	ldr	r3, [pc, #168]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	400a      	ands	r2, r1
 8002942:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002946:	e009      	b.n	800295c <LL_CAN_ConfigFilter+0x180>
	}
	else
	{
		(canbase->CAN_FM1R) |= (filter_bank_pos);
 8002948:	4b27      	ldr	r3, [pc, #156]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f8d3 1204 	ldr.w	r1, [r3, #516]	@ 0x204
 8002950:	4b25      	ldr	r3, [pc, #148]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	68ba      	ldr	r2, [r7, #8]
 8002956:	430a      	orrs	r2, r1
 8002958:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
	}
	// Config filter FIFO assignment (FIFO0 or FIFO1)
	if (hfilter->FilterFIFOAssignment == _CAN_FILTER_FIFO0)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	691b      	ldr	r3, [r3, #16]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d10b      	bne.n	800297c <LL_CAN_ConfigFilter+0x1a0>
	{
		(canbase->CAN_FFA1R) &= ~(filter_bank_pos);
 8002964:	4b20      	ldr	r3, [pc, #128]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f8d3 1214 	ldr.w	r1, [r3, #532]	@ 0x214
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	43da      	mvns	r2, r3
 8002970:	4b1d      	ldr	r3, [pc, #116]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	400a      	ands	r2, r1
 8002976:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800297a:	e009      	b.n	8002990 <LL_CAN_ConfigFilter+0x1b4>
	}
	else
	{
		(canbase->CAN_FFA1R) |= (filter_bank_pos);
 800297c:	4b1a      	ldr	r3, [pc, #104]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f8d3 1214 	ldr.w	r1, [r3, #532]	@ 0x214
 8002984:	4b18      	ldr	r3, [pc, #96]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	68ba      	ldr	r2, [r7, #8]
 800298a:	430a      	orrs	r2, r1
 800298c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
	}

	// Filter activation
	if (hfilter->FilterActivation == _CAN_FILTER_ENABLE)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	2b01      	cmp	r3, #1
 8002996:	d10a      	bne.n	80029ae <LL_CAN_ConfigFilter+0x1d2>
	{
		(canbase->CAN_FA1R) |= (filter_bank_pos);
 8002998:	4b13      	ldr	r3, [pc, #76]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f8d3 121c 	ldr.w	r1, [r3, #540]	@ 0x21c
 80029a0:	4b11      	ldr	r3, [pc, #68]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68ba      	ldr	r2, [r7, #8]
 80029a6:	430a      	orrs	r2, r1
 80029a8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
 80029ac:	e00a      	b.n	80029c4 <LL_CAN_ConfigFilter+0x1e8>
	}
	else
	{
		(canbase->CAN_FA1R) &= ~(filter_bank_pos);
 80029ae:	4b0e      	ldr	r3, [pc, #56]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f8d3 121c 	ldr.w	r1, [r3, #540]	@ 0x21c
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	43da      	mvns	r2, r3
 80029ba:	4b0b      	ldr	r3, [pc, #44]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	400a      	ands	r2, r1
 80029c0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
	}

	// Leave the initialisation mode for the filter
	(canbase->CAN_FMR) &= ~(1U << FINIT);
 80029c4:	4b08      	ldr	r3, [pc, #32]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80029cc:	4b06      	ldr	r3, [pc, #24]	@ (80029e8 <LL_CAN_ConfigFilter+0x20c>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f022 0201 	bic.w	r2, r2, #1
 80029d4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
	return status;
 80029d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3714      	adds	r7, #20
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	2000019c 	.word	0x2000019c
 80029ec:	40006400 	.word	0x40006400
 80029f0:	40006800 	.word	0x40006800

080029f4 <LL_CAN_Start>:
 *
 * @return The function LL_CAN_Start is returning an ErrorStatus enum value, which can be either
 * SUCCESS or ERROR.
 */
ErrorStatus LL_CAN_Start(LL_CAN_Handler_t *hcan)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
	ErrorStatus status = ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	73fb      	strb	r3, [r7, #15]
	uint8_t time_out = 50;
 8002a00:	2332      	movs	r3, #50	@ 0x32
 8002a02:	737b      	strb	r3, [r7, #13]
	uint8_t time_start = 0;
 8002a04:	2300      	movs	r3, #0
 8002a06:	73bb      	strb	r3, [r7, #14]
	if (hcan->Instance == _CAN1)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d105      	bne.n	8002a1c <LL_CAN_Start+0x28>
	{
		canbase = _CAN1_REG_BASE;
 8002a10:	4b1a      	ldr	r3, [pc, #104]	@ (8002a7c <LL_CAN_Start+0x88>)
 8002a12:	4a1b      	ldr	r2, [pc, #108]	@ (8002a80 <LL_CAN_Start+0x8c>)
 8002a14:	601a      	str	r2, [r3, #0]
		status = SUCCESS;
 8002a16:	2300      	movs	r3, #0
 8002a18:	73fb      	strb	r3, [r7, #15]
 8002a1a:	e008      	b.n	8002a2e <LL_CAN_Start+0x3a>
	}
	else if (hcan->Instance == _CAN2)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d104      	bne.n	8002a2e <LL_CAN_Start+0x3a>
	{
		canbase = _CAN2_REG_BASE;
 8002a24:	4b15      	ldr	r3, [pc, #84]	@ (8002a7c <LL_CAN_Start+0x88>)
 8002a26:	4a17      	ldr	r2, [pc, #92]	@ (8002a84 <LL_CAN_Start+0x90>)
 8002a28:	601a      	str	r2, [r3, #0]
		status = SUCCESS;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	73fb      	strb	r3, [r7, #15]
	}

	// Leave Initialization mode
	(canbase->CAN_MCR) &= ~(1U << INRQ);
 8002a2e:	4b13      	ldr	r3, [pc, #76]	@ (8002a7c <LL_CAN_Start+0x88>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	4b11      	ldr	r3, [pc, #68]	@ (8002a7c <LL_CAN_Start+0x88>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f022 0201 	bic.w	r2, r2, #1
 8002a3c:	601a      	str	r2, [r3, #0]
	// Wait until INAK bit has been cleared by hardware.
	while (((canbase->CAN_MSR) & (1U << INAK)) && (time_start < time_out))
 8002a3e:	e002      	b.n	8002a46 <LL_CAN_Start+0x52>
	{
		++time_start;
 8002a40:	7bbb      	ldrb	r3, [r7, #14]
 8002a42:	3301      	adds	r3, #1
 8002a44:	73bb      	strb	r3, [r7, #14]
	while (((canbase->CAN_MSR) & (1U << INAK)) && (time_start < time_out))
 8002a46:	4b0d      	ldr	r3, [pc, #52]	@ (8002a7c <LL_CAN_Start+0x88>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d003      	beq.n	8002a5c <LL_CAN_Start+0x68>
 8002a54:	7bba      	ldrb	r2, [r7, #14]
 8002a56:	7b7b      	ldrb	r3, [r7, #13]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d3f1      	bcc.n	8002a40 <LL_CAN_Start+0x4c>
	}
	if (time_start > time_out)
 8002a5c:	7bba      	ldrb	r2, [r7, #14]
 8002a5e:	7b7b      	ldrb	r3, [r7, #13]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d902      	bls.n	8002a6a <LL_CAN_Start+0x76>
		status = ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	73fb      	strb	r3, [r7, #15]
 8002a68:	e001      	b.n	8002a6e <LL_CAN_Start+0x7a>
	else
		status = SUCCESS;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	73fb      	strb	r3, [r7, #15]
	return status;
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3714      	adds	r7, #20
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	2000019c 	.word	0x2000019c
 8002a80:	40006400 	.word	0x40006400
 8002a84:	40006800 	.word	0x40006800

08002a88 <LL_CAN_AddTxMessage>:
 *
 * @return The function `ErrorStatus LL_CAN_AddTxMessage` is returning the status of the operation,
 * which can be either `SUCCESS` or `ERROR`.
 */
ErrorStatus LL_CAN_AddTxMessage(LL_CAN_Handler_t *hcan, const uint8_t data[], LL_CAN_TxHeaderTypeDef_t *htxheader, uint32_t *TxMailBox)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	607a      	str	r2, [r7, #4]
 8002a94:	603b      	str	r3, [r7, #0]
	ErrorStatus status = ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	75fb      	strb	r3, [r7, #23]
	else
	{
		assert_param(htxheader->ExtId);
	}
	// Check CAN`s instance is CAN1 or CAN2
	if (hcan->Instance == _CAN1)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d103      	bne.n	8002aaa <LL_CAN_AddTxMessage+0x22>
	{
		canbase = _CAN1_REG_BASE;
 8002aa2:	4b15      	ldr	r3, [pc, #84]	@ (8002af8 <LL_CAN_AddTxMessage+0x70>)
 8002aa4:	4a15      	ldr	r2, [pc, #84]	@ (8002afc <LL_CAN_AddTxMessage+0x74>)
 8002aa6:	601a      	str	r2, [r3, #0]
 8002aa8:	e002      	b.n	8002ab0 <LL_CAN_AddTxMessage+0x28>
	}
	else
	{
		canbase = _CAN2_REG_BASE;
 8002aaa:	4b13      	ldr	r3, [pc, #76]	@ (8002af8 <LL_CAN_AddTxMessage+0x70>)
 8002aac:	4a14      	ldr	r2, [pc, #80]	@ (8002b00 <LL_CAN_AddTxMessage+0x78>)
 8002aae:	601a      	str	r2, [r3, #0]
	}

	// Check if any mailbox is empty
	if (((canbase->CAN_TSR) & (1U << TME0)) || ((canbase->CAN_TSR) & (1U << TME1)) || ((canbase->CAN_TSR) & (1U << TME2)))
 8002ab0:	4b11      	ldr	r3, [pc, #68]	@ (8002af8 <LL_CAN_AddTxMessage+0x70>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d10d      	bne.n	8002ada <LL_CAN_AddTxMessage+0x52>
 8002abe:	4b0e      	ldr	r3, [pc, #56]	@ (8002af8 <LL_CAN_AddTxMessage+0x70>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d106      	bne.n	8002ada <LL_CAN_AddTxMessage+0x52>
 8002acc:	4b0a      	ldr	r3, [pc, #40]	@ (8002af8 <LL_CAN_AddTxMessage+0x70>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d008      	beq.n	8002aec <LL_CAN_AddTxMessage+0x64>
	{
		Trans(canbase, data, htxheader, TxMailBox);
 8002ada:	4b07      	ldr	r3, [pc, #28]	@ (8002af8 <LL_CAN_AddTxMessage+0x70>)
 8002adc:	6818      	ldr	r0, [r3, #0]
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	68b9      	ldr	r1, [r7, #8]
 8002ae4:	f000 f80e 	bl	8002b04 <Trans>
		status = SUCCESS;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	75fb      	strb	r3, [r7, #23]
	}

	return status;
 8002aec:	7dfb      	ldrb	r3, [r7, #23]
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3718      	adds	r7, #24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	2000019c 	.word	0x2000019c
 8002afc:	40006400 	.word	0x40006400
 8002b00:	40006800 	.word	0x40006800

08002b04 <Trans>:
 * transmission, such as the message ID, data length, RTR bit, IDE bit, Transmit Global Time flag, etc.
 * @param TxMailBox The `TxMailBox` parameter is a pointer to a `uint32_t` variable where the function
 * will store the selected transmit mailbox for sending the CAN message.
 */
static void Trans(CAN_TypeDef_t *canbase, const uint8_t data[], LL_CAN_TxHeaderTypeDef_t *htxheader, uint32_t *TxMailBox)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b087      	sub	sp, #28
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
 8002b10:	603b      	str	r3, [r7, #0]

	uint32_t transmitmailbox;

	// Select an empty transmit mailbox
	transmitmailbox = (((canbase->CAN_TSR) >> CODE) & 0x03);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	0e1b      	lsrs	r3, r3, #24
 8002b18:	f003 0303 	and.w	r3, r3, #3
 8002b1c:	617b      	str	r3, [r7, #20]
	*TxMailBox = transmitmailbox;
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	697a      	ldr	r2, [r7, #20]
 8002b22:	601a      	str	r2, [r3, #0]
	// Set up the ID
	if (htxheader->_IDE == _CAN_ID_STD)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d10d      	bne.n	8002b48 <Trans+0x44>
	{
		(canbase->sTxMailBox[transmitmailbox].TIR) = ((htxheader->StdId) << STID) | ((htxheader->_RTR) << RTR);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	055a      	lsls	r2, r3, #21
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	431a      	orrs	r2, r3
 8002b3a:	68f9      	ldr	r1, [r7, #12]
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	3318      	adds	r3, #24
 8002b40:	011b      	lsls	r3, r3, #4
 8002b42:	440b      	add	r3, r1
 8002b44:	601a      	str	r2, [r3, #0]
 8002b46:	e010      	b.n	8002b6a <Trans+0x66>
	}
	else
	{
		(canbase->sTxMailBox[transmitmailbox].TIR) = (((htxheader->ExtId) << EXID) | ((htxheader->_RTR) << RTR) | ((htxheader->_IDE) << IDE));
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	00da      	lsls	r2, r3, #3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	431a      	orrs	r2, r3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	431a      	orrs	r2, r3
 8002b5e:	68f9      	ldr	r1, [r7, #12]
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	3318      	adds	r3, #24
 8002b64:	011b      	lsls	r3, r3, #4
 8002b66:	440b      	add	r3, r1
 8002b68:	601a      	str	r2, [r3, #0]
	}

	// Set up the DLC
	(canbase->sTxMailBox[transmitmailbox].TDTR) = ((htxheader->_DLC) << DLC);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	691a      	ldr	r2, [r3, #16]
 8002b6e:	68f9      	ldr	r1, [r7, #12]
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	3318      	adds	r3, #24
 8002b74:	011b      	lsls	r3, r3, #4
 8002b76:	440b      	add	r3, r1
 8002b78:	3304      	adds	r3, #4
 8002b7a:	601a      	str	r2, [r3, #0]
	// Set up the Transmit Global Time mode
	if (htxheader->TransmitGlobalTime == ENABLE)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	7d1b      	ldrb	r3, [r3, #20]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d111      	bne.n	8002ba8 <Trans+0xa4>
	{
		canbase->sTxMailBox[transmitmailbox].TDTR |= ((htxheader->TransmitGlobalTime) << TGT);
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	3318      	adds	r3, #24
 8002b8a:	011b      	lsls	r3, r3, #4
 8002b8c:	4413      	add	r3, r2
 8002b8e:	3304      	adds	r3, #4
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	7d1b      	ldrb	r3, [r3, #20]
 8002b96:	021b      	lsls	r3, r3, #8
 8002b98:	431a      	orrs	r2, r3
 8002b9a:	68f9      	ldr	r1, [r7, #12]
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	3318      	adds	r3, #24
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	440b      	add	r3, r1
 8002ba4:	3304      	adds	r3, #4
 8002ba6:	601a      	str	r2, [r3, #0]
	}

	// Set up data
	(canbase->sTxMailBox[transmitmailbox].TDHR) = (((uint32_t)data[7] << CAN_TDHR_DATA7_Pos) | ((uint32_t)data[6] << CAN_TDHR_DATA6_Pos) | ((uint32_t)data[5] << CAN_TDHR_DATA5_Pos) | ((uint32_t)data[4] << CAN_TDHR_DATA4_Pos));
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	3307      	adds	r3, #7
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	061a      	lsls	r2, r3, #24
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	3306      	adds	r3, #6
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	041b      	lsls	r3, r3, #16
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	3305      	adds	r3, #5
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	021b      	lsls	r3, r3, #8
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	68ba      	ldr	r2, [r7, #8]
 8002bc6:	3204      	adds	r2, #4
 8002bc8:	7812      	ldrb	r2, [r2, #0]
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	68f9      	ldr	r1, [r7, #12]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	011b      	lsls	r3, r3, #4
 8002bd2:	440b      	add	r3, r1
 8002bd4:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002bd8:	601a      	str	r2, [r3, #0]
	(canbase->sTxMailBox[transmitmailbox].TDLR) = ((uint32_t)(data[3] << CAN_TDLR_DATA3_Pos) | ((uint32_t)data[2] << CAN_TDLR_DATA2_Pos) | ((uint32_t)data[1] << CAN_TDLR_DATA1_Pos) | ((uint32_t)data[0] << CAN_TDLR_DATA0_Pos));
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	3303      	adds	r3, #3
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	061a      	lsls	r2, r3, #24
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	3302      	adds	r3, #2
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	041b      	lsls	r3, r3, #16
 8002bea:	431a      	orrs	r2, r3
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	3301      	adds	r3, #1
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	021b      	lsls	r3, r3, #8
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	68ba      	ldr	r2, [r7, #8]
 8002bf8:	7812      	ldrb	r2, [r2, #0]
 8002bfa:	431a      	orrs	r2, r3
 8002bfc:	68f9      	ldr	r1, [r7, #12]
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	011b      	lsls	r3, r3, #4
 8002c02:	440b      	add	r3, r1
 8002c04:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002c08:	601a      	str	r2, [r3, #0]

	// Request transmission by enable bit TXRQ
	(canbase->sTxMailBox[transmitmailbox].TIR) |= (1UL << TXRQ);
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	3318      	adds	r3, #24
 8002c10:	011b      	lsls	r3, r3, #4
 8002c12:	4413      	add	r3, r2
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f043 0201 	orr.w	r2, r3, #1
 8002c1a:	68f9      	ldr	r1, [r7, #12]
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	3318      	adds	r3, #24
 8002c20:	011b      	lsls	r3, r3, #4
 8002c22:	440b      	add	r3, r1
 8002c24:	601a      	str	r2, [r3, #0]
}
 8002c26:	bf00      	nop
 8002c28:	371c      	adds	r7, #28
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
	...

08002c34 <LL_CAN_GetRxMessage>:
 * @return either SUCCESS or ERROR based on the conditions checked within the function. If the Rx FIFO
 * is empty or if there is a parameter error, the function will return ERROR. Otherwise, it will return
 * SUCCESS after successfully retrieving the CAN message data.
 */
ErrorStatus LL_CAN_GetRxMessage(LL_CAN_Handler_t *hcan, LL_CAN_RxHeaderTypeDef_t *hrxheader, uint8_t rxdata[], uint32_t RxFifo)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b085      	sub	sp, #20
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
 8002c40:	603b      	str	r3, [r7, #0]
	// Check the parameters
	assert_param(rxdata);
	assert_param(RxFifo);

	if (hcan->Instance == _CAN1)
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d103      	bne.n	8002c52 <LL_CAN_GetRxMessage+0x1e>
	{
		canbase = _CAN1_REG_BASE;
 8002c4a:	4b88      	ldr	r3, [pc, #544]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002c4c:	4a88      	ldr	r2, [pc, #544]	@ (8002e70 <LL_CAN_GetRxMessage+0x23c>)
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	e002      	b.n	8002c58 <LL_CAN_GetRxMessage+0x24>
	}
	else
	{
		canbase = _CAN2_REG_BASE;
 8002c52:	4b86      	ldr	r3, [pc, #536]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002c54:	4a87      	ldr	r2, [pc, #540]	@ (8002e74 <LL_CAN_GetRxMessage+0x240>)
 8002c56:	601a      	str	r2, [r3, #0]
	}

	/* Check the Rx FIFO */
	if (RxFifo == _CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d10e      	bne.n	8002c7c <LL_CAN_GetRxMessage+0x48>
	{
		/* Check that the Rx FIFO 0 is not empty */
		if (((canbase->CAN_RF0R) & (1 << FMP0)) == 0U)
 8002c5e:	4b83      	ldr	r3, [pc, #524]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	f003 0301 	and.w	r3, r3, #1
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d116      	bne.n	8002c9a <LL_CAN_GetRxMessage+0x66>
		{
			/* Update error code */
			hcan->ErrorCode |= LL_CAN_ERROR_PARAM;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	699b      	ldr	r3, [r3, #24]
 8002c70:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	619a      	str	r2, [r3, #24]

			return ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e0f1      	b.n	8002e60 <LL_CAN_GetRxMessage+0x22c>
		}
	}
	else /* Rx element is assigned to Rx FIFO 1 */
	{
		/* Check that the Rx FIFO 1 is not empty */
		if (((canbase->CAN_RF1R) & (1 << FMP1)) == 0U)
 8002c7c:	4b7b      	ldr	r3, [pc, #492]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d107      	bne.n	8002c9a <LL_CAN_GetRxMessage+0x66>
		{
			/* Update error code */
			hcan->ErrorCode |= LL_CAN_ERROR_PARAM;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	699b      	ldr	r3, [r3, #24]
 8002c8e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	619a      	str	r2, [r3, #24]

			return ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e0e2      	b.n	8002e60 <LL_CAN_GetRxMessage+0x22c>
		}
	}

	// Get ID
	hrxheader->_IDE = (((1U << IDE_rx) & (canbase->sFIFOMailBox[RxFifo].RIR)) >> IDE_rx);
 8002c9a:	4b74      	ldr	r3, [pc, #464]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	331b      	adds	r3, #27
 8002ca2:	011b      	lsls	r3, r3, #4
 8002ca4:	4413      	add	r3, r2
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	089b      	lsrs	r3, r3, #2
 8002caa:	f003 0201 	and.w	r2, r3, #1
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	609a      	str	r2, [r3, #8]
	if (hrxheader->_IDE == _CAN_ID_STD)
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10c      	bne.n	8002cd4 <LL_CAN_GetRxMessage+0xa0>
	{
		hrxheader->StdId = (((0x7FF << STID_rx) & (canbase->sFIFOMailBox[RxFifo].RIR)) >> STID_rx);
 8002cba:	4b6c      	ldr	r3, [pc, #432]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	331b      	adds	r3, #27
 8002cc2:	011b      	lsls	r3, r3, #4
 8002cc4:	4413      	add	r3, r2
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	0d5b      	lsrs	r3, r3, #21
 8002cca:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	e00b      	b.n	8002cec <LL_CAN_GetRxMessage+0xb8>
	}
	else
	{
		hrxheader->ExtId = (((0x1FFFFFFF << EXID_rx) & (canbase->sFIFOMailBox[RxFifo].RIR)) >> EXID);
 8002cd4:	4b65      	ldr	r3, [pc, #404]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	331b      	adds	r3, #27
 8002cdc:	011b      	lsls	r3, r3, #4
 8002cde:	4413      	add	r3, r2
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	08db      	lsrs	r3, r3, #3
 8002ce4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	605a      	str	r2, [r3, #4]
	}

	// Get Remote transmission request
	hrxheader->_RTR = (((1U << RTR_rx) & (canbase->sFIFOMailBox[RxFifo].RIR)) >> RTR_rx);
 8002cec:	4b5f      	ldr	r3, [pc, #380]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	331b      	adds	r3, #27
 8002cf4:	011b      	lsls	r3, r3, #4
 8002cf6:	4413      	add	r3, r2
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	085b      	lsrs	r3, r3, #1
 8002cfc:	f003 0201 	and.w	r2, r3, #1
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	60da      	str	r2, [r3, #12]
	if ((((0xF << DLC_rx) & (canbase->sFIFOMailBox[RxFifo].RDTR)) >> DLC_rx) >= 8U)
 8002d04:	4b59      	ldr	r3, [pc, #356]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	331b      	adds	r3, #27
 8002d0c:	011b      	lsls	r3, r3, #4
 8002d0e:	4413      	add	r3, r2
 8002d10:	3304      	adds	r3, #4
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0308 	and.w	r3, r3, #8
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d003      	beq.n	8002d24 <LL_CAN_GetRxMessage+0xf0>
	{
		/* Truncate DLC to 8 if received field is over range */
		hrxheader->_DLC = 8U;
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	2208      	movs	r2, #8
 8002d20:	611a      	str	r2, [r3, #16]
 8002d22:	e00b      	b.n	8002d3c <LL_CAN_GetRxMessage+0x108>
	}
	else
	{
		hrxheader->_DLC = (((0xF << DLC_rx) & (canbase->sFIFOMailBox[RxFifo].RDTR)) >> DLC_rx);
 8002d24:	4b51      	ldr	r3, [pc, #324]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	331b      	adds	r3, #27
 8002d2c:	011b      	lsls	r3, r3, #4
 8002d2e:	4413      	add	r3, r2
 8002d30:	3304      	adds	r3, #4
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 020f 	and.w	r2, r3, #15
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	611a      	str	r2, [r3, #16]
	}

	hrxheader->FilterMatchIndex = (((0xFF << FMI_rx) & (canbase->sFIFOMailBox[RxFifo].RDTR)) >> FMI_rx);
 8002d3c:	4b4b      	ldr	r3, [pc, #300]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	331b      	adds	r3, #27
 8002d44:	011b      	lsls	r3, r3, #4
 8002d46:	4413      	add	r3, r2
 8002d48:	3304      	adds	r3, #4
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	0a1b      	lsrs	r3, r3, #8
 8002d4e:	b2da      	uxtb	r2, r3
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	619a      	str	r2, [r3, #24]
	hrxheader->Timestamp = (((0xFFFF << TIME_rx) & (canbase->sFIFOMailBox[RxFifo].RDTR)) >> TIME_rx);
 8002d54:	4b45      	ldr	r3, [pc, #276]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	331b      	adds	r3, #27
 8002d5c:	011b      	lsls	r3, r3, #4
 8002d5e:	4413      	add	r3, r2
 8002d60:	3304      	adds	r3, #4
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	0c1b      	lsrs	r3, r3, #16
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	615a      	str	r2, [r3, #20]

	/* Get the data */
	rxdata[0] = (uint8_t)(((0XFF << CAN_RDLR_DATA0_Pos) & (canbase->sFIFOMailBox[RxFifo].RDLR)) >> CAN_RDLR_DATA0_Pos);
 8002d6c:	4b3f      	ldr	r3, [pc, #252]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	011b      	lsls	r3, r3, #4
 8002d74:	4413      	add	r3, r2
 8002d76:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	b2da      	uxtb	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	701a      	strb	r2, [r3, #0]
	rxdata[1] = (uint8_t)(((0XFF << CAN_RDLR_DATA1_Pos) & (canbase->sFIFOMailBox[RxFifo].RDLR)) >> CAN_RDLR_DATA1_Pos);
 8002d82:	4b3a      	ldr	r3, [pc, #232]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	011b      	lsls	r3, r3, #4
 8002d8a:	4413      	add	r3, r2
 8002d8c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	0a1a      	lsrs	r2, r3, #8
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	3301      	adds	r3, #1
 8002d98:	b2d2      	uxtb	r2, r2
 8002d9a:	701a      	strb	r2, [r3, #0]
	rxdata[2] = (uint8_t)(((0XFF << CAN_RDLR_DATA2_Pos) & (canbase->sFIFOMailBox[RxFifo].RDLR)) >> CAN_RDLR_DATA2_Pos);
 8002d9c:	4b33      	ldr	r3, [pc, #204]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	011b      	lsls	r3, r3, #4
 8002da4:	4413      	add	r3, r2
 8002da6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	0c1a      	lsrs	r2, r3, #16
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	3302      	adds	r3, #2
 8002db2:	b2d2      	uxtb	r2, r2
 8002db4:	701a      	strb	r2, [r3, #0]
	rxdata[3] = (uint8_t)(((0XFF << CAN_RDLR_DATA3_Pos) & (canbase->sFIFOMailBox[RxFifo].RDLR)) >> CAN_RDLR_DATA3_Pos);
 8002db6:	4b2d      	ldr	r3, [pc, #180]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	011b      	lsls	r3, r3, #4
 8002dbe:	4413      	add	r3, r2
 8002dc0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	0e1a      	lsrs	r2, r3, #24
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	3303      	adds	r3, #3
 8002dcc:	b2d2      	uxtb	r2, r2
 8002dce:	701a      	strb	r2, [r3, #0]
	rxdata[4] = (uint8_t)(((0XFF << CAN_RDHR_DATA4_Pos) & (canbase->sFIFOMailBox[RxFifo].RDHR)) >> CAN_RDHR_DATA4_Pos);
 8002dd0:	4b26      	ldr	r3, [pc, #152]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	011b      	lsls	r3, r3, #4
 8002dd8:	4413      	add	r3, r2
 8002dda:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	3304      	adds	r3, #4
 8002de4:	b2d2      	uxtb	r2, r2
 8002de6:	701a      	strb	r2, [r3, #0]
	rxdata[5] = (uint8_t)(((0XFF << CAN_RDHR_DATA5_Pos) & (canbase->sFIFOMailBox[RxFifo].RDHR)) >> CAN_RDHR_DATA5_Pos);
 8002de8:	4b20      	ldr	r3, [pc, #128]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	011b      	lsls	r3, r3, #4
 8002df0:	4413      	add	r3, r2
 8002df2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	0a1a      	lsrs	r2, r3, #8
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	3305      	adds	r3, #5
 8002dfe:	b2d2      	uxtb	r2, r2
 8002e00:	701a      	strb	r2, [r3, #0]
	rxdata[6] = (uint8_t)(((0XFF << CAN_RDHR_DATA6_Pos) & (canbase->sFIFOMailBox[RxFifo].RDHR)) >> CAN_RDHR_DATA6_Pos);
 8002e02:	4b1a      	ldr	r3, [pc, #104]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	011b      	lsls	r3, r3, #4
 8002e0a:	4413      	add	r3, r2
 8002e0c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	0c1a      	lsrs	r2, r3, #16
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	3306      	adds	r3, #6
 8002e18:	b2d2      	uxtb	r2, r2
 8002e1a:	701a      	strb	r2, [r3, #0]
	rxdata[7] = (uint8_t)(((0XFF << CAN_RDHR_DATA7_Pos) & (canbase->sFIFOMailBox[RxFifo].RDHR)) >> CAN_RDHR_DATA7_Pos);
 8002e1c:	4b13      	ldr	r3, [pc, #76]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	011b      	lsls	r3, r3, #4
 8002e24:	4413      	add	r3, r2
 8002e26:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	0e1a      	lsrs	r2, r3, #24
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	3307      	adds	r3, #7
 8002e32:	b2d2      	uxtb	r2, r2
 8002e34:	701a      	strb	r2, [r3, #0]

	/* Release the FIFO */
	if (RxFifo == _CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d108      	bne.n	8002e4e <LL_CAN_GetRxMessage+0x21a>
	{
		/* Release RX FIFO 0 */
		(canbase->CAN_RF0R) |= (1U << RFOM0);
 8002e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68da      	ldr	r2, [r3, #12]
 8002e42:	4b0a      	ldr	r3, [pc, #40]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f042 0220 	orr.w	r2, r2, #32
 8002e4a:	60da      	str	r2, [r3, #12]
 8002e4c:	e007      	b.n	8002e5e <LL_CAN_GetRxMessage+0x22a>
	}
	else /* Rx element is assigned to Rx FIFO 1 */
	{
		/* Release RX FIFO 1 */
		(canbase->CAN_RF1R) |= (1U << RFOM1);
 8002e4e:	4b07      	ldr	r3, [pc, #28]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	691a      	ldr	r2, [r3, #16]
 8002e54:	4b05      	ldr	r3, [pc, #20]	@ (8002e6c <LL_CAN_GetRxMessage+0x238>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f042 0220 	orr.w	r2, r2, #32
 8002e5c:	611a      	str	r2, [r3, #16]
	}

	return SUCCESS;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3714      	adds	r7, #20
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr
 8002e6c:	2000019c 	.word	0x2000019c
 8002e70:	40006400 	.word	0x40006400
 8002e74:	40006800 	.word	0x40006800

08002e78 <LL_CAN_ActivateInterrupt>:
 * specify which interrupts should be enabled. It is a bitmask where each bit corresponds to a specific
 * interrupt source. By ORing the `ActiveITs` bitmask with the `CAN_IER` register,
 */

void LL_CAN_ActivateInterrupt(LL_CAN_Handler_t *hcan, uint32_t ActiveITs)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
	if (hcan->Instance == _CAN1)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d103      	bne.n	8002e92 <LL_CAN_ActivateInterrupt+0x1a>
	{
		canbase = _CAN1_REG_BASE;
 8002e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb4 <LL_CAN_ActivateInterrupt+0x3c>)
 8002e8c:	4a0a      	ldr	r2, [pc, #40]	@ (8002eb8 <LL_CAN_ActivateInterrupt+0x40>)
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	e002      	b.n	8002e98 <LL_CAN_ActivateInterrupt+0x20>
	}
	else
	{
		canbase = _CAN2_REG_BASE;
 8002e92:	4b08      	ldr	r3, [pc, #32]	@ (8002eb4 <LL_CAN_ActivateInterrupt+0x3c>)
 8002e94:	4a09      	ldr	r2, [pc, #36]	@ (8002ebc <LL_CAN_ActivateInterrupt+0x44>)
 8002e96:	601a      	str	r2, [r3, #0]
	}
	/* Enable the selected interrupts */
	(canbase->CAN_IER) |= (ActiveITs);
 8002e98:	4b06      	ldr	r3, [pc, #24]	@ (8002eb4 <LL_CAN_ActivateInterrupt+0x3c>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	6959      	ldr	r1, [r3, #20]
 8002e9e:	4b05      	ldr	r3, [pc, #20]	@ (8002eb4 <LL_CAN_ActivateInterrupt+0x3c>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	683a      	ldr	r2, [r7, #0]
 8002ea4:	430a      	orrs	r2, r1
 8002ea6:	615a      	str	r2, [r3, #20]
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	2000019c 	.word	0x2000019c
 8002eb8:	40006400 	.word	0x40006400
 8002ebc:	40006800 	.word	0x40006800

08002ec0 <LL_CAN_TxMailbox0AbortCallback>:
 * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void LL_CAN_TxMailbox0AbortCallback(LL_CAN_Handler_t *hcan)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
			  the LL_CAN_TxMailbox0AbortCallback could be implemented in the
			  user file
	 */
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <LL_CAN_TxMailbox1AbortCallback>:
 * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void LL_CAN_TxMailbox1AbortCallback(LL_CAN_Handler_t *hcan)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
			  the LL_CAN_TxMailbox1AbortCallback could be implemented in the
			  user file
	 */
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <LL_CAN_TxMailbox2AbortCallback>:
 * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void LL_CAN_TxMailbox2AbortCallback(LL_CAN_Handler_t *hcan)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
			  the LL_CAN_TxMailbox2AbortCallback could be implemented in the
			  user file
	 */
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <LL_CAN_RxFifo0FullCallback>:
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void LL_CAN_RxFifo0FullCallback(LL_CAN_Handler_t *hcan)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
			  the LL_CAN_RxFifo0FullCallback could be implemented in the user
			  file
	 */
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <LL_CAN_RxFifo1MsgPendingCallback>:
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void LL_CAN_RxFifo1MsgPendingCallback(LL_CAN_Handler_t *hcan)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
			  the LL_CAN_RxFifo1MsgPendingCallback could be implemented in the
			  user file
	 */
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr

08002f24 <LL_CAN_RxFifo1FullCallback>:
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void LL_CAN_RxFifo1FullCallback(LL_CAN_Handler_t *hcan)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
			  the LL_CAN_RxFifo1FullCallback could be implemented in the user
			  file
	 */
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <LL_CAN_SleepCallback>:
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void LL_CAN_SleepCallback(LL_CAN_Handler_t *hcan)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
	UNUSED(&hcan);

	/* NOTE : This function Should not be modified, when the callback is needed,
			  the LL_CAN_SleepCallback could be implemented in the user file
	 */
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <LL_CAN_WakeUpFromRxMsgCallback>:
 * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @retval None
 */
__weak void LL_CAN_WakeUpFromRxMsgCallback(LL_CAN_Handler_t *hcan)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]

	/* NOTE : This function Should not be modified, when the callback is needed,
			  the LL_CAN_WakeUpFromRxMsgCallback could be implemented in the
			  user file
	 */
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <LL_CAN_IRQHandler>:
 * `CAN_HandleTypeDef` structure, which typically contains all the necessary information and
 * configurations for handling a CAN peripheral in an STM32 microcontroller. This structure is used to
 * access the CAN hardware registers and manage the CAN
 */
void LL_CAN_IRQHandler(LL_CAN_Handler_t *hcan)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b08a      	sub	sp, #40	@ 0x28
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]

	// Check CAN instance is CAN1 or CAN2
	if (hcan->Instance == _CAN1)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d103      	bne.n	8002f78 <LL_CAN_IRQHandler+0x18>
	{
		canbase = _CAN1_REG_BASE;
 8002f70:	4b51      	ldr	r3, [pc, #324]	@ (80030b8 <LL_CAN_IRQHandler+0x158>)
 8002f72:	4a52      	ldr	r2, [pc, #328]	@ (80030bc <LL_CAN_IRQHandler+0x15c>)
 8002f74:	601a      	str	r2, [r3, #0]
 8002f76:	e002      	b.n	8002f7e <LL_CAN_IRQHandler+0x1e>
	}
	else
	{
		canbase = _CAN2_REG_BASE;
 8002f78:	4b4f      	ldr	r3, [pc, #316]	@ (80030b8 <LL_CAN_IRQHandler+0x158>)
 8002f7a:	4a51      	ldr	r2, [pc, #324]	@ (80030c0 <LL_CAN_IRQHandler+0x160>)
 8002f7c:	601a      	str	r2, [r3, #0]
	}
	uint32_t errorcode = LL_CAN_ERROR_NONE;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t interrupts = (canbase->CAN_IER);
 8002f82:	4b4d      	ldr	r3, [pc, #308]	@ (80030b8 <LL_CAN_IRQHandler+0x158>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	695b      	ldr	r3, [r3, #20]
 8002f88:	613b      	str	r3, [r7, #16]
	uint32_t msrflags = (canbase->CAN_MSR);
 8002f8a:	4b4b      	ldr	r3, [pc, #300]	@ (80030b8 <LL_CAN_IRQHandler+0x158>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	623b      	str	r3, [r7, #32]
	uint32_t tsrflags = (canbase->CAN_TSR);
 8002f92:	4b49      	ldr	r3, [pc, #292]	@ (80030b8 <LL_CAN_IRQHandler+0x158>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	61fb      	str	r3, [r7, #28]
	uint32_t rf0rflags = (canbase->CAN_RF0R);
 8002f9a:	4b47      	ldr	r3, [pc, #284]	@ (80030b8 <LL_CAN_IRQHandler+0x158>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	61bb      	str	r3, [r7, #24]
	uint32_t rf1rflags = (canbase->CAN_RF1R);
 8002fa2:	4b45      	ldr	r3, [pc, #276]	@ (80030b8 <LL_CAN_IRQHandler+0x158>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	691b      	ldr	r3, [r3, #16]
 8002fa8:	617b      	str	r3, [r7, #20]
	uint32_t esrflags = (canbase->CAN_ESR);
 8002faa:	4b43      	ldr	r3, [pc, #268]	@ (80030b8 <LL_CAN_IRQHandler+0x158>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	699b      	ldr	r3, [r3, #24]
 8002fb0:	60fb      	str	r3, [r7, #12]

	/* Transmit Mailbox empty interrupt management *****************************/
	if ((interrupts & (1U << TMEIE)) != 0U)
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	f003 0301 	and.w	r3, r3, #1
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f000 8086 	beq.w	80030ca <LL_CAN_IRQHandler+0x16a>
	{
		/* Transmit Mailbox 0 management *****************************************/
		if ((tsrflags & (1U << RQCP0)) != 0U)
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	f003 0301 	and.w	r3, r3, #1
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d027      	beq.n	8003018 <LL_CAN_IRQHandler+0xb8>
		{
			/* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
			(canbase->CAN_TSR) |= (1U << RQCP0);
 8002fc8:	4b3b      	ldr	r3, [pc, #236]	@ (80030b8 <LL_CAN_IRQHandler+0x158>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	689a      	ldr	r2, [r3, #8]
 8002fce:	4b3a      	ldr	r3, [pc, #232]	@ (80030b8 <LL_CAN_IRQHandler+0x158>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f042 0201 	orr.w	r2, r2, #1
 8002fd6:	609a      	str	r2, [r3, #8]

			if ((tsrflags & (1U << TXOK0)) != 0U)
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d003      	beq.n	8002fea <LL_CAN_IRQHandler+0x8a>
			{
				/* Transmission Mailbox 0 complete callback */
				LL_CAN_TxMailbox0CompleteCallback(hcan);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f7fd fea0 	bl	8000d28 <LL_CAN_TxMailbox0CompleteCallback>
 8002fe8:	e016      	b.n	8003018 <LL_CAN_IRQHandler+0xb8>
			}
			else
			{
				if ((tsrflags & (1U << ALST0)) != 0U)
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	f003 0304 	and.w	r3, r3, #4
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d004      	beq.n	8002ffe <LL_CAN_IRQHandler+0x9e>
				{
					/* Update error code */
					errorcode |= LL_CAN_ERROR_TX_ALST0;
 8002ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002ffa:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ffc:	e00c      	b.n	8003018 <LL_CAN_IRQHandler+0xb8>
				}
				else if ((tsrflags & (1U << TERR0)) != 0U)
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	f003 0308 	and.w	r3, r3, #8
 8003004:	2b00      	cmp	r3, #0
 8003006:	d004      	beq.n	8003012 <LL_CAN_IRQHandler+0xb2>
				{
					/* Update error code */
					errorcode |= LL_CAN_ERROR_TX_TERR0;
 8003008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800300e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003010:	e002      	b.n	8003018 <LL_CAN_IRQHandler+0xb8>
				}
				else
				{
					/* Transmission Mailbox 0 abort callback */
					LL_CAN_TxMailbox0AbortCallback(hcan);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f7ff ff54 	bl	8002ec0 <LL_CAN_TxMailbox0AbortCallback>
				}
			}
		}

		/* Transmit Mailbox 1 management *****************************************/
		if ((tsrflags & (1U << RQCP1)) != 0U)
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800301e:	2b00      	cmp	r3, #0
 8003020:	d023      	beq.n	800306a <LL_CAN_IRQHandler+0x10a>
		{
			/* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
			tsrflags |= (1U << RQCP1);
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003028:	61fb      	str	r3, [r7, #28]

			if ((tsrflags & (1U << TXOK1)) != 0U)
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003030:	2b00      	cmp	r3, #0
 8003032:	d003      	beq.n	800303c <LL_CAN_IRQHandler+0xdc>
			{
				/* Transmission Mailbox 1 complete callback */
				LL_CAN_TxMailbox1CompleteCallback(hcan);
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f7fd fe95 	bl	8000d64 <LL_CAN_TxMailbox1CompleteCallback>
 800303a:	e016      	b.n	800306a <LL_CAN_IRQHandler+0x10a>
			}
			else
			{
				if ((tsrflags & (1U << ALST1)) != 0U)
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003042:	2b00      	cmp	r3, #0
 8003044:	d004      	beq.n	8003050 <LL_CAN_IRQHandler+0xf0>
				{
					/* Update error code */
					errorcode |= LL_CAN_ERROR_TX_ALST1;
 8003046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003048:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800304c:	627b      	str	r3, [r7, #36]	@ 0x24
 800304e:	e00c      	b.n	800306a <LL_CAN_IRQHandler+0x10a>
				}
				else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003056:	2b00      	cmp	r3, #0
 8003058:	d004      	beq.n	8003064 <LL_CAN_IRQHandler+0x104>
				{
					/* Update error code */
					errorcode |= LL_CAN_ERROR_TX_TERR1;
 800305a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003060:	627b      	str	r3, [r7, #36]	@ 0x24
 8003062:	e002      	b.n	800306a <LL_CAN_IRQHandler+0x10a>
				}
				else
				{
					/* Transmission Mailbox 1 abort callback */
					LL_CAN_TxMailbox1AbortCallback(hcan);
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f7ff ff35 	bl	8002ed4 <LL_CAN_TxMailbox1AbortCallback>
				}
			}
		}

		/* Transmit Mailbox 2 management *****************************************/
		if ((tsrflags & (1U << RQCP2)) != 0U)
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d02a      	beq.n	80030ca <LL_CAN_IRQHandler+0x16a>
		{
			/* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
			tsrflags |= (1U << RQCP2);
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800307a:	61fb      	str	r3, [r7, #28]

			if ((tsrflags & (1U << TXOK2)) != 0U)
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d003      	beq.n	800308e <LL_CAN_IRQHandler+0x12e>
			{
				/* Transmission Mailbox 2 complete callback */
				LL_CAN_TxMailbox2CompleteCallback(hcan);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f7fd fe8a 	bl	8000da0 <LL_CAN_TxMailbox2CompleteCallback>
 800308c:	e01d      	b.n	80030ca <LL_CAN_IRQHandler+0x16a>
			}
			else
			{
				if ((tsrflags & (1U << ALST2)) != 0U)
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d004      	beq.n	80030a2 <LL_CAN_IRQHandler+0x142>
				{
					/* Update error code */
					errorcode |= LL_CAN_ERROR_TX_ALST2;
 8003098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800309a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800309e:	627b      	str	r3, [r7, #36]	@ 0x24
 80030a0:	e013      	b.n	80030ca <LL_CAN_IRQHandler+0x16a>
				}
				else if ((tsrflags & (1U << TERR2)) != 0U)
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d00b      	beq.n	80030c4 <LL_CAN_IRQHandler+0x164>
				{
					/* Update error code */
					errorcode |= LL_CAN_ERROR_TX_TERR2;
 80030ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80030b4:	e009      	b.n	80030ca <LL_CAN_IRQHandler+0x16a>
 80030b6:	bf00      	nop
 80030b8:	2000019c 	.word	0x2000019c
 80030bc:	40006400 	.word	0x40006400
 80030c0:	40006800 	.word	0x40006800
				}
				else
				{
					/* Transmission Mailbox 2 abort callback */
					LL_CAN_TxMailbox2AbortCallback(hcan);
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f7ff ff0f 	bl	8002ee8 <LL_CAN_TxMailbox2AbortCallback>
			}
		}
	}

	/* Receive FIFO 0 overrun interrupt management *****************************/
	if ((interrupts & (1U << FOVIE0)) != 0U)
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	f003 0308 	and.w	r3, r3, #8
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d010      	beq.n	80030f6 <LL_CAN_IRQHandler+0x196>
	{
		if ((rf0rflags & (1U << FOVR0)) != 0U)
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	f003 0310 	and.w	r3, r3, #16
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00b      	beq.n	80030f6 <LL_CAN_IRQHandler+0x196>
		{
			/* Set CAN error code to Rx Fifo 0 overrun error */
			errorcode |= LL_CAN_ERROR_RX_FOV0;
 80030de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030e4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Clear FIFO0 Overrun Flag */
			(canbase->CAN_RF0R) &= ~(1U << FOVR0);
 80030e6:	4b82      	ldr	r3, [pc, #520]	@ (80032f0 <LL_CAN_IRQHandler+0x390>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68da      	ldr	r2, [r3, #12]
 80030ec:	4b80      	ldr	r3, [pc, #512]	@ (80032f0 <LL_CAN_IRQHandler+0x390>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f022 0210 	bic.w	r2, r2, #16
 80030f4:	60da      	str	r2, [r3, #12]
		}
	}

	/* Receive FIFO 0 full interrupt management ********************************/
	if ((interrupts & (1U << FFIE0)) != 0U)
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00b      	beq.n	8003118 <LL_CAN_IRQHandler+0x1b8>
	{
		if ((rf0rflags & (1U << FULL0)) != 0U)
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	f003 0308 	and.w	r3, r3, #8
 8003106:	2b00      	cmp	r3, #0
 8003108:	d006      	beq.n	8003118 <LL_CAN_IRQHandler+0x1b8>
		{
			/* Clear FIFO 0 full Flag */
			rf0rflags &= ~(1U << FULL0);
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	f023 0308 	bic.w	r3, r3, #8
 8003110:	61bb      	str	r3, [r7, #24]

			/* Receive FIFO 0 full Callback */
			LL_CAN_RxFifo0FullCallback(hcan);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f7ff fef2 	bl	8002efc <LL_CAN_RxFifo0FullCallback>
		}
	}

	/* Receive FIFO 0 message pending interrupt management *********************/
	if ((interrupts & (1U << FMPIE0)) != 0U)
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d007      	beq.n	8003132 <LL_CAN_IRQHandler+0x1d2>
	{
		/* Check if message is still pending */
		if ((rf0rflags & (3U << FMP0)) != 0U)
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	f003 0303 	and.w	r3, r3, #3
 8003128:	2b00      	cmp	r3, #0
 800312a:	d002      	beq.n	8003132 <LL_CAN_IRQHandler+0x1d2>
		{
			/* Receive FIFO 0 message pending Callback */
			LL_CAN_RxFifo0MsgPendingCallback(hcan);
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f7fd fe55 	bl	8000ddc <LL_CAN_RxFifo0MsgPendingCallback>
		}
	}

	/* Receive FIFO 1 overrun interrupt management *****************************/
	if ((interrupts & (1U << FOVIE1)) != 0U)
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003138:	2b00      	cmp	r3, #0
 800313a:	d00c      	beq.n	8003156 <LL_CAN_IRQHandler+0x1f6>
	{
		if ((rf1rflags & (1U << FOVR1)) != 0U)
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	f003 0310 	and.w	r3, r3, #16
 8003142:	2b00      	cmp	r3, #0
 8003144:	d007      	beq.n	8003156 <LL_CAN_IRQHandler+0x1f6>
		{
			/* Set CAN error code to Rx Fifo 1 overrun error */
			errorcode |= LL_CAN_ERROR_RX_FOV1;
 8003146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003148:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800314c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Clear FIFO1 Overrun Flag */
			rf1rflags &= ~(1U << FOVR1);
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	f023 0310 	bic.w	r3, r3, #16
 8003154:	617b      	str	r3, [r7, #20]
		}
	}

	/* Receive FIFO 1 full interrupt management ********************************/
	if ((interrupts & (1U << FFIE1)) != 0U)
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	f003 0320 	and.w	r3, r3, #32
 800315c:	2b00      	cmp	r3, #0
 800315e:	d00b      	beq.n	8003178 <LL_CAN_IRQHandler+0x218>
	{
		if ((rf1rflags & (1U << FULL1)) != 0U)
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	f003 0308 	and.w	r3, r3, #8
 8003166:	2b00      	cmp	r3, #0
 8003168:	d006      	beq.n	8003178 <LL_CAN_IRQHandler+0x218>
		{
			/* Clear FIFO 1 full Flag */
			rf1rflags &= ~(1U << FULL1);
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	f023 0308 	bic.w	r3, r3, #8
 8003170:	617b      	str	r3, [r7, #20]
			/* Receive FIFO 1 full Callback */
			LL_CAN_RxFifo1FullCallback(hcan);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7ff fed6 	bl	8002f24 <LL_CAN_RxFifo1FullCallback>
		}
	}

	/* Receive FIFO 1 message pending interrupt management *********************/
	if ((interrupts & (1U << FMPIE1)) != 0U)
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	f003 0310 	and.w	r3, r3, #16
 800317e:	2b00      	cmp	r3, #0
 8003180:	d007      	beq.n	8003192 <LL_CAN_IRQHandler+0x232>
	{
		/* Check if message is still pending */
		if ((rf1rflags & (3U << FMP1)) != 0U)
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	f003 0303 	and.w	r3, r3, #3
 8003188:	2b00      	cmp	r3, #0
 800318a:	d002      	beq.n	8003192 <LL_CAN_IRQHandler+0x232>
		{
			/* Receive FIFO 1 message pending Callback */
			LL_CAN_RxFifo1MsgPendingCallback(hcan);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f7ff febf 	bl	8002f10 <LL_CAN_RxFifo1MsgPendingCallback>
		}
	}

	/* Sleep interrupt management *********************************************/
	if ((interrupts & (1U << SLKIE)) != 0U)
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00b      	beq.n	80031b4 <LL_CAN_IRQHandler+0x254>
	{
		if ((msrflags & (1U << SLAKI)) != 0U)
 800319c:	6a3b      	ldr	r3, [r7, #32]
 800319e:	f003 0310 	and.w	r3, r3, #16
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d006      	beq.n	80031b4 <LL_CAN_IRQHandler+0x254>
		{
			/* Clear Sleep interrupt Flag */
			msrflags &= ~(1U << SLAKI);
 80031a6:	6a3b      	ldr	r3, [r7, #32]
 80031a8:	f023 0310 	bic.w	r3, r3, #16
 80031ac:	623b      	str	r3, [r7, #32]

			/* Sleep Callback */
			LL_CAN_SleepCallback(hcan);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f7ff fec2 	bl	8002f38 <LL_CAN_SleepCallback>
		}
	}

	/* WakeUp interrupt management *********************************************/
	if ((interrupts & (1U << WKUIE)) != 0U)
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00b      	beq.n	80031d6 <LL_CAN_IRQHandler+0x276>
	{
		if ((msrflags & (WKUI)) != 0U)
 80031be:	6a3b      	ldr	r3, [r7, #32]
 80031c0:	f003 0303 	and.w	r3, r3, #3
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d006      	beq.n	80031d6 <LL_CAN_IRQHandler+0x276>
		{
			/* Clear WakeUp Flag */
			msrflags &= ~(1U << WKUI);
 80031c8:	6a3b      	ldr	r3, [r7, #32]
 80031ca:	f023 0308 	bic.w	r3, r3, #8
 80031ce:	623b      	str	r3, [r7, #32]

			/* WakeUp Callback */
			LL_CAN_WakeUpFromRxMsgCallback(hcan);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7ff febb 	bl	8002f4c <LL_CAN_WakeUpFromRxMsgCallback>
		}
	}

	/* Error interrupts management *********************************************/
	if ((interrupts & (1U << ERRIE)) != 0U)
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d077      	beq.n	80032d0 <LL_CAN_IRQHandler+0x370>
	{
		if ((msrflags & (1U << ERRI)) != 0U)
 80031e0:	6a3b      	ldr	r3, [r7, #32]
 80031e2:	f003 0304 	and.w	r3, r3, #4
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d06e      	beq.n	80032c8 <LL_CAN_IRQHandler+0x368>
		{
			/* Check Error Warning Flag */
			if (((interrupts & (1U << EWGIE)) != 0U) &&
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d008      	beq.n	8003206 <LL_CAN_IRQHandler+0x2a6>
				((esrflags & (1U << EWGF)) != 0U))
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f003 0301 	and.w	r3, r3, #1
			if (((interrupts & (1U << EWGIE)) != 0U) &&
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d003      	beq.n	8003206 <LL_CAN_IRQHandler+0x2a6>
			{
				/* Set CAN error code to Error Warning */
				errorcode |= LL_CAN_ERROR_EWG;
 80031fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003200:	f043 0301 	orr.w	r3, r3, #1
 8003204:	627b      	str	r3, [r7, #36]	@ 0x24

				/* No need for clear of Error Warning Flag as read-only */
			}

			/* Check Error Passive Flag */
			if (((interrupts & (1U << EPVIE)) != 0U) &&
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800320c:	2b00      	cmp	r3, #0
 800320e:	d008      	beq.n	8003222 <LL_CAN_IRQHandler+0x2c2>
				((esrflags & (1U << EPVF)) != 0U))
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f003 0302 	and.w	r3, r3, #2
			if (((interrupts & (1U << EPVIE)) != 0U) &&
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <LL_CAN_IRQHandler+0x2c2>
			{
				/* Set CAN error code to Error Passive */
				errorcode |= LL_CAN_ERROR_EPV;
 800321a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321c:	f043 0302 	orr.w	r3, r3, #2
 8003220:	627b      	str	r3, [r7, #36]	@ 0x24

				/* No need for clear of Error Passive Flag as read-only */
			}

			/* Check Bus-off Flag */
			if (((interrupts & (1U << BOFIE)) != 0U) &&
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003228:	2b00      	cmp	r3, #0
 800322a:	d008      	beq.n	800323e <LL_CAN_IRQHandler+0x2de>
				((esrflags & (1U << BOFF)) != 0U))
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f003 0304 	and.w	r3, r3, #4
			if (((interrupts & (1U << BOFIE)) != 0U) &&
 8003232:	2b00      	cmp	r3, #0
 8003234:	d003      	beq.n	800323e <LL_CAN_IRQHandler+0x2de>
			{
				/* Set CAN error code to Bus-Off */
				errorcode |= LL_CAN_ERROR_BOF;
 8003236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003238:	f043 0304 	orr.w	r3, r3, #4
 800323c:	627b      	str	r3, [r7, #36]	@ 0x24

				/* No need for clear of Error Bus-Off as read-only */
			}

			/* Check Last Error Code Flag */
			if (((interrupts & (1U << LECIE)) != 0U) &&
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003244:	2b00      	cmp	r3, #0
 8003246:	d03f      	beq.n	80032c8 <LL_CAN_IRQHandler+0x368>
				((esrflags & (1U << LEC)) != 0U))
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f003 0310 	and.w	r3, r3, #16
			if (((interrupts & (1U << LECIE)) != 0U) &&
 800324e:	2b00      	cmp	r3, #0
 8003250:	d03a      	beq.n	80032c8 <LL_CAN_IRQHandler+0x368>
			{
				switch (esrflags & (7U << LEC))
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003258:	2b60      	cmp	r3, #96	@ 0x60
 800325a:	d02b      	beq.n	80032b4 <LL_CAN_IRQHandler+0x354>
 800325c:	2b60      	cmp	r3, #96	@ 0x60
 800325e:	d82e      	bhi.n	80032be <LL_CAN_IRQHandler+0x35e>
 8003260:	2b50      	cmp	r3, #80	@ 0x50
 8003262:	d022      	beq.n	80032aa <LL_CAN_IRQHandler+0x34a>
 8003264:	2b50      	cmp	r3, #80	@ 0x50
 8003266:	d82a      	bhi.n	80032be <LL_CAN_IRQHandler+0x35e>
 8003268:	2b40      	cmp	r3, #64	@ 0x40
 800326a:	d019      	beq.n	80032a0 <LL_CAN_IRQHandler+0x340>
 800326c:	2b40      	cmp	r3, #64	@ 0x40
 800326e:	d826      	bhi.n	80032be <LL_CAN_IRQHandler+0x35e>
 8003270:	2b30      	cmp	r3, #48	@ 0x30
 8003272:	d010      	beq.n	8003296 <LL_CAN_IRQHandler+0x336>
 8003274:	2b30      	cmp	r3, #48	@ 0x30
 8003276:	d822      	bhi.n	80032be <LL_CAN_IRQHandler+0x35e>
 8003278:	2b10      	cmp	r3, #16
 800327a:	d002      	beq.n	8003282 <LL_CAN_IRQHandler+0x322>
 800327c:	2b20      	cmp	r3, #32
 800327e:	d005      	beq.n	800328c <LL_CAN_IRQHandler+0x32c>
				case ((4U << LEC) | (2U << LEC)):
					/* Set CAN error code to CRC error */
					errorcode |= LL_CAN_ERROR_CRC;
					break;
				default:
					break;
 8003280:	e01d      	b.n	80032be <LL_CAN_IRQHandler+0x35e>
					errorcode |= LL_CAN_ERROR_STF;
 8003282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003284:	f043 0308 	orr.w	r3, r3, #8
 8003288:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800328a:	e019      	b.n	80032c0 <LL_CAN_IRQHandler+0x360>
					errorcode |= LL_CAN_ERROR_FOR;
 800328c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328e:	f043 0310 	orr.w	r3, r3, #16
 8003292:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8003294:	e014      	b.n	80032c0 <LL_CAN_IRQHandler+0x360>
					errorcode |= LL_CAN_ERROR_ACK;
 8003296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003298:	f043 0320 	orr.w	r3, r3, #32
 800329c:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800329e:	e00f      	b.n	80032c0 <LL_CAN_IRQHandler+0x360>
					errorcode |= LL_CAN_ERROR_BR;
 80032a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032a6:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80032a8:	e00a      	b.n	80032c0 <LL_CAN_IRQHandler+0x360>
					errorcode |= LL_CAN_ERROR_BD;
 80032aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032b0:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80032b2:	e005      	b.n	80032c0 <LL_CAN_IRQHandler+0x360>
					errorcode |= LL_CAN_ERROR_CRC;
 80032b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032ba:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80032bc:	e000      	b.n	80032c0 <LL_CAN_IRQHandler+0x360>
					break;
 80032be:	bf00      	nop
				}

				/* Clear Last error code Flag */
				esrflags &= ~(7U << LEC);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032c6:	60fb      	str	r3, [r7, #12]
			}
		}

		/* Clear ERRI Flag */
		msrflags &= ~(1U << ERRI);
 80032c8:	6a3b      	ldr	r3, [r7, #32]
 80032ca:	f023 0304 	bic.w	r3, r3, #4
 80032ce:	623b      	str	r3, [r7, #32]
	}

	/* Call the Error call Back in case of Errors */
	if (errorcode != LL_CAN_ERROR_NONE)
 80032d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d008      	beq.n	80032e8 <LL_CAN_IRQHandler+0x388>
	{
		/* Update error code in handle */
		hcan->ErrorCode |= errorcode;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	699a      	ldr	r2, [r3, #24]
 80032da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032dc:	431a      	orrs	r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	619a      	str	r2, [r3, #24]

		LL_CAN_ErrorCallback(hcan);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7fd fdf2 	bl	8000ecc <LL_CAN_ErrorCallback>
	}
}
 80032e8:	bf00      	nop
 80032ea:	3728      	adds	r7, #40	@ 0x28
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	2000019c 	.word	0x2000019c

080032f4 <Calculate_APB1_clk>:

uint32_t Calculate_APB1_clk()
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
	uint32_t PPRE1 = (RCC->CFGR >> 10) & 0x7;
 80032fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003368 <Calculate_APB1_clk+0x74>)
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	0a9b      	lsrs	r3, r3, #10
 8003300:	f003 0307 	and.w	r3, r3, #7
 8003304:	607b      	str	r3, [r7, #4]
	switch(PPRE1)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2b07      	cmp	r3, #7
 800330a:	d826      	bhi.n	800335a <Calculate_APB1_clk+0x66>
 800330c:	a201      	add	r2, pc, #4	@ (adr r2, 8003314 <Calculate_APB1_clk+0x20>)
 800330e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003312:	bf00      	nop
 8003314:	08003335 	.word	0x08003335
 8003318:	0800335b 	.word	0x0800335b
 800331c:	0800335b 	.word	0x0800335b
 8003320:	0800335b 	.word	0x0800335b
 8003324:	0800333b 	.word	0x0800333b
 8003328:	08003343 	.word	0x08003343
 800332c:	0800334b 	.word	0x0800334b
 8003330:	08003353 	.word	0x08003353
	{
	case 0: return (SystemCoreClock/1);//SystemCoreClock=HCLK_freq
 8003334:	4b0d      	ldr	r3, [pc, #52]	@ (800336c <Calculate_APB1_clk+0x78>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	e00f      	b.n	800335a <Calculate_APB1_clk+0x66>
	case 4: return (SystemCoreClock/2);
 800333a:	4b0c      	ldr	r3, [pc, #48]	@ (800336c <Calculate_APB1_clk+0x78>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	085b      	lsrs	r3, r3, #1
 8003340:	e00b      	b.n	800335a <Calculate_APB1_clk+0x66>
	case 5: return (SystemCoreClock/4);
 8003342:	4b0a      	ldr	r3, [pc, #40]	@ (800336c <Calculate_APB1_clk+0x78>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	089b      	lsrs	r3, r3, #2
 8003348:	e007      	b.n	800335a <Calculate_APB1_clk+0x66>
	case 6: return (SystemCoreClock/8);
 800334a:	4b08      	ldr	r3, [pc, #32]	@ (800336c <Calculate_APB1_clk+0x78>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	08db      	lsrs	r3, r3, #3
 8003350:	e003      	b.n	800335a <Calculate_APB1_clk+0x66>
	case 7: return (SystemCoreClock/16);
 8003352:	4b06      	ldr	r3, [pc, #24]	@ (800336c <Calculate_APB1_clk+0x78>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	091b      	lsrs	r3, r3, #4
 8003358:	e7ff      	b.n	800335a <Calculate_APB1_clk+0x66>
	}

}
 800335a:	4618      	mov	r0, r3
 800335c:	370c      	adds	r7, #12
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	40023800 	.word	0x40023800
 800336c:	20000008 	.word	0x20000008

08003370 <siprintf>:
 8003370:	b40e      	push	{r1, r2, r3}
 8003372:	b500      	push	{lr}
 8003374:	b09c      	sub	sp, #112	@ 0x70
 8003376:	ab1d      	add	r3, sp, #116	@ 0x74
 8003378:	9002      	str	r0, [sp, #8]
 800337a:	9006      	str	r0, [sp, #24]
 800337c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003380:	4809      	ldr	r0, [pc, #36]	@ (80033a8 <siprintf+0x38>)
 8003382:	9107      	str	r1, [sp, #28]
 8003384:	9104      	str	r1, [sp, #16]
 8003386:	4909      	ldr	r1, [pc, #36]	@ (80033ac <siprintf+0x3c>)
 8003388:	f853 2b04 	ldr.w	r2, [r3], #4
 800338c:	9105      	str	r1, [sp, #20]
 800338e:	6800      	ldr	r0, [r0, #0]
 8003390:	9301      	str	r3, [sp, #4]
 8003392:	a902      	add	r1, sp, #8
 8003394:	f000 f98c 	bl	80036b0 <_svfiprintf_r>
 8003398:	9b02      	ldr	r3, [sp, #8]
 800339a:	2200      	movs	r2, #0
 800339c:	701a      	strb	r2, [r3, #0]
 800339e:	b01c      	add	sp, #112	@ 0x70
 80033a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80033a4:	b003      	add	sp, #12
 80033a6:	4770      	bx	lr
 80033a8:	20000014 	.word	0x20000014
 80033ac:	ffff0208 	.word	0xffff0208

080033b0 <__errno>:
 80033b0:	4b01      	ldr	r3, [pc, #4]	@ (80033b8 <__errno+0x8>)
 80033b2:	6818      	ldr	r0, [r3, #0]
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	20000014 	.word	0x20000014

080033bc <__libc_init_array>:
 80033bc:	b570      	push	{r4, r5, r6, lr}
 80033be:	4d0d      	ldr	r5, [pc, #52]	@ (80033f4 <__libc_init_array+0x38>)
 80033c0:	4c0d      	ldr	r4, [pc, #52]	@ (80033f8 <__libc_init_array+0x3c>)
 80033c2:	1b64      	subs	r4, r4, r5
 80033c4:	10a4      	asrs	r4, r4, #2
 80033c6:	2600      	movs	r6, #0
 80033c8:	42a6      	cmp	r6, r4
 80033ca:	d109      	bne.n	80033e0 <__libc_init_array+0x24>
 80033cc:	4d0b      	ldr	r5, [pc, #44]	@ (80033fc <__libc_init_array+0x40>)
 80033ce:	4c0c      	ldr	r4, [pc, #48]	@ (8003400 <__libc_init_array+0x44>)
 80033d0:	f000 fc66 	bl	8003ca0 <_init>
 80033d4:	1b64      	subs	r4, r4, r5
 80033d6:	10a4      	asrs	r4, r4, #2
 80033d8:	2600      	movs	r6, #0
 80033da:	42a6      	cmp	r6, r4
 80033dc:	d105      	bne.n	80033ea <__libc_init_array+0x2e>
 80033de:	bd70      	pop	{r4, r5, r6, pc}
 80033e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80033e4:	4798      	blx	r3
 80033e6:	3601      	adds	r6, #1
 80033e8:	e7ee      	b.n	80033c8 <__libc_init_array+0xc>
 80033ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80033ee:	4798      	blx	r3
 80033f0:	3601      	adds	r6, #1
 80033f2:	e7f2      	b.n	80033da <__libc_init_array+0x1e>
 80033f4:	08003e68 	.word	0x08003e68
 80033f8:	08003e68 	.word	0x08003e68
 80033fc:	08003e68 	.word	0x08003e68
 8003400:	08003e6c 	.word	0x08003e6c

08003404 <__retarget_lock_acquire_recursive>:
 8003404:	4770      	bx	lr

08003406 <__retarget_lock_release_recursive>:
 8003406:	4770      	bx	lr

08003408 <_free_r>:
 8003408:	b538      	push	{r3, r4, r5, lr}
 800340a:	4605      	mov	r5, r0
 800340c:	2900      	cmp	r1, #0
 800340e:	d041      	beq.n	8003494 <_free_r+0x8c>
 8003410:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003414:	1f0c      	subs	r4, r1, #4
 8003416:	2b00      	cmp	r3, #0
 8003418:	bfb8      	it	lt
 800341a:	18e4      	addlt	r4, r4, r3
 800341c:	f000 f8e0 	bl	80035e0 <__malloc_lock>
 8003420:	4a1d      	ldr	r2, [pc, #116]	@ (8003498 <_free_r+0x90>)
 8003422:	6813      	ldr	r3, [r2, #0]
 8003424:	b933      	cbnz	r3, 8003434 <_free_r+0x2c>
 8003426:	6063      	str	r3, [r4, #4]
 8003428:	6014      	str	r4, [r2, #0]
 800342a:	4628      	mov	r0, r5
 800342c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003430:	f000 b8dc 	b.w	80035ec <__malloc_unlock>
 8003434:	42a3      	cmp	r3, r4
 8003436:	d908      	bls.n	800344a <_free_r+0x42>
 8003438:	6820      	ldr	r0, [r4, #0]
 800343a:	1821      	adds	r1, r4, r0
 800343c:	428b      	cmp	r3, r1
 800343e:	bf01      	itttt	eq
 8003440:	6819      	ldreq	r1, [r3, #0]
 8003442:	685b      	ldreq	r3, [r3, #4]
 8003444:	1809      	addeq	r1, r1, r0
 8003446:	6021      	streq	r1, [r4, #0]
 8003448:	e7ed      	b.n	8003426 <_free_r+0x1e>
 800344a:	461a      	mov	r2, r3
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	b10b      	cbz	r3, 8003454 <_free_r+0x4c>
 8003450:	42a3      	cmp	r3, r4
 8003452:	d9fa      	bls.n	800344a <_free_r+0x42>
 8003454:	6811      	ldr	r1, [r2, #0]
 8003456:	1850      	adds	r0, r2, r1
 8003458:	42a0      	cmp	r0, r4
 800345a:	d10b      	bne.n	8003474 <_free_r+0x6c>
 800345c:	6820      	ldr	r0, [r4, #0]
 800345e:	4401      	add	r1, r0
 8003460:	1850      	adds	r0, r2, r1
 8003462:	4283      	cmp	r3, r0
 8003464:	6011      	str	r1, [r2, #0]
 8003466:	d1e0      	bne.n	800342a <_free_r+0x22>
 8003468:	6818      	ldr	r0, [r3, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	6053      	str	r3, [r2, #4]
 800346e:	4408      	add	r0, r1
 8003470:	6010      	str	r0, [r2, #0]
 8003472:	e7da      	b.n	800342a <_free_r+0x22>
 8003474:	d902      	bls.n	800347c <_free_r+0x74>
 8003476:	230c      	movs	r3, #12
 8003478:	602b      	str	r3, [r5, #0]
 800347a:	e7d6      	b.n	800342a <_free_r+0x22>
 800347c:	6820      	ldr	r0, [r4, #0]
 800347e:	1821      	adds	r1, r4, r0
 8003480:	428b      	cmp	r3, r1
 8003482:	bf04      	itt	eq
 8003484:	6819      	ldreq	r1, [r3, #0]
 8003486:	685b      	ldreq	r3, [r3, #4]
 8003488:	6063      	str	r3, [r4, #4]
 800348a:	bf04      	itt	eq
 800348c:	1809      	addeq	r1, r1, r0
 800348e:	6021      	streq	r1, [r4, #0]
 8003490:	6054      	str	r4, [r2, #4]
 8003492:	e7ca      	b.n	800342a <_free_r+0x22>
 8003494:	bd38      	pop	{r3, r4, r5, pc}
 8003496:	bf00      	nop
 8003498:	200002e4 	.word	0x200002e4

0800349c <sbrk_aligned>:
 800349c:	b570      	push	{r4, r5, r6, lr}
 800349e:	4e0f      	ldr	r6, [pc, #60]	@ (80034dc <sbrk_aligned+0x40>)
 80034a0:	460c      	mov	r4, r1
 80034a2:	6831      	ldr	r1, [r6, #0]
 80034a4:	4605      	mov	r5, r0
 80034a6:	b911      	cbnz	r1, 80034ae <sbrk_aligned+0x12>
 80034a8:	f000 fba6 	bl	8003bf8 <_sbrk_r>
 80034ac:	6030      	str	r0, [r6, #0]
 80034ae:	4621      	mov	r1, r4
 80034b0:	4628      	mov	r0, r5
 80034b2:	f000 fba1 	bl	8003bf8 <_sbrk_r>
 80034b6:	1c43      	adds	r3, r0, #1
 80034b8:	d103      	bne.n	80034c2 <sbrk_aligned+0x26>
 80034ba:	f04f 34ff 	mov.w	r4, #4294967295
 80034be:	4620      	mov	r0, r4
 80034c0:	bd70      	pop	{r4, r5, r6, pc}
 80034c2:	1cc4      	adds	r4, r0, #3
 80034c4:	f024 0403 	bic.w	r4, r4, #3
 80034c8:	42a0      	cmp	r0, r4
 80034ca:	d0f8      	beq.n	80034be <sbrk_aligned+0x22>
 80034cc:	1a21      	subs	r1, r4, r0
 80034ce:	4628      	mov	r0, r5
 80034d0:	f000 fb92 	bl	8003bf8 <_sbrk_r>
 80034d4:	3001      	adds	r0, #1
 80034d6:	d1f2      	bne.n	80034be <sbrk_aligned+0x22>
 80034d8:	e7ef      	b.n	80034ba <sbrk_aligned+0x1e>
 80034da:	bf00      	nop
 80034dc:	200002e0 	.word	0x200002e0

080034e0 <_malloc_r>:
 80034e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034e4:	1ccd      	adds	r5, r1, #3
 80034e6:	f025 0503 	bic.w	r5, r5, #3
 80034ea:	3508      	adds	r5, #8
 80034ec:	2d0c      	cmp	r5, #12
 80034ee:	bf38      	it	cc
 80034f0:	250c      	movcc	r5, #12
 80034f2:	2d00      	cmp	r5, #0
 80034f4:	4606      	mov	r6, r0
 80034f6:	db01      	blt.n	80034fc <_malloc_r+0x1c>
 80034f8:	42a9      	cmp	r1, r5
 80034fa:	d904      	bls.n	8003506 <_malloc_r+0x26>
 80034fc:	230c      	movs	r3, #12
 80034fe:	6033      	str	r3, [r6, #0]
 8003500:	2000      	movs	r0, #0
 8003502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003506:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80035dc <_malloc_r+0xfc>
 800350a:	f000 f869 	bl	80035e0 <__malloc_lock>
 800350e:	f8d8 3000 	ldr.w	r3, [r8]
 8003512:	461c      	mov	r4, r3
 8003514:	bb44      	cbnz	r4, 8003568 <_malloc_r+0x88>
 8003516:	4629      	mov	r1, r5
 8003518:	4630      	mov	r0, r6
 800351a:	f7ff ffbf 	bl	800349c <sbrk_aligned>
 800351e:	1c43      	adds	r3, r0, #1
 8003520:	4604      	mov	r4, r0
 8003522:	d158      	bne.n	80035d6 <_malloc_r+0xf6>
 8003524:	f8d8 4000 	ldr.w	r4, [r8]
 8003528:	4627      	mov	r7, r4
 800352a:	2f00      	cmp	r7, #0
 800352c:	d143      	bne.n	80035b6 <_malloc_r+0xd6>
 800352e:	2c00      	cmp	r4, #0
 8003530:	d04b      	beq.n	80035ca <_malloc_r+0xea>
 8003532:	6823      	ldr	r3, [r4, #0]
 8003534:	4639      	mov	r1, r7
 8003536:	4630      	mov	r0, r6
 8003538:	eb04 0903 	add.w	r9, r4, r3
 800353c:	f000 fb5c 	bl	8003bf8 <_sbrk_r>
 8003540:	4581      	cmp	r9, r0
 8003542:	d142      	bne.n	80035ca <_malloc_r+0xea>
 8003544:	6821      	ldr	r1, [r4, #0]
 8003546:	1a6d      	subs	r5, r5, r1
 8003548:	4629      	mov	r1, r5
 800354a:	4630      	mov	r0, r6
 800354c:	f7ff ffa6 	bl	800349c <sbrk_aligned>
 8003550:	3001      	adds	r0, #1
 8003552:	d03a      	beq.n	80035ca <_malloc_r+0xea>
 8003554:	6823      	ldr	r3, [r4, #0]
 8003556:	442b      	add	r3, r5
 8003558:	6023      	str	r3, [r4, #0]
 800355a:	f8d8 3000 	ldr.w	r3, [r8]
 800355e:	685a      	ldr	r2, [r3, #4]
 8003560:	bb62      	cbnz	r2, 80035bc <_malloc_r+0xdc>
 8003562:	f8c8 7000 	str.w	r7, [r8]
 8003566:	e00f      	b.n	8003588 <_malloc_r+0xa8>
 8003568:	6822      	ldr	r2, [r4, #0]
 800356a:	1b52      	subs	r2, r2, r5
 800356c:	d420      	bmi.n	80035b0 <_malloc_r+0xd0>
 800356e:	2a0b      	cmp	r2, #11
 8003570:	d917      	bls.n	80035a2 <_malloc_r+0xc2>
 8003572:	1961      	adds	r1, r4, r5
 8003574:	42a3      	cmp	r3, r4
 8003576:	6025      	str	r5, [r4, #0]
 8003578:	bf18      	it	ne
 800357a:	6059      	strne	r1, [r3, #4]
 800357c:	6863      	ldr	r3, [r4, #4]
 800357e:	bf08      	it	eq
 8003580:	f8c8 1000 	streq.w	r1, [r8]
 8003584:	5162      	str	r2, [r4, r5]
 8003586:	604b      	str	r3, [r1, #4]
 8003588:	4630      	mov	r0, r6
 800358a:	f000 f82f 	bl	80035ec <__malloc_unlock>
 800358e:	f104 000b 	add.w	r0, r4, #11
 8003592:	1d23      	adds	r3, r4, #4
 8003594:	f020 0007 	bic.w	r0, r0, #7
 8003598:	1ac2      	subs	r2, r0, r3
 800359a:	bf1c      	itt	ne
 800359c:	1a1b      	subne	r3, r3, r0
 800359e:	50a3      	strne	r3, [r4, r2]
 80035a0:	e7af      	b.n	8003502 <_malloc_r+0x22>
 80035a2:	6862      	ldr	r2, [r4, #4]
 80035a4:	42a3      	cmp	r3, r4
 80035a6:	bf0c      	ite	eq
 80035a8:	f8c8 2000 	streq.w	r2, [r8]
 80035ac:	605a      	strne	r2, [r3, #4]
 80035ae:	e7eb      	b.n	8003588 <_malloc_r+0xa8>
 80035b0:	4623      	mov	r3, r4
 80035b2:	6864      	ldr	r4, [r4, #4]
 80035b4:	e7ae      	b.n	8003514 <_malloc_r+0x34>
 80035b6:	463c      	mov	r4, r7
 80035b8:	687f      	ldr	r7, [r7, #4]
 80035ba:	e7b6      	b.n	800352a <_malloc_r+0x4a>
 80035bc:	461a      	mov	r2, r3
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	42a3      	cmp	r3, r4
 80035c2:	d1fb      	bne.n	80035bc <_malloc_r+0xdc>
 80035c4:	2300      	movs	r3, #0
 80035c6:	6053      	str	r3, [r2, #4]
 80035c8:	e7de      	b.n	8003588 <_malloc_r+0xa8>
 80035ca:	230c      	movs	r3, #12
 80035cc:	6033      	str	r3, [r6, #0]
 80035ce:	4630      	mov	r0, r6
 80035d0:	f000 f80c 	bl	80035ec <__malloc_unlock>
 80035d4:	e794      	b.n	8003500 <_malloc_r+0x20>
 80035d6:	6005      	str	r5, [r0, #0]
 80035d8:	e7d6      	b.n	8003588 <_malloc_r+0xa8>
 80035da:	bf00      	nop
 80035dc:	200002e4 	.word	0x200002e4

080035e0 <__malloc_lock>:
 80035e0:	4801      	ldr	r0, [pc, #4]	@ (80035e8 <__malloc_lock+0x8>)
 80035e2:	f7ff bf0f 	b.w	8003404 <__retarget_lock_acquire_recursive>
 80035e6:	bf00      	nop
 80035e8:	200002dc 	.word	0x200002dc

080035ec <__malloc_unlock>:
 80035ec:	4801      	ldr	r0, [pc, #4]	@ (80035f4 <__malloc_unlock+0x8>)
 80035ee:	f7ff bf0a 	b.w	8003406 <__retarget_lock_release_recursive>
 80035f2:	bf00      	nop
 80035f4:	200002dc 	.word	0x200002dc

080035f8 <__ssputs_r>:
 80035f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035fc:	688e      	ldr	r6, [r1, #8]
 80035fe:	461f      	mov	r7, r3
 8003600:	42be      	cmp	r6, r7
 8003602:	680b      	ldr	r3, [r1, #0]
 8003604:	4682      	mov	sl, r0
 8003606:	460c      	mov	r4, r1
 8003608:	4690      	mov	r8, r2
 800360a:	d82d      	bhi.n	8003668 <__ssputs_r+0x70>
 800360c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003610:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003614:	d026      	beq.n	8003664 <__ssputs_r+0x6c>
 8003616:	6965      	ldr	r5, [r4, #20]
 8003618:	6909      	ldr	r1, [r1, #16]
 800361a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800361e:	eba3 0901 	sub.w	r9, r3, r1
 8003622:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003626:	1c7b      	adds	r3, r7, #1
 8003628:	444b      	add	r3, r9
 800362a:	106d      	asrs	r5, r5, #1
 800362c:	429d      	cmp	r5, r3
 800362e:	bf38      	it	cc
 8003630:	461d      	movcc	r5, r3
 8003632:	0553      	lsls	r3, r2, #21
 8003634:	d527      	bpl.n	8003686 <__ssputs_r+0x8e>
 8003636:	4629      	mov	r1, r5
 8003638:	f7ff ff52 	bl	80034e0 <_malloc_r>
 800363c:	4606      	mov	r6, r0
 800363e:	b360      	cbz	r0, 800369a <__ssputs_r+0xa2>
 8003640:	6921      	ldr	r1, [r4, #16]
 8003642:	464a      	mov	r2, r9
 8003644:	f000 fae8 	bl	8003c18 <memcpy>
 8003648:	89a3      	ldrh	r3, [r4, #12]
 800364a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800364e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003652:	81a3      	strh	r3, [r4, #12]
 8003654:	6126      	str	r6, [r4, #16]
 8003656:	6165      	str	r5, [r4, #20]
 8003658:	444e      	add	r6, r9
 800365a:	eba5 0509 	sub.w	r5, r5, r9
 800365e:	6026      	str	r6, [r4, #0]
 8003660:	60a5      	str	r5, [r4, #8]
 8003662:	463e      	mov	r6, r7
 8003664:	42be      	cmp	r6, r7
 8003666:	d900      	bls.n	800366a <__ssputs_r+0x72>
 8003668:	463e      	mov	r6, r7
 800366a:	6820      	ldr	r0, [r4, #0]
 800366c:	4632      	mov	r2, r6
 800366e:	4641      	mov	r1, r8
 8003670:	f000 faa8 	bl	8003bc4 <memmove>
 8003674:	68a3      	ldr	r3, [r4, #8]
 8003676:	1b9b      	subs	r3, r3, r6
 8003678:	60a3      	str	r3, [r4, #8]
 800367a:	6823      	ldr	r3, [r4, #0]
 800367c:	4433      	add	r3, r6
 800367e:	6023      	str	r3, [r4, #0]
 8003680:	2000      	movs	r0, #0
 8003682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003686:	462a      	mov	r2, r5
 8003688:	f000 fad4 	bl	8003c34 <_realloc_r>
 800368c:	4606      	mov	r6, r0
 800368e:	2800      	cmp	r0, #0
 8003690:	d1e0      	bne.n	8003654 <__ssputs_r+0x5c>
 8003692:	6921      	ldr	r1, [r4, #16]
 8003694:	4650      	mov	r0, sl
 8003696:	f7ff feb7 	bl	8003408 <_free_r>
 800369a:	230c      	movs	r3, #12
 800369c:	f8ca 3000 	str.w	r3, [sl]
 80036a0:	89a3      	ldrh	r3, [r4, #12]
 80036a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036a6:	81a3      	strh	r3, [r4, #12]
 80036a8:	f04f 30ff 	mov.w	r0, #4294967295
 80036ac:	e7e9      	b.n	8003682 <__ssputs_r+0x8a>
	...

080036b0 <_svfiprintf_r>:
 80036b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036b4:	4698      	mov	r8, r3
 80036b6:	898b      	ldrh	r3, [r1, #12]
 80036b8:	061b      	lsls	r3, r3, #24
 80036ba:	b09d      	sub	sp, #116	@ 0x74
 80036bc:	4607      	mov	r7, r0
 80036be:	460d      	mov	r5, r1
 80036c0:	4614      	mov	r4, r2
 80036c2:	d510      	bpl.n	80036e6 <_svfiprintf_r+0x36>
 80036c4:	690b      	ldr	r3, [r1, #16]
 80036c6:	b973      	cbnz	r3, 80036e6 <_svfiprintf_r+0x36>
 80036c8:	2140      	movs	r1, #64	@ 0x40
 80036ca:	f7ff ff09 	bl	80034e0 <_malloc_r>
 80036ce:	6028      	str	r0, [r5, #0]
 80036d0:	6128      	str	r0, [r5, #16]
 80036d2:	b930      	cbnz	r0, 80036e2 <_svfiprintf_r+0x32>
 80036d4:	230c      	movs	r3, #12
 80036d6:	603b      	str	r3, [r7, #0]
 80036d8:	f04f 30ff 	mov.w	r0, #4294967295
 80036dc:	b01d      	add	sp, #116	@ 0x74
 80036de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036e2:	2340      	movs	r3, #64	@ 0x40
 80036e4:	616b      	str	r3, [r5, #20]
 80036e6:	2300      	movs	r3, #0
 80036e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80036ea:	2320      	movs	r3, #32
 80036ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80036f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80036f4:	2330      	movs	r3, #48	@ 0x30
 80036f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003894 <_svfiprintf_r+0x1e4>
 80036fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80036fe:	f04f 0901 	mov.w	r9, #1
 8003702:	4623      	mov	r3, r4
 8003704:	469a      	mov	sl, r3
 8003706:	f813 2b01 	ldrb.w	r2, [r3], #1
 800370a:	b10a      	cbz	r2, 8003710 <_svfiprintf_r+0x60>
 800370c:	2a25      	cmp	r2, #37	@ 0x25
 800370e:	d1f9      	bne.n	8003704 <_svfiprintf_r+0x54>
 8003710:	ebba 0b04 	subs.w	fp, sl, r4
 8003714:	d00b      	beq.n	800372e <_svfiprintf_r+0x7e>
 8003716:	465b      	mov	r3, fp
 8003718:	4622      	mov	r2, r4
 800371a:	4629      	mov	r1, r5
 800371c:	4638      	mov	r0, r7
 800371e:	f7ff ff6b 	bl	80035f8 <__ssputs_r>
 8003722:	3001      	adds	r0, #1
 8003724:	f000 80a7 	beq.w	8003876 <_svfiprintf_r+0x1c6>
 8003728:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800372a:	445a      	add	r2, fp
 800372c:	9209      	str	r2, [sp, #36]	@ 0x24
 800372e:	f89a 3000 	ldrb.w	r3, [sl]
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 809f 	beq.w	8003876 <_svfiprintf_r+0x1c6>
 8003738:	2300      	movs	r3, #0
 800373a:	f04f 32ff 	mov.w	r2, #4294967295
 800373e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003742:	f10a 0a01 	add.w	sl, sl, #1
 8003746:	9304      	str	r3, [sp, #16]
 8003748:	9307      	str	r3, [sp, #28]
 800374a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800374e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003750:	4654      	mov	r4, sl
 8003752:	2205      	movs	r2, #5
 8003754:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003758:	484e      	ldr	r0, [pc, #312]	@ (8003894 <_svfiprintf_r+0x1e4>)
 800375a:	f7fc fd41 	bl	80001e0 <memchr>
 800375e:	9a04      	ldr	r2, [sp, #16]
 8003760:	b9d8      	cbnz	r0, 800379a <_svfiprintf_r+0xea>
 8003762:	06d0      	lsls	r0, r2, #27
 8003764:	bf44      	itt	mi
 8003766:	2320      	movmi	r3, #32
 8003768:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800376c:	0711      	lsls	r1, r2, #28
 800376e:	bf44      	itt	mi
 8003770:	232b      	movmi	r3, #43	@ 0x2b
 8003772:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003776:	f89a 3000 	ldrb.w	r3, [sl]
 800377a:	2b2a      	cmp	r3, #42	@ 0x2a
 800377c:	d015      	beq.n	80037aa <_svfiprintf_r+0xfa>
 800377e:	9a07      	ldr	r2, [sp, #28]
 8003780:	4654      	mov	r4, sl
 8003782:	2000      	movs	r0, #0
 8003784:	f04f 0c0a 	mov.w	ip, #10
 8003788:	4621      	mov	r1, r4
 800378a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800378e:	3b30      	subs	r3, #48	@ 0x30
 8003790:	2b09      	cmp	r3, #9
 8003792:	d94b      	bls.n	800382c <_svfiprintf_r+0x17c>
 8003794:	b1b0      	cbz	r0, 80037c4 <_svfiprintf_r+0x114>
 8003796:	9207      	str	r2, [sp, #28]
 8003798:	e014      	b.n	80037c4 <_svfiprintf_r+0x114>
 800379a:	eba0 0308 	sub.w	r3, r0, r8
 800379e:	fa09 f303 	lsl.w	r3, r9, r3
 80037a2:	4313      	orrs	r3, r2
 80037a4:	9304      	str	r3, [sp, #16]
 80037a6:	46a2      	mov	sl, r4
 80037a8:	e7d2      	b.n	8003750 <_svfiprintf_r+0xa0>
 80037aa:	9b03      	ldr	r3, [sp, #12]
 80037ac:	1d19      	adds	r1, r3, #4
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	9103      	str	r1, [sp, #12]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	bfbb      	ittet	lt
 80037b6:	425b      	neglt	r3, r3
 80037b8:	f042 0202 	orrlt.w	r2, r2, #2
 80037bc:	9307      	strge	r3, [sp, #28]
 80037be:	9307      	strlt	r3, [sp, #28]
 80037c0:	bfb8      	it	lt
 80037c2:	9204      	strlt	r2, [sp, #16]
 80037c4:	7823      	ldrb	r3, [r4, #0]
 80037c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80037c8:	d10a      	bne.n	80037e0 <_svfiprintf_r+0x130>
 80037ca:	7863      	ldrb	r3, [r4, #1]
 80037cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80037ce:	d132      	bne.n	8003836 <_svfiprintf_r+0x186>
 80037d0:	9b03      	ldr	r3, [sp, #12]
 80037d2:	1d1a      	adds	r2, r3, #4
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	9203      	str	r2, [sp, #12]
 80037d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80037dc:	3402      	adds	r4, #2
 80037de:	9305      	str	r3, [sp, #20]
 80037e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80038a4 <_svfiprintf_r+0x1f4>
 80037e4:	7821      	ldrb	r1, [r4, #0]
 80037e6:	2203      	movs	r2, #3
 80037e8:	4650      	mov	r0, sl
 80037ea:	f7fc fcf9 	bl	80001e0 <memchr>
 80037ee:	b138      	cbz	r0, 8003800 <_svfiprintf_r+0x150>
 80037f0:	9b04      	ldr	r3, [sp, #16]
 80037f2:	eba0 000a 	sub.w	r0, r0, sl
 80037f6:	2240      	movs	r2, #64	@ 0x40
 80037f8:	4082      	lsls	r2, r0
 80037fa:	4313      	orrs	r3, r2
 80037fc:	3401      	adds	r4, #1
 80037fe:	9304      	str	r3, [sp, #16]
 8003800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003804:	4824      	ldr	r0, [pc, #144]	@ (8003898 <_svfiprintf_r+0x1e8>)
 8003806:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800380a:	2206      	movs	r2, #6
 800380c:	f7fc fce8 	bl	80001e0 <memchr>
 8003810:	2800      	cmp	r0, #0
 8003812:	d036      	beq.n	8003882 <_svfiprintf_r+0x1d2>
 8003814:	4b21      	ldr	r3, [pc, #132]	@ (800389c <_svfiprintf_r+0x1ec>)
 8003816:	bb1b      	cbnz	r3, 8003860 <_svfiprintf_r+0x1b0>
 8003818:	9b03      	ldr	r3, [sp, #12]
 800381a:	3307      	adds	r3, #7
 800381c:	f023 0307 	bic.w	r3, r3, #7
 8003820:	3308      	adds	r3, #8
 8003822:	9303      	str	r3, [sp, #12]
 8003824:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003826:	4433      	add	r3, r6
 8003828:	9309      	str	r3, [sp, #36]	@ 0x24
 800382a:	e76a      	b.n	8003702 <_svfiprintf_r+0x52>
 800382c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003830:	460c      	mov	r4, r1
 8003832:	2001      	movs	r0, #1
 8003834:	e7a8      	b.n	8003788 <_svfiprintf_r+0xd8>
 8003836:	2300      	movs	r3, #0
 8003838:	3401      	adds	r4, #1
 800383a:	9305      	str	r3, [sp, #20]
 800383c:	4619      	mov	r1, r3
 800383e:	f04f 0c0a 	mov.w	ip, #10
 8003842:	4620      	mov	r0, r4
 8003844:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003848:	3a30      	subs	r2, #48	@ 0x30
 800384a:	2a09      	cmp	r2, #9
 800384c:	d903      	bls.n	8003856 <_svfiprintf_r+0x1a6>
 800384e:	2b00      	cmp	r3, #0
 8003850:	d0c6      	beq.n	80037e0 <_svfiprintf_r+0x130>
 8003852:	9105      	str	r1, [sp, #20]
 8003854:	e7c4      	b.n	80037e0 <_svfiprintf_r+0x130>
 8003856:	fb0c 2101 	mla	r1, ip, r1, r2
 800385a:	4604      	mov	r4, r0
 800385c:	2301      	movs	r3, #1
 800385e:	e7f0      	b.n	8003842 <_svfiprintf_r+0x192>
 8003860:	ab03      	add	r3, sp, #12
 8003862:	9300      	str	r3, [sp, #0]
 8003864:	462a      	mov	r2, r5
 8003866:	4b0e      	ldr	r3, [pc, #56]	@ (80038a0 <_svfiprintf_r+0x1f0>)
 8003868:	a904      	add	r1, sp, #16
 800386a:	4638      	mov	r0, r7
 800386c:	f3af 8000 	nop.w
 8003870:	1c42      	adds	r2, r0, #1
 8003872:	4606      	mov	r6, r0
 8003874:	d1d6      	bne.n	8003824 <_svfiprintf_r+0x174>
 8003876:	89ab      	ldrh	r3, [r5, #12]
 8003878:	065b      	lsls	r3, r3, #25
 800387a:	f53f af2d 	bmi.w	80036d8 <_svfiprintf_r+0x28>
 800387e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003880:	e72c      	b.n	80036dc <_svfiprintf_r+0x2c>
 8003882:	ab03      	add	r3, sp, #12
 8003884:	9300      	str	r3, [sp, #0]
 8003886:	462a      	mov	r2, r5
 8003888:	4b05      	ldr	r3, [pc, #20]	@ (80038a0 <_svfiprintf_r+0x1f0>)
 800388a:	a904      	add	r1, sp, #16
 800388c:	4638      	mov	r0, r7
 800388e:	f000 f879 	bl	8003984 <_printf_i>
 8003892:	e7ed      	b.n	8003870 <_svfiprintf_r+0x1c0>
 8003894:	08003e2c 	.word	0x08003e2c
 8003898:	08003e36 	.word	0x08003e36
 800389c:	00000000 	.word	0x00000000
 80038a0:	080035f9 	.word	0x080035f9
 80038a4:	08003e32 	.word	0x08003e32

080038a8 <_printf_common>:
 80038a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038ac:	4616      	mov	r6, r2
 80038ae:	4698      	mov	r8, r3
 80038b0:	688a      	ldr	r2, [r1, #8]
 80038b2:	690b      	ldr	r3, [r1, #16]
 80038b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80038b8:	4293      	cmp	r3, r2
 80038ba:	bfb8      	it	lt
 80038bc:	4613      	movlt	r3, r2
 80038be:	6033      	str	r3, [r6, #0]
 80038c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80038c4:	4607      	mov	r7, r0
 80038c6:	460c      	mov	r4, r1
 80038c8:	b10a      	cbz	r2, 80038ce <_printf_common+0x26>
 80038ca:	3301      	adds	r3, #1
 80038cc:	6033      	str	r3, [r6, #0]
 80038ce:	6823      	ldr	r3, [r4, #0]
 80038d0:	0699      	lsls	r1, r3, #26
 80038d2:	bf42      	ittt	mi
 80038d4:	6833      	ldrmi	r3, [r6, #0]
 80038d6:	3302      	addmi	r3, #2
 80038d8:	6033      	strmi	r3, [r6, #0]
 80038da:	6825      	ldr	r5, [r4, #0]
 80038dc:	f015 0506 	ands.w	r5, r5, #6
 80038e0:	d106      	bne.n	80038f0 <_printf_common+0x48>
 80038e2:	f104 0a19 	add.w	sl, r4, #25
 80038e6:	68e3      	ldr	r3, [r4, #12]
 80038e8:	6832      	ldr	r2, [r6, #0]
 80038ea:	1a9b      	subs	r3, r3, r2
 80038ec:	42ab      	cmp	r3, r5
 80038ee:	dc26      	bgt.n	800393e <_printf_common+0x96>
 80038f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80038f4:	6822      	ldr	r2, [r4, #0]
 80038f6:	3b00      	subs	r3, #0
 80038f8:	bf18      	it	ne
 80038fa:	2301      	movne	r3, #1
 80038fc:	0692      	lsls	r2, r2, #26
 80038fe:	d42b      	bmi.n	8003958 <_printf_common+0xb0>
 8003900:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003904:	4641      	mov	r1, r8
 8003906:	4638      	mov	r0, r7
 8003908:	47c8      	blx	r9
 800390a:	3001      	adds	r0, #1
 800390c:	d01e      	beq.n	800394c <_printf_common+0xa4>
 800390e:	6823      	ldr	r3, [r4, #0]
 8003910:	6922      	ldr	r2, [r4, #16]
 8003912:	f003 0306 	and.w	r3, r3, #6
 8003916:	2b04      	cmp	r3, #4
 8003918:	bf02      	ittt	eq
 800391a:	68e5      	ldreq	r5, [r4, #12]
 800391c:	6833      	ldreq	r3, [r6, #0]
 800391e:	1aed      	subeq	r5, r5, r3
 8003920:	68a3      	ldr	r3, [r4, #8]
 8003922:	bf0c      	ite	eq
 8003924:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003928:	2500      	movne	r5, #0
 800392a:	4293      	cmp	r3, r2
 800392c:	bfc4      	itt	gt
 800392e:	1a9b      	subgt	r3, r3, r2
 8003930:	18ed      	addgt	r5, r5, r3
 8003932:	2600      	movs	r6, #0
 8003934:	341a      	adds	r4, #26
 8003936:	42b5      	cmp	r5, r6
 8003938:	d11a      	bne.n	8003970 <_printf_common+0xc8>
 800393a:	2000      	movs	r0, #0
 800393c:	e008      	b.n	8003950 <_printf_common+0xa8>
 800393e:	2301      	movs	r3, #1
 8003940:	4652      	mov	r2, sl
 8003942:	4641      	mov	r1, r8
 8003944:	4638      	mov	r0, r7
 8003946:	47c8      	blx	r9
 8003948:	3001      	adds	r0, #1
 800394a:	d103      	bne.n	8003954 <_printf_common+0xac>
 800394c:	f04f 30ff 	mov.w	r0, #4294967295
 8003950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003954:	3501      	adds	r5, #1
 8003956:	e7c6      	b.n	80038e6 <_printf_common+0x3e>
 8003958:	18e1      	adds	r1, r4, r3
 800395a:	1c5a      	adds	r2, r3, #1
 800395c:	2030      	movs	r0, #48	@ 0x30
 800395e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003962:	4422      	add	r2, r4
 8003964:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003968:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800396c:	3302      	adds	r3, #2
 800396e:	e7c7      	b.n	8003900 <_printf_common+0x58>
 8003970:	2301      	movs	r3, #1
 8003972:	4622      	mov	r2, r4
 8003974:	4641      	mov	r1, r8
 8003976:	4638      	mov	r0, r7
 8003978:	47c8      	blx	r9
 800397a:	3001      	adds	r0, #1
 800397c:	d0e6      	beq.n	800394c <_printf_common+0xa4>
 800397e:	3601      	adds	r6, #1
 8003980:	e7d9      	b.n	8003936 <_printf_common+0x8e>
	...

08003984 <_printf_i>:
 8003984:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003988:	7e0f      	ldrb	r7, [r1, #24]
 800398a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800398c:	2f78      	cmp	r7, #120	@ 0x78
 800398e:	4691      	mov	r9, r2
 8003990:	4680      	mov	r8, r0
 8003992:	460c      	mov	r4, r1
 8003994:	469a      	mov	sl, r3
 8003996:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800399a:	d807      	bhi.n	80039ac <_printf_i+0x28>
 800399c:	2f62      	cmp	r7, #98	@ 0x62
 800399e:	d80a      	bhi.n	80039b6 <_printf_i+0x32>
 80039a0:	2f00      	cmp	r7, #0
 80039a2:	f000 80d2 	beq.w	8003b4a <_printf_i+0x1c6>
 80039a6:	2f58      	cmp	r7, #88	@ 0x58
 80039a8:	f000 80b9 	beq.w	8003b1e <_printf_i+0x19a>
 80039ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80039b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80039b4:	e03a      	b.n	8003a2c <_printf_i+0xa8>
 80039b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80039ba:	2b15      	cmp	r3, #21
 80039bc:	d8f6      	bhi.n	80039ac <_printf_i+0x28>
 80039be:	a101      	add	r1, pc, #4	@ (adr r1, 80039c4 <_printf_i+0x40>)
 80039c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80039c4:	08003a1d 	.word	0x08003a1d
 80039c8:	08003a31 	.word	0x08003a31
 80039cc:	080039ad 	.word	0x080039ad
 80039d0:	080039ad 	.word	0x080039ad
 80039d4:	080039ad 	.word	0x080039ad
 80039d8:	080039ad 	.word	0x080039ad
 80039dc:	08003a31 	.word	0x08003a31
 80039e0:	080039ad 	.word	0x080039ad
 80039e4:	080039ad 	.word	0x080039ad
 80039e8:	080039ad 	.word	0x080039ad
 80039ec:	080039ad 	.word	0x080039ad
 80039f0:	08003b31 	.word	0x08003b31
 80039f4:	08003a5b 	.word	0x08003a5b
 80039f8:	08003aeb 	.word	0x08003aeb
 80039fc:	080039ad 	.word	0x080039ad
 8003a00:	080039ad 	.word	0x080039ad
 8003a04:	08003b53 	.word	0x08003b53
 8003a08:	080039ad 	.word	0x080039ad
 8003a0c:	08003a5b 	.word	0x08003a5b
 8003a10:	080039ad 	.word	0x080039ad
 8003a14:	080039ad 	.word	0x080039ad
 8003a18:	08003af3 	.word	0x08003af3
 8003a1c:	6833      	ldr	r3, [r6, #0]
 8003a1e:	1d1a      	adds	r2, r3, #4
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	6032      	str	r2, [r6, #0]
 8003a24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e09d      	b.n	8003b6c <_printf_i+0x1e8>
 8003a30:	6833      	ldr	r3, [r6, #0]
 8003a32:	6820      	ldr	r0, [r4, #0]
 8003a34:	1d19      	adds	r1, r3, #4
 8003a36:	6031      	str	r1, [r6, #0]
 8003a38:	0606      	lsls	r6, r0, #24
 8003a3a:	d501      	bpl.n	8003a40 <_printf_i+0xbc>
 8003a3c:	681d      	ldr	r5, [r3, #0]
 8003a3e:	e003      	b.n	8003a48 <_printf_i+0xc4>
 8003a40:	0645      	lsls	r5, r0, #25
 8003a42:	d5fb      	bpl.n	8003a3c <_printf_i+0xb8>
 8003a44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003a48:	2d00      	cmp	r5, #0
 8003a4a:	da03      	bge.n	8003a54 <_printf_i+0xd0>
 8003a4c:	232d      	movs	r3, #45	@ 0x2d
 8003a4e:	426d      	negs	r5, r5
 8003a50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a54:	4859      	ldr	r0, [pc, #356]	@ (8003bbc <_printf_i+0x238>)
 8003a56:	230a      	movs	r3, #10
 8003a58:	e011      	b.n	8003a7e <_printf_i+0xfa>
 8003a5a:	6821      	ldr	r1, [r4, #0]
 8003a5c:	6833      	ldr	r3, [r6, #0]
 8003a5e:	0608      	lsls	r0, r1, #24
 8003a60:	f853 5b04 	ldr.w	r5, [r3], #4
 8003a64:	d402      	bmi.n	8003a6c <_printf_i+0xe8>
 8003a66:	0649      	lsls	r1, r1, #25
 8003a68:	bf48      	it	mi
 8003a6a:	b2ad      	uxthmi	r5, r5
 8003a6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003a6e:	4853      	ldr	r0, [pc, #332]	@ (8003bbc <_printf_i+0x238>)
 8003a70:	6033      	str	r3, [r6, #0]
 8003a72:	bf14      	ite	ne
 8003a74:	230a      	movne	r3, #10
 8003a76:	2308      	moveq	r3, #8
 8003a78:	2100      	movs	r1, #0
 8003a7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003a7e:	6866      	ldr	r6, [r4, #4]
 8003a80:	60a6      	str	r6, [r4, #8]
 8003a82:	2e00      	cmp	r6, #0
 8003a84:	bfa2      	ittt	ge
 8003a86:	6821      	ldrge	r1, [r4, #0]
 8003a88:	f021 0104 	bicge.w	r1, r1, #4
 8003a8c:	6021      	strge	r1, [r4, #0]
 8003a8e:	b90d      	cbnz	r5, 8003a94 <_printf_i+0x110>
 8003a90:	2e00      	cmp	r6, #0
 8003a92:	d04b      	beq.n	8003b2c <_printf_i+0x1a8>
 8003a94:	4616      	mov	r6, r2
 8003a96:	fbb5 f1f3 	udiv	r1, r5, r3
 8003a9a:	fb03 5711 	mls	r7, r3, r1, r5
 8003a9e:	5dc7      	ldrb	r7, [r0, r7]
 8003aa0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003aa4:	462f      	mov	r7, r5
 8003aa6:	42bb      	cmp	r3, r7
 8003aa8:	460d      	mov	r5, r1
 8003aaa:	d9f4      	bls.n	8003a96 <_printf_i+0x112>
 8003aac:	2b08      	cmp	r3, #8
 8003aae:	d10b      	bne.n	8003ac8 <_printf_i+0x144>
 8003ab0:	6823      	ldr	r3, [r4, #0]
 8003ab2:	07df      	lsls	r7, r3, #31
 8003ab4:	d508      	bpl.n	8003ac8 <_printf_i+0x144>
 8003ab6:	6923      	ldr	r3, [r4, #16]
 8003ab8:	6861      	ldr	r1, [r4, #4]
 8003aba:	4299      	cmp	r1, r3
 8003abc:	bfde      	ittt	le
 8003abe:	2330      	movle	r3, #48	@ 0x30
 8003ac0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003ac4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003ac8:	1b92      	subs	r2, r2, r6
 8003aca:	6122      	str	r2, [r4, #16]
 8003acc:	f8cd a000 	str.w	sl, [sp]
 8003ad0:	464b      	mov	r3, r9
 8003ad2:	aa03      	add	r2, sp, #12
 8003ad4:	4621      	mov	r1, r4
 8003ad6:	4640      	mov	r0, r8
 8003ad8:	f7ff fee6 	bl	80038a8 <_printf_common>
 8003adc:	3001      	adds	r0, #1
 8003ade:	d14a      	bne.n	8003b76 <_printf_i+0x1f2>
 8003ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ae4:	b004      	add	sp, #16
 8003ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aea:	6823      	ldr	r3, [r4, #0]
 8003aec:	f043 0320 	orr.w	r3, r3, #32
 8003af0:	6023      	str	r3, [r4, #0]
 8003af2:	4833      	ldr	r0, [pc, #204]	@ (8003bc0 <_printf_i+0x23c>)
 8003af4:	2778      	movs	r7, #120	@ 0x78
 8003af6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003afa:	6823      	ldr	r3, [r4, #0]
 8003afc:	6831      	ldr	r1, [r6, #0]
 8003afe:	061f      	lsls	r7, r3, #24
 8003b00:	f851 5b04 	ldr.w	r5, [r1], #4
 8003b04:	d402      	bmi.n	8003b0c <_printf_i+0x188>
 8003b06:	065f      	lsls	r7, r3, #25
 8003b08:	bf48      	it	mi
 8003b0a:	b2ad      	uxthmi	r5, r5
 8003b0c:	6031      	str	r1, [r6, #0]
 8003b0e:	07d9      	lsls	r1, r3, #31
 8003b10:	bf44      	itt	mi
 8003b12:	f043 0320 	orrmi.w	r3, r3, #32
 8003b16:	6023      	strmi	r3, [r4, #0]
 8003b18:	b11d      	cbz	r5, 8003b22 <_printf_i+0x19e>
 8003b1a:	2310      	movs	r3, #16
 8003b1c:	e7ac      	b.n	8003a78 <_printf_i+0xf4>
 8003b1e:	4827      	ldr	r0, [pc, #156]	@ (8003bbc <_printf_i+0x238>)
 8003b20:	e7e9      	b.n	8003af6 <_printf_i+0x172>
 8003b22:	6823      	ldr	r3, [r4, #0]
 8003b24:	f023 0320 	bic.w	r3, r3, #32
 8003b28:	6023      	str	r3, [r4, #0]
 8003b2a:	e7f6      	b.n	8003b1a <_printf_i+0x196>
 8003b2c:	4616      	mov	r6, r2
 8003b2e:	e7bd      	b.n	8003aac <_printf_i+0x128>
 8003b30:	6833      	ldr	r3, [r6, #0]
 8003b32:	6825      	ldr	r5, [r4, #0]
 8003b34:	6961      	ldr	r1, [r4, #20]
 8003b36:	1d18      	adds	r0, r3, #4
 8003b38:	6030      	str	r0, [r6, #0]
 8003b3a:	062e      	lsls	r6, r5, #24
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	d501      	bpl.n	8003b44 <_printf_i+0x1c0>
 8003b40:	6019      	str	r1, [r3, #0]
 8003b42:	e002      	b.n	8003b4a <_printf_i+0x1c6>
 8003b44:	0668      	lsls	r0, r5, #25
 8003b46:	d5fb      	bpl.n	8003b40 <_printf_i+0x1bc>
 8003b48:	8019      	strh	r1, [r3, #0]
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	6123      	str	r3, [r4, #16]
 8003b4e:	4616      	mov	r6, r2
 8003b50:	e7bc      	b.n	8003acc <_printf_i+0x148>
 8003b52:	6833      	ldr	r3, [r6, #0]
 8003b54:	1d1a      	adds	r2, r3, #4
 8003b56:	6032      	str	r2, [r6, #0]
 8003b58:	681e      	ldr	r6, [r3, #0]
 8003b5a:	6862      	ldr	r2, [r4, #4]
 8003b5c:	2100      	movs	r1, #0
 8003b5e:	4630      	mov	r0, r6
 8003b60:	f7fc fb3e 	bl	80001e0 <memchr>
 8003b64:	b108      	cbz	r0, 8003b6a <_printf_i+0x1e6>
 8003b66:	1b80      	subs	r0, r0, r6
 8003b68:	6060      	str	r0, [r4, #4]
 8003b6a:	6863      	ldr	r3, [r4, #4]
 8003b6c:	6123      	str	r3, [r4, #16]
 8003b6e:	2300      	movs	r3, #0
 8003b70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b74:	e7aa      	b.n	8003acc <_printf_i+0x148>
 8003b76:	6923      	ldr	r3, [r4, #16]
 8003b78:	4632      	mov	r2, r6
 8003b7a:	4649      	mov	r1, r9
 8003b7c:	4640      	mov	r0, r8
 8003b7e:	47d0      	blx	sl
 8003b80:	3001      	adds	r0, #1
 8003b82:	d0ad      	beq.n	8003ae0 <_printf_i+0x15c>
 8003b84:	6823      	ldr	r3, [r4, #0]
 8003b86:	079b      	lsls	r3, r3, #30
 8003b88:	d413      	bmi.n	8003bb2 <_printf_i+0x22e>
 8003b8a:	68e0      	ldr	r0, [r4, #12]
 8003b8c:	9b03      	ldr	r3, [sp, #12]
 8003b8e:	4298      	cmp	r0, r3
 8003b90:	bfb8      	it	lt
 8003b92:	4618      	movlt	r0, r3
 8003b94:	e7a6      	b.n	8003ae4 <_printf_i+0x160>
 8003b96:	2301      	movs	r3, #1
 8003b98:	4632      	mov	r2, r6
 8003b9a:	4649      	mov	r1, r9
 8003b9c:	4640      	mov	r0, r8
 8003b9e:	47d0      	blx	sl
 8003ba0:	3001      	adds	r0, #1
 8003ba2:	d09d      	beq.n	8003ae0 <_printf_i+0x15c>
 8003ba4:	3501      	adds	r5, #1
 8003ba6:	68e3      	ldr	r3, [r4, #12]
 8003ba8:	9903      	ldr	r1, [sp, #12]
 8003baa:	1a5b      	subs	r3, r3, r1
 8003bac:	42ab      	cmp	r3, r5
 8003bae:	dcf2      	bgt.n	8003b96 <_printf_i+0x212>
 8003bb0:	e7eb      	b.n	8003b8a <_printf_i+0x206>
 8003bb2:	2500      	movs	r5, #0
 8003bb4:	f104 0619 	add.w	r6, r4, #25
 8003bb8:	e7f5      	b.n	8003ba6 <_printf_i+0x222>
 8003bba:	bf00      	nop
 8003bbc:	08003e3d 	.word	0x08003e3d
 8003bc0:	08003e4e 	.word	0x08003e4e

08003bc4 <memmove>:
 8003bc4:	4288      	cmp	r0, r1
 8003bc6:	b510      	push	{r4, lr}
 8003bc8:	eb01 0402 	add.w	r4, r1, r2
 8003bcc:	d902      	bls.n	8003bd4 <memmove+0x10>
 8003bce:	4284      	cmp	r4, r0
 8003bd0:	4623      	mov	r3, r4
 8003bd2:	d807      	bhi.n	8003be4 <memmove+0x20>
 8003bd4:	1e43      	subs	r3, r0, #1
 8003bd6:	42a1      	cmp	r1, r4
 8003bd8:	d008      	beq.n	8003bec <memmove+0x28>
 8003bda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003bde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003be2:	e7f8      	b.n	8003bd6 <memmove+0x12>
 8003be4:	4402      	add	r2, r0
 8003be6:	4601      	mov	r1, r0
 8003be8:	428a      	cmp	r2, r1
 8003bea:	d100      	bne.n	8003bee <memmove+0x2a>
 8003bec:	bd10      	pop	{r4, pc}
 8003bee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003bf2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003bf6:	e7f7      	b.n	8003be8 <memmove+0x24>

08003bf8 <_sbrk_r>:
 8003bf8:	b538      	push	{r3, r4, r5, lr}
 8003bfa:	4d06      	ldr	r5, [pc, #24]	@ (8003c14 <_sbrk_r+0x1c>)
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	4604      	mov	r4, r0
 8003c00:	4608      	mov	r0, r1
 8003c02:	602b      	str	r3, [r5, #0]
 8003c04:	f7fd fa4e 	bl	80010a4 <_sbrk>
 8003c08:	1c43      	adds	r3, r0, #1
 8003c0a:	d102      	bne.n	8003c12 <_sbrk_r+0x1a>
 8003c0c:	682b      	ldr	r3, [r5, #0]
 8003c0e:	b103      	cbz	r3, 8003c12 <_sbrk_r+0x1a>
 8003c10:	6023      	str	r3, [r4, #0]
 8003c12:	bd38      	pop	{r3, r4, r5, pc}
 8003c14:	200002d8 	.word	0x200002d8

08003c18 <memcpy>:
 8003c18:	440a      	add	r2, r1
 8003c1a:	4291      	cmp	r1, r2
 8003c1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c20:	d100      	bne.n	8003c24 <memcpy+0xc>
 8003c22:	4770      	bx	lr
 8003c24:	b510      	push	{r4, lr}
 8003c26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c2e:	4291      	cmp	r1, r2
 8003c30:	d1f9      	bne.n	8003c26 <memcpy+0xe>
 8003c32:	bd10      	pop	{r4, pc}

08003c34 <_realloc_r>:
 8003c34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c38:	4680      	mov	r8, r0
 8003c3a:	4615      	mov	r5, r2
 8003c3c:	460c      	mov	r4, r1
 8003c3e:	b921      	cbnz	r1, 8003c4a <_realloc_r+0x16>
 8003c40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c44:	4611      	mov	r1, r2
 8003c46:	f7ff bc4b 	b.w	80034e0 <_malloc_r>
 8003c4a:	b92a      	cbnz	r2, 8003c58 <_realloc_r+0x24>
 8003c4c:	f7ff fbdc 	bl	8003408 <_free_r>
 8003c50:	2400      	movs	r4, #0
 8003c52:	4620      	mov	r0, r4
 8003c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c58:	f000 f81a 	bl	8003c90 <_malloc_usable_size_r>
 8003c5c:	4285      	cmp	r5, r0
 8003c5e:	4606      	mov	r6, r0
 8003c60:	d802      	bhi.n	8003c68 <_realloc_r+0x34>
 8003c62:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003c66:	d8f4      	bhi.n	8003c52 <_realloc_r+0x1e>
 8003c68:	4629      	mov	r1, r5
 8003c6a:	4640      	mov	r0, r8
 8003c6c:	f7ff fc38 	bl	80034e0 <_malloc_r>
 8003c70:	4607      	mov	r7, r0
 8003c72:	2800      	cmp	r0, #0
 8003c74:	d0ec      	beq.n	8003c50 <_realloc_r+0x1c>
 8003c76:	42b5      	cmp	r5, r6
 8003c78:	462a      	mov	r2, r5
 8003c7a:	4621      	mov	r1, r4
 8003c7c:	bf28      	it	cs
 8003c7e:	4632      	movcs	r2, r6
 8003c80:	f7ff ffca 	bl	8003c18 <memcpy>
 8003c84:	4621      	mov	r1, r4
 8003c86:	4640      	mov	r0, r8
 8003c88:	f7ff fbbe 	bl	8003408 <_free_r>
 8003c8c:	463c      	mov	r4, r7
 8003c8e:	e7e0      	b.n	8003c52 <_realloc_r+0x1e>

08003c90 <_malloc_usable_size_r>:
 8003c90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c94:	1f18      	subs	r0, r3, #4
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	bfbc      	itt	lt
 8003c9a:	580b      	ldrlt	r3, [r1, r0]
 8003c9c:	18c0      	addlt	r0, r0, r3
 8003c9e:	4770      	bx	lr

08003ca0 <_init>:
 8003ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ca2:	bf00      	nop
 8003ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ca6:	bc08      	pop	{r3}
 8003ca8:	469e      	mov	lr, r3
 8003caa:	4770      	bx	lr

08003cac <_fini>:
 8003cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cae:	bf00      	nop
 8003cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cb2:	bc08      	pop	{r3}
 8003cb4:	469e      	mov	lr, r3
 8003cb6:	4770      	bx	lr
