$date
	Fri Nov 29 22:29:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! WriteData [31:0] $end
$var wire 1 " MemWrite $end
$var wire 32 # DataAdr [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 & WriteData [31:0] $end
$var wire 32 ' ReadData [31:0] $end
$var wire 32 ( PCF [31:0] $end
$var wire 1 " MemWrite $end
$var wire 32 ) InstrF [31:0] $end
$var wire 32 * DataAdr [31:0] $end
$scope module arm $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 + WriteDataM [31:0] $end
$var wire 1 , StallF $end
$var wire 1 - StallD $end
$var wire 1 . RegWriteW $end
$var wire 1 / RegWriteMulTopW $end
$var wire 1 0 RegWriteM $end
$var wire 2 1 RegSrcD [1:0] $end
$var wire 32 2 ReadDataM [31:0] $end
$var wire 1 3 PCSrcW $end
$var wire 32 4 PCF [31:0] $end
$var wire 1 5 MulOpE $end
$var wire 1 6 MemtoRegW $end
$var wire 1 7 MemtoRegE $end
$var wire 1 " MemWriteM $end
$var wire 1 8 MemIndexW $end
$var wire 1 9 Match_4E_W $end
$var wire 1 : Match_4E_M $end
$var wire 1 ; Match_3E_W $end
$var wire 1 < Match_3E_M $end
$var wire 1 = Match_2E_W $end
$var wire 1 > Match_2E_M $end
$var wire 1 ? Match_1E_W $end
$var wire 1 @ Match_1E_M $end
$var wire 1 A Match_1234D_E $end
$var wire 32 B InstrF [31:0] $end
$var wire 32 C InstrD [31:0] $end
$var wire 1 D IndexOpW $end
$var wire 2 E ImmSrcD [1:0] $end
$var wire 2 F ForwardDE [1:0] $end
$var wire 2 G ForwardCE [1:0] $end
$var wire 2 H ForwardBE [1:0] $end
$var wire 2 I ForwardAE [1:0] $end
$var wire 1 J FlushE $end
$var wire 1 K DivMulRegSrcD $end
$var wire 1 L CarryE $end
$var wire 1 M ByteOpW $end
$var wire 1 N ALUSrcE $end
$var wire 2 O ALUResultSrcE [1:0] $end
$var wire 32 P ALUOutM [31:0] $end
$var wire 4 Q ALUFlags [3:0] $end
$var wire 4 R ALUControlE [3:0] $end
$scope module c $end
$var wire 20 S Instr [31:12] $end
$var wire 4 T InstrD_7_4 [3:0] $end
$var wire 1 U RegWriteMemoryD $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 . RegWriteW $end
$var wire 1 / RegWriteMulTopW $end
$var wire 1 V RegWriteMulTopM $end
$var wire 1 W RegWriteMulTopE $end
$var wire 1 X RegWriteMulTopD $end
$var wire 1 Y RegWriteMemoryM $end
$var wire 1 Z RegWriteMemoryE $end
$var wire 1 [ RegWriteMPrev $end
$var wire 1 0 RegWriteM $end
$var wire 1 \ RegWriteE $end
$var wire 1 ] RegWriteD $end
$var wire 2 ^ RegSrcD [1:0] $end
$var wire 1 3 PCSrcW $end
$var wire 1 _ PCSrcMPrev $end
$var wire 1 ` PCSrcM $end
$var wire 1 a PCSrcE $end
$var wire 1 b PCSrcD $end
$var wire 1 c NoWriteE $end
$var wire 1 d NoWriteD $end
$var wire 1 5 MulOpE $end
$var wire 1 e MulOpD $end
$var wire 1 6 MemtoRegW $end
$var wire 1 f MemtoRegM $end
$var wire 1 7 MemtoRegE $end
$var wire 1 g MemtoRegD $end
$var wire 1 h MemWriteMPrev $end
$var wire 1 " MemWriteM $end
$var wire 1 i MemWriteE $end
$var wire 1 j MemWriteD $end
$var wire 1 8 MemIndexW $end
$var wire 1 k MemIndexM $end
$var wire 1 l MemIndexE $end
$var wire 1 m MemIndexD $end
$var wire 1 D IndexOpW $end
$var wire 1 n IndexOpM $end
$var wire 1 o IndexOpE $end
$var wire 1 p IndexOpD $end
$var wire 2 q ImmSrcD [1:0] $end
$var wire 4 r FlagsNext [3:0] $end
$var wire 4 s FlagsE [3:0] $end
$var wire 2 t FlagWriteE [1:0] $end
$var wire 2 u FlagWriteD [1:0] $end
$var wire 1 K DivMulRegSrcD $end
$var wire 4 v CondE [3:0] $end
$var wire 1 L CarryE $end
$var wire 1 M ByteOpW $end
$var wire 1 w ByteOpM $end
$var wire 1 x ByteOpE $end
$var wire 1 y ByteOpD $end
$var wire 1 z BranchE $end
$var wire 1 { BranchD $end
$var wire 1 N ALUSrcE $end
$var wire 1 | ALUSrcD $end
$var wire 2 } ALUResultSrcE [1:0] $end
$var wire 2 ~ ALUResultSrcD [1:0] $end
$var wire 4 !" ALUFlags [3:0] $end
$var wire 4 "" ALUControlE [3:0] $end
$var wire 4 #" ALUControlD [3:0] $end
$scope module ALUControlDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 4 $" d [3:0] $end
$var parameter 32 %" WIDTH $end
$var reg 4 &" q [3:0] $end
$upscope $end
$scope module ALUResultSrcDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 2 '" d [1:0] $end
$var parameter 32 (" WIDTH $end
$var reg 2 )" q [1:0] $end
$upscope $end
$scope module ALUSrcDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 | d $end
$var parameter 32 *" WIDTH $end
$var reg 1 N q $end
$upscope $end
$scope module BranchDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 { d $end
$var parameter 32 +" WIDTH $end
$var reg 1 z q $end
$upscope $end
$scope module ByteOpDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 y d $end
$var parameter 32 ," WIDTH $end
$var reg 1 x q $end
$upscope $end
$scope module ByteOpEReg $end
$var wire 1 $ clk $end
$var wire 1 x d $end
$var wire 1 % reset $end
$var parameter 32 -" WIDTH $end
$var reg 1 w q $end
$upscope $end
$scope module ByteOpMReg $end
$var wire 1 $ clk $end
$var wire 1 w d $end
$var wire 1 % reset $end
$var parameter 32 ." WIDTH $end
$var reg 1 M q $end
$upscope $end
$scope module CondDReg $end
$var wire 1 $ clk $end
$var wire 4 /" d [3:0] $end
$var wire 1 % reset $end
$var parameter 32 0" WIDTH $end
$var reg 4 1" q [3:0] $end
$upscope $end
$scope module FlagSReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 4 2" d [3:0] $end
$var parameter 32 3" WIDTH $end
$var reg 4 4" q [3:0] $end
$upscope $end
$scope module FlagWriteDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 2 5" d [1:0] $end
$var parameter 32 6" WIDTH $end
$var reg 2 7" q [1:0] $end
$upscope $end
$scope module IndexOpDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 p d $end
$var parameter 32 8" WIDTH $end
$var reg 1 o q $end
$upscope $end
$scope module IndexOpEReg $end
$var wire 1 $ clk $end
$var wire 1 o d $end
$var wire 1 % reset $end
$var parameter 32 9" WIDTH $end
$var reg 1 n q $end
$upscope $end
$scope module IndexOpMReg $end
$var wire 1 $ clk $end
$var wire 1 n d $end
$var wire 1 % reset $end
$var parameter 32 :" WIDTH $end
$var reg 1 D q $end
$upscope $end
$scope module MemIndexDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 m d $end
$var parameter 32 ;" WIDTH $end
$var reg 1 l q $end
$upscope $end
$scope module MemIndexEReg $end
$var wire 1 $ clk $end
$var wire 1 l d $end
$var wire 1 % reset $end
$var parameter 32 <" WIDTH $end
$var reg 1 k q $end
$upscope $end
$scope module MemIndexMReg $end
$var wire 1 $ clk $end
$var wire 1 k d $end
$var wire 1 % reset $end
$var parameter 32 =" WIDTH $end
$var reg 1 8 q $end
$upscope $end
$scope module MemWriteDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 j d $end
$var parameter 32 >" WIDTH $end
$var reg 1 i q $end
$upscope $end
$scope module MemWriteEReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 h d $end
$var parameter 32 ?" WIDTH $end
$var reg 1 " q $end
$upscope $end
$scope module MemtoRegDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 g d $end
$var parameter 32 @" WIDTH $end
$var reg 1 7 q $end
$upscope $end
$scope module MemtoRegEReg $end
$var wire 1 $ clk $end
$var wire 1 7 d $end
$var wire 1 % reset $end
$var parameter 32 A" WIDTH $end
$var reg 1 f q $end
$upscope $end
$scope module MemtoRegMReg $end
$var wire 1 $ clk $end
$var wire 1 f d $end
$var wire 1 % reset $end
$var parameter 32 B" WIDTH $end
$var reg 1 6 q $end
$upscope $end
$scope module MulOpDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 e d $end
$var parameter 32 C" WIDTH $end
$var reg 1 5 q $end
$upscope $end
$scope module NoWriteDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 d d $end
$var parameter 32 D" WIDTH $end
$var reg 1 c q $end
$upscope $end
$scope module PCSrcDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 b d $end
$var parameter 32 E" WIDTH $end
$var reg 1 a q $end
$upscope $end
$scope module PCSrcEReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 _ d $end
$var parameter 32 F" WIDTH $end
$var reg 1 ` q $end
$upscope $end
$scope module PCSrcMReg $end
$var wire 1 $ clk $end
$var wire 1 ` d $end
$var wire 1 % reset $end
$var parameter 32 G" WIDTH $end
$var reg 1 3 q $end
$upscope $end
$scope module RegWriteDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 ] d $end
$var parameter 32 H" WIDTH $end
$var reg 1 \ q $end
$upscope $end
$scope module RegWriteEReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 [ d $end
$var parameter 32 I" WIDTH $end
$var reg 1 0 q $end
$upscope $end
$scope module RegWriteMReg $end
$var wire 1 $ clk $end
$var wire 1 0 d $end
$var wire 1 % reset $end
$var parameter 32 J" WIDTH $end
$var reg 1 . q $end
$upscope $end
$scope module RegWriteMemoryDReg $end
$var wire 1 $ clk $end
$var wire 1 U d $end
$var wire 1 % reset $end
$var parameter 32 K" WIDTH $end
$var reg 1 Z q $end
$upscope $end
$scope module RegWriteMemoryEReg $end
$var wire 1 $ clk $end
$var wire 1 Z d $end
$var wire 1 % reset $end
$var parameter 32 L" WIDTH $end
$var reg 1 Y q $end
$upscope $end
$scope module RegWriteMemoryMReg $end
$var wire 1 $ clk $end
$var wire 1 Y d $end
$var wire 1 % reset $end
$var parameter 32 M" WIDTH $end
$var reg 1 N" q $end
$upscope $end
$scope module WriteMulTopDReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 X d $end
$var parameter 32 O" WIDTH $end
$var reg 1 W q $end
$upscope $end
$scope module WriteMulTopEReg $end
$var wire 1 $ clk $end
$var wire 1 W d $end
$var wire 1 % reset $end
$var parameter 32 P" WIDTH $end
$var reg 1 V q $end
$upscope $end
$scope module WriteMulTopMReg $end
$var wire 1 $ clk $end
$var wire 1 V d $end
$var wire 1 % reset $end
$var parameter 32 Q" WIDTH $end
$var reg 1 / q $end
$upscope $end
$scope module cl $end
$var wire 1 z BranchE $end
$var wire 4 R" CondE [3:0] $end
$var wire 2 S" FlagWrite [1:0] $end
$var wire 2 T" FlagWriteE [1:0] $end
$var wire 4 U" FlagsE [3:0] $end
$var wire 1 i MemWriteE $end
$var wire 1 h MemWriteMPrev $end
$var wire 1 c NoWriteE $end
$var wire 1 a PCSrcE $end
$var wire 1 _ PCSrcMPrev $end
$var wire 1 \ RegWriteE $end
$var wire 1 [ RegWriteMPrev $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 4 V" FlagsNext [3:0] $end
$var wire 1 W" CondExE $end
$var wire 1 L CarryE $end
$var wire 4 X" ALUFlags [3:0] $end
$scope module cc $end
$var wire 4 Y" Cond [3:0] $end
$var wire 4 Z" Flags [3:0] $end
$var wire 1 [" ge $end
$var wire 1 \" zero $end
$var wire 1 ]" overflow $end
$var wire 1 ^" neg $end
$var wire 1 _" carry $end
$var reg 1 W" CondEx $end
$upscope $end
$scope module flagreg0 $end
$var wire 1 $ clk $end
$var wire 2 `" d [1:0] $end
$var wire 1 a" en $end
$var wire 1 % reset $end
$var parameter 32 b" WIDTH $end
$var reg 2 c" q [1:0] $end
$upscope $end
$scope module flagreg1 $end
$var wire 1 $ clk $end
$var wire 2 d" d [1:0] $end
$var wire 1 e" en $end
$var wire 1 % reset $end
$var parameter 32 f" WIDTH $end
$var reg 2 g" q [1:0] $end
$upscope $end
$upscope $end
$scope module dec $end
$var wire 2 h" ALUResultSrcD [1:0] $end
$var wire 6 i" Funct [5:0] $end
$var wire 1 p IndexOpD $end
$var wire 4 j" InstrD_7_4 [3:0] $end
$var wire 1 m MemIndexD $end
$var wire 1 e MulOpD $end
$var wire 2 k" Op [1:0] $end
$var wire 1 b PCSrcD $end
$var wire 4 l" Rd [3:0] $end
$var wire 1 X RegWriteMulTopD $end
$var wire 1 ] RegWriteD $end
$var wire 2 m" RegSrcD [1:0] $end
$var wire 1 g MemtoRegD $end
$var wire 1 j MemWriteD $end
$var wire 2 n" ImmSrcD [1:0] $end
$var wire 1 K DivMulRegSrcD $end
$var wire 1 y ByteOpD $end
$var wire 1 { BranchD $end
$var wire 1 | ALUSrcD $end
$var wire 1 o" ALUOp $end
$var reg 4 p" ALUControlD [3:0] $end
$var reg 2 q" ALUResultSrcD_ [1:0] $end
$var reg 1 K DivMulRegSrcD_ $end
$var reg 2 r" FlagWriteD [1:0] $end
$var reg 1 s" IndexOpD_ $end
$var reg 1 t" MemIndexD_ $end
$var reg 1 u" MulOpD_ $end
$var reg 1 d NoWriteD $end
$var reg 1 v" RegWriteMulTopD_ $end
$var reg 11 w" controls [10:0] $end
$upscope $end
$upscope $end
$scope module dp $end
$var wire 4 x" ALUControlE [3:0] $end
$var wire 2 y" ALUResultSrcE [1:0] $end
$var wire 1 N ALUSrcE $end
$var wire 1 M ByteOpW $end
$var wire 1 L CarryE $end
$var wire 1 K DivMulRegSrcD $end
$var wire 2 z" ImmSrcD [1:0] $end
$var wire 1 D IndexOpW $end
$var wire 1 A Match_1234D_E $end
$var wire 1 8 MemIndexW $end
$var wire 1 7 MemtoRegE $end
$var wire 1 6 MemtoRegW $end
$var wire 1 5 MulOpE $end
$var wire 1 3 PCSrcW $end
$var wire 2 {" RegSrcD [1:0] $end
$var wire 1 / RegWriteMulTopW $end
$var wire 1 . RegWriteW $end
$var wire 1 |" clear $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 }" ra4d_wa3e_x $end
$var wire 1 ~" ra4d_wa3e $end
$var wire 1 !# ra3d_wa3e_x $end
$var wire 1 "# ra3d_wa3e $end
$var wire 1 ## ra2d_wa3e_x $end
$var wire 1 $# ra2d_wa3e $end
$var wire 1 %# ra1d_wa3e_x $end
$var wire 1 &# ra1d_wa3e $end
$var wire 4 '# preRA1D [3:0] $end
$var wire 32 (# WriteDataM [31:0] $end
$var wire 32 )# WriteDataEShifted [31:0] $end
$var wire 32 *# WriteDataE [31:0] $end
$var wire 4 +# WA4W [3:0] $end
$var wire 4 ,# WA4M [3:0] $end
$var wire 4 -# WA4E [3:0] $end
$var wire 4 .# WA4D [3:0] $end
$var wire 1 , StallF $end
$var wire 1 - StallD $end
$var wire 32 /# SrcBE [31:0] $end
$var wire 32 0# SrcAEMulE [31:0] $end
$var wire 32 1# SrcAEDivE [31:0] $end
$var wire 32 2# SrcAE [31:0] $end
$var wire 8 3# ShiftInstrE [7:0] $end
$var wire 32 4# ResultW [31:0] $end
$var wire 32 5# ReadDataWPost [31:0] $end
$var wire 32 6# ReadDataW [31:0] $end
$var wire 32 7# ReadDataM [31:0] $end
$var wire 32 8# RD4Ehz [31:0] $end
$var wire 32 9# RD4E [31:0] $end
$var wire 32 :# RD4D [31:0] $end
$var wire 32 ;# RD3Ehz [31:0] $end
$var wire 32 <# RD3E [31:0] $end
$var wire 32 =# RD3D [31:0] $end
$var wire 32 ># RD2E [31:0] $end
$var wire 32 ?# RD2D [31:0] $end
$var wire 32 @# RD1E [31:0] $end
$var wire 32 A# RD1D [31:0] $end
$var wire 4 B# RA3E [3:0] $end
$var wire 4 C# RA2E [3:0] $end
$var wire 4 D# RA2D [3:0] $end
$var wire 4 E# RA1W [3:0] $end
$var wire 4 F# RA1M [3:0] $end
$var wire 4 G# RA1E [3:0] $end
$var wire 4 H# RA1D [3:0] $end
$var wire 32 I# PCPlus4F [31:0] $end
$var wire 32 J# PCNext [31:0] $end
$var wire 32 K# PCF [31:0] $end
$var wire 3 L# MulInstrE [2:0] $end
$var wire 32 M# MulHalfTopW [31:0] $end
$var wire 32 N# MulHalfTopM [31:0] $end
$var wire 32 O# MulHalfTopE [31:0] $end
$var wire 1 9 Match_4E_W $end
$var wire 1 : Match_4E_M $end
$var wire 1 ; Match_3E_W $end
$var wire 1 < Match_3E_M $end
$var wire 1 = Match_2E_W $end
$var wire 1 > Match_2E_M $end
$var wire 1 ? Match_1E_W $end
$var wire 1 @ Match_1E_M $end
$var wire 4 P# MULAuxW [3:0] $end
$var wire 4 Q# MULAuxM [3:0] $end
$var wire 4 R# MULAuxE [3:0] $end
$var wire 32 S# InstrF [31:0] $end
$var wire 32 T# InstrD [31:0] $end
$var wire 2 U# ForwardDE [1:0] $end
$var wire 2 V# ForwardCE [1:0] $end
$var wire 2 W# ForwardBE [1:0] $end
$var wire 2 X# ForwardAE [1:0] $end
$var wire 1 J FlushE $end
$var wire 32 Y# ExtImmE [31:0] $end
$var wire 32 Z# ExtImmD_rot [31:0] $end
$var wire 32 [# ExtImmD [31:0] $end
$var wire 1 \# DivInstrE $end
$var wire 32 ]# ALUResultWIndex [31:0] $end
$var wire 32 ^# ALUResultW [31:0] $end
$var wire 32 _# ALUResultM [31:0] $end
$var wire 32 `# ALUResultEPost [31:0] $end
$var wire 32 a# ALUResultE [31:0] $end
$var wire 32 b# ALUOutW [31:0] $end
$var wire 32 c# ALUOutM [31:0] $end
$var wire 4 d# ALUFlags [3:0] $end
$scope module ALUOutReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 e# d [31:0] $end
$var parameter 32 f# WIDTH $end
$var reg 32 g# q [31:0] $end
$upscope $end
$scope module ALUPreOutReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 h# d [31:0] $end
$var parameter 32 i# WIDTH $end
$var reg 32 j# q [31:0] $end
$upscope $end
$scope module ALUResultEPostMux $end
$var wire 2 k# s [1:0] $end
$var wire 32 l# y [31:0] $end
$var wire 32 m# d3 [31:0] $end
$var wire 32 n# d2 [31:0] $end
$var wire 32 o# d1 [31:0] $end
$var wire 32 p# d0 [31:0] $end
$var parameter 32 q# WIDTH $end
$upscope $end
$scope module ALUResultEReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 r# d [31:0] $end
$var parameter 32 s# WIDTH $end
$var reg 32 t# q [31:0] $end
$upscope $end
$scope module ALUResultMReg $end
$var wire 1 $ clk $end
$var wire 32 u# d [31:0] $end
$var wire 1 % reset $end
$var parameter 32 v# WIDTH $end
$var reg 32 w# q [31:0] $end
$upscope $end
$scope module DivInstrDReg $end
$var wire 1 $ clk $end
$var wire 1 x# d $end
$var wire 1 % reset $end
$var wire 1 J clear $end
$var parameter 32 y# WIDTH $end
$var reg 1 \# q $end
$upscope $end
$scope module ExtReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 z# d [31:0] $end
$var wire 1 J clear $end
$var parameter 32 {# WIDTH $end
$var reg 32 |# q [31:0] $end
$upscope $end
$scope module ForwardAEMux $end
$var wire 32 }# d2 [31:0] $end
$var wire 32 ~# y [31:0] $end
$var wire 2 !$ s [1:0] $end
$var wire 32 "$ d1 [31:0] $end
$var wire 32 #$ d0 [31:0] $end
$var parameter 32 $$ WIDTH $end
$upscope $end
$scope module ForwardBEMux $end
$var wire 32 %$ d2 [31:0] $end
$var wire 32 &$ y [31:0] $end
$var wire 2 '$ s [1:0] $end
$var wire 32 ($ d1 [31:0] $end
$var wire 32 )$ d0 [31:0] $end
$var parameter 32 *$ WIDTH $end
$upscope $end
$scope module ForwardCEMux $end
$var wire 32 +$ d2 [31:0] $end
$var wire 32 ,$ y [31:0] $end
$var wire 2 -$ s [1:0] $end
$var wire 32 .$ d1 [31:0] $end
$var wire 32 /$ d0 [31:0] $end
$var parameter 32 0$ WIDTH $end
$upscope $end
$scope module ForwardDEMux $end
$var wire 32 1$ d2 [31:0] $end
$var wire 32 2$ y [31:0] $end
$var wire 2 3$ s [1:0] $end
$var wire 32 4$ d1 [31:0] $end
$var wire 32 5$ d0 [31:0] $end
$var parameter 32 6$ WIDTH $end
$upscope $end
$scope module InstrReg $end
$var wire 1 $ clk $end
$var wire 1 7$ en $end
$var wire 1 % reset $end
$var wire 32 8$ d [31:0] $end
$var parameter 32 9$ WIDTH $end
$var reg 32 :$ q [31:0] $end
$upscope $end
$scope module MemIndexRegMux $end
$var wire 32 ;$ d0 [31:0] $end
$var wire 32 <$ d1 [31:0] $end
$var wire 1 8 s $end
$var wire 32 =$ y [31:0] $end
$var parameter 32 >$ WIDTH $end
$upscope $end
$scope module MemtoRegMux $end
$var wire 32 ?$ d0 [31:0] $end
$var wire 1 6 s $end
$var wire 32 @$ y [31:0] $end
$var wire 32 A$ d1 [31:0] $end
$var parameter 32 B$ WIDTH $end
$upscope $end
$scope module MulAuxDReg $end
$var wire 1 $ clk $end
$var wire 4 C$ d [3:0] $end
$var wire 1 % reset $end
$var wire 1 J clear $end
$var parameter 32 D$ WIDTH $end
$var reg 4 E$ q [3:0] $end
$upscope $end
$scope module MulAuxEReg $end
$var wire 1 $ clk $end
$var wire 4 F$ d [3:0] $end
$var wire 1 % reset $end
$var parameter 32 G$ WIDTH $end
$var reg 4 H$ q [3:0] $end
$upscope $end
$scope module MulAuxMReg $end
$var wire 1 $ clk $end
$var wire 4 I$ d [3:0] $end
$var wire 1 % reset $end
$var parameter 32 J$ WIDTH $end
$var reg 4 K$ q [3:0] $end
$upscope $end
$scope module MulHalfTopEReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 L$ d [31:0] $end
$var parameter 32 M$ WIDTH $end
$var reg 32 N$ q [31:0] $end
$upscope $end
$scope module MulHalfTopMReg $end
$var wire 1 $ clk $end
$var wire 32 O$ d [31:0] $end
$var wire 1 % reset $end
$var parameter 32 P$ WIDTH $end
$var reg 32 Q$ q [31:0] $end
$upscope $end
$scope module MulInstrDReg $end
$var wire 1 $ clk $end
$var wire 3 R$ d [2:0] $end
$var wire 1 % reset $end
$var wire 1 J clear $end
$var parameter 32 S$ WIDTH $end
$var reg 3 T$ q [2:0] $end
$upscope $end
$scope module RA1DReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 4 U$ d [3:0] $end
$var wire 1 J clear $end
$var parameter 32 V$ WIDTH $end
$var reg 4 W$ q [3:0] $end
$upscope $end
$scope module RA1EReg $end
$var wire 1 $ clk $end
$var wire 4 X$ d [3:0] $end
$var wire 1 % reset $end
$var parameter 32 Y$ WIDTH $end
$var reg 4 Z$ q [3:0] $end
$upscope $end
$scope module RA1MReg $end
$var wire 1 $ clk $end
$var wire 4 [$ d [3:0] $end
$var wire 1 % reset $end
$var parameter 32 \$ WIDTH $end
$var reg 4 ]$ q [3:0] $end
$upscope $end
$scope module RA2DReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 4 ^$ d [3:0] $end
$var wire 1 J clear $end
$var parameter 32 _$ WIDTH $end
$var reg 4 `$ q [3:0] $end
$upscope $end
$scope module RA3DReg $end
$var wire 1 $ clk $end
$var wire 4 a$ d [3:0] $end
$var wire 1 % reset $end
$var wire 1 J clear $end
$var parameter 32 b$ WIDTH $end
$var reg 4 c$ q [3:0] $end
$upscope $end
$scope module RA4DReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 d$ d [31:0] $end
$var wire 1 J clear $end
$var parameter 32 e$ WIDTH $end
$var reg 32 f$ q [31:0] $end
$upscope $end
$scope module RD1Reg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 g$ d [31:0] $end
$var wire 1 J clear $end
$var parameter 32 h$ WIDTH $end
$var reg 32 i$ q [31:0] $end
$upscope $end
$scope module RD2Reg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 j$ d [31:0] $end
$var wire 1 J clear $end
$var parameter 32 k$ WIDTH $end
$var reg 32 l$ q [31:0] $end
$upscope $end
$scope module RD3Reg $end
$var wire 1 |" clear $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 m$ d [31:0] $end
$var parameter 32 n$ WIDTH $end
$var reg 32 o$ q [31:0] $end
$upscope $end
$scope module ReadDataReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 p$ d [31:0] $end
$var parameter 32 q$ WIDTH $end
$var reg 32 r$ q [31:0] $end
$upscope $end
$scope module ShiftInstrDReg $end
$var wire 1 |" clear $end
$var wire 1 $ clk $end
$var wire 8 s$ d [7:0] $end
$var wire 1 % reset $end
$var parameter 32 t$ WIDTH $end
$var reg 8 u$ q [7:0] $end
$upscope $end
$scope module SrcBMux $end
$var wire 32 v$ d1 [31:0] $end
$var wire 1 N s $end
$var wire 32 w$ y [31:0] $end
$var wire 32 x$ d0 [31:0] $end
$var parameter 32 y$ WIDTH $end
$upscope $end
$scope module WA4DReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 4 z$ d [3:0] $end
$var wire 1 J clear $end
$var parameter 32 {$ WIDTH $end
$var reg 4 |$ q [3:0] $end
$upscope $end
$scope module WA4EReg $end
$var wire 1 $ clk $end
$var wire 4 }$ d [3:0] $end
$var wire 1 % reset $end
$var parameter 32 ~$ WIDTH $end
$var reg 4 !% q [3:0] $end
$upscope $end
$scope module WA4MReg $end
$var wire 1 $ clk $end
$var wire 4 "% d [3:0] $end
$var wire 1 % reset $end
$var parameter 32 #% WIDTH $end
$var reg 4 $% q [3:0] $end
$upscope $end
$scope module WriteDataReg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 %% d [31:0] $end
$var parameter 32 &% WIDTH $end
$var reg 32 '% q [31:0] $end
$upscope $end
$scope module al $end
$var wire 4 (% ALUControl [3:0] $end
$var wire 1 )% carry $end
$var wire 1 L carryIn $end
$var wire 1 *% overflow $end
$var wire 32 +% preSrcB [31:0] $end
$var wire 1 ,% zero $end
$var wire 33 -% sum [32:0] $end
$var wire 32 .% preSrcA [31:0] $end
$var wire 1 /% neg $end
$var wire 32 0% condinvb [31:0] $end
$var wire 1 1% carry_sum $end
$var wire 32 2% SrcB [31:0] $end
$var wire 32 3% SrcA [31:0] $end
$var wire 4 4% ALUFlags [3:0] $end
$var reg 32 5% ALUResult [31:0] $end
$upscope $end
$scope module bso $end
$var wire 32 6% ALUResultW [31:0] $end
$var wire 1 M ByteOp $end
$var wire 32 7% ReadDataW [31:0] $end
$var wire 32 8% ReadDataWPost [31:0] $end
$upscope $end
$scope module div $end
$var wire 1 \# op $end
$var wire 32 9% rm [31:0] $end
$var wire 32 :% rn [31:0] $end
$var wire 32 ;% y [31:0] $end
$var wire 32 <% u_y [31:0] $end
$var wire 32 =% s_y [31:0] $end
$scope module s $end
$var wire 32 >% rm [31:0] $end
$var wire 32 ?% rn [31:0] $end
$var wire 32 @% y [31:0] $end
$upscope $end
$scope module u $end
$var wire 32 A% rm [31:0] $end
$var wire 32 B% rn [31:0] $end
$var wire 32 C% y [31:0] $end
$var wire 32 D% abs_rn [31:0] $end
$var wire 32 E% abs_rm [31:0] $end
$scope module a_rm $end
$var wire 32 F% value [31:0] $end
$var wire 32 G% abs_value [31:0] $end
$upscope $end
$scope module a_rn $end
$var wire 32 H% value [31:0] $end
$var wire 32 I% abs_value [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module ext $end
$var wire 2 J% ImmSrc [1:0] $end
$var wire 24 K% Instr [23:0] $end
$var reg 32 L% ExtImm [31:0] $end
$upscope $end
$scope module mult $end
$var wire 3 M% mul_cmd [2:0] $end
$var wire 1 5 mul_op $end
$var wire 32 N% ra [31:0] $end
$var wire 32 O% rd [31:0] $end
$var wire 32 P% rm [31:0] $end
$var wire 32 Q% rn [31:0] $end
$var reg 32 R% aux [31:0] $end
$var reg 64 S% result_long [63:0] $end
$var reg 32 T% y [31:0] $end
$upscope $end
$scope module pcadd1 $end
$var wire 32 U% b [31:0] $end
$var wire 32 V% y [31:0] $end
$var wire 32 W% a [31:0] $end
$var parameter 32 X% WIDTH $end
$upscope $end
$scope module pcmux $end
$var wire 32 Y% d0 [31:0] $end
$var wire 32 Z% d1 [31:0] $end
$var wire 1 3 s $end
$var wire 32 [% y [31:0] $end
$var parameter 32 \% WIDTH $end
$upscope $end
$scope module pcreg $end
$var wire 1 $ clk $end
$var wire 32 ]% d [31:0] $end
$var wire 1 ^% en $end
$var wire 1 % reset $end
$var parameter 32 _% WIDTH $end
$var reg 32 `% q [31:0] $end
$upscope $end
$scope module ra1mux $end
$var wire 4 a% d0 [3:0] $end
$var wire 4 b% d1 [3:0] $end
$var wire 1 c% s $end
$var wire 4 d% y [3:0] $end
$var parameter 32 e% WIDTH $end
$upscope $end
$scope module ra2mux $end
$var wire 4 f% d0 [3:0] $end
$var wire 4 g% d1 [3:0] $end
$var wire 1 h% s $end
$var wire 1 K x $end
$var wire 4 i% y [3:0] $end
$var parameter 32 j% WIDTH $end
$upscope $end
$scope module ra3mux $end
$var wire 4 k% d0 [3:0] $end
$var wire 4 l% d1 [3:0] $end
$var wire 1 K s $end
$var wire 4 m% y [3:0] $end
$var parameter 32 n% WIDTH $end
$upscope $end
$scope module ra4mux $end
$var wire 4 o% d0 [3:0] $end
$var wire 4 p% d1 [3:0] $end
$var wire 1 K s $end
$var wire 4 q% y [3:0] $end
$var parameter 32 r% WIDTH $end
$upscope $end
$scope module rf $end
$var wire 1 s% clk $end
$var wire 32 t% r0 [31:0] $end
$var wire 32 u% r1 [31:0] $end
$var wire 32 v% r15 [31:0] $end
$var wire 32 w% r2 [31:0] $end
$var wire 32 x% r3 [31:0] $end
$var wire 4 y% ra1 [3:0] $end
$var wire 4 z% ra2 [3:0] $end
$var wire 4 {% ra3 [3:0] $end
$var wire 4 |% ra4 [3:0] $end
$var wire 4 }% wa1 [3:0] $end
$var wire 4 ~% wa4 [3:0] $end
$var wire 4 !& wa5 [3:0] $end
$var wire 32 "& wd1 [31:0] $end
$var wire 32 #& wd4 [31:0] $end
$var wire 32 $& wd5 [31:0] $end
$var wire 1 D we1 $end
$var wire 1 . we4 $end
$var wire 1 / we5 $end
$var wire 32 %& rd4 [31:0] $end
$var wire 32 && rd3 [31:0] $end
$var wire 32 '& rd2 [31:0] $end
$var wire 32 (& rd1 [31:0] $end
$var wire 1 )& r4 $end
$upscope $end
$scope module rot $end
$var wire 32 *& ExtImm [31:0] $end
$var wire 32 +& ExtImm_rot [31:0] $end
$var wire 4 ,& rot [3:0] $end
$upscope $end
$scope module shift $end
$var wire 1 -& op $end
$var wire 1 .& op1 $end
$var wire 32 /& rm [31:0] $end
$var wire 32 0& rs [31:0] $end
$var wire 2 1& sh [1:0] $end
$var wire 5 2& shamt5 [4:0] $end
$var wire 32 3& y [31:0] $end
$var wire 32 4& shift_offset [31:0] $end
$var wire 32 5& lsr_shift [31:0] $end
$var wire 32 6& lsl_shift [31:0] $end
$var wire 32 7& asr_shift [31:0] $end
$scope module a $end
$var wire 32 8& rm [31:0] $end
$var wire 32 9& shift_offset [31:0] $end
$var wire 32 :& asr_value [31:0] $end
$upscope $end
$scope module l $end
$var wire 32 ;& rm [31:0] $end
$var wire 32 <& shift_offset [31:0] $end
$var wire 32 =& lsl_value [31:0] $end
$upscope $end
$scope module mx_sh $end
$var wire 1 -& op $end
$var wire 1 .& op1 $end
$var wire 32 >& rs [31:0] $end
$var wire 5 ?& shamt5 [4:0] $end
$var wire 32 @& value2shift [31:0] $end
$upscope $end
$scope module r $end
$var wire 32 A& rm [31:0] $end
$var wire 32 B& shift_offset [31:0] $end
$var wire 32 C& lsr_value [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module hzd $end
$var wire 1 J FlushE $end
$var wire 1 A Match_1234D_E $end
$var wire 1 @ Match_1E_M $end
$var wire 1 ? Match_1E_W $end
$var wire 1 > Match_2E_M $end
$var wire 1 = Match_2E_W $end
$var wire 1 < Match_3E_M $end
$var wire 1 ; Match_3E_W $end
$var wire 1 : Match_4E_M $end
$var wire 1 9 Match_4E_W $end
$var wire 1 7 MemtoRegE $end
$var wire 1 0 RegWriteM $end
$var wire 1 . RegWriteW $end
$var wire 1 - StallD $end
$var wire 1 , StallF $end
$var wire 2 D& ForwardDE [1:0] $end
$var wire 2 E& ForwardCE [1:0] $end
$var wire 2 F& ForwardBE [1:0] $end
$var wire 2 G& ForwardAE [1:0] $end
$upscope $end
$upscope $end
$scope module dmem $end
$var wire 32 H& a [31:0] $end
$var wire 1 $ clk $end
$var wire 32 I& rd [31:0] $end
$var wire 32 J& wd [31:0] $end
$var wire 1 " we $end
$upscope $end
$scope module imem $end
$var wire 32 K& a [31:0] $end
$var wire 32 L& rd [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 r%
b100 n%
b100 j%
b100 e%
b100000 _%
b100000 \%
b100000 X%
b100000 &%
b100 #%
b100 ~$
b100 {$
b100000 y$
b1000 t$
b100000 q$
b100000 n$
b100000 k$
b100000 h$
b100000 e$
b100 b$
b100 _$
b100 \$
b100 Y$
b100 V$
b11 S$
b100000 P$
b100000 M$
b100 J$
b100 G$
b100 D$
b100000 B$
b100000 >$
b100000 9$
b100000 6$
b100000 0$
b100000 *$
b100000 $$
b100000 {#
b1 y#
b100000 v#
b100000 s#
b100000 q#
b100000 i#
b100000 f#
b10 f"
b10 b"
b1 Q"
b1 P"
b1 O"
b1 M"
b1 L"
b1 K"
b1 J"
b1 I"
b1 H"
b1 G"
b1 F"
b1 E"
b1 D"
b1 C"
b1 B"
b1 A"
b1 @"
b1 ?"
b1 >"
b1 ="
b1 <"
b1 ;"
b1 :"
b1 9"
b1 8"
b10 6"
b100 3"
b100 0"
b1 ."
b1 -"
b1 ,"
b1 +"
b1 *"
b10 ("
b100 %"
$end
#0
$dumpvars
b11100000010011110000000000001111 L&
b0 K&
b0 J&
b0 I&
b0 H&
b0 G&
b0 F&
b0 E&
b0 D&
b0 C&
b0 B&
b0 A&
b0 @&
b0 ?&
b0 >&
b0 =&
b0 <&
b0 ;&
b0 :&
b0 9&
b0 8&
b0 7&
b0 6&
b0 5&
b0 4&
b0 3&
b0 2&
b0 1&
b0 0&
b0 /&
0.&
0-&
b0 ,&
b0 +&
b0 *&
x)&
bx (&
bx '&
bx &&
bx %&
b0 $&
b0 #&
b0 "&
b0 !&
b0 ~%
b0 }%
b0 |%
b0 {%
b0 z%
b0 y%
bx x%
bx w%
b100 v%
bx u%
bx t%
0s%
b0 q%
b0 p%
b0 o%
b0 m%
b0 l%
b0 k%
b0 i%
0h%
b0 g%
b0 f%
b0 d%
0c%
b1111 b%
b0 a%
b0 `%
1^%
b100 ]%
b100 [%
b0 Z%
b100 Y%
b0 W%
b100 V%
b100 U%
b0 T%
bx S%
b0 R%
b0 Q%
b0 P%
b0 O%
b0 N%
b0 M%
b0 L%
b0 K%
b0 J%
b0 I%
b0 H%
b0 G%
b0 F%
b0 E%
b0 D%
b0 C%
b0 B%
b0 A%
bx @%
b0 ?%
b0 >%
bx =%
b0 <%
bx ;%
b0 :%
b0 9%
b0 8%
b0 7%
b0 6%
b0 5%
b100 4%
b0 3%
b0 2%
01%
b0 0%
0/%
b0 .%
b0 -%
1,%
b0 +%
0*%
0)%
b0 (%
b0 '%
b0 %%
b0 $%
b0 "%
b0 !%
b0 }$
b0 |$
b0 z$
b0 x$
b0 w$
b0 v$
b0 u$
b0 s$
b0 r$
b0 p$
b0 o$
bx m$
b0 l$
bx j$
b0 i$
bx g$
b0 f$
bx d$
b0 c$
b0 a$
b0 `$
b0 ^$
b0 ]$
b0 [$
b0 Z$
b0 X$
b0 W$
b0 U$
b0 T$
b0 R$
b0 Q$
b0 O$
b0 N$
b0 L$
b0 K$
b0 I$
b0 H$
b0 F$
b0 E$
b0 C$
b0 A$
b0 @$
b0 ?$
b0 =$
b0 <$
b0 ;$
b0 :$
b11100000010011110000000000001111 8$
17$
b0 5$
b0 4$
b0 3$
b0 2$
b0 1$
b0 /$
b0 .$
b0 -$
b0 ,$
b0 +$
b0 )$
b0 ($
b0 '$
b0 &$
b0 %$
b0 #$
b0 "$
b0 !$
b0 ~#
b0 }#
b0 |#
b0 z#
0x#
b0 w#
b0 u#
b0 t#
b0 r#
b0 p#
b0 o#
b0 n#
bx m#
b0 l#
b0 k#
b0 j#
b0 h#
b0 g#
b0 e#
b100 d#
b0 c#
b0 b#
b0 a#
b0 `#
b0 _#
b0 ^#
b0 ]#
0\#
b0 [#
b0 Z#
b0 Y#
b0 X#
b0 W#
b0 V#
b0 U#
b0 T#
b11100000010011110000000000001111 S#
b0 R#
b0 Q#
b0 P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 K#
b100 J#
b100 I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
bx A#
b0 @#
bx ?#
b0 >#
bx =#
b0 <#
b0 ;#
bx :#
b0 9#
b0 8#
b0 7#
b0 6#
b0 5#
b0 4#
b0 3#
b0 2#
bx 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
z|"
b0 {"
b0 z"
b0 y"
b0 x"
b10010 w"
0v"
0u"
0t"
0s"
b0 r"
b0 q"
b10 p"
1o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
0e"
b1 d"
b0 c"
0a"
b0 `"
0_"
0^"
0]"
0\"
1["
b0 Z"
b0 Y"
b100 X"
0W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
0N"
b0 7"
b0 5"
b0 4"
b0 2"
b0 1"
b0 /"
b0 )"
b0 '"
b0 &"
b10 $"
b10 #"
b0 ""
b100 !"
b0 ~
b0 }
0|
0{
0z
0y
0x
0w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
b0 ^
1]
0\
0[
0Z
0Y
0X
0W
0V
zU
b0 T
b0 S
b0 R
b100 Q
b0 P
b0 O
0N
0M
0L
0K
0J
b0 I
b0 H
b0 G
b0 F
b0 E
0D
b0 C
b11100000010011110000000000001111 B
1A
1@
1?
1>
1=
1<
1;
1:
19
08
07
06
05
b0 4
03
b0 2
b0 1
00
0/
0.
0-
0,
b0 +
b0 *
b11100000010011110000000000001111 )
b0 (
b0 '
b0 &
1%
1$
b0 #
0"
b0 !
$end
#5
1s%
0$
0%
#10
b0x d"
b0x `#
b0x h#
b0x l#
bx 0%
b0x00 Q
b0x00 !"
b0x00 X"
b0x00 d#
b0x00 4%
x,%
b0x a#
b0x p#
b0x r#
b0x 5%
bx 2%
bx <%
bx C%
b1000 ?#
b1000 j$
b1000 '&
0##
b1000 A#
b1000 g$
b1000 (&
0%#
bx /#
bx o#
bx w$
bx +%
bx N%
bx -%
bx 3%
b1111 Z#
b1111 z#
b1111 +&
0$#
b1111 D#
b1111 ^$
b1111 i%
b1111 z%
0&#
b1111 H#
b1111 U$
b1111 m%
b1111 y%
b1 #"
b1 $"
b1 p"
bx D%
bx I%
bx )#
bx x$
bx %%
bx 3&
bx E%
bx G%
bx 0#
bx n#
bx .%
bx T%
b1111 [#
b1111 L%
b1111 *&
b1111 '#
b1111 d%
b1111 k%
b100 i"
b1110 /"
bx 2#
bx ~#
bx :%
bx ?%
bx B%
bx H%
bx Q%
bx 7&
bx :&
bx 6&
bx =&
bx 5&
bx C&
bx *#
bx &$
bx /&
bx 8&
bx ;&
bx A&
bx ;#
bx ,$
bx 9%
bx >%
bx A%
bx F%
bx P%
bx 0&
bx >&
bx 8#
bx 2$
bx O%
b11100010100000000001000000000011 )
b11100010100000000001000000000011 B
b11100010100000000001000000000011 S#
b11100010100000000001000000000011 8$
b11100010100000000001000000000011 L&
b1000 J#
b1000 [%
b1000 ]%
b10 R$
b10011110000000000001111 K%
b1111 p%
b1111 f%
b1111 l%
b1111 a%
b11100000010011110000 S
1\
b10 R
b10 ""
b10 &"
b10 x"
b10 (%
zZ
b1000 I#
b1000 V%
b1000 Y%
b1000 v%
b100 (
b100 4
b100 K#
b100 W%
b100 `%
b100 K&
b11100000010011110000000000001111 C
b11100000010011110000000000001111 T#
b11100000010011110000000000001111 :$
bx @#
bx #$
bx i$
bx >#
bx )$
bx l$
bx <#
bx /$
bx o$
bx 9#
bx 5$
bx f$
0s%
1$
#15
1s%
0$
#20
1,%
b100000000000000000000000000000000 -%
b11111111111111111111111111110111 0%
b1000 2%
b1000 /#
b1000 o#
b1000 w$
b1000 +%
b1000 N%
b1000 3%
1%#
1|
b10 `"
0*%
b1000 )#
b1000 x$
b1000 %%
b1000 3&
b1000 D%
b1000 I%
b1000 0#
b1000 n#
b1000 .%
b1000 T%
b11 Z#
b11 z#
b11 +&
0}"
b11 D#
b11 ^$
b11 i%
b11 z%
1&#
b0 H#
b0 U$
b0 m%
b0 y%
b0 #"
b0 $"
b0 p"
b1010010 w"
1[
b1 d"
1)%
b1000 7&
b1000 :&
b1000 6&
b1000 =&
b1000 5&
b1000 C&
b1000 *#
b1000 &$
b1000 /&
b1000 8&
b1000 ;&
b1000 A&
b1000 2#
b1000 ~#
b1000 :%
b1000 ?%
b1000 B%
b1000 H%
b1000 Q%
b11 [#
b11 L%
b11 *&
0~"
b1 .#
b1 z$
b1 q%
b1 |%
b0 '#
b0 d%
b0 k%
b101000 i"
b1 l"
b110 Q
b110 !"
b110 X"
b110 d#
b110 4%
0/%
b0 `#
b0 h#
b0 l#
11%
b100 R$
b1 C$
b100000000001000000000011 K%
b0 p%
b1 o%
b1 g%
b11 f%
b11 l%
b0 a%
b11100010100000000001 S
b11100010100000000010000000000100 )
b11100010100000000010000000000100 B
b11100010100000000010000000000100 S#
b11100010100000000010000000000100 8$
b11100010100000000010000000000100 L&
b1100 J#
b1100 [%
b1100 ]%
bx A#
bx g$
bx (&
bx ?#
bx j$
bx '&
1W"
b0 a#
b0 p#
b0 r#
b0 5%
bx !
bx &
bx +
bx (#
bx '%
bx J&
b0x _#
b0x t#
b0x u#
b0x #
b0x *
b0x P
b0x c#
b0x e#
b0x j#
b0x }#
b0x %$
b0x +$
b0x H&
b1111 Y#
b1111 |#
b1111 v$
b1000 >#
b1000 )$
b1000 l$
b1000 @#
b1000 #$
b1000 i$
b10 L#
b10 T$
b10 M%
0=
0>
b1111 C#
b1111 `$
0?
0@
b1111 G#
b1111 W$
b1111 X$
b11100010100000000001000000000011 C
b11100010100000000001000000000011 T#
b11100010100000000001000000000011 :$
b1100 I#
b1100 V%
b1100 Y%
b1100 v%
b1000 (
b1000 4
b1000 K#
b1000 W%
b1000 `%
b1000 K&
zY
b1110 v
b1110 1"
b1110 R"
b1110 Y"
b1 R
b1 ""
b1 &"
b1 x"
b1 (%
0s%
1$
#25
1s%
0$
#30
b0 <%
b0 C%
b0 `"
0*%
0/%
b0 E%
b0 G%
0)%
b0 d"
b11 `#
b11 h#
b11 l#
b0 ;#
b0 ,$
b0 9%
b0 >%
b0 A%
b0 F%
b0 P%
b0 0&
b0 >&
0A
b0 3%
b0 Q
b0 !"
b0 X"
b0 d#
b0 4%
0,%
b11 a#
b11 p#
b11 r#
b11 5%
b100 Z#
b100 z#
b100 +&
b100 D#
b100 ^$
b100 i%
b100 z%
b0 D%
b0 I%
bx )#
bx x$
bx %%
bx 3&
01%
b11 -%
b11 0%
b11 2%
b0 0#
b0 n#
b0 .%
b0 T%
b10 G
b10 V#
b10 -$
b10 E&
b100 [#
b100 L%
b100 *&
b10 .#
b10 z$
b10 q%
b10 |%
b10 l"
b10 I
b10 X#
b10 !$
b10 G&
b0 2#
b0 ~#
b0 :%
b0 ?%
b0 B%
b0 H%
b0 Q%
bx 7&
bx :&
bx 6&
bx =&
bx 5&
bx C&
bx *#
bx &$
bx /&
bx 8&
bx ;&
bx A&
b11 /#
b11 o#
b11 w$
b11 +%
b11 N%
b11100010100000000000000000000001 )
b11100010100000000000000000000001 B
b11100010100000000000000000000001 S#
b11100010100000000000000000000001 8$
b11100010100000000000000000000001 L&
b10000 J#
b10000 [%
b10000 ]%
b10 C$
b100000000010000000000100 K%
b10 o%
b10 g%
b100 f%
b100 l%
b11100010100000000010 S
0}"
0!#
0%#
b0x 4#
b0x "$
b0x ($
b0x .$
b0x 4$
b0x @$
b0x Z%
b0x #&
b0x ]#
b0x =$
b0x "&
b0 R
b0 ""
b0 &"
b0 x"
b0 (%
1N
10
zN"
b10000 I#
b10000 V%
b10000 Y%
b10000 v%
b1100 (
b1100 4
b1100 K#
b1100 W%
b1100 `%
b1100 K&
b11100010100000000010000000000100 C
b11100010100000000010000000000100 T#
b11100010100000000010000000000100 :$
1?
1@
b0 G#
b0 W$
b0 X$
b11 C#
b11 `$
b1 R#
b1 E$
b1 F$
b100 L#
b100 T$
b100 M%
bx @#
bx #$
bx i$
bx >#
bx )$
bx l$
0~"
0"#
0&#
09
0:
b1 -#
b1 |$
b1 }$
b11 Y#
b11 |#
b11 v$
b0 #
b0 *
b0 P
b0 c#
b0 e#
b0 j#
b0 }#
b0 %$
b0 +$
b0 H&
b0 _#
b0 t#
b0 u#
b1000 !
b1000 &
b1000 +
b1000 (#
b1000 '%
b1000 J&
b1111 F#
b1111 Z$
b1111 [$
b0x b#
b0x g#
b0x 1$
b0x <$
b0x ?$
b0x ^#
b0x w#
b0x ;$
b0x 6%
0s%
1$
#35
1s%
0$
#40
b0 `"
0*%
0)%
0/%
b0 d"
b0 Q
b0 !"
b0 X"
b0 d#
b0 4%
0,%
b0 <%
b0 C%
b100 `#
b100 h#
b100 l#
b100 0%
b100 a#
b100 p#
b100 r#
b100 5%
b100 -%
b0 3%
b1 Z#
b1 z#
b1 +&
b1 D#
b1 ^$
b1 i%
b1 z%
b1 G
b1 V#
b1 -$
b1 E&
b1 I
b1 X#
b1 !$
b1 G&
b0 D%
b0 I%
bx 1#
bx m#
bx ;%
b0 E%
b0 G%
b100 2%
b0 0#
b0 n#
b0 .%
b0 T%
0A
b1 [#
b1 L%
b1 *&
b0 .#
b0 z$
b0 q%
b0 |%
b0 l"
b0 ]#
b0 =$
b0 "&
b0 4#
b0 "$
b0 ($
b0 .$
b0 4$
b0 @$
b0 Z%
b0 #&
b0 2#
b0 ~#
b0 :%
b0 ?%
b0 B%
b0 H%
b0 Q%
bx =%
bx @%
b0 ;#
b0 ,$
b0 9%
b0 >%
b0 A%
b0 F%
b0 P%
b0 0&
b0 >&
b100 /#
b100 o#
b100 w$
b100 +%
b100 N%
0}"
b0 C$
b100000000000000000000001 K%
b0 o%
b0 g%
b1 f%
b1 l%
b11100010100000000000 S
b11100000001000110000001010010001 )
b11100000001000110000001010010001 B
b11100000001000110000001010010001 S#
b11100000001000110000001010010001 8$
b11100000001000110000001010010001 L&
b10100 J#
b10100 [%
b10100 ]%
b1111 E#
b1111 ]$
b1111 }%
b0 ^#
b0 w#
b0 ;$
b0 6%
b0 b#
b0 g#
b0 1$
b0 <$
b0 ?$
b0 F#
b0 Z$
b0 [$
b1 Q#
b1 H$
b1 I$
0<
0@
b1 ,#
b1 !%
b1 "%
bx !
bx &
bx +
bx (#
bx '%
bx J&
b11 _#
b11 t#
b11 u#
b11 #
b11 *
b11 P
b11 c#
b11 e#
b11 j#
b11 }#
b11 %$
b11 +$
b11 H&
b100 Y#
b100 |#
b100 v$
0~"
b10 -#
b10 |$
b10 }$
b10 R#
b10 E$
b10 F$
b100 C#
b100 `$
b11100010100000000000000000000001 C
b11100010100000000000000000000001 T#
b11100010100000000000000000000001 :$
b10100 I#
b10100 V%
b10100 Y%
b10100 v%
b10000 (
b10000 4
b10000 K#
b10000 W%
b10000 `%
b10000 K&
1.
0s%
1$
#45
b0 A#
b0 g$
b0 (&
b0 =#
b0 m$
b0 &&
b0 :#
b0 d$
b0 %&
b0 t%
1s%
0$
#50
b0 ?#
b0 j$
b0 '&
1##
1$#
b0 D#
b0 ^$
b0 i%
b0 z%
b11 )#
b11 x$
b11 %%
b11 3&
b11 7&
b11 :&
b11 6&
b11 =&
b11 5&
b11 C&
b11 *#
b11 &$
b11 /&
b11 8&
b11 ;&
b11 A&
b0 <%
b0 C%
b1 `#
b1 h#
b1 l#
bx A#
bx g$
bx (&
bx :#
bx d$
bx %&
b0 3%
b1 a#
b1 p#
b1 r#
b1 5%
bx 1#
bx m#
bx ;%
b0 E%
b0 G%
b0 D%
b0 I%
b1 H#
b1 U$
b1 m%
b1 y%
b11 .#
b11 z$
b11 q%
b11 |%
0|
0o"
b0 #"
b0 $"
b0 p"
b1 H
b1 W#
b1 '$
b1 F&
b0 0#
b0 n#
b0 .%
b0 T%
b1 -%
b1 0%
bx =%
bx @%
b0 ;#
b0 ,$
b0 9%
b0 >%
b0 A%
b0 F%
b0 P%
b0 0&
b0 >&
b0 2#
b0 ~#
b0 :%
b0 ?%
b0 B%
b0 H%
b0 Q%
b0 G
b0 V#
b0 -$
b0 E&
b0 I
b0 X#
b0 !$
b0 G&
b1000000000000000000000000100100 Z#
b1000000000000000000000000100100 z#
b1000000000000000000000000100100 +&
b10010001 [#
b10010001 L%
b10010001 *&
bx =#
bx m$
bx &&
b11 '#
b11 d%
b11 k%
b10 ~
b10 '"
b10 h"
b10 q"
1e
1u"
1K
b10000 w"
b10 i"
b0 8#
b0 2$
b0 O%
1A
b1 2%
bx )
bx B
bx S#
bx 8$
bx L&
b11000 J#
b11000 [%
b11000 ]%
b10 ,&
b101001 s$
1x#
b1 R$
b1000110000001010010001 K%
b10 a$
b10 {%
b11 p%
b11 a%
b1001 T
b1001 j"
b11100000001000110000 S
0}"
0!#
0%#
b1 /#
b1 o#
b1 w$
b1 +%
b1 N%
b1000000000000000000000000 '
b1000000000000000000000000 2
b1000000000000000000000000 7#
b1000000000000000000000000 p$
b1000000000000000000000000 I&
b11 4#
b11 "$
b11 ($
b11 .$
b11 4$
b11 @$
b11 Z%
b11 #&
b11 ]#
b11 =$
b11 "&
b11000 I#
b11000 V%
b11000 Y%
b11000 v%
b10100 (
b10100 4
b10100 K#
b10100 W%
b10100 `%
b10100 K&
b11100000001000110000001010010001 C
b11100000001000110000001010010001 T#
b11100000001000110000001010010001 :$
1=
b1 C#
b1 `$
b0 R#
b0 E$
b0 F$
b0 @#
b0 #$
b0 i$
b0 <#
b0 /$
b0 o$
b0 9#
b0 5$
b0 f$
0~"
0"#
0&#
b0 -#
b0 |$
b0 }$
b1 Y#
b1 |#
b1 v$
b100 #
b100 *
b100 P
b100 c#
b100 e#
b100 j#
b100 }#
b100 %$
b100 +$
b100 H&
b100 _#
b100 t#
b100 u#
0:
b10 ,#
b10 !%
b10 "%
b10 Q#
b10 H$
b10 I$
b11 b#
b11 g#
b11 1$
b11 <$
b11 ?$
0;
0?
b1 +#
b1 $%
b1 ~%
b11 ^#
b11 w#
b11 ;$
b11 6%
b1 P#
b1 K$
b1 !&
b0 E#
b0 ]$
b0 }%
0s%
1$
#55
b11 A#
b11 g$
b11 (&
b11 u%
1s%
0$
#60
b0 `"
0*%
b0 =%
b0 @%
b1000000000000000000000000 5#
b1000000000000000000000000 A$
b1000000000000000000000000 8%
0)%
0/%
b0 d"
bx ?#
bx j$
bx '&
b0 <%
b0 C%
b0 Q
b0 !"
b0 X"
b0 d#
b0 4%
0,%
bx D#
bx ^$
bx i%
bx z%
b1 )#
b1 x$
b1 %%
b1 3&
0A
bx u
bx 5"
bx r"
xb
b1 G
b1 V#
b1 -$
b1 E&
b1 7&
b1 :&
b1 6&
b1 =&
b1 5&
b1 C&
b1 *#
b1 &$
b1 /&
b1 8&
b1 ;&
b1 A&
b100 E%
b100 G%
b11 D%
b11 I%
bx A#
bx g$
bx (&
1o"
b0 #"
b0 $"
b0 p"
b1 0%
b1110 a#
b1110 p#
b1110 r#
b1110 5%
b10 H
b10 W#
b10 '$
b10 F&
bx 8#
bx 2$
bx O%
b100 ;#
b100 ,$
b100 9%
b100 >%
b100 A%
b100 F%
b100 P%
b100 0&
b100 >&
b11 2#
b11 ~#
b11 :%
b11 ?%
b11 B%
b11 H%
b11 Q%
bx Z#
bx z#
bx +&
b0xxxxxxxx [#
b0xxxxxxxx L%
b0xxxxxxxx *&
bx .#
bx z$
bx q%
bx |%
x&#
bx H#
bx U$
bx m%
bx y%
bx '#
bx d%
bx k%
0e
0u"
0K
b0 ~
b0 '"
b0 h"
b0 q"
b10010 w"
bx k"
bx i"
bx l"
bx /"
b1110 -%
b1101 3%
b1 2%
b100 ]#
b100 =$
b100 "&
b100 4#
b100 "$
b100 ($
b100 .$
b100 4$
b100 @$
b100 Z%
b100 #&
b0 '
b0 2
b0 7#
b0 p$
b0 I&
1.&
1-&
b101 2&
b101 ?&
0}"
0##
b0 1#
b0 m#
b0 ;%
bx ,&
bx s$
xx#
bx R$
bx C$
bx K%
bx a$
bx {%
bx p%
bx o%
bx g%
bx f%
bx l%
bx a%
x"#
bx T
bx j"
bx S
b11100 J#
b11100 [%
b11100 ]%
bx O#
bx L$
bx R%
b1101 0#
b1101 n#
b1101 .%
b1101 T%
b1101 `#
b1101 h#
b1101 l#
b1 /#
b1 o#
b1 w$
b1 +%
b1 N%
b10 P#
b10 K$
b10 !&
b100 ^#
b100 w#
b100 ;$
b100 6%
1;
b10 +#
b10 $%
b10 ~%
b100 b#
b100 g#
b100 1$
b100 <$
b100 ?$
b1000000000000000000000000 6#
b1000000000000000000000000 r$
b1000000000000000000000000 7%
b0 Q#
b0 H$
b0 I$
1>
b0 ,#
b0 !%
b0 "%
b11 !
b11 &
b11 +
b11 (#
b11 '%
b11 J&
b1 _#
b1 t#
b1 u#
b1 #
b1 *
b1 P
b1 c#
b1 e#
b1 j#
b1 }#
b1 %$
b1 +$
b1 H&
b1000000000000000000000000100100 Y#
b1000000000000000000000000100100 |#
b1000000000000000000000000100100 v$
b101001 3#
b101001 u$
x~"
x$#
b11 -#
b11 |$
b11 }$
bx 9#
bx 5$
bx f$
bx <#
bx /$
bx o$
b0 >#
b0 )$
b0 l$
b11 @#
b11 #$
b11 i$
1\#
b1 L#
b1 T$
b1 M%
0<
b10 B#
b10 c$
0=
b0 C#
b0 `$
0?
b1 G#
b1 W$
b1 X$
bx C
bx T#
bx :$
b11100 I#
b11100 V%
b11100 Y%
b11100 v%
b11000 (
b11000 4
b11000 K#
b11000 W%
b11000 `%
b11000 K&
15
b10 O
b10 }
b10 )"
b10 y"
b10 k#
0N
0s%
1$
#65
b100 w%
1s%
0$
#70
bx `"
x*%
x)%
x/%
bx d"
b0 5#
b0 A$
b0 8%
bx 0%
bx Q
bx !"
bx X"
bx d#
bx 4%
x,%
bx <%
bx C%
bx 2%
bx E%
bx G%
x[
bx a#
bx p#
bx r#
bx 5%
bx 1#
bx m#
bx ;%
bx D%
bx I%
bx /#
bx o#
bx w$
bx +%
bx N%
bx ;#
bx ,$
bx 9%
bx >%
bx A%
bx F%
bx P%
bx 0&
bx >&
x_
xe"
xa"
bx I
bx X#
bx !$
bx G&
bx G
bx V#
bx -$
bx E&
bx -%
bx 3%
bx =%
bx @%
bx 2#
bx ~#
bx :%
bx ?%
bx B%
bx H%
bx Q%
bx 4&
bx 9&
bx <&
bx @&
bx B&
bx )#
bx x$
bx %%
bx 3&
bx F
bx U#
bx 3$
bx D&
bx H
bx W#
bx '$
bx F&
bx S"
xW"
bx `#
bx h#
bx l#
b100000 J#
b100000 [%
b100000 ]%
b0 O#
b0 L$
b0 R%
bx 0#
bx n#
bx .%
bx T%
x.&
x-&
bx 1&
bx 2&
bx ?&
bx 7&
bx :&
bx 6&
bx =&
bx 5&
bx C&
bx *#
bx &$
bx /&
bx 8&
bx ;&
bx A&
b110000000000000000 '
b110000000000000000 2
b110000000000000000 7#
b110000000000000000 p$
b110000000000000000 I&
b1 4#
b1 "$
b1 ($
b1 .$
b1 4$
b1 @$
b1 Z%
b1 #&
b1 ]#
b1 =$
b1 "&
xa
bx t
bx 7"
bx T"
bx v
bx 1"
bx R"
bx Y"
b0 O
b0 }
b0 )"
b0 y"
b0 k#
05
b100000 I#
b100000 V%
b100000 Y%
b100000 v%
b11100 (
b11100 4
b11100 K#
b11100 W%
b11100 `%
b11100 K&
x?
x@
bx G#
bx W$
bx X$
bx C#
bx `$
x<
bx B#
bx c$
bx R#
bx E$
bx F$
bx L#
bx T$
bx M%
x\#
bx @#
bx #$
bx i$
bx >#
bx )$
bx l$
x9
bx -#
bx |$
bx }$
bx 3#
bx u$
bx Y#
bx |#
bx v$
b1101 #
b1101 *
b1101 P
b1101 c#
b1101 e#
b1101 j#
b1101 }#
b1101 %$
b1101 +$
b1101 H&
b1110 _#
b1110 t#
b1110 u#
bx N#
bx N$
bx O$
b1 !
b1 &
b1 +
b1 (#
b1 '%
b1 J&
x:
x>
b11 ,#
b11 !%
b11 "%
b1 F#
b1 Z$
b1 [$
b0 6#
b0 r$
b0 7%
b1 b#
b1 g#
b1 1$
b1 <$
b1 ?$
x;
x=
b0 +#
b0 $%
b0 ~%
b1 ^#
b1 w#
b1 ;$
b1 6%
b0 P#
b0 K$
b0 !&
0s%
1$
#75
b1 t%
1s%
0$
#80
b110000000000000000 5#
b110000000000000000 A$
b110000000000000000 8%
b1110 ]#
b1110 =$
b1110 "&
b1101 4#
b1101 "$
b1101 ($
b1101 .$
b1101 4$
b1101 @$
b1101 Z%
b1101 #&
bx '
bx 2
bx 7#
bx p$
bx I&
b100100 J#
b100100 [%
b100100 ]%
b1 E#
b1 ]$
b1 }%
b1110 ^#
b1110 w#
b1110 ;$
b1110 6%
bx M#
bx Q$
bx $&
b11 +#
b11 $%
b11 ~%
b1101 b#
b1101 g#
b1101 1$
b1101 <$
b1101 ?$
b110000000000000000 6#
b110000000000000000 r$
b110000000000000000 7%
bx F#
bx Z$
bx [$
bx Q#
bx H$
bx I$
bx ,#
bx !%
bx "%
bx !
bx &
bx +
bx (#
bx '%
bx J&
b0 N#
b0 N$
b0 O$
bx _#
bx t#
bx u#
bx #
bx *
bx P
bx c#
bx e#
bx j#
bx }#
bx %$
bx +$
bx H&
b100100 I#
b100100 V%
b100100 Y%
b100100 v%
b100000 (
b100000 4
b100000 K#
b100000 W%
b100000 `%
b100000 K&
x0
x`
0s%
1$
#85
b1101 x%
1s%
0$
#90
bx 5#
bx A$
bx 8%
bx J#
bx [%
bx ]%
bx 4#
bx "$
bx ($
bx .$
bx 4$
bx @$
bx Z%
bx #&
bx ]#
bx =$
bx "&
x3
x.
b101000 I#
b101000 V%
b101000 Y%
b101000 v%
b100100 (
b100100 4
b100100 K#
b100100 W%
b100100 `%
b100100 K&
bx 6#
bx r$
bx 7%
bx b#
bx g#
bx 1$
bx <$
bx ?$
bx +#
bx $%
bx ~%
b0 M#
b0 Q$
b0 $&
bx ^#
bx w#
bx ;$
bx 6%
bx P#
bx K$
bx !&
bx E#
bx ]$
bx }%
0s%
1$
#95
1s%
0$
#100
bx I#
bx V%
bx Y%
bx v%
bx (
bx 4
bx K#
bx W%
bx `%
bx K&
0s%
1$
#105
1s%
0$
#110
0s%
1$
#115
1s%
0$
#120
0s%
1$
#125
1s%
0$
#130
0s%
1$
#135
1s%
0$
#140
0s%
1$
#145
1s%
0$
#150
0s%
1$
#155
1s%
0$
#160
0s%
1$
#165
1s%
0$
#170
0s%
1$
#175
1s%
0$
#180
0s%
1$
#185
1s%
0$
#190
0s%
1$
#195
1s%
0$
#200
0s%
1$
#205
1s%
0$
#210
0s%
1$
