*******************************************************************

  Device    [ADC]

  Author    [rjliu]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of ADC // pragma PAP_ARC_COLOR="128:64:64"
{
    // The bounding box
    generate ( 100 # 3000 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 3000 ]
                            <
                                

                                                             
                                                               
                                
                                
                                 
                                
                                ALARM[0]                    @[ , 96+470+1200],// 
                                ALARM[2]                    @[ , 86+470+1200],
                                PMODIFIED                   @[ , 78+470+1200],                                                                                            
                                ALARM[3]                    @[ , 74+470+1200], 
                                ALARM[4]                    @[ , 72+470+1200], 
                                ADC_CLK_OUT                 @[ , 66+470+1200],   
                                ALARM[1]                    @[ , 56+470+1200], 
                                
                                                            
                                TEST_RST_N                  @[ , 22+82],//S_RS                            
                            
                                
                                TEST_SI_2                   @[ , 88+80+1200+1500], //
                                PWDATA[13]                  @[ , 86+80+1200+1500], //S_A0 
                                PWDATA[14]                  @[ , 84+80+1200+1500],
                                TEST_SCAN_EN_N              @[ , 82+80+1200+1500], 
                                TEST_SI_3                   @[ , 80+80+1200+1500], 
                                TEST_SI_0                   @[ , 78+80+1200+1500],  
                                EVENT_DRV                   @[ , 76+80+1200+1500],//A_A0  
                                TEST_MODE_N                 @[ , 74+80+1200+1500],
                                
                                TEST_SI_1                   @[ , 86+80+1200+833+365], 
                                
                                                           
                                
                                                                
                                LOAD_SC_N                   @[ , 52+80+1200+867+401], 
                                                                                          
                                
                                TEST_CLK                    @[ , 22+80],
                                                                                            
                                                                                           
                                
                                                                                                                                                        
                                                                                          
                                PREADY                           @[ , 98+470],  //
                                TEST_SO_2                        @[ , 96+470],
                                PRDATA[10]                       @[ , 94+470],
                                PRDATA[4]                        @[ , 92+470],
                                PRDATA[6]                        @[ , 90+470],
                                LOGIC_DONE_A                     @[ , 88+470],
                                PRDATA[15]                       @[ , 86+470],
                                PRDATA[12]                       @[ , 84+470],
                                PRDATA[3]                        @[ , 82+470],
                                PRDATA[0]                        @[ , 80+470],
                                TEST_SO_1                        @[ , 78+470],
                                PRDATA[9]                        @[ , 76+470],
                                PRDATA[14]                       @[ , 74+470],
                                PRDATA[13]                       @[ , 72+470],
                                PRDATA[7]                        @[ , 70+470],
                                LOGIC_DONE_B                     @[ , 68+470],
                                TEST_SO_0                        @[ , 66+470],
                                PRDATA[8]                        @[ , 64+470],
                                PRDATA[2]                        @[ , 62+470],
                                PRDATA[1]                        @[ , 60+470],
                                OVER_TEMP                        @[ , 58+470],
                                TEST_SO_3                        @[ , 56+470],
                                PRDATA[11]                       @[ , 54+470],
                                PRDATA[5]                        @[ , 52+470],
                                
                            
                            
                                PWDATA[15]                  @[ , 54+340+605+1200+437], //S_A3
                                
                                
                                
                                PWDATA[12]                  @[ , 168+80+751+120+329+1080],
                                
                                PWDATA[10]                  @[ , 164+80+755+365],
                                
                                
                                
                                PWDATA[6 ]                  @[ , 132+80+787+401],
                                
                                PWDATA[4 ]                  @[ , 128+80+791+437],
                                
                                PWDATA[2 ]                  @[ , 124+80+1465], //
                                PWDATA[3 ]                  @[ , 122+80+1465],
                                PWDATA[8 ]                  @[ , 120+80+1465],
                                PWDATA[9 ]                  @[ , 118+80+1465],
                                PWDATA[11]                  @[ , 116+80+1465],
                                PWDATA[5 ]                  @[ , 114+80+1465],
                                PWDATA[7 ]                  @[ , 112+80+1465],
                                
                                PWDATA[1 ]                  @[ , 122+80+797+329],
                                
                                PWRITE                      @[ , 84+80 ],
                                
                                PENABLE                     @[ , 92+80+296 ], //
                                PADDR[1]                    @[ , 90+80+296 ],
                                PADDR[2]                    @[ , 88+80+296 ],
                                PADDR[7]                    @[ , 86+80+296 ],
                                PSEL                        @[ , 84+80+296 ], 
                                PWDATA[0 ]                  @[ , 82+80+296 ], //A_C0 
                                PADDR[4]                    @[ , 80+80+296 ],
                                RST_N                       @[ , 78+80+296 ],
                                PCLK                        @[ , 76+80+296 ],
                                PADDR[6]                    @[ , 74+80+296 ],
                                
                                
                                
                                PADDR[5]                    @[ , 60+80+60 ],
                                
                                PADDR[3]                    @[ , 56+80+100 ],
                                
                                
                                PADDR[0]                    @[ , 48+80 ] //A_A1
                                
                            >
              ->  [100 ,   ]
              ->  [ , 0]
                            < 
                                VAAP[0 ]                    @[ , 100],
                                VAAP[1 ]                    @[ , 104],
                                VAAP[2 ]                    @[ , 108],
                                VAAP[3 ]                    @[ , 112],
                                VAAP[4 ]                    @[ , 116],
                                VAAP[5 ]                    @[ , 120],
                                VAAP[6 ]                    @[ , 124],
                                VAAP[7 ]                    @[ , 128],
                                VAAP[8 ]                    @[ , 132],
                                VAAP[9 ]                    @[ , 136],
                                VAAP[10]                    @[ , 140],
                                VAAP[11]                    @[ , 144],
                                VAAP[12]                    @[ , 148],
                                VAAP[13]                    @[ , 152],
                                VAAP[14]                    @[ , 156],
                                VAAP[15]                    @[ , 160],
                                                                      
                                VAAN[0 ]                    @[ , 168],
                                VAAN[1 ]                    @[ , 172],
                                VAAN[2 ]                    @[ , 176],
                                VAAN[3 ]                    @[ , 180],
                                VAAN[4 ]                    @[ , 184],
                                VAAN[5 ]                    @[ , 188],
                                VAAN[6 ]                    @[ , 192],
                                VAAN[7 ]                    @[ , 196],
                                VAAN[8 ]                    @[ , 200],
                                VAAN[9 ]                    @[ , 204],
                                VAAN[10]                    @[ , 208],
                                VAAN[11]                    @[ , 212],
                                VAAN[12]                    @[ , 216],
                                VAAN[13]                    @[ , 220],
                                VAAN[14]                    @[ , 224],
                                VAAN[15]                    @[ , 228],
                                                                      
                                                                      
                                VAADC_P                     @[ , 336],
                                VAADC_N                     @[ , 340]
                            >
              ->  [ 0, ]    ;
}; // symbol logsym of ADC}



/*******************************************************************************

  Device    [ADC]

  Author    [ ]

  Abstract  [The floorplan symbol]

  Revision History:

********************************************************************************/
symbol fpsym of ADC // pragma PAP_ARC_COLOR="128:64:64"
{
    // The bounding box
    generate ( 100 # 320 * 3);

    shape
    [ 0, 0 ]  ->  [ , 320 * 3 ]
              ->  [ 100, ]
              ->  [ , 0 ]
              ->  [ 0, ];


    "ADC" @ [50, 480];

    // Draw extra lines for clock ports
    //line ck_A_arrow [0, 30+20] -> [20, 30] -> [0, 30-20];

}; // end of symbol fpsym of ADC
