
![image.png|600](https://pic.lllincx.cn/20251015142201230.png)

![image.png|600](https://pic.lllincx.cn/20251015143002452.png)
![image.png|600](https://pic.lllincx.cn/20251015143848859.png)
![image.png|600](https://pic.lllincx.cn/20251015144503310.png)

![image.png|600](https://pic.lllincx.cn/20251015144658831.png)


![image.png|600](https://pic.lllincx.cn/20251015144905767.png)
![image.png|600](https://pic.lllincx.cn/20251015145727638.png)
![image.png|600](https://pic.lllincx.cn/20251015145804109.png)
![image.png|600](https://pic.lllincx.cn/20251015145839592.png)

![image.png|600](https://pic.lllincx.cn/20251015150342450.png)


| 分类         | 端口名             | 方向     | 连接    |
| ---------- | --------------- | ------ | ----- |
| Async/Misc | msync0          | input  | 1'b0  |
| Async/Misc | async0          | input  | 1'b0  |
| Async/Misc | a_gt_m0_sync    | input  | 1'b0  |
| Async/Misc | msync1          | input  | 1'b0  |
| Async/Misc | async1          | input  | 1'b0  |
| Async/Misc | a_gt_m1_sync    | input  | 1'b0  |
| Async/Misc | remap_0         | input  | 1'b0  |
| Async/Misc | mux_mode_0      | input  | 1'b0  |
| Async/Misc | sram_mw_0       | input  | 2'b00 |
| Async/Misc | remap_1         | input  | 1'b0  |
| Async/Misc | nand_mw_1       | input  | 1'b0  |
| Async/Misc | nand_csl_1      | input  | 1'b0  |
| Async/Misc | nand_booten_1   | input  | 1'b0  |
| DFT        | ==se==          | input  | 1'b0  |
| DFT        | dft_en_clk_out  | input  | 1'b0  |
| DFT        | si_aclk         | input  | 1'b0  |
| DFT        | so_aclk         | output | -     |
| DFT        | si_mclko        | input  | 1'b0  |
| DFT        | so_mclk0        | output | -     |
| DFT        | si_mclkOn       | input  | 1'b0  |
| DFT        | so_mclkOn       | output | -     |
| DFT        | si_fbclk_in_0   | input  | 1'b0  |
| DFT        | so_fbclk_in_0   | output | -     |
| DFT        | si_int_0        | input  | 1'b0  |
| DFT        | so_int_0        | output | -     |
| DFT        | si_mclk1        | input  | 1'b0  |
| DFT        | so_mclk1        | output | -     |
| DFT        | si_mclk1n       | input  | 1'b1  |
| DFT        | so_mclk1n       | output | -     |
| DFT        | si_busy_1       | input  | 1'b1  |
| DFT        | so_busy_1       | output | -     |
| User/APB   | user_status     | input  | 8'b0  |
| User/APB   | user_config     | output | -     |
| AXI-LP     | cclken          | input  | 1'b0  |
| AXI-LP     | csysreq         | input  | 1'b0  |
| AXI-LP     | csysack         | output | -     |
| AXI-LP     | cactive         | output | -     |
| EBI        | use_ebi         | input  | 1'b0  |
| EBI        | ebigrant0       | input  | 1'b0  |
| EBI        | ebibackoff0     | input  | 1'b0  |
| EBI        | ebireg0         | output | -     |
| EBI        | ebigrant1       | input  | 1'b0  |
| EBI        | ebibackoff1     | input  | 1'b0  |
| EBI        | ebireg1         | output | -     |
| Memory IF0 | sram_fbclk_in_0 | input  | 1'b0  |
| Memory IF0 | wait0           | input  | 1'b0  |
