{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 09 09:36:33 2018 " "Info: Processing started: Sat Jun 09 09:36:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cla16 -c cla16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cla16 -c cla16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vuafatorada.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vuafatorada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vuafatorada-synth " "Info: Found design unit 1: vuafatorada-synth" {  } { { "vuafatorada.vhd" "" { Text "E:/CIRCUITOS/ProjetoFinal/CLA_16bits\[fatorada\]/vuafatorada.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vuafatorada " "Info: Found entity 1: vuafatorada" {  } { { "vuafatorada.vhd" "" { Text "E:/CIRCUITOS/ProjetoFinal/CLA_16bits\[fatorada\]/vuafatorada.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cla16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla16-struct " "Info: Found design unit 1: cla16-struct" {  } { { "cla16.vhd" "" { Text "E:/CIRCUITOS/ProjetoFinal/CLA_16bits\[fatorada\]/cla16.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla16 " "Info: Found entity 1: cla16" {  } { { "cla16.vhd" "" { Text "E:/CIRCUITOS/ProjetoFinal/CLA_16bits\[fatorada\]/cla16.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4_fatorada.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cla4_fatorada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4_fatorada-struct " "Info: Found design unit 1: cla4_fatorada-struct" {  } { { "cla4_fatorada.vhd" "" { Text "E:/CIRCUITOS/ProjetoFinal/CLA_16bits\[fatorada\]/cla4_fatorada.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla4_fatorada " "Info: Found entity 1: cla4_fatorada" {  } { { "cla4_fatorada.vhd" "" { Text "E:/CIRCUITOS/ProjetoFinal/CLA_16bits\[fatorada\]/cla4_fatorada.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_pg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder_pg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_pg-synth " "Info: Found design unit 1: fulladder_pg-synth" {  } { { "fulladder_pg.vhd" "" { Text "E:/CIRCUITOS/ProjetoFinal/CLA_16bits\[fatorada\]/fulladder_pg.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_pg " "Info: Found entity 1: fulladder_pg" {  } { { "fulladder_pg.vhd" "" { Text "E:/CIRCUITOS/ProjetoFinal/CLA_16bits\[fatorada\]/fulladder_pg.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cla16 " "Info: Elaborating entity \"cla16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4_fatorada cla4_fatorada:somador4_0 " "Info: Elaborating entity \"cla4_fatorada\" for hierarchy \"cla4_fatorada:somador4_0\"" {  } { { "cla16.vhd" "somador4_0" { Text "E:/CIRCUITOS/ProjetoFinal/CLA_16bits\[fatorada\]/cla16.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder_pg cla4_fatorada:somador4_0\|fulladder_pg:somador_0 " "Info: Elaborating entity \"fulladder_pg\" for hierarchy \"cla4_fatorada:somador4_0\|fulladder_pg:somador_0\"" {  } { { "cla4_fatorada.vhd" "somador_0" { Text "E:/CIRCUITOS/ProjetoFinal/CLA_16bits\[fatorada\]/cla4_fatorada.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vuafatorada cla4_fatorada:somador4_0\|vuafatorada:carry " "Info: Elaborating entity \"vuafatorada\" for hierarchy \"cla4_fatorada:somador4_0\|vuafatorada:carry\"" {  } { { "cla4_fatorada.vhd" "carry" { Text "E:/CIRCUITOS/ProjetoFinal/CLA_16bits\[fatorada\]/cla4_fatorada.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Info: Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Info: Implemented 65 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 09 09:36:51 2018 " "Info: Processing ended: Sat Jun 09 09:36:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
