#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Dec 13 21:15:24 2022
# Process ID: 14788
# Current directory: D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5800 D:\data\func_test\soc_sram_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 910.926 ; gain = 190.594
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_int_o' is not allowed [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:180]
INFO: [VRFC 10-2458] undeclared symbol stallreq_exe, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:250]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2458] undeclared symbol div_temp0, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/data/func_test/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 13 21:20:23 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 13 21:20:23 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance tb_top.soc_lite.pll.clk_pll.inst.plle2_adv_inst are not same.
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc00b28
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc00f10
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc012f8
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc016e0
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc01ac8
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc01eb0
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc02298
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc02680
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc02a68
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc02e50
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc03238
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc03620
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc03a08
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc03df0
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc041d8
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc045c0
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc049a8
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc04d90
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc05178
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc05560
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc05948
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc05d30
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc06118
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc06500
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc068e8
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc06cd0
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc070b8
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc074a0
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc07888
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc07c70
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc08058
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc08440
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc08828
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc08c10
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc08ff8
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc093e0
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc097c8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc09bb0
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc09f98
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc0a380
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc0a768
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc0ab50
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc0af38
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc0b320
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc0b708
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc0baf0
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc0bed8
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc0c2c0
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc0c6a8
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc0ca90
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc0ce78
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc0d260
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc0d648
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc0da30
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc0de18
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc0e200
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc0e5e8
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc0e9d0
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc0edb8
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc0f1a0
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc0f588
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc0f970
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc0fd58
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc10140
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc10528
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc10910
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc10cf8
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc110e0
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc114c8
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc118b0
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc11c98
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc12080
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc12468
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc12850
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc12c38
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc13020
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc13408
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc137f0
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc13bd8
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1054.719 ; gain = 0.273
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1054.719 ; gain = 37.613
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 1054.719 ; gain = 42.195
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1054.719 ; gain = 0.000
INFO: [Common 17-344] 'close_sim' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 13 21:21:55 2022...
