static int raid6_have_avx512(void)\r\n{\r\nreturn boot_cpu_has(X86_FEATURE_AVX2) &&\r\nboot_cpu_has(X86_FEATURE_AVX) &&\r\nboot_cpu_has(X86_FEATURE_AVX512F) &&\r\nboot_cpu_has(X86_FEATURE_AVX512BW) &&\r\nboot_cpu_has(X86_FEATURE_AVX512VL) &&\r\nboot_cpu_has(X86_FEATURE_AVX512DQ);\r\n}\r\nstatic void raid6_avx5121_gen_syndrome(int disks, size_t bytes, void **ptrs)\r\n{\r\nu8 **dptr = (u8 **)ptrs;\r\nu8 *p, *q;\r\nint d, z, z0;\r\nz0 = disks - 3;\r\np = dptr[z0+1];\r\nq = dptr[z0+2];\r\nkernel_fpu_begin();\r\nasm volatile("vmovdqa64 %0,%%zmm0\n\t"\r\n"vpxorq %%zmm1,%%zmm1,%%zmm1"\r\n:\r\n: "m" (raid6_avx512_constants.x1d[0]));\r\nfor (d = 0; d < bytes; d += 64) {\r\nasm volatile("prefetchnta %0\n\t"\r\n"vmovdqa64 %0,%%zmm2\n\t"\r\n"prefetchnta %1\n\t"\r\n"vmovdqa64 %%zmm2,%%zmm4\n\t"\r\n"vmovdqa64 %1,%%zmm6"\r\n:\r\n: "m" (dptr[z0][d]), "m" (dptr[z0-1][d]));\r\nfor (z = z0-2; z >= 0; z--) {\r\nasm volatile("prefetchnta %0\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm1,%%k1\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm6,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm6,%%zmm4,%%zmm4\n\t"\r\n"vmovdqa64 %0,%%zmm6"\r\n:\r\n: "m" (dptr[z][d]));\r\n}\r\nasm volatile("vpcmpgtb %%zmm4,%%zmm1,%%k1\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm6,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm6,%%zmm4,%%zmm4\n\t"\r\n"vmovntdq %%zmm2,%0\n\t"\r\n"vpxorq %%zmm2,%%zmm2,%%zmm2\n\t"\r\n"vmovntdq %%zmm4,%1\n\t"\r\n"vpxorq %%zmm4,%%zmm4,%%zmm4"\r\n:\r\n: "m" (p[d]), "m" (q[d]));\r\n}\r\nasm volatile("sfence" : : : "memory");\r\nkernel_fpu_end();\r\n}\r\nstatic void raid6_avx5121_xor_syndrome(int disks, int start, int stop,\r\nsize_t bytes, void **ptrs)\r\n{\r\nu8 **dptr = (u8 **)ptrs;\r\nu8 *p, *q;\r\nint d, z, z0;\r\nz0 = stop;\r\np = dptr[disks-2];\r\nq = dptr[disks-1];\r\nkernel_fpu_begin();\r\nasm volatile("vmovdqa64 %0,%%zmm0"\r\n: : "m" (raid6_avx512_constants.x1d[0]));\r\nfor (d = 0 ; d < bytes ; d += 64) {\r\nasm volatile("vmovdqa64 %0,%%zmm4\n\t"\r\n"vmovdqa64 %1,%%zmm2\n\t"\r\n"vpxorq %%zmm4,%%zmm2,%%zmm2"\r\n:\r\n: "m" (dptr[z0][d]), "m" (p[d]));\r\nfor (z = z0-1 ; z >= start ; z--) {\r\nasm volatile("vpxorq %%zmm5,%%zmm5,%%zmm5\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm5,%%k1\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vmovdqa64 %0,%%zmm5\n\t"\r\n"vpxorq %%zmm5,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4"\r\n:\r\n: "m" (dptr[z][d]));\r\n}\r\nfor (z = start-1 ; z >= 0 ; z--) {\r\nasm volatile("vpxorq %%zmm5,%%zmm5,%%zmm5\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm5,%%k1\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4"\r\n:\r\n: );\r\n}\r\nasm volatile("vpxorq %0,%%zmm4,%%zmm4\n\t"\r\n"vmovdqa64 %%zmm4,%0\n\t"\r\n"vmovdqa64 %%zmm2,%1"\r\n:\r\n: "m" (q[d]), "m" (p[d]));\r\n}\r\nasm volatile("sfence" : : : "memory");\r\nkernel_fpu_end();\r\n}\r\nstatic void raid6_avx5122_gen_syndrome(int disks, size_t bytes, void **ptrs)\r\n{\r\nu8 **dptr = (u8 **)ptrs;\r\nu8 *p, *q;\r\nint d, z, z0;\r\nz0 = disks - 3;\r\np = dptr[z0+1];\r\nq = dptr[z0+2];\r\nkernel_fpu_begin();\r\nasm volatile("vmovdqa64 %0,%%zmm0\n\t"\r\n"vpxorq %%zmm1,%%zmm1,%%zmm1"\r\n:\r\n: "m" (raid6_avx512_constants.x1d[0]));\r\nfor (d = 0; d < bytes; d += 128) {\r\nasm volatile("prefetchnta %0\n\t"\r\n"prefetchnta %1\n\t"\r\n"vmovdqa64 %0,%%zmm2\n\t"\r\n"vmovdqa64 %1,%%zmm3\n\t"\r\n"vmovdqa64 %%zmm2,%%zmm4\n\t"\r\n"vmovdqa64 %%zmm3,%%zmm6"\r\n:\r\n: "m" (dptr[z0][d]), "m" (dptr[z0][d+64]));\r\nfor (z = z0-1; z >= 0; z--) {\r\nasm volatile("prefetchnta %0\n\t"\r\n"prefetchnta %1\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm1,%%k1\n\t"\r\n"vpcmpgtb %%zmm6,%%zmm1,%%k2\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpmovm2b %%k2,%%zmm7\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpaddb %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpandq %%zmm0,%%zmm7,%%zmm7\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6\n\t"\r\n"vmovdqa64 %0,%%zmm5\n\t"\r\n"vmovdqa64 %1,%%zmm7\n\t"\r\n"vpxorq %%zmm5,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm7,%%zmm3,%%zmm3\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6"\r\n:\r\n: "m" (dptr[z][d]), "m" (dptr[z][d+64]));\r\n}\r\nasm volatile("vmovntdq %%zmm2,%0\n\t"\r\n"vmovntdq %%zmm3,%1\n\t"\r\n"vmovntdq %%zmm4,%2\n\t"\r\n"vmovntdq %%zmm6,%3"\r\n:\r\n: "m" (p[d]), "m" (p[d+64]), "m" (q[d]),\r\n"m" (q[d+64]));\r\n}\r\nasm volatile("sfence" : : : "memory");\r\nkernel_fpu_end();\r\n}\r\nstatic void raid6_avx5122_xor_syndrome(int disks, int start, int stop,\r\nsize_t bytes, void **ptrs)\r\n{\r\nu8 **dptr = (u8 **)ptrs;\r\nu8 *p, *q;\r\nint d, z, z0;\r\nz0 = stop;\r\np = dptr[disks-2];\r\nq = dptr[disks-1];\r\nkernel_fpu_begin();\r\nasm volatile("vmovdqa64 %0,%%zmm0"\r\n: : "m" (raid6_avx512_constants.x1d[0]));\r\nfor (d = 0 ; d < bytes ; d += 128) {\r\nasm volatile("vmovdqa64 %0,%%zmm4\n\t"\r\n"vmovdqa64 %1,%%zmm6\n\t"\r\n"vmovdqa64 %2,%%zmm2\n\t"\r\n"vmovdqa64 %3,%%zmm3\n\t"\r\n"vpxorq %%zmm4,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm6,%%zmm3,%%zmm3"\r\n:\r\n: "m" (dptr[z0][d]), "m" (dptr[z0][d+64]),\r\n"m" (p[d]), "m" (p[d+64]));\r\nfor (z = z0-1 ; z >= start ; z--) {\r\nasm volatile("vpxorq %%zmm5,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm7,%%zmm7,%%zmm7\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm5,%%k1\n\t"\r\n"vpcmpgtb %%zmm6,%%zmm7,%%k2\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpmovm2b %%k2,%%zmm7\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpaddb %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpandq %%zmm0,%%zmm7,%%zmm7\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6\n\t"\r\n"vmovdqa64 %0,%%zmm5\n\t"\r\n"vmovdqa64 %1,%%zmm7\n\t"\r\n"vpxorq %%zmm5,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm7,%%zmm3,%%zmm3\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6"\r\n:\r\n: "m" (dptr[z][d]), "m" (dptr[z][d+64]));\r\n}\r\nfor (z = start-1 ; z >= 0 ; z--) {\r\nasm volatile("vpxorq %%zmm5,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm7,%%zmm7,%%zmm7\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm5,%%k1\n\t"\r\n"vpcmpgtb %%zmm6,%%zmm7,%%k2\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpmovm2b %%k2,%%zmm7\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpaddb %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpandq %%zmm0,%%zmm7,%%zmm7\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6"\r\n:\r\n: );\r\n}\r\nasm volatile("vpxorq %0,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %1,%%zmm6,%%zmm6\n\t"\r\n"vmovdqa64 %%zmm4,%0\n\t"\r\n"vmovdqa64 %%zmm6,%1\n\t"\r\n"vmovdqa64 %%zmm2,%2\n\t"\r\n"vmovdqa64 %%zmm3,%3"\r\n:\r\n: "m" (q[d]), "m" (q[d+64]), "m" (p[d]),\r\n"m" (p[d+64]));\r\n}\r\nasm volatile("sfence" : : : "memory");\r\nkernel_fpu_end();\r\n}\r\nstatic void raid6_avx5124_gen_syndrome(int disks, size_t bytes, void **ptrs)\r\n{\r\nu8 **dptr = (u8 **)ptrs;\r\nu8 *p, *q;\r\nint d, z, z0;\r\nz0 = disks - 3;\r\np = dptr[z0+1];\r\nq = dptr[z0+2];\r\nkernel_fpu_begin();\r\nasm volatile("vmovdqa64 %0,%%zmm0\n\t"\r\n"vpxorq %%zmm1,%%zmm1,%%zmm1\n\t"\r\n"vpxorq %%zmm2,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm3,%%zmm3,%%zmm3\n\t"\r\n"vpxorq %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vpxorq %%zmm10,%%zmm10,%%zmm10\n\t"\r\n"vpxorq %%zmm11,%%zmm11,%%zmm11\n\t"\r\n"vpxorq %%zmm12,%%zmm12,%%zmm12\n\t"\r\n"vpxorq %%zmm14,%%zmm14,%%zmm14"\r\n:\r\n: "m" (raid6_avx512_constants.x1d[0]));\r\nfor (d = 0; d < bytes; d += 256) {\r\nfor (z = z0; z >= 0; z--) {\r\nasm volatile("prefetchnta %0\n\t"\r\n"prefetchnta %1\n\t"\r\n"prefetchnta %2\n\t"\r\n"prefetchnta %3\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm1,%%k1\n\t"\r\n"vpcmpgtb %%zmm6,%%zmm1,%%k2\n\t"\r\n"vpcmpgtb %%zmm12,%%zmm1,%%k3\n\t"\r\n"vpcmpgtb %%zmm14,%%zmm1,%%k4\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpmovm2b %%k2,%%zmm7\n\t"\r\n"vpmovm2b %%k3,%%zmm13\n\t"\r\n"vpmovm2b %%k4,%%zmm15\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpaddb %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vpaddb %%zmm12,%%zmm12,%%zmm12\n\t"\r\n"vpaddb %%zmm14,%%zmm14,%%zmm14\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpandq %%zmm0,%%zmm7,%%zmm7\n\t"\r\n"vpandq %%zmm0,%%zmm13,%%zmm13\n\t"\r\n"vpandq %%zmm0,%%zmm15,%%zmm15\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6\n\t"\r\n"vpxorq %%zmm13,%%zmm12,%%zmm12\n\t"\r\n"vpxorq %%zmm15,%%zmm14,%%zmm14\n\t"\r\n"vmovdqa64 %0,%%zmm5\n\t"\r\n"vmovdqa64 %1,%%zmm7\n\t"\r\n"vmovdqa64 %2,%%zmm13\n\t"\r\n"vmovdqa64 %3,%%zmm15\n\t"\r\n"vpxorq %%zmm5,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm7,%%zmm3,%%zmm3\n\t"\r\n"vpxorq %%zmm13,%%zmm10,%%zmm10\n\t"\r\n"vpxorq %%zmm15,%%zmm11,%%zmm11\n"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6\n\t"\r\n"vpxorq %%zmm13,%%zmm12,%%zmm12\n\t"\r\n"vpxorq %%zmm15,%%zmm14,%%zmm14"\r\n:\r\n: "m" (dptr[z][d]), "m" (dptr[z][d+64]),\r\n"m" (dptr[z][d+128]), "m" (dptr[z][d+192]));\r\n}\r\nasm volatile("vmovntdq %%zmm2,%0\n\t"\r\n"vpxorq %%zmm2,%%zmm2,%%zmm2\n\t"\r\n"vmovntdq %%zmm3,%1\n\t"\r\n"vpxorq %%zmm3,%%zmm3,%%zmm3\n\t"\r\n"vmovntdq %%zmm10,%2\n\t"\r\n"vpxorq %%zmm10,%%zmm10,%%zmm10\n\t"\r\n"vmovntdq %%zmm11,%3\n\t"\r\n"vpxorq %%zmm11,%%zmm11,%%zmm11\n\t"\r\n"vmovntdq %%zmm4,%4\n\t"\r\n"vpxorq %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vmovntdq %%zmm6,%5\n\t"\r\n"vpxorq %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vmovntdq %%zmm12,%6\n\t"\r\n"vpxorq %%zmm12,%%zmm12,%%zmm12\n\t"\r\n"vmovntdq %%zmm14,%7\n\t"\r\n"vpxorq %%zmm14,%%zmm14,%%zmm14"\r\n:\r\n: "m" (p[d]), "m" (p[d+64]), "m" (p[d+128]),\r\n"m" (p[d+192]), "m" (q[d]), "m" (q[d+64]),\r\n"m" (q[d+128]), "m" (q[d+192]));\r\n}\r\nasm volatile("sfence" : : : "memory");\r\nkernel_fpu_end();\r\n}\r\nstatic void raid6_avx5124_xor_syndrome(int disks, int start, int stop,\r\nsize_t bytes, void **ptrs)\r\n{\r\nu8 **dptr = (u8 **)ptrs;\r\nu8 *p, *q;\r\nint d, z, z0;\r\nz0 = stop;\r\np = dptr[disks-2];\r\nq = dptr[disks-1];\r\nkernel_fpu_begin();\r\nasm volatile("vmovdqa64 %0,%%zmm0"\r\n:: "m" (raid6_avx512_constants.x1d[0]));\r\nfor (d = 0 ; d < bytes ; d += 256) {\r\nasm volatile("vmovdqa64 %0,%%zmm4\n\t"\r\n"vmovdqa64 %1,%%zmm6\n\t"\r\n"vmovdqa64 %2,%%zmm12\n\t"\r\n"vmovdqa64 %3,%%zmm14\n\t"\r\n"vmovdqa64 %4,%%zmm2\n\t"\r\n"vmovdqa64 %5,%%zmm3\n\t"\r\n"vmovdqa64 %6,%%zmm10\n\t"\r\n"vmovdqa64 %7,%%zmm11\n\t"\r\n"vpxorq %%zmm4,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm6,%%zmm3,%%zmm3\n\t"\r\n"vpxorq %%zmm12,%%zmm10,%%zmm10\n\t"\r\n"vpxorq %%zmm14,%%zmm11,%%zmm11"\r\n:\r\n: "m" (dptr[z0][d]), "m" (dptr[z0][d+64]),\r\n"m" (dptr[z0][d+128]), "m" (dptr[z0][d+192]),\r\n"m" (p[d]), "m" (p[d+64]), "m" (p[d+128]),\r\n"m" (p[d+192]));\r\nfor (z = z0-1 ; z >= start ; z--) {\r\nasm volatile("vpxorq %%zmm5,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm7,%%zmm7,%%zmm7\n\t"\r\n"vpxorq %%zmm13,%%zmm13,%%zmm13\n\t"\r\n"vpxorq %%zmm15,%%zmm15,%%zmm15\n\t"\r\n"prefetchnta %0\n\t"\r\n"prefetchnta %2\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm5,%%k1\n\t"\r\n"vpcmpgtb %%zmm6,%%zmm7,%%k2\n\t"\r\n"vpcmpgtb %%zmm12,%%zmm13,%%k3\n\t"\r\n"vpcmpgtb %%zmm14,%%zmm15,%%k4\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpmovm2b %%k2,%%zmm7\n\t"\r\n"vpmovm2b %%k3,%%zmm13\n\t"\r\n"vpmovm2b %%k4,%%zmm15\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpaddb %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vpaddb %%zmm12,%%zmm12,%%zmm12\n\t"\r\n"vpaddb %%Zmm14,%%zmm14,%%zmm14\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpandq %%zmm0,%%zmm7,%%zmm7\n\t"\r\n"vpandq %%zmm0,%%zmm13,%%zmm13\n\t"\r\n"vpandq %%zmm0,%%zmm15,%%zmm15\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6\n\t"\r\n"vpxorq %%zmm13,%%zmm12,%%zmm12\n\t"\r\n"vpxorq %%zmm15,%%zmm14,%%zmm14\n\t"\r\n"vmovdqa64 %0,%%zmm5\n\t"\r\n"vmovdqa64 %1,%%zmm7\n\t"\r\n"vmovdqa64 %2,%%zmm13\n\t"\r\n"vmovdqa64 %3,%%zmm15\n\t"\r\n"vpxorq %%zmm5,%%zmm2,%%zmm2\n\t"\r\n"vpxorq %%zmm7,%%zmm3,%%zmm3\n\t"\r\n"vpxorq %%zmm13,%%zmm10,%%zmm10\n\t"\r\n"vpxorq %%zmm15,%%zmm11,%%zmm11\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6\n\t"\r\n"vpxorq %%zmm13,%%zmm12,%%zmm12\n\t"\r\n"vpxorq %%zmm15,%%zmm14,%%zmm14"\r\n:\r\n: "m" (dptr[z][d]), "m" (dptr[z][d+64]),\r\n"m" (dptr[z][d+128]),\r\n"m" (dptr[z][d+192]));\r\n}\r\nasm volatile("prefetchnta %0\n\t"\r\n"prefetchnta %1\n\t"\r\n:\r\n: "m" (q[d]), "m" (q[d+128]));\r\nfor (z = start-1 ; z >= 0 ; z--) {\r\nasm volatile("vpxorq %%zmm5,%%zmm5,%%zmm5\n\t"\r\n"vpxorq %%zmm7,%%zmm7,%%zmm7\n\t"\r\n"vpxorq %%zmm13,%%zmm13,%%zmm13\n\t"\r\n"vpxorq %%zmm15,%%zmm15,%%zmm15\n\t"\r\n"vpcmpgtb %%zmm4,%%zmm5,%%k1\n\t"\r\n"vpcmpgtb %%zmm6,%%zmm7,%%k2\n\t"\r\n"vpcmpgtb %%zmm12,%%zmm13,%%k3\n\t"\r\n"vpcmpgtb %%zmm14,%%zmm15,%%k4\n\t"\r\n"vpmovm2b %%k1,%%zmm5\n\t"\r\n"vpmovm2b %%k2,%%zmm7\n\t"\r\n"vpmovm2b %%k3,%%zmm13\n\t"\r\n"vpmovm2b %%k4,%%zmm15\n\t"\r\n"vpaddb %%zmm4,%%zmm4,%%zmm4\n\t"\r\n"vpaddb %%zmm6,%%zmm6,%%zmm6\n\t"\r\n"vpaddb %%zmm12,%%zmm12,%%zmm12\n\t"\r\n"vpaddb %%zmm14,%%zmm14,%%zmm14\n\t"\r\n"vpandq %%zmm0,%%zmm5,%%zmm5\n\t"\r\n"vpandq %%zmm0,%%zmm7,%%zmm7\n\t"\r\n"vpandq %%zmm0,%%zmm13,%%zmm13\n\t"\r\n"vpandq %%zmm0,%%zmm15,%%zmm15\n\t"\r\n"vpxorq %%zmm5,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %%zmm7,%%zmm6,%%zmm6\n\t"\r\n"vpxorq %%zmm13,%%zmm12,%%zmm12\n\t"\r\n"vpxorq %%zmm15,%%zmm14,%%zmm14"\r\n:\r\n: );\r\n}\r\nasm volatile("vmovntdq %%zmm2,%0\n\t"\r\n"vmovntdq %%zmm3,%1\n\t"\r\n"vmovntdq %%zmm10,%2\n\t"\r\n"vmovntdq %%zmm11,%3\n\t"\r\n"vpxorq %4,%%zmm4,%%zmm4\n\t"\r\n"vpxorq %5,%%zmm6,%%zmm6\n\t"\r\n"vpxorq %6,%%zmm12,%%zmm12\n\t"\r\n"vpxorq %7,%%zmm14,%%zmm14\n\t"\r\n"vmovntdq %%zmm4,%4\n\t"\r\n"vmovntdq %%zmm6,%5\n\t"\r\n"vmovntdq %%zmm12,%6\n\t"\r\n"vmovntdq %%zmm14,%7"\r\n:\r\n: "m" (p[d]), "m" (p[d+64]), "m" (p[d+128]),\r\n"m" (p[d+192]), "m" (q[d]), "m" (q[d+64]),\r\n"m" (q[d+128]), "m" (q[d+192]));\r\n}\r\nasm volatile("sfence" : : : "memory");\r\nkernel_fpu_end();\r\n}
