<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>ID_AA64MMFR4_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_AA64MMFR4_EL1, AArch64 Memory Model Feature Register 4</h1><p>The ID_AA64MMFR4_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Provides additional information about implemented memory model and memory management support in AArch64.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_AA64 is implemented. Otherwise, direct accesses to ID_AA64MMFR4_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <div class="note"><span class="note-header">Note</span><p>Prior to the introduction of the features described by this register, this register was unnamed and reserved, <span class="arm-defined-word">RES0</span> from EL1, EL2, and EL3.</p></div>
      <h2>Attributes</h2>
        <p>ID_AA64MMFR4_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#fieldset_0-63_48">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-47_44">SRMASK</a></td><td class="lr" colspan="4"><a href="#fieldset_0-43_40">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-39_36">E3DSE</a></td><td class="lr" colspan="4"><a href="#fieldset_0-35_32">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-31_28">RMEGDI</a></td><td class="lr" colspan="4"><a href="#fieldset_0-27_24">E2H0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-23_20">NV_frac</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">FGWTE3</a></td><td class="lr" colspan="4"><a href="#fieldset_0-15_12">HACDBS</a></td><td class="lr" colspan="4"><a href="#fieldset_0-11_8">ASID2</a></td><td class="lr" colspan="4"><a href="#fieldset_0-7_4-1">EIESB</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">PoPS</a></td></tr></tbody></table><h4 id="fieldset_0-63_48">Bits [63:48]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-47_44">SRMASK, bits [47:44]</h4><div class="field"><p>Indicates support for bitwise write masks for the following registers:</p>
<ul>
<li><a href="AArch64-actlr_el1.html">ACTLR_EL1</a>.
</li><li><a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.
</li><li><a href="AArch64-sctlr_el1.html">SCTLR_EL1</a>.
</li><li><a href="AArch64-sctlr2_el1.html">SCTLR2_EL1</a>.
</li><li><a href="AArch64-tcr_el1.html">TCR_EL1</a>.
</li><li><a href="AArch64-tcr2_el1.html">TCR2_EL1</a>.
</li><li><a href="AArch64-actlr_el2.html">ACTLR_EL2</a>.
</li><li><a href="AArch64-cptr_el2.html">CPTR_EL2</a>.
</li><li><a href="AArch64-sctlr_el2.html">SCTLR_EL2</a>.
</li><li><a href="AArch64-sctlr2_el2.html">SCTLR2_EL2</a>.
</li><li><a href="AArch64-tcr_el2.html">TCR_EL2</a>.
</li><li><a href="AArch64-tcr2_el2.html">TCR2_EL2</a>.
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>SRMASK</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Bitwise write masks for the specified registers are not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Bitwise write masks for the specified registers are supported.</p>
        </td></tr></table><p><span class="xref">FEAT_SRMASK</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv9.6, the value <span class="binarynumber">0b0000</span> is not permitted.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-43_40">Bits [43:40]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-39_36">E3DSE, bits [39:36]</h4><div class="field">
      <p>Delegated SError exceptions from EL3. Describes support for delegated SError injection from EL3.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>E3DSE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><span class="xref">FEAT_E3DSE</span> is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td><p><span class="xref">FEAT_E3DSE</span> is implemented. The following are implemented:</p>
<ul>
<li>Register fields <a href="AArch64-scr_el3.html">SCR_EL3</a>.DSE and <a href="AArch64-scr_el3.html">SCR_EL3</a>.EnDSE.
</li><li>Registers <a href="AArch64-vsesr_el3.html">VSESR_EL3</a> and <a href="AArch64-vdisr_el3.html">VDISR_EL3</a>.
</li></ul></td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_E3DSE</span> implements the functionality described by the value <span class="binarynumber">0b0001</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-35_32">Bits [35:32]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-31_28">RMEGDI, bits [31:28]</h4><div class="field">
      <p>RME Granular Data Isolation.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>RMEGDI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The Granular Data isolation GPI encodings are reserved.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The Granular Data Isolation GPI encodings can be configured to be either reserved or No Access from this PE.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_RME_GDI</span> implements the functionality described by the value <span class="binarynumber">0b0001</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-27_24">E2H0, bits [27:24]</h4><div class="field">
      <p>Indicates support for programming <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>E2H0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><span class="xref">FEAT_E2H0</span> is implemented.</p>
        </td></tr><tr><td class="bitfield">0b1110</td><td>
          <p><span class="xref">FEAT_E2H0</span> is not implemented. <a href="AArch64-hcr_el2.html">HCR_EL2</a>.NV1 is <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1111</td><td>
          <p><span class="xref">FEAT_E2H0</span> is not implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>If <span class="xref">FEAT_NV</span> is not implemented, then the value <span class="binarynumber">0b1110</span> is not permitted.</p>
<p>If <span class="xref">FEAT_E2H0</span> is implemented and <span class="xref">FEAT_VHE</span> is not implemented, then <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is <span class="arm-defined-word">RES0</span>.</p>
<p>If <span class="xref">FEAT_E2H0</span> is implemented and <span class="xref">FEAT_VHE</span> is implemented, then <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H can be programmed to 0 or 1.</p>
<p>If <span class="xref">FEAT_E2H0</span> is not implemented then:</p>
<ul>
<li><span class="xref">FEAT_VHE</span> is implemented.
</li><li><a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is <span class="arm-defined-word">RES1</span> and behaves as though it is 1.
</li></ul><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_20">NV_frac, bits [23:20]</h4><div class="field">
      <p>Indicates support for a subset of <span class="xref">FEAT_NV</span> and <span class="xref">FEAT_NV2</span> behaviors.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>NV_frac</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Support for <span class="xref">FEAT_NV</span> and <span class="xref">FEAT_NV2</span> is described in <a href="AArch64-id_aa64mmfr2_el1.html">ID_AA64MMFR2_EL1</a>.NV.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td><p><span class="xref">FEAT_NV</span> and <span class="xref">FEAT_NV2</span> are implemented, but all of the following apply:</p>
<ul>
<li><a href="AArch64-id_aa64mmfr2_el1.html">ID_AA64MMFR2_EL1</a>.NV is <span class="binarynumber">0b0000</span>.
</li><li>Programming <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{NV, NV2} to {1, 0} behaves as {1, 1}.
</li></ul></td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As <span class="binarynumber">0b0001</span> and adds stateful bits in specified _EL1 registers for software usage under nested virtualization.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_NV2p1</span> implements the functionality indicated by the value <span class="binarynumber">0b0010</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-19_16">FGWTE3, bits [19:16]</h4><div class="field">
      <p>Indicates support for Fine Grained Write Trap EL3 feature.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>FGWTE3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Fine Grained Write Trap EL3 is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Fine Grained Write Trap EL3 is supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_FGWTE3</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_12">HACDBS, bits [15:12]</h4><div class="field">
      <p>Support for Hardware accelerator for cleaning Dirty state.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HACDBS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Hardware accelerator for cleaning Dirty state is not supported.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Hardware accelerator for cleaning Dirty state is supported.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_HACDBS</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-11_8">ASID2, bits [11:8]</h4><div class="field">
      <p>Indicates support for concurrent use of two ASIDs.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>ASID2</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><span class="xref">FEAT_ASID2</span> is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><span class="xref">FEAT_ASID2</span> is implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>From Armv9.5, the value <span class="binarynumber">0b0000</span> is not permitted.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_4-1">EIESB, bits [7:4]<span class="condition"><br/>When FEAT_IESB is implemented:
                        </span></h4><div class="field">
      <p>Early Implicit Error Synchronization event. Indicates whether the implicit Error synchronization event inserted on taking an exception to ELx when SCTLR_ELx.IESB is 1 is inserted before or after the exception is taken.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>EIESB</th><th>Meaning</th></tr><tr><td class="bitfield">0b1111</td><td>
          <p><span class="xref">FEAT_IESB</span> is implemented. When SError exceptions are routed to EL3, and either <span class="xref">FEAT_DoubleFault</span> is not implemented or the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NMEA is 1, an implicit Error synchronization event might be inserted after an exception is taken to EL3.</p>
        </td></tr><tr><td class="bitfield">0b0000</td><td>
          <p><span class="xref">FEAT_IESB</span> is not implemented, or behavior is not described.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><span class="xref">FEAT_IESB</span> is implemented. When SError exceptions are routed to EL3, and either <span class="xref">FEAT_DoubleFault</span> is not implemented or the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NMEA is 1, an implicit Error synchronization event is inserted before an exception taken to EL3.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td><p>As <span class="binarynumber">0b0001</span>, and also:</p>
<ul>
<li>When SError exceptions are routed to EL1, and either <span class="xref">FEAT_DoubleFault2</span> is not implemented or the Effective value of <a href="AArch64-sctlr2_el1.html">SCTLR2_EL1</a>.NMEA is 1, an implicit Error synchronization event is inserted before an exception taken to EL1.
</li><li>When SError exceptions are routed to EL2, and either <span class="xref">FEAT_DoubleFault2</span> is not implemented or the Effective value of <a href="AArch64-sctlr2_el2.html">SCTLR2_EL2</a>.NMEA is 1, an implicit Error synchronization event is inserted before an exception taken to EL2.
</li></ul></td></tr></table><p>All other values are reserved.</p>
<p>This field describes the PE behavior on taking an exception to ELx when SCTLR_ELx.IESB is 1. This field does not describe the behavior when SCTLR_ELx.IESB is 0.</p>
<p>The behavior described by this field only applies for the conditions described above. For example, if ID_AA64MMFR4_EL1.EIESB reads as <span class="binarynumber">0b0001</span>, then it does not describe the behavior when SError exceptions are not routed to EL3, or when <span class="xref">FEAT_DoubleFault</span> is implemented and the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NMEA is 0.</p>
<p>Inserting the event before the exception is taken means that if the Error synchronization event causes an SError exception to become pending, and SError exceptions are not masked and not disabled, then the SError exception is taken in place of the original exception.</p>
<p>When <span class="xref">FEAT_IESB</span> is not implemented, the only permitted value of this field is <span class="binarynumber">0b0000</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_4-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-3_0">PoPS, bits [3:0]</h4><div class="field"><p>Support for the clean and invalidate to the Point of Physical Storage instructions:</p>
<ul>
<li>
<p><span class="instruction">DC CIVAPS</span>.</p>

</li><li>
<p>If <span class="xref">FEAT_MTE2</span> is implemented, <span class="instruction">DC CIGDVAPS</span>.</p>

</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>PoPS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The System instructions to clean and invalidate to the Point of Physical Storage are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>The specified System instructions to clean and invalidate to the Point of Physical Storage are implemented.</p>
        </td></tr></table><p><span class="xref">FEAT_PoPS</span> implements the functionality described by the value <span class="binarynumber">0b0001</span>.</p>
<p>All other values are reserved.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing ID_AA64MMFR4_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, ID_AA64MMFR4_EL1</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0111</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; (IsFeatureImplemented(FEAT_FGT) || !IsZero(ID_AA64MMFR4_EL1) || boolean IMPLEMENTATION_DEFINED "ID_AA64MMFR4_EL1 trapped by HCR_EL2.TID3") &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ID_AA64MMFR4_EL1;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ID_AA64MMFR4_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64MMFR4_EL1;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-06-23 17:47:32, 2025-06_rel</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
