Analysis & Synthesis report for test
Tue May 09 14:31:43 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-------------------------------+---------------------------------------------+
; Analysis & Synthesis Status   ; Failed - Tue May 09 14:31:43 2017           ;
; Quartus II 64-Bit Version     ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                 ; test                                        ;
; Top-level Entity Name         ; test                                        ;
; Family                        ; Stratix III                                 ;
; Logic utilization             ; N/A until Partition Merge                   ;
;     Combinational ALUTs       ; N/A until Partition Merge                   ;
;     Memory ALUTs              ; N/A until Partition Merge                   ;
;     Dedicated logic registers ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; DSP block 18-bit elements     ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                           ; test               ; test               ;
; Family name                                                                     ; Stratix III        ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; Off                ; Off                ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                                    ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------------+
; Altera ; NCO          ; 8.1     ; N/A          ; N/A          ; |test|NCO1:inst ; C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/NCO1.v ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue May 09 14:31:40 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: pll1
Info (12021): Found 1 design units, including 1 entities, in source file nco1_st.v
    Info (12023): Found entity 1: NCO1_st
Info (12021): Found 1 design units, including 1 entities, in source file nco1.v
    Info (12023): Found entity 1: NCO1
Info (12021): Found 1 design units, including 1 entities, in source file test.bdf
    Info (12023): Found entity 1: test
Info (12021): Found 1 design units, including 1 entities, in source file mul_12_14.v
    Info (12023): Found entity 1: mul_12_14
Warning (12019): Can't analyze file -- file ../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_lib_pkg_fir_81.vhd is missing
Warning (12019): Can't analyze file -- file ../../../../../altera/81/ip/altera/fir_compiler/lib/auk_dspip_math_pkg_fir_81.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file hb1_ast.vhd
    Info (12022): Found design unit 1: hb1_ast-struct
    Info (12023): Found entity 1: hb1_ast
Info (12021): Found 1 design units, including 1 entities, in source file hb1_st.v
    Info (12023): Found entity 1: hb1_st
Info (12021): Found 1 design units, including 1 entities, in source file hb1.v
    Info (12023): Found entity 1: hb1
Info (12021): Found 2 design units, including 1 entities, in source file hb2_ast.vhd
    Info (12022): Found design unit 1: hb2_ast-struct
    Info (12023): Found entity 1: hb2_ast
Info (12021): Found 1 design units, including 1 entities, in source file hb2_st.v
    Info (12023): Found entity 1: hb2_st
Info (12021): Found 1 design units, including 1 entities, in source file hb2.v
    Info (12023): Found entity 1: hb2
Info (12021): Found 1 design units, including 1 entities, in source file fir_st.v
    Info (12023): Found entity 1: FIR_st
Info (12021): Found 2 design units, including 1 entities, in source file fir_ast.vhd
    Info (12022): Found design unit 1: FIR_ast-struct
    Info (12023): Found entity 1: FIR_ast
Info (12021): Found 1 design units, including 1 entities, in source file fir.v
    Info (12023): Found entity 1: FIR
Info (12021): Found 1 design units, including 1 entities, in source file decimation_2.v
    Info (12023): Found entity 1: decimation_2
Info (12021): Found 1 design units, including 1 entities, in source file decimation_3.v
    Info (12023): Found entity 1: decimation_3
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file rom_1.v
    Info (12023): Found entity 1: rom_1
Info (12021): Found 1 design units, including 1 entities, in source file addr_1.v
    Info (12023): Found entity 1: addr_1
Info (12021): Found 1 design units, including 1 entities, in source file nco2_st.v
    Info (12023): Found entity 1: NCO2_st
Info (12021): Found 1 design units, including 1 entities, in source file nco2.v
    Info (12023): Found entity 1: NCO2
Info (12021): Found 2 design units, including 2 entities, in source file const_test.v
    Info (12023): Found entity 1: const_test_lpm_constant_019
    Info (12023): Found entity 2: const_test
Error (10481): VHDL Use Clause error at hb1_ast.vhd(33): design library "auk_dspip_lib" does not contain primary unit "auk_dspip_lib_pkg_fir_81" File: C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/hb1_ast.vhd Line: 33
Error (10800): VHDL error at hb1_ast.vhd(33): selected name in use clause is not an expanded name File: C:/Users/RadarC508/Desktop/11.1MHz/DDC_test/hb1_ast.vhd Line: 33
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 554 megabytes
    Error: Processing ended: Tue May 09 14:31:43 2017
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:02


