

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s'
================================================================
* Date:           Wed Apr 10 15:58:55 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.355 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       10|       10| 50.000 ns | 50.000 ns |    4|    4| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      1|       0|     545|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     186|    -|
|Register         |        -|      -|     343|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      1|     343|     731|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_exp_table1   |        1|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table2_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_invert_txdS  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        2|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_266_p2                     |     *    |      1|  0|   6|          18|          17|
    |p_Val2_10_fu_762_p2               |     +    |      0|  0|  25|          18|          18|
    |p_Val2_14_fu_806_p2               |     +    |      0|  0|  25|          18|          18|
    |p_Val2_7_fu_734_p2                |     +    |      0|  0|  25|          18|          18|
    |ret_V_fu_792_p2                   |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_1_fu_413_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_468_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_523_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_358_p2              |     -    |      0|  0|  24|          17|          17|
    |and_ln786_1_fu_441_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_496_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_551_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_386_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op12          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op157         |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_826_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_327_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_341_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_313_p2             |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_459_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_514_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_569_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_844_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_404_p2                |    or    |      0|  0|   2|           1|           1|
    |p_Val2_11_fu_748_p3               |  select  |      0|  0|  19|           1|          17|
    |p_Val2_12_fu_776_p3               |  select  |      0|  0|  19|           1|          17|
    |select_ln340_10_fu_860_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_624_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_658_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_692_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_585_p3            |  select  |      0|  0|  10|           1|           9|
    |select_ln388_1_fu_632_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_666_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_700_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_868_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_593_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln65_1_fu_333_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_319_p3             |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_345_p3                 |  select  |      0|  0|  16|           1|          16|
    |y_V_1_fu_640_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_674_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_708_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_876_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_601_p3                     |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_453_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_508_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_563_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_838_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_392_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_6_fu_447_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_7_fu_502_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_8_fu_557_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_9_fu_832_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_398_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_435_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_490_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_545_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_820_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_380_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      1|  0| 545|         258|         480|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |exp_table1_address0      |  27|          5|   10|         50|
    |grp_fu_266_p0            |  15|          3|   18|         54|
    |grp_fu_266_p1            |  27|          5|   17|         85|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 186|         38|   56|        214|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |exp_res_0_V_reg_962                |  17|   0|   17|          0|
    |exp_res_0_V_reg_962_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_1_V_reg_973                |  17|   0|   17|          0|
    |exp_res_1_V_reg_973_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_2_V_reg_984                |  17|   0|   17|          0|
    |exp_res_2_V_reg_984_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_3_V_reg_995                |  17|   0|   17|          0|
    |exp_res_3_V_reg_995_pp0_iter2_reg  |  17|   0|   17|          0|
    |select_ln65_1_reg_936              |  16|   0|   16|          0|
    |select_ln65_reg_930                |  16|   0|   16|          0|
    |sext_ln241_reg_1006                |  26|   0|   26|          0|
    |tmp_data_0_V_1_reg_910             |  16|   0|   16|          0|
    |tmp_data_0_V_reg_1011              |  16|   0|   16|          0|
    |tmp_data_1_V_1_reg_915             |  16|   0|   16|          0|
    |tmp_data_1_V_reg_1016              |  16|   0|   16|          0|
    |tmp_data_2_V_1_reg_920             |  16|   0|   16|          0|
    |tmp_data_2_V_reg_1021              |  16|   0|   16|          0|
    |tmp_data_3_V_1_reg_925             |  16|   0|   16|          0|
    |y_V_1_reg_947                      |  10|   0|   10|          0|
    |y_V_2_reg_952                      |  10|   0|   10|          0|
    |y_V_3_reg_957                      |  10|   0|   10|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 343|   0|  343|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config12> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config12> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config12> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config12> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config12> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config12> | return value |
|data_V_data_0_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config12> | return value |
|data_V_data_1_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config12> | return value |
|data_V_data_2_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config12> | return value |
|data_V_data_3_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config12> | return value |
|res_V_data_0_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config12> | return value |
|res_V_data_1_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config12> | return value |
|res_V_data_2_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config12> | return value |
|res_V_data_3_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config12> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

