[["A fast thermal-aware fixed-outline floorplanning methodology based on analytical models.", ["Jai-Ming Lin", "Tai-Ting Chen", "Yen-Fu Chang", "Wei-Yi Chang", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"], "https://doi.org/10.1145/3240765.3240769", 0], ["Analytical solution of Poisson's equation and its application to VLSI global placement.", ["Wenxing Zhu", "Zhipeng Huang", "Jianli Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240779", 0], ["Novel proximal group ADMM for placement considering fogging and proximity effects.", ["Jianli Chen", "Li Yang", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240832", 0], ["Simultaneous partitioning and signals grouping for time-division multiplexing in 2.5D FPGA-based systems.", ["Shih-Chun Chen", "Richard Sun", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240847", 0], ["IC/IP piracy assessment of reversible logic.", ["Samah Mohamed Saeed", "Xiaotong Cui", "Alwin Zulehner", "Robert Wille", "Rolf Drechsler", "Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240817", 0], ["TimingSAT: timing profile embedded SAT attack.", ["Abhishek Chakraborty", "Yuntao Liu", "Ankur Srivastava"], "https://doi.org/10.1145/3240765.3240857", 0], ["Towards provably-secure analog and mixed-signal locking against overproduction.", ["Nithyashankari Gummidipoondi Jayasankaran", "Adriana C. Sanabria-Borbon", "Edgar Sanchez-Sinencio", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1145/3240765.3240858", 0], ["Best of both worlds: integration of split manufacturing and camouflaging into a security-driven CAD flow for 3D ICs.", ["Satwik Patnaik", "Mohammed Ashraf", "Ozgur Sinanoglu", "Johann Knechtel"], "https://doi.org/10.1145/3240765.3240784", 0], ["Efficient hardware acceleration of CNNs using logarithmic data representation with arbitrary log-base.", ["Sebastian Vogel", "Mengyu Liang", "Andre Guntoro", "Walter Stechele", "Gerd Ascheid"], "https://doi.org/10.1145/3240765.3240803", 0], ["NID: processing binary convolutional neural network in commodity DRAM.", ["Jaehyeong Sim", "Hoseok Seol", "Lee-Sup Kim"], "https://doi.org/10.1145/3240765.3240831", 0], ["AXNet: approximate computing using an end-to-end trainable neural network.", ["Zhenghao Peng", "Xuyang Chen", "Chengwen Xu", "Naifeng Jing", "Xiaoyao Liang", "Cewu Lu", "Li Jiang"], "https://doi.org/10.1145/3240765.3240783", 0], ["Scalable-effort ConvNets for multilevel classification.", ["Valentino Peluso", "Andrea Calimera"], "https://doi.org/10.1145/3240765.3240845", 0], ["Emerging reconfigurable nanotechnologies: can they support future electronics?", ["Shubham Rai", "Srivatsa Srinivasa", "Patsy Cadareanu", "Xunzhao Yin", "Xiaobo Sharon Hu", "Pierre-Emmanuel Gaillardon", "Vijaykrishnan Narayanan", "Akash Kumar"], "https://doi.org/10.1145/3240765.3243472", 0], ["Design and algorithm for clock gating and flip-flop co-optimization.", ["Giyoung Yang", "Taewhan Kim"], "https://doi.org/10.1145/3240765.3240793", 0], ["Macro-aware row-style power delivery network design for better routability.", ["Jai-Ming Lin", "Jhih-Sheng Syu", "I-Ru Chen"], "https://doi.org/10.1145/3240765.3240824", 0], ["Modeling and optimization of magnetic core TSV-inductor for on-chip DC-DC converter.", ["Baixin Chen", "Umamaheswara Rao Tida", "Cheng Zhuo", "Yiyu Shi"], "https://doi.org/10.1145/3240765.3240829", 0], ["Machine-learning-based dynamic IR drop prediction for ECO.", ["Yen-Chun Fang", "Heng-Yi Lin", "Min-Yan Su", "Chien-Mo James Li", "Eric Jia-Wei Fang"], "https://doi.org/10.1145/3240765.3240823", 0], ["Privacy-preserving deep learning and inference.", ["M. Sadegh Riazi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3274560", 0], ["Machine learning IP protection.", ["Rosario Cammarota", "Indranil Banerjee", "Ofer Rosenberg"], "https://doi.org/10.1145/3240765.3270589", 0], ["Assured deep learning: practical defense against adversarial attacks.", ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3274525", 0], ["Tetris: re-architecting convolutional neural network computation for machine learning accelerators.", ["Hang Lu", "Xin Wei", "Ning Lin", "Guihai Yan", "Xiaowei Li"], "https://doi.org/10.1145/3240765.3240855", 0], ["FCN-engine: accelerating deconvolutional layers in classic CNN processors.", ["Dawen Xu", "Kaijie Tu", "Ying Wang", "Cheng Liu", "Bingsheng He", "Huawei Li"], "https://doi.org/10.1145/3240765.3240810", 0], ["Designing adaptive neural networks for energy-constrained image classification.", ["Dimitrios Stamoulis", "Ting-Wu Rudy Chin", "Anand Krishnan Prakash", "Haocheng Fang", "Sribhuvan Sajja", "Mitchell Bognar", "Diana Marculescu"], "https://doi.org/10.1145/3240765.3240796", 0], ["FATE: fast and accurate timing error prediction framework for low power DNN accelerator design.", ["Jeff Jun Zhang", "Siddharth Garg"], "https://doi.org/10.1145/3240765.3240809", 0], ["Waterfall is too slow, let's go Agile: multi-domain coupling for synthesizing automotive cyber-physical systems.", ["Debayan Roy", "Michael Balszun", "Thomas Heurung", "Samarjit Chakraborty", "Amol Naik"], "https://doi.org/10.1145/3240765.3243500", 0], ["Model-based and data-driven approaches for building automation and control.", ["Tianshu Wei", "Xiaoming Chen", "Xin Li", "Qi Zhu"], "https://doi.org/10.1145/3240765.3243485", 0], ["Design automation for battery systems.", ["Swaminathan Narayanaswamy", "Sangyoung Park", "Sebastian Steinhorst", "Samarjit Chakraborty"], "https://doi.org/10.1145/3240765.3243469", 0], ["RFUZZ: coverage-directed fuzz testing of RTL on FPGAs.", ["Kevin Laeufer", "Jack Koenig", "Donggyu Kim", "Jonathan Bachrach", "Koushik Sen"], "https://doi.org/10.1145/3240765.3240842", 0], ["Steep coverage-ascent directed test generation for shared-memory verification of multicore chips.", ["Gabriel A. G. Andrade", "Marleson Graf", "Nicolas Pfeifer", "Luiz C. V. dos Santos"], "https://doi.org/10.1145/3240765.3240852", 0], ["SMTSampler: efficient stimulus generation from complex SMT constraints.", ["Rafael Dutra", "Jonathan Bachrach", "Koushik Sen"], "https://doi.org/10.1145/3240765.3240848", 0], ["DL-RSIM: a simulation framework to enable reliable ReRAM-based accelerators for deep learning.", ["Meng-Yao Lin", "Hsiang-Yun Cheng", "Wei-Ting Lin", "Tzu-Hsien Yang", "I-Ching Tseng", "Chia-Lin Yang", "Han-Wen Hu", "Hung-Sheng Chang", "Hsiang-Pang Li", "Meng-Fan Chang"], "https://doi.org/10.1145/3240765.3240800", 0], ["A ferroelectric FET based power-efficient architecture for data-intensive computing.", ["Yun Long", "Taesik Na", "Prakshi Rastogi", "Karthik Rao", "Asif Islam Khan", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3240765.3240770", 0], ["EMAT: an efficient multi-task architecture for transfer learning using ReRAM.", ["Fan Chen", "Hai Li"], "https://doi.org/10.1145/3240765.3240805", 0], ["Co-manage power delivery and consumption for manycore systems using reinforcement learning.", ["Haoran Li", "Zhongyuan Tian", "Rafael K. V. Maeda", "Xuanqi Chen", "Jun Feng", "Jiang Xu"], "https://doi.org/10.1145/3240765.3240787", 0], ["Adaptive-precision framework for SGD using deep Q-learning.", ["Wentai Zhang", "Hanxian Huang", "Jiaxi Zhang", "Ming Jiang", "Guojie Luo"], "https://doi.org/10.1145/3240765.3240774", 0], ["Differentiated handling of physical scenes and virtual objects for mobile augmented reality.", ["Chih-Hsuan Yen", "Wei-Ming Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "https://doi.org/10.1145/3240765.3240798", 0], ["DATC RDF: an academic flow from logic synthesis to detailed routing.", ["Jinwook Jung", "Iris Hui-Ru Jiang", "Jianli Chen", "Shih-Ting Lin", "Yih-Lang Li", "Victor N. Kravets", "Gi-Joon Nam"], "https://doi.org/10.1145/3240765.3272126", 0], ["Physical modeling of bitcell stability in subthreshold SRAMs for leakage-area optimization under PVT variations.", ["Xin Fan", "Rui Wang", "Tobias Gemmeke"], "https://doi.org/10.1145/3240765.3240836", 0], ["Comparing voltage adaptation performance between replica and in-situ timing monitors.", ["Yutaka Masuda", "Jun Nagayama", "Hirotaka Takeno", "Yoshimasa Ogawa", "Yoichi Momiyama", "Masanori Hashimoto"], "https://doi.org/10.1145/3240765.3240788", 0], ["Strain-aware performance evaluation and correction for OTFT-based flexible displays.", ["Tengtao Li", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3240765.3240853", 0], ["Achieving fast sanitization with zero live data copy for MLC flash memory.", ["Ping-Hsien Lin", "Yu-Ming Chang", "Yung-Chun Li", "Wei-Chen Wang", "Chien-Chung Ho", "Yuan-Hao Chang"], "https://doi.org/10.1145/3240765.3240773", 0], ["Architecting data placement in SSDs for efficient secure deletion implementation.", ["Hoda Aghaei Khouzani", "Chen Liu", "Chengmo Yang"], "https://doi.org/10.1145/3240765.3240780", 0], ["AxBA: an approximate bus architecture framework.", ["Jacob R. Stevens", "Ashish Ranjan", "Anand Raghunathan"], "https://doi.org/10.1145/3240765.3240782", 0], ["Security: the dark side of approximate computing?", ["Francesco Regazzoni", "Cesare Alippi", "Ilia Polian"], "https://doi.org/10.1145/3240765.3243497", 0], ["Security aspects of neuromorphic MPSoCs.", ["Johanna Sepulveda", "Cezar Reinbrecht", "Jean-Philippe Diguet"], "https://doi.org/10.1145/3240765.3274038", 0], ["Vulnerability-tolerant secure architectures.", ["Todd M. Austin", "Valeria Bertacco", "Baris Kasikci", "Sharad Malik", "Mohit Tiwari"], "https://doi.org/10.1145/3240765.3273057", 0], ["Machine learning for performance and power modeling of heterogeneous systems.", ["Joseph L. Greathouse", "Gabriel H. Loh"], "https://doi.org/10.1145/3240765.3243484", 0], ["Machine learning for design space exploration and optimization of manycore systems.", ["Ryan Gary Kim", "Janardhan Rao Doppa", "Partha Pratim Pande"], "https://doi.org/10.1145/3240765.3243483", 0], ["Failure prediction based on anomaly detection for complex core routers.", ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "https://doi.org/10.1145/3240765.3243476", 0], ["Invocation-driven neural approximate computing with a multiclass-classifier and multiple approximators.", ["Haiyue Song", "Chengwen Xu", "Qiang Xu", "Zhuoran Song", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3240765.3240819", 0], ["Deterministic methods for stochastic computing using low-discrepancy sequences.", ["M. Hassan Najafi", "David J. Lilja", "Marc D. Riedel"], "https://doi.org/10.1145/3240765.3240797", 0], ["Design space exploration of multi-output logic function approximations.", ["Jorge Echavarria", "Stefan Wildermann", "Jurgen Teich"], "https://doi.org/10.1145/3240765.3240795", 0], ["3DICT: a reliable and QoS capable mobile process-in-memory architecture for lookup-based CNNs in 3D XPoint ReRAMs.", ["Qian Lou", "Wujie Wen", "Lei Jiang"], "https://doi.org/10.1145/3240765.3240767", 0], ["Aliens: a novel hybrid architecture for resistive random-access memory.", ["Bing Wu", "Dan Feng", "Wei Tong", "Jingning Liu", "Shuai Li", "Mingshun Yang", "Chengning Wang", "Yang Zhang"], "https://doi.org/10.1145/3240765.3240776", 0], ["FELIX: fast and energy-efficient logic in memory.", ["Saransh Gupta", "Mohsen Imani", "Tajana Rosing"], "https://doi.org/10.1145/3240765.3240811", 0], ["DNNBuilder: an automated tool for building high-performance DNN hardware accelerators for FPGAs.", ["Xiaofan Zhang", "Junsong Wang", "Chao Zhu", "Yonghua Lin", "Jinjun Xiong", "Wen-Mei W. Hwu", "Deming Chen"], "https://doi.org/10.1145/3240765.3240801", 0], ["Algorithm-hardware co-design of single shot detector for fast object detection on FPGAs.", ["Yufei Ma", "Tu Zheng", "Yu Cao", "Sarma B. K. Vrudhula", "Jae-sun Seo"], "https://doi.org/10.1145/3240765.3240775", 0], ["TGPA: tile-grained pipeline architecture for low latency CNN inference.", ["Xuechao Wei", "Yun Liang", "Xiuhong Li", "Cody Hao Yu", "Peng Zhang", "Jason Cong"], "https://doi.org/10.1145/3240765.3240856", 0], ["Customized locking of IP blocks on a multi-million-gate SoC.", ["Abhrajit Sengupta", "Mohammed Thari Nabeel", "Mohammed Ashraf", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3240765.3243467", 0], ["Dynamic resource management for heterogeneous many-cores.", ["Jorg Henkel", "Jurgen Teich", "Stefan Wildermann", "Hussam Amrouch"], "https://doi.org/10.1145/3240765.3243471", 0], ["Online learning for adaptive optimization of heterogeneous SoCs.", ["Ganapati Bhat", "Sumit K. Mandal", "Ujjwal Gupta", "Umit Y. Ogras"], "https://doi.org/10.1145/3240765.3243489", 0], ["Hybrid on-chip communication architectures for heterogeneous manycore systems.", ["Biresh Kumar Joardar", "Janardhan Rao Doppa", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"], "https://doi.org/10.1145/3240765.3243480", 0], ["A practical detailed placement algorithm under multi-cell spacing constraints.", ["Yu-Hsiang Cheng", "Ding-Wei Huang", "Wai-Kei Mak", "Ting-Chi Wang"], "https://doi.org/10.1145/3240765.3240772", 0], ["Mixed-cell-height placement considering drain-to-drain abutment.", ["Yu-Wei Tseng", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240827", 0], ["Mixed-cell-height legalization considering technology and region constraints.", ["Ziran Zhu", "Xingquan Li", "Yuhang Chen", "Jianli Chen", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240826", 0], ["Mixed-cell-height placement with complex minimum-implant-area constraints.", ["Jianli Chen", "Peng Yang", "Xingquan Li", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240828", 0], ["RAPID: read acceleration for improved performance and endurance in MLC/TLC NVMs.", ["Poovaiah M. Palangappa", "Kartik Mohanram"], "https://doi.org/10.1145/3240765.3240840", 0], ["Sneak path free reconfiguration of via-switch crossbars based FPGA.", ["Ryutaro Doi", "Jaehoon Yu", "Masanori Hashimoto"], "https://doi.org/10.1145/3240765.3240849", 0], ["Mixed size crossbar based RRAM CNN accelerator with overlapped mapping method.", ["Zhenhua Zhu", "Jilan Lin", "Ming Cheng", "Lixue Xia", "Hanbo Sun", "Xiaoming Chen", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3240765.3240825", 0], ["Enhancing the solution quality of hardware ising-model solver via parallel tempering.", ["Hidenori Gyoten", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3240765.3240806", 0], ["Defensive dropout for hardening deep neural networks under adversarial attacks.", ["Siyue Wang", "Xiao Wang", "Pu Zhao", "Wujie Wen", "David R. Kaeli", "Peter Chin", "Xue Lin"], "https://doi.org/10.1145/3240765.3264699", 0], ["Online human activity recognition using low-power wearable devices.", ["Ganapati Bhat", "Ranadeep Deb", "Vatika Vardhan Chaurasia", "Holly Shill", "Umit Y. Ogras"], "https://doi.org/10.1145/3240765.3240833", 0], ["Shadow attacks on MEDA biochips.", ["Mohammed Shayan", "Sukanta Bhattacharjee", "Tung-Che Liang", "Jack Tang", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240846", 0], ["LeapChain: efficient blockchain verification for embedded IoT.", ["Emanuel Regnath", "Sebastian Steinhorst"], "https://doi.org/10.1145/3240765.3240820", 0], ["Robust object estimation using generative-discriminative inference for secure robotics applications.", ["Yanqi Liu", "Alessandro Costantini", "R. Iris Bahar", "Zhiqiang Sui", "Zhefan Ye", "Shiyang Lu", "Odest Chadwicke Jenkins"], "https://doi.org/10.1145/3240765.3243493", 0], ["Efficient utilization of adversarial training towards robust machine learners and its analysis.", ["Sai Manoj P. D.", "Sairaj Amberkar", "Setareh Rafatirad", "Houman Homayoun"], "https://doi.org/10.1145/3240765.3267502", 0], ["Majority logic synthesis.", ["Luca Amaru", "Eleonora Testa", "Miguel Couceiro", "Odysseas Zografos", "Giovanni De Micheli", "Mathias Soeken"], "https://doi.org/10.1145/3240765.3267501", 0], ["RouteNet: routability prediction for mixed-size designs using convolutional neural network.", ["Zhiyao Xie", "Yu-Hung Huang", "Guan-Qi Fang", "Haoxing Ren", "Shao-Yun Fang", "Yiran Chen", "Nvidia Corporation"], "https://doi.org/10.1145/3240765.3240843", 0], ["TritonRoute: an initial detailed router for advanced VLSI technologies.", ["Andrew B. Kahng", "Lutong Wang", "Bangqi Xu"], "https://doi.org/10.1145/3240765.3240766", 0], ["A multithreaded initial detailed routing algorithm considering global routing guides.", ["Fan-Keng Sun", "Hao Chen", "Ching-Yu Chen", "Chen-Hao Hsu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240777", 0], ["Extending ML-OARSMT to net open locator with efficient and effective boolean operations.", ["Bing-Hui Jiang", "Hung-Ming Chen"], "https://doi.org/10.1145/3240765.3240807", 0], ["Logic synthesis of binarized neural networks for efficient circuit implementation.", ["Chia-Chih Chi", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3240765.3240822", 0], ["Canonicalization of threshold logic representation and its applications.", ["Siang-Yun Lee", "Nian-Ze Lee", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3240765.3240785", 0], ["DALS: delay-driven approximate logic synthesis.", ["Zhuangzhuang Zhou", "Yue Yao", "Shuyang Huang", "Sanbao Su", "Chang Meng", "Weikang Qian"], "https://doi.org/10.1145/3240765.3240790", 0], ["Unlocking fine-grain parallelism for AIG rewriting.", ["Vinicius Neves Possani", "Yi-Shan Lu", "Alan Mishchenko", "Keshav Pingali", "Renato P. Ribas", "Andre Inacio Reis"], "https://doi.org/10.1145/3240765.3240861", 0], ["High-level synthesis with timing-sensitive information flow enforcement.", ["Zhenghong Jiang", "Steve Dai", "G. Edward Suh", "Zhiru Zhang"], "https://doi.org/10.1145/3240765.3243415", 0], ["Property specific information flow analysis for hardware security verification.", ["Wei Hu", "Armaiti Ardeshiricham", "Mustafa S. Gobulukoglu", "Xinmu Wang", "Ryan Kastner"], "https://doi.org/10.1145/3240765.3240839", 0], ["HISA: hardware isolation-based secure architecture for CPU-FPGA embedded systems.", ["Mengmei Ye", "Xianglong Feng", "Sheng Wei"], "https://doi.org/10.1145/3240765.3240814", 0], ["SWAN: mitigating hardware trojans with design ambiguity.", ["Timothy Linscott", "Pete Ehrett", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/3240765.3240854", 0], ["Security for safety: a path toward building trusted autonomous vehicles.", ["Raj Gautam Dutta", "Feng Yu", "Teng Zhang", "Yaodan Hu", "Yier Jin"], "https://doi.org/10.1145/3240765.3243496", 0], ["Hardware-accelerated data acquisition and authentication for high-speed video streams on future heterogeneous automotive processing platforms.", ["Martin Geier", "Fabian Franzen", "Samarjit Chakraborty"], "https://doi.org/10.1145/3240765.3243478", 0], ["Network and system level security in connected vehicle applications.", ["Hengyi Liang", "Matthew Jagielski", "Bowen Zheng", "Chung-Wei Lin", "Eunsuk Kang", "Shinichi Shiraishi", "Cristina Nita-Rotaru", "Qi Zhu"], "https://doi.org/10.1145/3240765.3243488", 0], ["A safety and security architecture for reducing accidents in intelligent transportation systems.", ["Qian Chen", "Azizeh Khaled Sowan", "Shouhuai Xu"], "https://doi.org/10.1145/3240765.3243462", 0], ["The need and opportunities of electromigration-aware integrated circuit design.", ["Steve Bigalke", "Jens Lienig", "Goran Jerke", "Jurgen Scheible", "Roland Jancke"], "https://doi.org/10.1145/3240765.3265971", 0], ["Uncertainty quantification of electronic and photonic ICs with non-Gaussian correlated process variations.", ["Chunfeng Cui", "Zheng Zhang"], "https://doi.org/10.1145/3240765.3240860", 0], ["Parallelizable Bayesian optimization for analog and mixed-signal rare failure detection with high coverage.", ["Hanbin Hu", "Peng Li", "Jianhua Z. Huang"], "https://doi.org/10.1145/3240765.3240835", 0], ["Transient circuit simulation for differential algebraic systems using matrix exponential.", ["Pengwen Chen", "Chung-Kuan Cheng", "Dongwon Park", "Xinyuan Wang"], "https://doi.org/10.1145/3240765.3264636", 0], ["CustomTopo: a topology generation method for application-specific wavelength-routed optical NoCs.", ["Mengchu Li", "Tsun-Ming Tseng", "Davide Bertozzi", "Mahdi Tala", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240789", 0], ["A cross-layer methodology for design and optimization of networks in 2.5D systems.", ["Ayse Kivilcim Coskun", "Furkan Eris", "Ajay Joshi", "Andrew B. Kahng", "Yenai Ma", "Vaishnav Srinivas"], "https://doi.org/10.1145/3240765.3240768", 0], ["Wavefront-MCTS: multi-objective design space exploration of NoC architectures based on Monte Carlo tree search.", ["Yong Hu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240863", 0], ["HLS-based optimization and design space exploration for applications with variable loop bounds.", ["Young-kyu Choi", "Jason Cong"], "https://doi.org/10.1145/3240765.3240815", 0], ["HLSPredict: cross platform performance prediction for FPGA high-level synthesis.", ["Kenneth ONeal", "Mitch Liu", "Hans Tang", "Amin Kalantar", "Kennen DeRenard", "Philip Brisk"], "https://doi.org/10.1145/3240765.3264635", 0], ["C-GOOD: C-code generation framework for optimized on-device deep learning.", ["Duseok Kang", "Euiseok Kim", "Inpyo Bae", "Bernhard Egger", "Soonhoi Ha"], "https://doi.org/10.1145/3240765.3240786", 0], ["LiteHAX: lightweight hardware-assisted attestation of program execution.", ["Ghada Dessouky", "Tigist Abera", "Ahmad Ibrahim", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3240765.3240821", 0], ["SCADET: a side-channel attack detection tool for tracking prime+probe.", ["Majid Sabbagh", "Yunsi Fei", "Thomas Wahl", "A. Adam Ding"], "https://doi.org/10.1145/3240765.3240844", 0], ["Industrial experiences with resource management under software randomization in ARINC653 avionics environments.", ["Leonidas Kosmidis", "Cristian Maxim", "Victor Jegu", "Francis Vatrinet", "Francisco J. Cazorla"], "https://doi.org/10.1145/3240765.3240818", 0], ["Single flux quantum circuit technology and CAD overview.", ["Coenrad Fourie"], "https://doi.org/10.1145/3240765.3243498", 0], ["Design automation methodology and tools for superconductive electronics.", ["Massoud Pedram", "Yanzhi Wang"], "https://doi.org/10.1145/3240765.3243470", 0], ["Multi-terminal routing with length-matching for rapid single flux quantum circuits.", ["Pei-Yi Cheng", "Kazuyoshi Takagi", "Tsung-Yi Ho"], "https://doi.org/10.1145/3240765.3243487", 0], ["Electromagnetic equalizer: an active countermeasure against EM side-channel attack.", ["Chenguang Wang", "Yici Cai", "Haoyi Wang", "Qiang Zhou"], "https://doi.org/10.1145/3240765.3240804", 0], ["GPU acceleration of RSA is vulnerable to side-channel timing attacks.", ["Chao Luo", "Yunsi Fei", "David R. Kaeli"], "https://doi.org/10.1145/3240765.3240812", 0], ["Remote inter-chip power analysis side-channel attacks at board-level.", ["Falk Schellenberg", "Dennis R. E. Gnad", "Amir Moradi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/3240765.3240841", 0], ["Effective simple-power analysis attacks of elliptic curve cryptography on embedded systems.", ["Chao Luo", "Yunsi Fei", "David R. Kaeli"], "https://doi.org/10.1145/3240765.3240802", 0], ["SODA: stencil with optimized dataflow architecture.", ["Yuze Chi", "Jason Cong", "Peng Wei", "Peipei Zhou"], "https://doi.org/10.1145/3240765.3240850", 0], ["PolySA: polyhedral-based systolic array auto-compilation.", ["Jason Cong", "Jie Wang"], "https://doi.org/10.1145/3240765.3240838", 0], ["An efficient data reuse strategy for multi-pattern data access.", ["Wensong Li", "Fan Yang", "Hengliang Zhu", "Xuan Zeng", "Dian Zhou"], "https://doi.org/10.1145/3240765.3240778", 0], ["Optimizing data layout and system configuration on FPGA-based heterogeneous platforms.", ["Hou-Jen Ko", "Zhiyuan Li", "Samuel P. Midkiff"], "https://doi.org/10.1145/3240765.3240834", 0], ["Design and optimization of edge computing distributed neural processor for biomedical rehabilitation with sensor fusion.", ["Kofi Otseidu", "Tianyu Jia", "Joshua Bryne", "Levi Hargrove", "Jie Gu"], "https://doi.org/10.1145/3240765.3240794", 0], ["Area-efficient and low-power face-to-face-bonded 3D liquid state machine design.", ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Peng Li", "Sung Kyu Lim"], "https://doi.org/10.1145/3240765.3264695", 0], ["DIMA: a depthwise CNN in-memory accelerator.", ["Shaahin Angizi", "Zhezhi He", "Deliang Fan"], "https://doi.org/10.1145/3240765.3240799", 0], ["Multi-channel and fault-tolerant control multiplexing for flow-based microfluidic biochips.", ["Ying Zhu", "Bing Li", "Tsung-Yi Ho", "Qin Wang", "Hailong Yao", "Robert Wille", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240830", 0], ["Multi-physics-based FEM analysis for post-voiding analysis of electromigration failure effects.", ["Hengyang Zhao", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/3240765.3243486", 0], ["Estimating and optimizing BTI aging effects: from physics to CAD.", ["Hussam Amrouch", "Victor M. van Santen", "Jorg Henkel"], "https://doi.org/10.1145/3240765.3243475", 0], ["PVT2: process, voltage, temperature and time-dependent variability in scaled CMOS process.", ["A. K. M. Mahfuzul Islam", "Hidetoshi Onodera"], "https://doi.org/10.1145/3240765.3243491", 0], ["Performance and accuracy in soft-error resilience evaluation using the multi-level processor simulator ETISS-ML.", ["Daniel Mueller-Gritschneder", "Uzair Sharif", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3243490", 0], ["Computer-aided design for quantum computation.", ["Robert Wille", "Austin G. Fowler", "Yehuda Naveh"], "https://doi.org/10.1145/3240765.3267469", 0], ["PolyCleaner: clean your polynomials before backward rewriting to verify million-gate multipliers.", ["Alireza Mahzoon", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1145/3240765.3240837", 0], ["A formal instruction-level GPU model for scalable verification.", ["Yue Xing", "Bo-Yuan Huang", "Aarti Gupta", "Sharad Malik"], "https://doi.org/10.1145/3240765.3240771", 0], ["Fast FPGA emulation of analog dynamics in digitally-driven systems.", ["Steven Herbst", "ByongChan Lim", "Mark Horowitz"], "https://doi.org/10.1145/3240765.3240808", 0], ["SPN dash: fast detection of adversarial attacks on mobile via sensor pattern noise fingerprinting.", ["Kent W. Nixon", "Jiachen Mao", "Juncheng Shen", "Huanrui Yang", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1145/3240765.3240851", 0], ["Watermarking deep neural networks for embedded systems.", ["Jia Guo", "Miodrag Potkonjak"], "https://doi.org/10.1145/3240765.3240862", 0], ["DeepFense: online accelerated defense against adversarial deep learning.", ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3240791", 0], ["Enabling deep learning at the IoT edge.", ["Liangzhen Lai", "Naveen Suda"], "https://doi.org/10.1145/3240765.3243473", 0], ["Searching toward pareto-optimal device-aware neural architectures.", ["An-Chieh Cheng", "Jin-Dong Dong", "Chi-Hung Hsu", "Shu-Huan Chang", "Min Sun", "Shih-Chieh Chang", "Jia-Yu Pan", "Yu-Ting Chen", "Wei Wei", "Da-Cheng Juan"], "https://doi.org/10.1145/3240765.3243494", 0], ["Hardware-aware machine learning: modeling and optimization.", ["Diana Marculescu", "Dimitrios Stamoulis", "Ermao Cai"], "https://doi.org/10.1145/3240765.3243479", 0]]