
# Loop constraints
directive set /Connections::OutBlocking<axi::axi4<spec::Axi::axiCfg>::WritePayload,Connections::SYN_PORT>::Push/core/core:rlp CSTEPS_FROM {{. == 0}}
directive set /Connections::OutBlocking<axi::axi4<spec::Axi::axiCfg>::WritePayload,Connections::SYN_PORT>::Push/core/core:rlp/main CSTEPS_FROM {{. == 3} {.. == 0}}

# IO operation constraints
directive set /Connections::OutBlocking<axi::axi4<spec::Axi::axiCfg>::WritePayload,Connections::SYN_PORT>::Push/core/core:rlp/main/m.wstrb:io_read(m.wstrb:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /Connections::OutBlocking<axi::axi4<spec::Axi::axiCfg>::WritePayload,Connections::SYN_PORT>::Push/core/core:rlp/main/m.last:io_read(m.last:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /Connections::OutBlocking<axi::axi4<spec::Axi::axiCfg>::WritePayload,Connections::SYN_PORT>::Push/core/core:rlp/main/m.data:io_read(m.data:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /Connections::OutBlocking<axi::axi4<spec::Axi::axiCfg>::WritePayload,Connections::SYN_PORT>::Push/core/core:rlp/main/io_read(ccs_ccore_start:rsc.@) CSTEPS_FROM {{.. == 1}}
directive set /Connections::OutBlocking<axi::axi4<spec::Axi::axiCfg>::WritePayload,Connections::SYN_PORT>::Push/core/core:rlp/main/this.vld.write:asn(this.vld) CSTEPS_FROM {{.. == 1}}
directive set /Connections::OutBlocking<axi::axi4<spec::Axi::axiCfg>::WritePayload,Connections::SYN_PORT>::Push/core/core:rlp/main/this.write_msg:bits:asn CSTEPS_FROM {{.. == 1}}
directive set /Connections::OutBlocking<axi::axi4<spec::Axi::axiCfg>::WritePayload,Connections::SYN_PORT>::Push/core/core:rlp/main/this.Push#1:do:asn CSTEPS_FROM {{.. == 2}}
directive set /Connections::OutBlocking<axi::axi4<spec::Axi::axiCfg>::WritePayload,Connections::SYN_PORT>::Push/core/core:rlp/main/this.vld.write#1:asn(this.vld) CSTEPS_FROM {{.. == 2}}

# Sync operation constraints

# Real operation constraints
directive set /Connections::OutBlocking<axi::axi4<spec::Axi::axiCfg>::WritePayload,Connections::SYN_PORT>::Push/core/core:rlp/main/this.Push#1:do:mux CSTEPS_FROM {{.. == 1}}
directive set /Connections::OutBlocking<axi::axi4<spec::Axi::axiCfg>::WritePayload,Connections::SYN_PORT>::Push/core/core:rlp/main/this.Push#1:do:mux#1 CSTEPS_FROM {{.. == 1}}
directive set /Connections::OutBlocking<axi::axi4<spec::Axi::axiCfg>::WritePayload,Connections::SYN_PORT>::Push/core/core:rlp/main/this.Push#1:do:mux#2 CSTEPS_FROM {{.. == 1}}
directive set /Connections::OutBlocking<axi::axi4<spec::Axi::axiCfg>::WritePayload,Connections::SYN_PORT>::Push/core/core:rlp/main/this.Push#1:do:mux#4 CSTEPS_FROM {{.. == 1}}

# Probe constraints
