[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  12470       tick       2554929       1167140       1120874       2554929 
      2  12470       tick       4324942       2108237       2086335       4324942 
      3  12470       tick       4323702       2108909       2086451       4323702 
      4  12470       tick       4316146       2104582       2089653       4316146 
      5  12470       tick       4320925       2106910       2085807       4320925 
      6  12470       tick       4317051       2104599       2089637       4317051 
      7  12470       tick       4318424       2105770       2087996       4318424 
      8  12470       tick       4319707       2105472       2085390       4319707 
      9  12470       tick       4317930       2105054       2090014       4317930 
     10  12470       tick       4320715       2106489       2088074       4320715 
     11  12470       tick       4315682       2103713       2086915       4315682 
     12  12470       tick       4327728       2108952       2087734       4327728 
     13  12470       tick       4313510       2103980       2081302       4313510 
     14  12470       tick       4317490       2104632       2087067       4317490 
     15  12470       tick       4323128       2106506       2089370       4323128 
     16  12470       tick       4321439       2106387       2090579       4321439 
     17  12470       tick       4319255       2105355       2088887       4319255 
     18  12470       tick       4319435       2105562       2086039       4319435 
     19  12470       tick       4318848       2105766       2090346       4318848 
     20  12470       tick       4314842       2103458       2086029       4314842 
     21  12470       tick       4319185       2104952       2089265       4319185 
     22  12470       exit       1333985        651106        644729       1333985 
