<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="CORE_UUID" value="441ab77ca8ab5fc185f99edc3820169b"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_6"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="mainBlockDesign_i/system_ila_5/inst/probe0_1[11]"/>
        <net name="mainBlockDesign_i/system_ila_5/inst/probe0_1[10]"/>
        <net name="mainBlockDesign_i/system_ila_5/inst/probe0_1[9]"/>
        <net name="mainBlockDesign_i/system_ila_5/inst/probe0_1[8]"/>
        <net name="mainBlockDesign_i/system_ila_5/inst/probe0_1[7]"/>
        <net name="mainBlockDesign_i/system_ila_5/inst/probe0_1[6]"/>
        <net name="mainBlockDesign_i/system_ila_5/inst/probe0_1[5]"/>
        <net name="mainBlockDesign_i/system_ila_5/inst/probe0_1[4]"/>
        <net name="mainBlockDesign_i/system_ila_5/inst/probe0_1[3]"/>
        <net name="mainBlockDesign_i/system_ila_5/inst/probe0_1[2]"/>
        <net name="mainBlockDesign_i/system_ila_5/inst/probe0_1[1]"/>
        <net name="mainBlockDesign_i/system_ila_5/inst/probe0_1[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
