INFO: [VRFC 10-163] Analyzing VHDL file "C:/repo/my-vhdl-code/vga_1024x768/vga_1024x768.srcs/sim_1/new/clk_div_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_div_tb'
