Hooray! It executed without errors!
Program has finished executing.
Hooray! It executed without errors!
Program has finished executing.
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_filter_wrapper_top glbl -prj filter_wrapper.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims --initfile /opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s filter_wrapper -debug wave 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kalex/MedianFilter/solution3/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/read_pixels_from_str.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity read_pixels_from_str
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/filter_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filter_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/filter_wrapper_AXILiteS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filter_wrapper_AXILiteS_s_axi
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/write_pixels_to_stre.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_pixels_to_stre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/AESL_axi_master_gmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_master_gmem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/filter_wrapper.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_filter_wrapper_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/AESL_axi_slave_AXILiteS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_AXILiteS
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/start_for_filter_U0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_filter_U0_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_filter_U0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/bubble_sort.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bubble_sort
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/fifo_w32_d1024_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w32_d1024_A
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/fifo_w32_d2_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w32_d2_A_shiftReg
INFO: [VRFC 10-307] analyzing entity fifo_w32_d2_A
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/filter_wrapper_gmem_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filter_wrapper_gmem_m_axi
INFO: [VRFC 10-307] analyzing entity filter_wrapper_gmem_m_axi_reg_slice
INFO: [VRFC 10-307] analyzing entity filter_wrapper_gmem_m_axi_fifo
INFO: [VRFC 10-307] analyzing entity filter_wrapper_gmem_m_axi_buffer
INFO: [VRFC 10-307] analyzing entity filter_wrapper_gmem_m_axi_decoder
INFO: [VRFC 10-307] analyzing entity filter_wrapper_gmem_m_axi_throttl
INFO: [VRFC 10-307] analyzing entity filter_wrapper_gmem_m_axi_read
INFO: [VRFC 10-307] analyzing entity filter_wrapper_gmem_m_axi_write
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/filter_temp_array_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filter_temp_array_0_ram
INFO: [VRFC 10-307] analyzing entity filter_temp_array_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kalex/MedianFilter/solution3/sim/vhdl/filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filter
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3367]
WARNING: [VRFC 10-1303] range is empty (null range) [/home/kalex/MedianFilter/solution3/sim/vhdl/filter_wrapper_gmem_m_axi.vhd:695]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behave of entity xil_defaultlib.filter_wrapper_AXILiteS_s_axi [filter_wrapper_axilites_s_axi_de...]
Compiling architecture behav of entity xil_defaultlib.filter_wrapper_gmem_m_axi_throttl [\filter_wrapper_gmem_m_axi_throt...]
Compiling architecture behav of entity xil_defaultlib.filter_wrapper_gmem_m_axi_throttl [\filter_wrapper_gmem_m_axi_throt...]
Compiling architecture behave of entity xil_defaultlib.filter_wrapper_gmem_m_axi_fifo [\filter_wrapper_gmem_m_axi_fifo(...]
Compiling architecture behave of entity xil_defaultlib.filter_wrapper_gmem_m_axi_reg_slice [\filter_wrapper_gmem_m_axi_reg_s...]
Compiling architecture behave of entity xil_defaultlib.filter_wrapper_gmem_m_axi_fifo [\filter_wrapper_gmem_m_axi_fifo(...]
Compiling architecture arch of entity xil_defaultlib.filter_wrapper_gmem_m_axi_buffer [\filter_wrapper_gmem_m_axi_buffe...]
Compiling architecture behave of entity xil_defaultlib.filter_wrapper_gmem_m_axi_fifo [\filter_wrapper_gmem_m_axi_fifo(...]
Compiling architecture behave of entity xil_defaultlib.filter_wrapper_gmem_m_axi_fifo [\filter_wrapper_gmem_m_axi_fifo(...]
Compiling architecture behave of entity xil_defaultlib.filter_wrapper_gmem_m_axi_write [\filter_wrapper_gmem_m_axi_write...]
Compiling architecture arch of entity xil_defaultlib.filter_wrapper_gmem_m_axi_buffer [\filter_wrapper_gmem_m_axi_buffe...]
Compiling architecture behave of entity xil_defaultlib.filter_wrapper_gmem_m_axi_reg_slice [\filter_wrapper_gmem_m_axi_reg_s...]
Compiling architecture behave of entity xil_defaultlib.filter_wrapper_gmem_m_axi_read [\filter_wrapper_gmem_m_axi_read(...]
Compiling architecture behave of entity xil_defaultlib.filter_wrapper_gmem_m_axi [\filter_wrapper_gmem_m_axi(max_r...]
Compiling architecture behav of entity xil_defaultlib.write_pixels_to_stre [write_pixels_to_stre_default]
Compiling architecture rtl of entity xil_defaultlib.filter_temp_array_0_ram [\filter_temp_array_0_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.filter_temp_array_0 [filter_temp_array_0_default]
Compiling architecture behav of entity xil_defaultlib.bubble_sort [bubble_sort_default]
Compiling architecture behav of entity xil_defaultlib.filter [filter_default]
Compiling architecture behav of entity xil_defaultlib.read_pixels_from_str [read_pixels_from_str_default]
Compiling architecture arch of entity xil_defaultlib.fifo_w32_d1024_A [\fifo_w32_d1024_A(1,5)\]
Compiling architecture rtl of entity xil_defaultlib.fifo_w32_d2_A_shiftReg [fifo_w32_d2_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w32_d2_A [\fifo_w32_d2_A(1,8)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_filter_U0_shiftReg [start_for_filter_u0_shiftreg_def...]
Compiling architecture rtl of entity xil_defaultlib.start_for_filter_U0 [\start_for_filter_U0(1,4)\]
Compiling architecture behav of entity xil_defaultlib.filter_wrapper [filter_wrapper_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem [aesl_axi_master_gmem_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_AXILiteS [aesl_axi_slave_axilites_default]
Compiling architecture behav of entity xil_defaultlib.apatb_filter_wrapper_top
Built simulation snapshot filter_wrapper

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/kalex/MedianFilter/solution3/sim/vhdl/xsim.dir/filter_wrapper/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  6 12:48:26 2018...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/filter_wrapper/xsim_script.tcl
# xsim {filter_wrapper} -autoloadwcfg -tclbatch {filter_wrapper.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source filter_wrapper.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set in_array__out_array_group [add_wave_group in_array__out_array(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $in_array__out_array_group]
## set wdata_group [add_wave_group "Write Channel" -into $in_array__out_array_group]
## set ctrl_group [add_wave_group "Handshakes" -into $in_array__out_array_group]
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set in_array__out_array__return_group [add_wave_group in_array__out_array__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/interrupt -into $in_array__out_array__return_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_BRESP -into $in_array__out_array__return_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_BREADY -into $in_array__out_array__return_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_BVALID -into $in_array__out_array__return_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_RRESP -into $in_array__out_array__return_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_RDATA -into $in_array__out_array__return_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_RREADY -into $in_array__out_array__return_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_RVALID -into $in_array__out_array__return_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_ARREADY -into $in_array__out_array__return_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_ARVALID -into $in_array__out_array__return_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_ARADDR -into $in_array__out_array__return_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_WSTRB -into $in_array__out_array__return_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_WDATA -into $in_array__out_array__return_group -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_WREADY -into $in_array__out_array__return_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_WVALID -into $in_array__out_array__return_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_AWREADY -into $in_array__out_array__return_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_AWVALID -into $in_array__out_array__return_group -color #ffff00 -radix hex
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/s_axi_AXILiteS_AWADDR -into $in_array__out_array__return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_filter_wrapper_top/AESL_inst_filter_wrapper/ap_clk -into $clockgroup
## save_wave_config filter_wrapper.wcfg
## run all
Note: simulation done!
Time: 3600965 ns  Iteration: 1  Process: /apatb_filter_wrapper_top/generate_sim_done_proc  File: /home/kalex/MedianFilter/solution3/sim/vhdl/filter_wrapper.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 3600965 ns  Iteration: 1  Process: /apatb_filter_wrapper_top/generate_sim_done_proc  File: /home/kalex/MedianFilter/solution3/sim/vhdl/filter_wrapper.autotb.vhd
$finish called at time : 3600965 ns
run: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:39 . Memory (MB): peak = 1239.219 ; gain = 0.000 ; free physical = 3282 ; free virtual = 39309
## quit
INFO: [Common 17-206] Exiting xsim at Thu Dec  6 12:49:16 2018...
Hooray! It executed without errors!
Program has finished executing.
