Timing Analyzer report for AlarmClock
Fri Nov 14 23:07:52 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; AlarmClock                                              ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE22F17C6                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 22          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.9%      ;
;     Processors 3-16        ;   0.8%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; AlarmClock.sdc ; OK     ; Fri Nov 14 23:07:51 2025 ;
+----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst3|altpll_component|auto_generated|pll1|inclk[0] ; { inst3|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 130.12 MHz ; 130.12 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 12.315 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9.746 ; 0.000         ;
; CLOCK_50                                          ; 9.835 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 12.315 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.587      ;
; 12.315 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.587      ;
; 12.315 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.587      ;
; 12.315 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.587      ;
; 12.378 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.524      ;
; 12.378 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.524      ;
; 12.378 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.524      ;
; 12.378 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.524      ;
; 12.443 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.459      ;
; 12.443 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.459      ;
; 12.443 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.459      ;
; 12.443 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.459      ;
; 12.655 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.247      ;
; 12.655 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.247      ;
; 12.655 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.247      ;
; 12.655 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.247      ;
; 12.798 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 7.128      ;
; 12.798 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 7.128      ;
; 12.798 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 7.128      ;
; 12.798 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 7.128      ;
; 12.861 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 7.065      ;
; 12.861 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 7.065      ;
; 12.861 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 7.065      ;
; 12.861 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 7.065      ;
; 12.905 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 7.003      ;
; 12.905 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 7.003      ;
; 12.905 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 7.003      ;
; 12.905 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 7.003      ;
; 12.909 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 6.999      ;
; 12.909 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 6.999      ;
; 12.909 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 6.999      ;
; 12.909 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 6.999      ;
; 12.926 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 7.000      ;
; 12.926 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 7.000      ;
; 12.926 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 7.000      ;
; 12.926 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 7.000      ;
; 13.138 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 6.788      ;
; 13.138 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 6.788      ;
; 13.138 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 6.788      ;
; 13.138 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 6.788      ;
; 13.157 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 6.752      ;
; 13.157 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 6.752      ;
; 13.157 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 6.752      ;
; 13.157 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 6.752      ;
; 13.168 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 6.741      ;
; 13.168 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 6.741      ;
; 13.168 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 6.741      ;
; 13.168 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 6.741      ;
; 13.203 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 6.705      ;
; 13.203 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 6.705      ;
; 13.203 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 6.705      ;
; 13.203 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 6.705      ;
; 13.265 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.667      ;
; 13.272 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.660      ;
; 13.284 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.648      ;
; 13.295 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 6.613      ;
; 13.295 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 6.613      ;
; 13.295 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 6.613      ;
; 13.295 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 6.613      ;
; 13.316 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.616      ;
; 13.316 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.616      ;
; 13.316 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.616      ;
; 13.316 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.616      ;
; 13.328 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.604      ;
; 13.335 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.597      ;
; 13.347 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.585      ;
; 13.361 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.557      ;
; 13.361 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.557      ;
; 13.361 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.557      ;
; 13.361 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.557      ;
; 13.388 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.544      ;
; 13.388 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.544      ;
; 13.388 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.544      ;
; 13.388 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.544      ;
; 13.392 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.540      ;
; 13.392 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.540      ;
; 13.392 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.540      ;
; 13.392 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.540      ;
; 13.393 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.539      ;
; 13.400 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.532      ;
; 13.407 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.511      ;
; 13.407 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.511      ;
; 13.407 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.511      ;
; 13.407 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.511      ;
; 13.412 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.520      ;
; 13.434 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.484      ;
; 13.434 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.484      ;
; 13.434 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.484      ;
; 13.434 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.484      ;
; 13.441 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[9]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.477      ;
; 13.441 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[9]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.477      ;
; 13.441 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[9]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.477      ;
; 13.441 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[9]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 6.477      ;
; 13.447 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 6.462      ;
; 13.447 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 6.462      ;
; 13.447 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 6.462      ;
; 13.447 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 6.462      ;
; 13.447 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.485      ;
; 13.447 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.485      ;
; 13.447 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 6.485      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.357 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; alarm_clock:inst1|reg1bit:setTimeReg|d_ff:comb_3|Q                                 ; alarm_clock:inst1|reg1bit:setTimeReg|d_ff:comb_3|Q                                 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.428 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.647      ;
; 0.430 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.649      ;
; 0.430 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.649      ;
; 0.436 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.655      ;
; 0.437 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.656      ;
; 0.447 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.666      ;
; 0.448 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.667      ;
; 0.452 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.672      ;
; 0.455 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.675      ;
; 0.517 ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d0|Q                     ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d1|Q                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.557 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[9]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[9]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[19]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[19]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[17]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[17]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[7]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[7]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[23]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[23]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.562 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[22]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[22]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.566 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[2]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[2]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.785      ;
; 0.567 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[1]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[1]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.786      ;
; 0.569 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[3]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[3]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[13]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[13]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[11]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[11]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[16]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[16]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[15]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[15]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[26]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[26]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[14]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[14]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[5]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[5]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[25]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[25]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[4]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[4]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[21]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[21]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.581 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[6]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[6]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.582 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[0]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[0]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.627 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.846      ;
; 0.653 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.872      ;
; 0.661 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.880      ;
; 0.666 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.885      ;
; 0.668 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.887      ;
; 0.671 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.890      ;
; 0.672 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.891      ;
; 0.675 ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d1|Q                     ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d2|Q                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.894      ;
; 0.681 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.900      ;
; 0.718 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.937      ;
; 0.740 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.959      ;
; 0.748 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.968      ;
; 0.820 ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d2|Q                     ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.040      ;
; 0.830 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.049      ;
; 0.832 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[9]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.051      ;
; 0.833 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[7]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.833 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[17]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.833 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[19]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[23]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.053      ;
; 0.841 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[1]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[2]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.843 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[13]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[14]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[11]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[3]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[4]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[15]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[16]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[9]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[11]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[25]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[26]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[19]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[5]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[6]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[21]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[22]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[25]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.848 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[13]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.076      ;
; 0.848 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[21]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[26]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[22]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[23]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[14]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.078      ;
; 0.851 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[22]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.070      ;
; 0.852 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[0]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[1]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.071      ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.742 ns




+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 144.78 MHz ; 144.78 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 13.093 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9.743 ; 0.000         ;
; CLOCK_50                                          ; 9.818 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 13.093 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.820      ;
; 13.093 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.820      ;
; 13.093 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.820      ;
; 13.093 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.820      ;
; 13.100 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.813      ;
; 13.100 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.813      ;
; 13.100 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.813      ;
; 13.100 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.813      ;
; 13.220 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.693      ;
; 13.220 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.693      ;
; 13.220 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.693      ;
; 13.220 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.693      ;
; 13.340 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.573      ;
; 13.340 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.573      ;
; 13.340 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.573      ;
; 13.340 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 6.573      ;
; 13.530 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.404      ;
; 13.530 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.404      ;
; 13.530 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.404      ;
; 13.530 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.404      ;
; 13.558 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.376      ;
; 13.558 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.376      ;
; 13.558 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.376      ;
; 13.558 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.376      ;
; 13.617 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.300      ;
; 13.617 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.300      ;
; 13.617 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.300      ;
; 13.617 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.300      ;
; 13.622 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.295      ;
; 13.622 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.295      ;
; 13.622 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.295      ;
; 13.622 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.295      ;
; 13.678 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.256      ;
; 13.678 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.256      ;
; 13.678 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.256      ;
; 13.678 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.256      ;
; 13.777 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.157      ;
; 13.777 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.157      ;
; 13.777 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.157      ;
; 13.777 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 6.157      ;
; 13.837 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.080      ;
; 13.837 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.080      ;
; 13.837 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.080      ;
; 13.837 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.080      ;
; 13.839 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 6.080      ;
; 13.839 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 6.080      ;
; 13.839 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 6.080      ;
; 13.839 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 6.080      ;
; 13.843 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 6.076      ;
; 13.843 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 6.076      ;
; 13.843 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 6.076      ;
; 13.843 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 6.076      ;
; 13.908 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.009      ;
; 13.908 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.009      ;
; 13.908 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.009      ;
; 13.908 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 6.009      ;
; 13.981 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 5.958      ;
; 13.981 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 5.958      ;
; 13.981 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 5.958      ;
; 13.981 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 5.958      ;
; 14.004 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.936      ;
; 14.016 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.924      ;
; 14.022 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.918      ;
; 14.040 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.887      ;
; 14.040 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.887      ;
; 14.040 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.887      ;
; 14.040 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.887      ;
; 14.052 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.888      ;
; 14.057 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.883      ;
; 14.058 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.882      ;
; 14.069 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 5.850      ;
; 14.069 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 5.850      ;
; 14.069 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 5.850      ;
; 14.069 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 5.850      ;
; 14.075 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.863      ;
; 14.075 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.863      ;
; 14.075 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.863      ;
; 14.075 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.863      ;
; 14.079 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.848      ;
; 14.079 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.848      ;
; 14.079 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.848      ;
; 14.079 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.848      ;
; 14.080 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.858      ;
; 14.080 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.858      ;
; 14.080 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.858      ;
; 14.080 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.858      ;
; 14.108 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.832      ;
; 14.108 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.832      ;
; 14.108 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.832      ;
; 14.108 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.832      ;
; 14.109 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[23]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.831      ;
; 14.109 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[23]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.831      ;
; 14.109 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[23]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.831      ;
; 14.109 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[23]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.831      ;
; 14.109 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.818      ;
; 14.109 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.818      ;
; 14.109 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.818      ;
; 14.109 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.818      ;
; 14.115 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[9]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.812      ;
; 14.115 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[9]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.812      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.311 ; alarm_clock:inst1|reg1bit:setTimeReg|d_ff:comb_3|Q                                 ; alarm_clock:inst1|reg1bit:setTimeReg|d_ff:comb_3|Q                                 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.383 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.582      ;
; 0.385 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.584      ;
; 0.386 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.585      ;
; 0.387 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.586      ;
; 0.389 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.588      ;
; 0.390 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.589      ;
; 0.391 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.590      ;
; 0.405 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.604      ;
; 0.408 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.607      ;
; 0.465 ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d0|Q                     ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d1|Q                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.665      ;
; 0.500 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[9]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[9]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[19]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[19]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[17]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[17]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[7]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[7]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[23]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[23]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[22]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[22]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.509 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[1]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[1]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.509 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[2]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[2]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.511 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[3]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[3]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[13]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[13]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[16]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[16]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[11]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[11]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[15]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[15]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[26]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[26]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[14]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[14]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[5]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[5]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[25]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[25]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[21]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[21]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[4]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[4]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.522 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[0]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[0]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[6]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[6]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.559 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.758      ;
; 0.587 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.785      ;
; 0.588 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.787      ;
; 0.589 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.788      ;
; 0.593 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.792      ;
; 0.597 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.796      ;
; 0.598 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.796      ;
; 0.601 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.799      ;
; 0.616 ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d1|Q                     ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d2|Q                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.816      ;
; 0.648 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.847      ;
; 0.662 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.861      ;
; 0.684 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.883      ;
; 0.731 ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d2|Q                     ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.931      ;
; 0.739 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.938      ;
; 0.745 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[19]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[9]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.945      ;
; 0.747 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[17]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.946      ;
; 0.748 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[7]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[23]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.749 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[11]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.750 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[9]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[19]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.751 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[13]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.959      ;
; 0.751 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[25]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.754 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[1]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[2]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[22]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[23]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[21]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[3]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[4]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[0]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[1]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[13]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[14]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.757 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[15]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[16]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.758 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[26]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.758 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[2]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[3]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.758 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.758 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[11]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.758 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[14]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.966      ;
; 0.759 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[5]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[6]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[25]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[26]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[21]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[22]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.096 ns




+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 15.469 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; CLOCK_50                                          ; 9.587 ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9.782 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 15.469 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.463      ;
; 15.469 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.463      ;
; 15.469 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.463      ;
; 15.469 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.463      ;
; 15.513 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.419      ;
; 15.513 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.419      ;
; 15.513 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.419      ;
; 15.513 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.419      ;
; 15.543 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.389      ;
; 15.543 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.389      ;
; 15.543 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.389      ;
; 15.543 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.389      ;
; 15.667 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.265      ;
; 15.667 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.265      ;
; 15.667 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.265      ;
; 15.667 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.265      ;
; 15.734 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.213      ;
; 15.734 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.213      ;
; 15.734 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.213      ;
; 15.734 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.213      ;
; 15.778 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.169      ;
; 15.778 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.169      ;
; 15.778 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.169      ;
; 15.778 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.169      ;
; 15.808 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.139      ;
; 15.808 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.139      ;
; 15.808 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.139      ;
; 15.808 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.139      ;
; 15.856 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.079      ;
; 15.856 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.079      ;
; 15.856 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.079      ;
; 15.856 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.079      ;
; 15.861 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.074      ;
; 15.861 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.074      ;
; 15.861 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.074      ;
; 15.861 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.074      ;
; 15.932 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.015      ;
; 15.932 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.015      ;
; 15.932 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.015      ;
; 15.932 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.015      ;
; 16.007 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.928      ;
; 16.007 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.928      ;
; 16.007 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.928      ;
; 16.007 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.928      ;
; 16.017 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.918      ;
; 16.017 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.918      ;
; 16.017 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.918      ;
; 16.017 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.918      ;
; 16.032 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.903      ;
; 16.032 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.903      ;
; 16.032 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.903      ;
; 16.032 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.903      ;
; 16.059 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 3.894      ;
; 16.064 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 3.889      ;
; 16.070 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 3.883      ;
; 16.083 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.852      ;
; 16.083 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.852      ;
; 16.083 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.852      ;
; 16.083 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.852      ;
; 16.103 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 3.850      ;
; 16.108 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 3.845      ;
; 16.114 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 3.839      ;
; 16.121 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.829      ;
; 16.121 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.829      ;
; 16.121 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.829      ;
; 16.121 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.829      ;
; 16.124 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.825      ;
; 16.124 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.825      ;
; 16.124 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.825      ;
; 16.124 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[22]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.825      ;
; 16.126 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.824      ;
; 16.126 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.824      ;
; 16.126 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.824      ;
; 16.126 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.824      ;
; 16.130 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.811      ;
; 16.130 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.811      ;
; 16.130 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.811      ;
; 16.130 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[10]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.811      ;
; 16.133 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 3.820      ;
; 16.138 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 3.815      ;
; 16.144 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 3.809      ;
; 16.170 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.771      ;
; 16.170 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.771      ;
; 16.170 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.771      ;
; 16.170 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[7]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.771      ;
; 16.176 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.765      ;
; 16.176 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.765      ;
; 16.176 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.765      ;
; 16.176 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[11]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.765      ;
; 16.177 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[9]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.764      ;
; 16.177 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[9]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.764      ;
; 16.177 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[9]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.764      ;
; 16.177 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[9]|Q                          ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 3.764      ;
; 16.179 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.756      ;
; 16.179 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.756      ;
; 16.179 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.756      ;
; 16.179 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.756      ;
; 16.187 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.762      ;
; 16.187 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.762      ;
; 16.187 ; alarm_clock:inst1|sec_counter:counter|d_ff:count_reg[21]|Q                         ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.762      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; alarm_clock:inst1|reg1bit:setTimeReg|d_ff:comb_3|Q                                 ; alarm_clock:inst1|reg1bit:setTimeReg|d_ff:comb_3|Q                                 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.225 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.346      ;
; 0.226 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.347      ;
; 0.231 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.351      ;
; 0.233 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.353      ;
; 0.234 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.354      ;
; 0.240 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.361      ;
; 0.242 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.363      ;
; 0.244 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.364      ;
; 0.244 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.364      ;
; 0.266 ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d0|Q                     ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d1|Q                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.297 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[7]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[7]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[19]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[19]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[17]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[17]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[9]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[9]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[23]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[23]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[22]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[22]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.303 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[1]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[1]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[3]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[3]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[2]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[2]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[5]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[5]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[11]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[11]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[13]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[13]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[14]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[14]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[4]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[4]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[15]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[15]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[16]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[16]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[26]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[26]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[21]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[21]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[25]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[25]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.310 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[6]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[6]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[0]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[0]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.337 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.458      ;
; 0.346 ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d1|Q                     ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d2|Q                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.467      ;
; 0.352 ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_U:hrRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.472      ;
; 0.359 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.480      ;
; 0.362 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.483      ;
; 0.364 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.485      ;
; 0.365 ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_U:minRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.485      ;
; 0.365 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.485      ;
; 0.367 ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q   ; alarm_clock:inst1|hr_reg_T:hrRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q   ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.488      ;
; 0.382 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.396 ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[1]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[2]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.517      ;
; 0.407 ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[0]|d_ff:ff|Q ; alarm_clock:inst1|min_reg_T:minRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.528      ;
; 0.431 ; alarm_clock:inst1|debouncer:increment_debouncer|my_dff_en:d2|Q                     ; alarm_clock:inst1|sec_reg_U:secRegU|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.553      ;
; 0.444 ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; alarm_clock:inst1|sec_reg_T:secRegT|reg4bit:register|reg_cell:reg4bit[3]|d_ff:ff|Q ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.446 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[7]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[19]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[9]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[17]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[23]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.452 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[1]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[2]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[3]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[4]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[11]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[13]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[14]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[5]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[6]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[21]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[22]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[15]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[16]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[19]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[11]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[25]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[26]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[9]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[13]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.582      ;
; 0.457 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[21]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[25]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[22]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[23]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[18]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[8]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[10]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[0]         ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[1]         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[12]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[14]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[20]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[22]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[24]        ; alarm_clock:inst1|debouncer:increment_debouncer|clock_enable:u1|counter[26]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.184 ns




+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 12.315 ; 0.186 ; N/A      ; N/A     ; 9.587               ;
;  CLOCK_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; 12.315 ; 0.186 ; N/A      ; N/A     ; 9.743               ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hrTSeg[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrTSeg[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrTSeg[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrTSeg[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrTSeg[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrTSeg[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrTSeg[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrUSeg[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrUSeg[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrUSeg[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrUSeg[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrUSeg[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrUSeg[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hrUSeg[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_output[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_output[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_output[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_output[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minTSeg[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minTSeg[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minTSeg[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minTSeg[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minTSeg[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minTSeg[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minTSeg[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minUSeg[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minUSeg[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minUSeg[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minUSeg[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minUSeg[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minUSeg[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; minUSeg[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secTSeg[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secTSeg[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secTSeg[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secTSeg[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secTSeg[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secTSeg[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secTSeg[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secUSeg[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secUSeg[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secUSeg[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secUSeg[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secUSeg[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secUSeg[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; secUSeg[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; set_time                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; increment               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hrTSeg[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrTSeg[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrTSeg[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrTSeg[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrTSeg[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrTSeg[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrTSeg[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrUSeg[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrUSeg[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrUSeg[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrUSeg[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrUSeg[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrUSeg[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hrUSeg[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED_output[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED_output[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED_output[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED_output[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minTSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minTSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minTSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minTSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minTSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minTSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minUSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minUSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minUSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minUSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minUSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; minUSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; minUSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; secUSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; secUSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hrTSeg[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED_output[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED_output[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED_output[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED_output[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; minUSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secTSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secTSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secTSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secTSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secTSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secTSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secUSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secUSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secUSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secUSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; secUSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hrTSeg[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrTSeg[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hrUSeg[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_output[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_output[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_output[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_output[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minTSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; minUSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; minUSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; secTSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secTSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secTSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secTSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secTSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secTSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secTSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secUSeg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secUSeg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secUSeg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secUSeg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; secUSeg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; secUSeg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 6358     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 6358     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 77    ; 77   ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 172   ; 172  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLOCK_50                                          ; CLOCK_50                                          ; Base      ; Constrained ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; increment  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; set_time   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; LED_output[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_output[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_output[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_output[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; increment  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; set_time   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; LED_output[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_output[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_output[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_output[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrTSeg[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hrUSeg[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minTSeg[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; minUSeg[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secTSeg[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; secUSeg[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Fri Nov 14 23:07:50 2025
Info: Command: quartus_sta AlarmClock -c AlarmClock
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'AlarmClock.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[0]} {inst3|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 12.315
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.315               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.746
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.746               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.835               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.742 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.093               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.743
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.743               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.818               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.096 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.469
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.469               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.587               0.000 CLOCK_50 
    Info (332119):     9.782               0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.184 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4909 megabytes
    Info: Processing ended: Fri Nov 14 23:07:52 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


