Release 13.1 - ngc2edif O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design FPGADevice.ngc ...
WARNING:NetListWriters:298 - No output is written to FPGADevice.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FPGADevice.edif ...
ngc2edif: Total memory usage is 69524 kilobytes

Release 13.1 - ngc2edif O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design FPGADevice.ngc ...
WARNING:NetListWriters:298 - No output is written to FPGADevice.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FPGADevice.edif ...
ngc2edif: Total memory usage is 69652 kilobytes

Release 13.1 - ngc2edif O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design FPGADevice.ngc ...
WARNING:NetListWriters:298 - No output is written to FPGADevice.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FPGADevice.edif ...
ngc2edif: Total memory usage is 69716 kilobytes

Release 13.1 - ngc2edif O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design FPGADevice.ngc ...
WARNING:NetListWriters:298 - No output is written to FPGADevice.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus comp/IDEXSignExtend<6 : 0> on block
   FPGADevice is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus comp/IFIDInstr<14 : 0> on block
   FPGADevice is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus imemrdata<13 : 0> on block FPGADevice is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file FPGADevice.edif ...
ngc2edif: Total memory usage is 69908 kilobytes

Release 13.1 - ngc2edif O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design FPGADevice.ngc ...
WARNING:NetListWriters:298 - No output is written to FPGADevice.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus comp/IDEXSignExtend<6 : 0> on block
   FPGADevice is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus comp/IFIDInstr<14 : 0> on block
   FPGADevice is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus imemrdata<13 : 0> on block FPGADevice is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file FPGADevice.edif ...
ngc2edif: Total memory usage is 69652 kilobytes

Release 13.1 - ngc2edif O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design FPGADevice.ngc ...
WARNING:NetListWriters:298 - No output is written to FPGADevice.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus comp/IDEXSignExtend<6 : 0> on block
   FPGADevice is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus comp/IFIDInstr<14 : 0> on block
   FPGADevice is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus imemrdata<13 : 0> on block FPGADevice is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file FPGADevice.edif ...
ngc2edif: Total memory usage is 69588 kilobytes

