#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001318b2680c0 .scope module, "tb_simple_circuit" "tb_simple_circuit" 2 1;
 .timescale 0 0;
v000001318b356510_0 .var "A", 0 0;
v000001318b2c30b0_0 .var "B", 0 0;
v000001318b2c3330_0 .var "C", 0 0;
v000001318b2c2d90_0 .net "D", 0 0, L_000001318b2c3fa0;  1 drivers
v000001318b2c3010_0 .net "E", 0 0, L_000001318b2c2a70;  1 drivers
S_000001318b35da90 .scope module, "M1" "simple_circuit" 2 4, 3 16 0, S_000001318b2680c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "E";
    .port_info 5 /NODIR 0 "";
v000001318b2750c0_0 .net "A", 0 0, v000001318b356510_0;  1 drivers
v000001318b275160_0 .net "B", 0 0, v000001318b2c30b0_0;  1 drivers
v000001318b275200_0 .net "C", 0 0, v000001318b2c3330_0;  1 drivers
v000001318b2752a0_0 .net "D", 0 0, L_000001318b2c3fa0;  alias, 1 drivers
v000001318b3563d0_0 .net "E", 0 0, L_000001318b2c2a70;  alias, 1 drivers
v000001318b356470_0 .net "w1", 0 0, L_000001318b2c3910;  1 drivers
S_000001318b35dc20 .scope module, "G1" "andgate" 3 20, 3 1 0, S_000001318b35da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001318b2c3910 .functor AND 1, v000001318b356510_0, v000001318b2c30b0_0, C4<1>, C4<1>;
v000001318b265a80_0 .net "a", 0 0, v000001318b356510_0;  alias, 1 drivers
v000001318b35ddb0_0 .net "b", 0 0, v000001318b2c30b0_0;  alias, 1 drivers
v000001318b35de50_0 .net "y", 0 0, L_000001318b2c3910;  alias, 1 drivers
S_000001318b275b60 .scope module, "G2" "notgate" 3 21, 3 6 0, S_000001318b35da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
v000001318b275cf0_0 .net "a", 0 0, v000001318b2c3330_0;  alias, 1 drivers
v000001318b275d90_0 .net "y", 0 0, L_000001318b2c2a70;  alias, 1 drivers
L_000001318b2c2a70 .reduce/nor v000001318b2c3330_0;
S_000001318b275e30 .scope module, "G3" "orgate" 3 22, 3 11 0, S_000001318b35da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001318b2c3fa0 .functor OR 1, L_000001318b2c3910, L_000001318b2c2a70, C4<0>, C4<0>;
v000001318b274ee0_0 .net "a", 0 0, L_000001318b2c3910;  alias, 1 drivers
v000001318b274f80_0 .net "b", 0 0, L_000001318b2c2a70;  alias, 1 drivers
v000001318b275020_0 .net "y", 0 0, L_000001318b2c3fa0;  alias, 1 drivers
    .scope S_000001318b2680c0;
T_0 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001318b356510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001318b2c30b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001318b2c3330_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001318b356510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001318b2c30b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001318b2c3330_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001318b356510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001318b2c30b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001318b2c3330_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001318b356510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001318b2c30b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001318b2c3330_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001318b356510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001318b2c30b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001318b2c3330_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001318b356510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001318b2c30b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001318b2c3330_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001318b356510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001318b2c30b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001318b2c3330_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001318b356510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001318b2c30b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001318b2c3330_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001318b2680c0;
T_1 ;
    %vpi_call 2 18 "$monitor", $time, "a=%b, b=%b, c=%b, d=%b, e=%b", v000001318b356510_0, v000001318b2c30b0_0, v000001318b2c3330_0, v000001318b2c2d90_0, v000001318b2c3010_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001318b2680c0;
T_2 ;
    %vpi_call 2 21 "$dumpfile", "simple1.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001318b2680c0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\simplecircuittb1.v";
    ".\simplecircuit1.v";
