

================================================================
== Vitis HLS Report for 'MUL_MOD'
================================================================
* Date:           Thu Mar 27 00:01:11 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.580 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.120 us|  0.120 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    723|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|       0|     64|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|    1467|    320|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|    1467|   1121|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_15ns_16ns_31_1_0_U45  |mul_15ns_16ns_31_1_0  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_0_U39  |mul_16ns_16ns_32_1_0  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_0_U40  |mul_16ns_16ns_32_1_0  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_0_U42  |mul_16ns_16ns_32_1_0  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_0_U43  |mul_16ns_16ns_32_1_0  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_0_U46  |mul_16ns_16ns_32_1_0  |        0|   1|  0|   6|    0|
    |mux_3_2_20_1_0_U41        |mux_3_2_20_1_0        |        0|   0|  0|  14|    0|
    |mux_3_2_31_1_0_U44        |mux_3_2_31_1_0        |        0|   0|  0|  14|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   6|  0|  64|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------------------+-------------------------------------------+---------------------+
    |                    Instance                   |                   Module                  |      Expression     |
    +-----------------------------------------------+-------------------------------------------+---------------------+
    |ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47  |ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0  |  (i0 + i1) * i2 - i3|
    |ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48  |ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0  |  (i0 + i1) * i2 - i3|
    |ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49  |ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0  |  (i0 + i1) * i2 - i3|
    +-----------------------------------------------+-------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |a_plus_b_fu_146_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln131_fu_353_p2       |         +|   0|  0|  55|          48|          48|
    |add_ln63_3_fu_326_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln63_4_fu_481_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln63_fu_186_p2        |         +|   0|  0|  40|          33|          33|
    |c_plus_d_3_fu_282_p2      |         +|   0|  0|  24|          17|          17|
    |c_plus_d_4_fu_441_p2      |         +|   0|  0|  24|          17|          17|
    |res_mult_fu_213_p2        |         +|   0|  0|  71|          64|          64|
    |res_mult_shift_fu_386_p2  |         +|   0|  0|  71|          64|          64|
    |res_shift_fu_512_p2       |         -|   0|  0|  64|          64|          64|
    |sub_ln142_fu_517_p2       |         -|   0|  0|  64|          64|          64|
    |sub_ln146_fu_526_p2       |         -|   0|  0|  71|          64|          64|
    |sub_ln147_fu_542_p2       |         -|   0|  0|  71|          64|          64|
    |select_ln149_2_fu_582_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln149_fu_574_p3    |    select|   0|  0|  32|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 723|         584|         646|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |MOD_INDEX_int_reg                    |   2|   0|    2|          0|
    |MOD_INDEX_read_reg_621               |   2|   0|    2|          0|
    |ac_3_reg_706                         |  32|   0|   32|          0|
    |ac_4_reg_767                         |  31|   0|   31|          0|
    |ac_reg_652                           |  32|   0|   32|          0|
    |ap_ce_reg                            |   1|   0|    1|          0|
    |ap_return_int_reg                    |  32|   0|   32|          0|
    |bd_3_reg_712                         |  32|   0|   32|          0|
    |bd_4_reg_773                         |  32|   0|   32|          0|
    |bd_reg_658                           |  32|   0|   32|          0|
    |input1_high_2_reg_685                |  16|   0|   16|          0|
    |input1_high_2_reg_685_pp0_iter5_reg  |  16|   0|   16|          0|
    |input1_high_reg_637                  |  16|   0|   16|          0|
    |input1_low_3_reg_679                 |  16|   0|   16|          0|
    |input1_low_3_reg_679_pp0_iter5_reg   |  16|   0|   16|          0|
    |input1_low_reg_632                   |  16|   0|   16|          0|
    |input1_val_int_reg                   |  32|   0|   32|          0|
    |input2_high_4_reg_757                |  15|   0|   15|          0|
    |input2_high_reg_642                  |  16|   0|   16|          0|
    |input2_low_3_reg_691                 |  16|   0|   16|          0|
    |input2_low_4_reg_752                 |  16|   0|   16|          0|
    |input2_low_reg_627                   |  16|   0|   16|          0|
    |input2_val_int_reg                   |  32|   0|   32|          0|
    |mod_reg_746                          |  31|   0|   31|          0|
    |res_mult_reg_674                     |  64|   0|   64|          0|
    |res_mult_shift_part_reg_734          |  16|   0|   16|          0|
    |sext_ln47_reg_696                    |  16|   0|   16|          0|
    |sub_ln142_reg_789                    |  64|   0|   64|          0|
    |sub_ln63_3_reg_729                   |  35|   0|   35|          0|
    |sub_ln63_4_reg_784                   |  35|   0|   35|          0|
    |sub_ln63_reg_669                     |  35|   0|   35|          0|
    |trunc_ln45_5_reg_740                 |  16|   0|   16|          0|
    |trunc_ln45_5_reg_740_pp0_iter10_reg  |  16|   0|   16|          0|
    |trunc_ln62_reg_719                   |  16|   0|   16|          0|
    |trunc_ln62_reg_719_pp0_iter7_reg     |  16|   0|   16|          0|
    |MOD_INDEX_read_reg_621               |  64|  32|    2|          0|
    |ac_3_reg_706                         |  64|  32|   32|          0|
    |ac_4_reg_767                         |  64|  32|   31|          0|
    |ac_reg_652                           |  64|  32|   32|          0|
    |bd_3_reg_712                         |  64|  32|   32|          0|
    |bd_4_reg_773                         |  64|  32|   32|          0|
    |bd_reg_658                           |  64|  32|   32|          0|
    |mod_reg_746                          |  64|  32|   31|          0|
    |res_mult_reg_674                     |  64|  32|   64|          0|
    |res_mult_shift_part_reg_734          |  64|  32|   16|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1467| 320| 1131|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|       MUL_MOD|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|       MUL_MOD|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|       MUL_MOD|  return value|
|ap_ce       |   in|    1|  ap_ctrl_hs|       MUL_MOD|  return value|
|input1_val  |   in|   32|     ap_none|    input1_val|        scalar|
|input2_val  |   in|   32|     ap_none|    input2_val|        scalar|
|MOD_INDEX   |   in|    2|     ap_none|     MOD_INDEX|        scalar|
+------------+-----+-----+------------+--------------+--------------+

