/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_14z;
  reg [7:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire [27:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~celloutsig_0_1z[8];
  assign celloutsig_1_4z = ~celloutsig_1_2z;
  assign celloutsig_1_3z = ~((celloutsig_1_0z[3] | in_data[148]) & celloutsig_1_0z[0]);
  assign celloutsig_1_18z = celloutsig_1_1z | celloutsig_1_4z;
  assign celloutsig_1_19z = celloutsig_1_15z | celloutsig_1_2z;
  assign celloutsig_1_1z = in_data[140] | celloutsig_1_0z[11];
  assign celloutsig_0_6z = { celloutsig_0_1z[8:3], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } & { in_data[16:7], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[151:136] & in_data[152:137];
  assign celloutsig_1_5z = { in_data[170:153], celloutsig_1_1z } & { in_data[147:133], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_7z = { celloutsig_1_5z[10], celloutsig_1_3z, celloutsig_1_4z } & celloutsig_1_5z[3:1];
  assign celloutsig_1_8z = { celloutsig_1_5z[13:2], celloutsig_1_0z } & { in_data[182:161], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_2z = { in_data[169:158], celloutsig_1_1z } >= celloutsig_1_0z[15:3];
  assign celloutsig_0_7z = ! { celloutsig_0_6z[9:0], celloutsig_0_1z };
  assign celloutsig_0_11z = ! { celloutsig_0_1z[9:7], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_15z = ! celloutsig_1_8z[13:2];
  assign celloutsig_0_4z = celloutsig_0_3z & ~(celloutsig_0_1z[5]);
  assign celloutsig_0_1z = in_data[62:52] % { 1'h1, in_data[87:80], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_2z ? { celloutsig_0_5z[9], celloutsig_0_7z, celloutsig_0_0z } : celloutsig_0_1z[4:2];
  assign celloutsig_0_0z = in_data[36:34] != in_data[79:77];
  assign celloutsig_0_14z = - { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_1z[9:8], celloutsig_0_1z } ~^ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_15z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_15z = { celloutsig_0_5z[9:8], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_2z = ~((celloutsig_0_0z & in_data[56]) | (in_data[31] & in_data[46]));
  assign { out_data[128], out_data[96], out_data[37:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
