23:44:45 INFO  : Registering command handlers for SDK TCF services
23:44:47 INFO  : Launching XSCT server: xsct.bat -interactive D:\VerilogCode\Project_Final\Project_Final.sdk\temp_xsdb_launch_script.tcl
23:44:54 INFO  : XSCT server has started successfully.
23:44:54 INFO  : Successfully done setting XSCT server connection channel  
23:44:54 INFO  : Successfully done setting SDK workspace  
23:44:54 INFO  : Processing command line option -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf.
00:09:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:09:56 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:10:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:10:23 INFO  : 'fpga -state' command is executed.
00:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:10:23 INFO  : 'jtag frequency' command is executed.
00:10:23 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:23 INFO  : Context for 'APU' is selected.
00:10:23 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:10:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:23 INFO  : Context for 'APU' is selected.
00:10:23 INFO  : 'stop' command is executed.
00:10:24 INFO  : 'ps7_init' command is executed.
00:10:24 INFO  : 'ps7_post_config' command is executed.
00:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:24 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:24 INFO  : 'con' command is executed.
00:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:10:24 INFO  : Disconnected from the channel tcfchan#1.
00:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:14:00 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:14:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:14:05 INFO  : 'fpga -state' command is executed.
00:14:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:14:06 INFO  : 'jtag frequency' command is executed.
00:14:06 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:14:06 INFO  : Context for 'APU' is selected.
00:14:06 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:14:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:06 INFO  : Context for 'APU' is selected.
00:14:07 INFO  : 'stop' command is executed.
00:14:07 INFO  : 'ps7_init' command is executed.
00:14:07 INFO  : 'ps7_post_config' command is executed.
00:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:08 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:08 INFO  : 'con' command is executed.
00:14:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:14:08 INFO  : Disconnected from the channel tcfchan#2.
00:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:15:12 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:15:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:15:23 INFO  : 'fpga -state' command is executed.
00:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:15:24 INFO  : 'jtag frequency' command is executed.
00:15:24 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:24 INFO  : Context for 'APU' is selected.
00:15:24 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:15:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:24 INFO  : Context for 'APU' is selected.
00:15:24 INFO  : 'stop' command is executed.
00:15:24 INFO  : 'ps7_init' command is executed.
00:15:24 INFO  : 'ps7_post_config' command is executed.
00:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:25 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:25 INFO  : 'con' command is executed.
00:15:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:15:25 INFO  : Disconnected from the channel tcfchan#3.
00:15:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:15:58 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:16:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:16:18 INFO  : 'fpga -state' command is executed.
00:16:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:16:19 INFO  : 'jtag frequency' command is executed.
00:16:19 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:16:19 INFO  : Context for 'APU' is selected.
00:16:19 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:16:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:19 INFO  : Context for 'APU' is selected.
00:16:19 INFO  : 'stop' command is executed.
00:16:19 INFO  : 'ps7_init' command is executed.
00:16:19 INFO  : 'ps7_post_config' command is executed.
00:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:20 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:20 INFO  : 'con' command is executed.
00:16:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:16:20 INFO  : Disconnected from the channel tcfchan#4.
00:17:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:17:55 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:18:00 INFO  : 'fpga -state' command is executed.
00:18:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:18:01 INFO  : 'jtag frequency' command is executed.
00:18:01 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:01 INFO  : Context for 'APU' is selected.
00:18:01 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:18:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:01 INFO  : Context for 'APU' is selected.
00:18:02 INFO  : 'stop' command is executed.
00:18:02 INFO  : 'ps7_init' command is executed.
00:18:02 INFO  : 'ps7_post_config' command is executed.
00:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:03 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:03 INFO  : 'con' command is executed.
00:18:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:18:03 INFO  : Disconnected from the channel tcfchan#5.
00:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:22:32 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:22:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:22:38 INFO  : 'fpga -state' command is executed.
00:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:22:39 INFO  : 'jtag frequency' command is executed.
00:22:39 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:39 INFO  : Context for 'APU' is selected.
00:22:39 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:22:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:39 INFO  : Context for 'APU' is selected.
00:22:39 INFO  : 'stop' command is executed.
00:22:40 INFO  : 'ps7_init' command is executed.
00:22:40 INFO  : 'ps7_post_config' command is executed.
00:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:40 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:40 INFO  : 'con' command is executed.
00:22:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:22:40 INFO  : Disconnected from the channel tcfchan#6.
00:23:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:23:56 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:24:03 INFO  : 'fpga -state' command is executed.
00:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:24:03 INFO  : 'jtag frequency' command is executed.
00:24:03 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:04 INFO  : Context for 'APU' is selected.
00:24:04 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:24:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:04 INFO  : Context for 'APU' is selected.
00:24:04 INFO  : 'stop' command is executed.
00:24:04 INFO  : 'ps7_init' command is executed.
00:24:04 INFO  : 'ps7_post_config' command is executed.
00:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:05 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:05 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:05 INFO  : 'con' command is executed.
00:24:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:24:05 INFO  : Disconnected from the channel tcfchan#7.
00:24:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:25:00 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:25:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:25:27 INFO  : 'fpga -state' command is executed.
00:25:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:25:27 INFO  : 'jtag frequency' command is executed.
00:25:27 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:25:27 INFO  : Context for 'APU' is selected.
00:25:27 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:25:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:27 INFO  : Context for 'APU' is selected.
00:25:27 INFO  : 'stop' command is executed.
00:25:28 INFO  : 'ps7_init' command is executed.
00:25:28 INFO  : 'ps7_post_config' command is executed.
00:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:28 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:28 INFO  : 'con' command is executed.
00:25:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:25:28 INFO  : Disconnected from the channel tcfchan#8.
00:28:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:28:35 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:28:45 INFO  : 'fpga -state' command is executed.
00:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:28:45 INFO  : 'jtag frequency' command is executed.
00:28:45 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:45 INFO  : Context for 'APU' is selected.
00:28:45 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:45 INFO  : Context for 'APU' is selected.
00:28:45 INFO  : 'stop' command is executed.
00:28:46 INFO  : 'ps7_init' command is executed.
00:28:46 INFO  : 'ps7_post_config' command is executed.
00:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:46 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:46 INFO  : 'con' command is executed.
00:28:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:28:46 INFO  : Disconnected from the channel tcfchan#9.
00:29:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:29:19 INFO  : 'fpga -state' command is executed.
00:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:29:19 INFO  : 'jtag frequency' command is executed.
00:29:19 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:20 INFO  : Context for 'APU' is selected.
00:29:22 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:29:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:22 INFO  : Context for 'APU' is selected.
00:29:22 INFO  : 'stop' command is executed.
00:29:23 INFO  : 'ps7_init' command is executed.
00:29:23 INFO  : 'ps7_post_config' command is executed.
00:29:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:24 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:25 INFO  : 'con' command is executed.
00:29:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:29:25 INFO  : Disconnected from the channel tcfchan#10.
00:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:29:50 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:29:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:29:55 INFO  : 'fpga -state' command is executed.
00:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:29:55 INFO  : 'jtag frequency' command is executed.
00:29:55 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:56 INFO  : Context for 'APU' is selected.
00:29:56 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:29:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:56 INFO  : Context for 'APU' is selected.
00:29:56 INFO  : 'stop' command is executed.
00:29:57 INFO  : 'ps7_init' command is executed.
00:29:57 INFO  : 'ps7_post_config' command is executed.
00:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:57 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:57 INFO  : 'con' command is executed.
00:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:29:57 INFO  : Disconnected from the channel tcfchan#11.
00:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:30:32 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:30:36 INFO  : 'fpga -state' command is executed.
00:30:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:30:37 INFO  : 'jtag frequency' command is executed.
00:30:37 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:37 INFO  : Context for 'APU' is selected.
00:30:38 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:38 INFO  : Context for 'APU' is selected.
00:30:38 INFO  : 'stop' command is executed.
00:30:39 INFO  : 'ps7_init' command is executed.
00:30:39 INFO  : 'ps7_post_config' command is executed.
00:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:39 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:39 INFO  : 'con' command is executed.
00:30:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:30:39 INFO  : Disconnected from the channel tcfchan#12.
00:31:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:31:04 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:31:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:31:10 INFO  : 'fpga -state' command is executed.
00:31:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:31:10 INFO  : 'jtag frequency' command is executed.
00:31:10 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:11 INFO  : Context for 'APU' is selected.
00:31:11 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:12 INFO  : Context for 'APU' is selected.
00:31:12 INFO  : 'stop' command is executed.
00:31:12 INFO  : 'ps7_init' command is executed.
00:31:12 INFO  : 'ps7_post_config' command is executed.
00:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:12 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:12 INFO  : 'con' command is executed.
00:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:31:12 INFO  : Disconnected from the channel tcfchan#13.
00:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:32:21 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:32:26 INFO  : 'fpga -state' command is executed.
00:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:32:27 INFO  : 'jtag frequency' command is executed.
00:32:27 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:27 INFO  : Context for 'APU' is selected.
00:32:27 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:32:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:27 INFO  : Context for 'APU' is selected.
00:32:27 INFO  : 'stop' command is executed.
00:32:28 INFO  : 'ps7_init' command is executed.
00:32:28 INFO  : 'ps7_post_config' command is executed.
00:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:29 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:29 INFO  : 'con' command is executed.
00:32:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:32:29 INFO  : Disconnected from the channel tcfchan#14.
00:33:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:33:32 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:33:42 INFO  : 'fpga -state' command is executed.
00:33:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:33:42 INFO  : 'jtag frequency' command is executed.
00:33:42 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:42 INFO  : Context for 'APU' is selected.
00:33:42 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:33:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:43 INFO  : Context for 'APU' is selected.
00:33:43 INFO  : 'stop' command is executed.
00:33:43 INFO  : 'ps7_init' command is executed.
00:33:43 INFO  : 'ps7_post_config' command is executed.
00:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:43 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:43 INFO  : 'con' command is executed.
00:33:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:33:43 INFO  : Disconnected from the channel tcfchan#15.
00:34:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:34:05 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:34:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:34:11 INFO  : 'fpga -state' command is executed.
00:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:34:11 INFO  : 'jtag frequency' command is executed.
00:34:11 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:12 INFO  : Context for 'APU' is selected.
00:34:12 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:34:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:12 INFO  : Context for 'APU' is selected.
00:34:12 INFO  : 'stop' command is executed.
00:34:13 INFO  : 'ps7_init' command is executed.
00:34:13 INFO  : 'ps7_post_config' command is executed.
00:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:13 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:13 INFO  : 'con' command is executed.
00:34:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:34:13 INFO  : Disconnected from the channel tcfchan#16.
00:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:34:38 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:34:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:34:43 INFO  : 'fpga -state' command is executed.
00:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:34:43 INFO  : 'jtag frequency' command is executed.
00:34:43 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:44 INFO  : Context for 'APU' is selected.
00:34:44 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:34:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:44 INFO  : Context for 'APU' is selected.
00:34:44 INFO  : 'stop' command is executed.
00:34:45 INFO  : 'ps7_init' command is executed.
00:34:45 INFO  : 'ps7_post_config' command is executed.
00:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:45 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:45 INFO  : 'con' command is executed.
00:34:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:34:45 INFO  : Disconnected from the channel tcfchan#17.
00:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:35:17 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:35:25 INFO  : 'fpga -state' command is executed.
00:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:35:25 INFO  : 'jtag frequency' command is executed.
00:35:25 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:25 INFO  : Context for 'APU' is selected.
00:35:25 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:35:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:25 INFO  : Context for 'APU' is selected.
00:35:25 INFO  : 'stop' command is executed.
00:35:26 INFO  : 'ps7_init' command is executed.
00:35:26 INFO  : 'ps7_post_config' command is executed.
00:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:26 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:26 INFO  : 'con' command is executed.
00:35:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:35:26 INFO  : Disconnected from the channel tcfchan#18.
00:35:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:35:46 INFO  : 'fpga -state' command is executed.
00:35:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:35:46 INFO  : 'jtag frequency' command is executed.
00:35:46 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:47 INFO  : Context for 'APU' is selected.
00:35:49 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:35:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:49 INFO  : Context for 'APU' is selected.
00:35:50 INFO  : 'stop' command is executed.
00:35:50 INFO  : 'ps7_init' command is executed.
00:35:50 INFO  : 'ps7_post_config' command is executed.
00:35:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:52 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:52 INFO  : 'con' command is executed.
00:35:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:35:53 INFO  : Disconnected from the channel tcfchan#19.
00:36:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:36:06 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
00:36:11 INFO  : 'fpga -state' command is executed.
00:36:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
00:36:12 INFO  : 'jtag frequency' command is executed.
00:36:12 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:12 INFO  : Context for 'APU' is selected.
00:36:12 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:12 INFO  : Context for 'APU' is selected.
00:36:13 INFO  : 'stop' command is executed.
00:36:13 INFO  : 'ps7_init' command is executed.
00:36:13 INFO  : 'ps7_post_config' command is executed.
00:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:14 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:14 INFO  : 'con' command is executed.
00:36:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

00:36:14 INFO  : Disconnected from the channel tcfchan#20.
16:41:21 INFO  : Registering command handlers for SDK TCF services
16:41:23 INFO  : Launching XSCT server: xsct.bat -interactive D:\VerilogCode\Project_Final\Project_Final.sdk\temp_xsdb_launch_script.tcl
16:41:37 INFO  : XSCT server has started successfully.
16:41:37 INFO  : Successfully done setting XSCT server connection channel  
16:41:38 INFO  : Successfully done setting SDK workspace  
16:41:38 INFO  : Processing command line option -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf.
16:41:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
16:42:19 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:42:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
16:42:26 INFO  : 'fpga -state' command is executed.
16:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
16:42:27 INFO  : 'jtag frequency' command is executed.
16:42:27 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:27 INFO  : Context for 'APU' is selected.
16:42:27 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:42:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:27 INFO  : Context for 'APU' is selected.
16:42:27 INFO  : 'stop' command is executed.
16:42:27 INFO  : 'ps7_init' command is executed.
16:42:27 INFO  : 'ps7_post_config' command is executed.
16:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:28 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:28 INFO  : 'con' command is executed.
16:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

16:42:28 INFO  : Disconnected from the channel tcfchan#1.
16:42:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
16:42:41 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:42:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
16:42:53 INFO  : 'fpga -state' command is executed.
16:42:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
16:42:53 INFO  : 'jtag frequency' command is executed.
16:42:53 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:53 INFO  : Context for 'APU' is selected.
16:42:53 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:42:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:53 INFO  : Context for 'APU' is selected.
16:42:53 INFO  : 'stop' command is executed.
16:42:54 INFO  : 'ps7_init' command is executed.
16:42:54 INFO  : 'ps7_post_config' command is executed.
16:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:54 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:54 INFO  : 'con' command is executed.
16:42:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

16:42:54 INFO  : Disconnected from the channel tcfchan#2.
16:43:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
16:43:59 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:44:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
16:44:06 INFO  : 'fpga -state' command is executed.
16:44:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
16:44:07 INFO  : 'jtag frequency' command is executed.
16:44:07 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:07 INFO  : Context for 'APU' is selected.
16:44:07 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:44:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:07 INFO  : Context for 'APU' is selected.
16:44:07 INFO  : 'stop' command is executed.
16:44:07 INFO  : 'ps7_init' command is executed.
16:44:07 INFO  : 'ps7_post_config' command is executed.
16:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:08 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:08 INFO  : 'con' command is executed.
16:44:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

16:44:08 INFO  : Disconnected from the channel tcfchan#3.
16:44:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
16:44:35 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:44:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
16:44:40 INFO  : 'fpga -state' command is executed.
16:44:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
16:44:41 INFO  : 'jtag frequency' command is executed.
16:44:41 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:41 INFO  : Context for 'APU' is selected.
16:44:41 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:44:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:41 INFO  : Context for 'APU' is selected.
16:44:41 INFO  : 'stop' command is executed.
16:44:42 INFO  : 'ps7_init' command is executed.
16:44:42 INFO  : 'ps7_post_config' command is executed.
16:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:43 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:43 INFO  : 'con' command is executed.
16:44:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

16:44:43 INFO  : Disconnected from the channel tcfchan#4.
16:45:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
16:45:42 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:45:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
16:45:48 INFO  : 'fpga -state' command is executed.
16:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
16:45:48 INFO  : 'jtag frequency' command is executed.
16:45:48 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:48 INFO  : Context for 'APU' is selected.
16:45:49 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:45:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:49 INFO  : Context for 'APU' is selected.
16:45:49 INFO  : 'stop' command is executed.
16:45:50 INFO  : 'ps7_init' command is executed.
16:45:50 INFO  : 'ps7_post_config' command is executed.
16:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:50 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:50 INFO  : 'con' command is executed.
16:45:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

16:45:50 INFO  : Disconnected from the channel tcfchan#5.
16:48:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
16:48:45 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
16:48:54 INFO  : 'fpga -state' command is executed.
16:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
16:48:54 INFO  : 'jtag frequency' command is executed.
16:48:55 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:55 INFO  : Context for 'APU' is selected.
16:48:55 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:48:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:55 INFO  : Context for 'APU' is selected.
16:48:55 INFO  : 'stop' command is executed.
16:48:55 INFO  : 'ps7_init' command is executed.
16:48:55 INFO  : 'ps7_post_config' command is executed.
16:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:56 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:56 INFO  : 'con' command is executed.
16:48:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

16:48:56 INFO  : Disconnected from the channel tcfchan#6.
16:50:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
16:50:54 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
16:50:59 INFO  : 'fpga -state' command is executed.
16:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
16:51:00 INFO  : 'jtag frequency' command is executed.
16:51:00 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:00 INFO  : Context for 'APU' is selected.
16:51:00 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:51:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:01 INFO  : Context for 'APU' is selected.
16:51:01 INFO  : 'stop' command is executed.
16:51:01 INFO  : 'ps7_init' command is executed.
16:51:01 INFO  : 'ps7_post_config' command is executed.
16:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:01 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:01 INFO  : 'con' command is executed.
16:51:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

16:51:01 INFO  : Disconnected from the channel tcfchan#7.
16:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:00:02 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:00:10 INFO  : 'fpga -state' command is executed.
17:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:00:11 INFO  : 'jtag frequency' command is executed.
17:00:11 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:11 INFO  : Context for 'APU' is selected.
17:00:11 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:00:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:11 INFO  : Context for 'APU' is selected.
17:00:11 INFO  : 'stop' command is executed.
17:00:11 INFO  : 'ps7_init' command is executed.
17:00:11 INFO  : 'ps7_post_config' command is executed.
17:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:00:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:12 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:12 INFO  : 'con' command is executed.
17:00:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:00:12 INFO  : Disconnected from the channel tcfchan#8.
17:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:00:35 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:00:40 INFO  : 'fpga -state' command is executed.
17:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:00:41 INFO  : 'jtag frequency' command is executed.
17:00:41 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:41 INFO  : Context for 'APU' is selected.
17:00:41 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:00:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:41 INFO  : Context for 'APU' is selected.
17:00:42 INFO  : 'stop' command is executed.
17:00:42 INFO  : 'ps7_init' command is executed.
17:00:42 INFO  : 'ps7_post_config' command is executed.
17:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:43 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:43 INFO  : 'con' command is executed.
17:00:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:00:43 INFO  : Disconnected from the channel tcfchan#9.
17:01:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:01:03 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:01:08 INFO  : 'fpga -state' command is executed.
17:01:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:01:09 INFO  : 'jtag frequency' command is executed.
17:01:09 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:09 INFO  : Context for 'APU' is selected.
17:01:10 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:01:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:10 INFO  : Context for 'APU' is selected.
17:01:10 INFO  : 'stop' command is executed.
17:01:11 INFO  : 'ps7_init' command is executed.
17:01:11 INFO  : 'ps7_post_config' command is executed.
17:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:11 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:11 INFO  : 'con' command is executed.
17:01:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:01:11 INFO  : Disconnected from the channel tcfchan#10.
17:04:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:04:38 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:04:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:04:46 INFO  : 'fpga -state' command is executed.
17:04:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:04:46 INFO  : 'jtag frequency' command is executed.
17:04:46 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:46 INFO  : Context for 'APU' is selected.
17:04:46 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:04:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:46 INFO  : Context for 'APU' is selected.
17:04:46 INFO  : 'stop' command is executed.
17:04:47 INFO  : 'ps7_init' command is executed.
17:04:47 INFO  : 'ps7_post_config' command is executed.
17:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:47 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:47 INFO  : 'con' command is executed.
17:04:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:04:47 INFO  : Disconnected from the channel tcfchan#11.
17:09:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:09:42 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:09:48 INFO  : 'fpga -state' command is executed.
17:09:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:09:48 INFO  : 'jtag frequency' command is executed.
17:09:48 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:49 INFO  : Context for 'APU' is selected.
17:09:49 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:49 INFO  : Context for 'APU' is selected.
17:09:49 INFO  : 'stop' command is executed.
17:09:49 INFO  : 'ps7_init' command is executed.
17:09:49 INFO  : 'ps7_post_config' command is executed.
17:09:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:50 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:50 INFO  : 'con' command is executed.
17:09:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:09:50 INFO  : Disconnected from the channel tcfchan#12.
17:26:28 INFO  : Registering command handlers for SDK TCF services
17:26:30 INFO  : Launching XSCT server: xsct.bat -interactive D:\VerilogCode\Project_Final\Project_Final.sdk\temp_xsdb_launch_script.tcl
17:26:43 INFO  : XSCT server has started successfully.
17:26:43 INFO  : Successfully done setting XSCT server connection channel  
17:26:44 INFO  : Successfully done setting SDK workspace  
17:26:44 INFO  : Processing command line option -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf.
17:26:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:26:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1576228964940,  Project:1576164303979
17:26:51 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf.
17:26:51 INFO  : Copied contents of D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:26:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:27:13 INFO  : 
17:27:14 INFO  : Updating hardware inferred compiler options for project_final.
17:27:14 INFO  : Clearing existing target manager status.
17:27:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:27:54 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:28:12 INFO  : 'fpga -state' command is executed.
17:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:28:13 INFO  : 'jtag frequency' command is executed.
17:28:13 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:13 INFO  : Context for 'APU' is selected.
17:28:13 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:28:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:13 INFO  : Context for 'APU' is selected.
17:28:13 INFO  : 'stop' command is executed.
17:28:13 INFO  : 'ps7_init' command is executed.
17:28:13 INFO  : 'ps7_post_config' command is executed.
17:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:14 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:14 INFO  : 'con' command is executed.
17:28:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:28:14 INFO  : Disconnected from the channel tcfchan#1.
17:35:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:35:15 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:35:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:35:22 INFO  : 'fpga -state' command is executed.
17:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:35:22 INFO  : 'jtag frequency' command is executed.
17:35:22 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:23 INFO  : Context for 'APU' is selected.
17:35:23 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:35:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:23 INFO  : Context for 'APU' is selected.
17:35:23 INFO  : 'stop' command is executed.
17:35:23 INFO  : 'ps7_init' command is executed.
17:35:23 INFO  : 'ps7_post_config' command is executed.
17:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:24 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:24 INFO  : 'con' command is executed.
17:35:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:35:24 INFO  : Disconnected from the channel tcfchan#2.
17:37:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:37:32 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:37:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:37:35 INFO  : 'fpga -state' command is executed.
17:37:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:37:35 INFO  : 'jtag frequency' command is executed.
17:37:35 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:36 INFO  : Context for 'APU' is selected.
17:37:36 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:37:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:36 INFO  : Context for 'APU' is selected.
17:37:37 INFO  : 'stop' command is executed.
17:37:37 INFO  : 'ps7_init' command is executed.
17:37:37 INFO  : 'ps7_post_config' command is executed.
17:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:39 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:39 INFO  : 'con' command is executed.
17:37:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:37:39 INFO  : Disconnected from the channel tcfchan#3.
17:37:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:37:59 INFO  : 'fpga -state' command is executed.
17:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:37:59 INFO  : 'jtag frequency' command is executed.
17:37:59 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:00 INFO  : Context for 'APU' is selected.
17:38:00 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:38:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:00 INFO  : Context for 'APU' is selected.
17:38:00 INFO  : 'stop' command is executed.
17:38:01 INFO  : 'ps7_init' command is executed.
17:38:01 INFO  : 'ps7_post_config' command is executed.
17:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:03 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:04 INFO  : 'con' command is executed.
17:38:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:38:04 INFO  : Disconnected from the channel tcfchan#4.
17:38:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:38:51 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:39:07 INFO  : 'fpga -state' command is executed.
17:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:39:07 INFO  : 'jtag frequency' command is executed.
17:39:07 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:07 INFO  : Context for 'APU' is selected.
17:39:07 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:39:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:07 INFO  : Context for 'APU' is selected.
17:39:07 INFO  : 'stop' command is executed.
17:39:07 INFO  : 'ps7_init' command is executed.
17:39:07 INFO  : 'ps7_post_config' command is executed.
17:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:08 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:08 INFO  : 'con' command is executed.
17:39:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:39:08 INFO  : Disconnected from the channel tcfchan#5.
17:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:41:42 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:42:11 INFO  : 'fpga -state' command is executed.
17:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:42:12 INFO  : 'jtag frequency' command is executed.
17:42:12 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:12 INFO  : Context for 'APU' is selected.
17:42:12 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:42:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:12 INFO  : Context for 'APU' is selected.
17:42:12 INFO  : 'stop' command is executed.
17:42:12 INFO  : 'ps7_init' command is executed.
17:42:12 INFO  : 'ps7_post_config' command is executed.
17:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:12 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:13 INFO  : 'con' command is executed.
17:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:42:13 INFO  : Disconnected from the channel tcfchan#6.
17:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:43:39 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:43:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:43:44 INFO  : 'fpga -state' command is executed.
17:43:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:43:45 INFO  : 'jtag frequency' command is executed.
17:43:45 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:45 INFO  : Context for 'APU' is selected.
17:43:45 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:45 INFO  : Context for 'APU' is selected.
17:43:45 INFO  : 'stop' command is executed.
17:43:46 INFO  : 'ps7_init' command is executed.
17:43:46 INFO  : 'ps7_post_config' command is executed.
17:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:47 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:47 INFO  : 'con' command is executed.
17:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:43:47 INFO  : Disconnected from the channel tcfchan#7.
17:44:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:44:43 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:45:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:45:17 INFO  : 'fpga -state' command is executed.
17:45:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:45:17 INFO  : 'jtag frequency' command is executed.
17:45:17 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:17 INFO  : Context for 'APU' is selected.
17:45:17 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:45:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:17 INFO  : Context for 'APU' is selected.
17:45:17 INFO  : 'stop' command is executed.
17:45:18 INFO  : 'ps7_init' command is executed.
17:45:18 INFO  : 'ps7_post_config' command is executed.
17:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:18 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:18 INFO  : 'con' command is executed.
17:45:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:45:18 INFO  : Disconnected from the channel tcfchan#8.
17:45:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:45:43 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:45:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:45:48 INFO  : 'fpga -state' command is executed.
17:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:45:49 INFO  : 'jtag frequency' command is executed.
17:45:49 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:49 INFO  : Context for 'APU' is selected.
17:45:49 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:45:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:49 INFO  : Context for 'APU' is selected.
17:45:49 INFO  : 'stop' command is executed.
17:45:50 INFO  : 'ps7_init' command is executed.
17:45:50 INFO  : 'ps7_post_config' command is executed.
17:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:45:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:51 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:51 INFO  : 'con' command is executed.
17:45:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:45:51 INFO  : Disconnected from the channel tcfchan#9.
17:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:46:03 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:46:17 INFO  : 'fpga -state' command is executed.
17:46:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:46:17 INFO  : 'jtag frequency' command is executed.
17:46:17 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:17 INFO  : Context for 'APU' is selected.
17:46:17 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:46:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:17 INFO  : Context for 'APU' is selected.
17:46:17 INFO  : 'stop' command is executed.
17:46:18 INFO  : 'ps7_init' command is executed.
17:46:18 INFO  : 'ps7_post_config' command is executed.
17:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:18 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:18 INFO  : 'con' command is executed.
17:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:46:18 INFO  : Disconnected from the channel tcfchan#10.
17:46:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:46:41 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:46:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:46:46 INFO  : 'fpga -state' command is executed.
17:46:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:46:46 INFO  : 'jtag frequency' command is executed.
17:46:46 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:46 INFO  : Context for 'APU' is selected.
17:46:46 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:46:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:46 INFO  : Context for 'APU' is selected.
17:46:47 INFO  : 'stop' command is executed.
17:46:47 INFO  : 'ps7_init' command is executed.
17:46:47 INFO  : 'ps7_post_config' command is executed.
17:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:49 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:49 INFO  : 'con' command is executed.
17:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:46:49 INFO  : Disconnected from the channel tcfchan#11.
17:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:47:26 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:47:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:47:32 INFO  : 'fpga -state' command is executed.
17:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:47:33 INFO  : 'jtag frequency' command is executed.
17:47:33 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:33 INFO  : Context for 'APU' is selected.
17:47:33 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:47:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:33 INFO  : Context for 'APU' is selected.
17:47:33 INFO  : 'stop' command is executed.
17:47:33 INFO  : 'ps7_init' command is executed.
17:47:33 INFO  : 'ps7_post_config' command is executed.
17:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:34 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:34 INFO  : 'con' command is executed.
17:47:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:47:34 INFO  : Disconnected from the channel tcfchan#12.
17:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:54:52 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:54:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
17:54:57 INFO  : 'fpga -state' command is executed.
17:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
17:54:58 INFO  : 'jtag frequency' command is executed.
17:54:58 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:58 INFO  : Context for 'APU' is selected.
17:54:58 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:54:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:58 INFO  : Context for 'APU' is selected.
17:54:59 INFO  : 'stop' command is executed.
17:54:59 INFO  : 'ps7_init' command is executed.
17:54:59 INFO  : 'ps7_post_config' command is executed.
17:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:00 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:00 INFO  : 'con' command is executed.
17:55:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

17:55:00 INFO  : Disconnected from the channel tcfchan#13.
18:13:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:13:34 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:13:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:13:46 INFO  : 'fpga -state' command is executed.
18:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:13:46 INFO  : 'jtag frequency' command is executed.
18:13:46 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:46 INFO  : Context for 'APU' is selected.
18:13:46 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:13:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:46 INFO  : Context for 'APU' is selected.
18:13:46 INFO  : 'stop' command is executed.
18:13:47 INFO  : 'ps7_init' command is executed.
18:13:47 INFO  : 'ps7_post_config' command is executed.
18:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:47 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:47 INFO  : 'con' command is executed.
18:13:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:13:47 INFO  : Disconnected from the channel tcfchan#14.
18:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:17:42 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:17:53 INFO  : 'fpga -state' command is executed.
18:17:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:17:53 INFO  : 'jtag frequency' command is executed.
18:17:53 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:53 INFO  : Context for 'APU' is selected.
18:17:53 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:17:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:53 INFO  : Context for 'APU' is selected.
18:17:53 INFO  : 'stop' command is executed.
18:17:54 INFO  : 'ps7_init' command is executed.
18:17:54 INFO  : 'ps7_post_config' command is executed.
18:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:54 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:54 INFO  : 'con' command is executed.
18:17:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:17:54 INFO  : Disconnected from the channel tcfchan#15.
18:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:18:12 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:18:17 INFO  : 'fpga -state' command is executed.
18:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:18:18 INFO  : 'jtag frequency' command is executed.
18:18:18 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:18 INFO  : Context for 'APU' is selected.
18:18:18 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:18 INFO  : Context for 'APU' is selected.
18:18:18 INFO  : 'stop' command is executed.
18:18:19 INFO  : 'ps7_init' command is executed.
18:18:19 INFO  : 'ps7_post_config' command is executed.
18:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:21 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:21 INFO  : 'con' command is executed.
18:18:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:18:21 INFO  : Disconnected from the channel tcfchan#16.
18:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:18:28 INFO  : 'fpga -state' command is executed.
18:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:18:29 INFO  : 'jtag frequency' command is executed.
18:18:29 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:29 INFO  : Context for 'APU' is selected.
18:18:29 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:29 INFO  : Context for 'APU' is selected.
18:18:29 INFO  : 'stop' command is executed.
18:18:29 INFO  : 'ps7_init' command is executed.
18:18:29 INFO  : 'ps7_post_config' command is executed.
18:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:30 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:30 INFO  : 'con' command is executed.
18:18:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:18:30 INFO  : Disconnected from the channel tcfchan#17.
18:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:18:50 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:18:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:18:55 INFO  : 'fpga -state' command is executed.
18:18:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:18:56 INFO  : 'jtag frequency' command is executed.
18:18:56 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:56 INFO  : Context for 'APU' is selected.
18:18:56 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:56 INFO  : Context for 'APU' is selected.
18:18:57 INFO  : 'stop' command is executed.
18:18:57 INFO  : 'ps7_init' command is executed.
18:18:57 INFO  : 'ps7_post_config' command is executed.
18:18:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:58 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:58 INFO  : 'con' command is executed.
18:18:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:18:58 INFO  : Disconnected from the channel tcfchan#18.
18:19:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:19:20 INFO  : 'fpga -state' command is executed.
18:19:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:19:20 INFO  : 'jtag frequency' command is executed.
18:19:20 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:21 INFO  : Context for 'APU' is selected.
18:19:21 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:19:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:21 INFO  : Context for 'APU' is selected.
18:19:22 INFO  : 'stop' command is executed.
18:19:22 INFO  : 'ps7_init' command is executed.
18:19:22 INFO  : 'ps7_post_config' command is executed.
18:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:24 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:24 INFO  : 'con' command is executed.
18:19:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:19:24 INFO  : Disconnected from the channel tcfchan#19.
18:19:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:19:40 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:19:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:19:48 INFO  : 'fpga -state' command is executed.
18:19:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:19:48 INFO  : 'jtag frequency' command is executed.
18:19:48 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:48 INFO  : Context for 'APU' is selected.
18:19:48 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:19:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:48 INFO  : Context for 'APU' is selected.
18:19:48 INFO  : 'stop' command is executed.
18:19:49 INFO  : 'ps7_init' command is executed.
18:19:49 INFO  : 'ps7_post_config' command is executed.
18:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:49 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:49 INFO  : 'con' command is executed.
18:19:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:19:49 INFO  : Disconnected from the channel tcfchan#20.
18:20:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:20:23 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:20:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:20:28 INFO  : 'fpga -state' command is executed.
18:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:20:29 INFO  : 'jtag frequency' command is executed.
18:20:29 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:29 INFO  : Context for 'APU' is selected.
18:20:29 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:20:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:29 INFO  : Context for 'APU' is selected.
18:20:29 INFO  : 'stop' command is executed.
18:20:30 INFO  : 'ps7_init' command is executed.
18:20:30 INFO  : 'ps7_post_config' command is executed.
18:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:30 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:30 INFO  : 'con' command is executed.
18:20:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:20:30 INFO  : Disconnected from the channel tcfchan#21.
18:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:20:41 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:20:46 INFO  : 'fpga -state' command is executed.
18:20:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:20:47 INFO  : 'jtag frequency' command is executed.
18:20:47 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:47 INFO  : Context for 'APU' is selected.
18:20:47 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:20:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:47 INFO  : Context for 'APU' is selected.
18:20:47 INFO  : 'stop' command is executed.
18:20:47 INFO  : 'ps7_init' command is executed.
18:20:47 INFO  : 'ps7_post_config' command is executed.
18:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:48 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:48 INFO  : 'con' command is executed.
18:20:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:20:48 INFO  : Disconnected from the channel tcfchan#22.
18:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:21:05 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:21:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:21:11 INFO  : 'fpga -state' command is executed.
18:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:21:12 INFO  : 'jtag frequency' command is executed.
18:21:12 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:12 INFO  : Context for 'APU' is selected.
18:21:12 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:21:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:12 INFO  : Context for 'APU' is selected.
18:21:12 INFO  : 'stop' command is executed.
18:21:13 INFO  : 'ps7_init' command is executed.
18:21:13 INFO  : 'ps7_post_config' command is executed.
18:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:13 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:13 INFO  : 'con' command is executed.
18:21:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:21:13 INFO  : Disconnected from the channel tcfchan#23.
18:22:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:22:16 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:22:21 INFO  : 'fpga -state' command is executed.
18:22:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:22:21 INFO  : 'jtag frequency' command is executed.
18:22:21 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:22 INFO  : Context for 'APU' is selected.
18:22:22 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:22:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:22 INFO  : Context for 'APU' is selected.
18:22:22 INFO  : 'stop' command is executed.
18:22:23 INFO  : 'ps7_init' command is executed.
18:22:23 INFO  : 'ps7_post_config' command is executed.
18:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:23 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:23 INFO  : 'con' command is executed.
18:22:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:22:23 INFO  : Disconnected from the channel tcfchan#24.
18:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:24:56 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:25:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:25:07 INFO  : 'fpga -state' command is executed.
18:25:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:25:07 INFO  : 'jtag frequency' command is executed.
18:25:07 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:07 INFO  : Context for 'APU' is selected.
18:25:07 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:25:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:07 INFO  : Context for 'APU' is selected.
18:25:07 INFO  : 'stop' command is executed.
18:25:08 INFO  : 'ps7_init' command is executed.
18:25:08 INFO  : 'ps7_post_config' command is executed.
18:25:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:25:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:08 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:08 INFO  : 'con' command is executed.
18:25:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:25:08 INFO  : Disconnected from the channel tcfchan#25.
18:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:28:42 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:28:55 INFO  : 'fpga -state' command is executed.
18:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:28:56 INFO  : 'jtag frequency' command is executed.
18:28:56 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:56 INFO  : Context for 'APU' is selected.
18:28:56 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:28:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:56 INFO  : Context for 'APU' is selected.
18:28:56 INFO  : 'stop' command is executed.
18:28:56 INFO  : 'ps7_init' command is executed.
18:28:56 INFO  : 'ps7_post_config' command is executed.
18:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:57 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:57 INFO  : 'con' command is executed.
18:28:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:28:57 INFO  : Disconnected from the channel tcfchan#26.
19:47:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:47:05 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:47:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:47:15 INFO  : 'fpga -state' command is executed.
19:47:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
19:47:16 INFO  : 'jtag frequency' command is executed.
19:47:16 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:47:16 INFO  : Context for 'APU' is selected.
19:47:16 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:47:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:16 INFO  : Context for 'APU' is selected.
19:47:16 INFO  : 'stop' command is executed.
19:47:16 INFO  : 'ps7_init' command is executed.
19:47:16 INFO  : 'ps7_post_config' command is executed.
19:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:17 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:17 INFO  : 'con' command is executed.
19:47:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

19:47:17 INFO  : Disconnected from the channel tcfchan#27.
19:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:47:59 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:48:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:48:05 INFO  : 'fpga -state' command is executed.
19:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
19:48:05 INFO  : 'jtag frequency' command is executed.
19:48:05 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:48:06 INFO  : Context for 'APU' is selected.
19:48:06 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:48:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:06 INFO  : Context for 'APU' is selected.
19:48:06 INFO  : 'stop' command is executed.
19:48:07 INFO  : 'ps7_init' command is executed.
19:48:07 INFO  : 'ps7_post_config' command is executed.
19:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:07 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:07 INFO  : 'con' command is executed.
19:48:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

19:48:07 INFO  : Disconnected from the channel tcfchan#28.
19:49:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:49:23 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:49:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:49:29 INFO  : 'fpga -state' command is executed.
19:49:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
19:49:29 INFO  : 'jtag frequency' command is executed.
19:49:29 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:49:29 INFO  : Context for 'APU' is selected.
19:49:30 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:30 INFO  : Context for 'APU' is selected.
19:49:30 INFO  : 'stop' command is executed.
19:49:31 INFO  : 'ps7_init' command is executed.
19:49:31 INFO  : 'ps7_post_config' command is executed.
19:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:31 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:31 INFO  : 'con' command is executed.
19:49:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

19:49:31 INFO  : Disconnected from the channel tcfchan#29.
19:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:49:48 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:49:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:49:54 INFO  : 'fpga -state' command is executed.
19:49:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
19:49:54 INFO  : 'jtag frequency' command is executed.
19:49:54 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:49:55 INFO  : Context for 'APU' is selected.
19:49:55 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:49:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:55 INFO  : Context for 'APU' is selected.
19:49:55 INFO  : 'stop' command is executed.
19:49:56 INFO  : 'ps7_init' command is executed.
19:49:56 INFO  : 'ps7_post_config' command is executed.
19:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:56 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:56 INFO  : 'con' command is executed.
19:49:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

19:49:56 INFO  : Disconnected from the channel tcfchan#30.
19:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:50:12 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:50:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:50:18 INFO  : 'fpga -state' command is executed.
19:50:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
19:50:18 INFO  : 'jtag frequency' command is executed.
19:50:18 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:18 INFO  : Context for 'APU' is selected.
19:50:18 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:50:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:18 INFO  : Context for 'APU' is selected.
19:50:18 INFO  : 'stop' command is executed.
19:50:18 INFO  : 'ps7_init' command is executed.
19:50:18 INFO  : 'ps7_post_config' command is executed.
19:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:19 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:19 INFO  : 'con' command is executed.
19:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

19:50:19 INFO  : Disconnected from the channel tcfchan#31.
19:50:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:50:38 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:50:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:50:43 INFO  : 'fpga -state' command is executed.
19:50:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
19:50:44 INFO  : 'jtag frequency' command is executed.
19:50:44 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:44 INFO  : Context for 'APU' is selected.
19:50:44 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:50:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:44 INFO  : Context for 'APU' is selected.
19:50:45 INFO  : 'stop' command is executed.
19:50:45 INFO  : 'ps7_init' command is executed.
19:50:45 INFO  : 'ps7_post_config' command is executed.
19:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:46 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:46 INFO  : 'con' command is executed.
19:50:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

19:50:46 INFO  : Disconnected from the channel tcfchan#32.
19:50:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:50:57 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:51:12 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:51:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:51:16 INFO  : 'fpga -state' command is executed.
19:51:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
19:51:16 INFO  : 'jtag frequency' command is executed.
19:51:16 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:16 INFO  : Context for 'APU' is selected.
19:51:16 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:51:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:16 INFO  : Context for 'APU' is selected.
19:51:17 INFO  : 'stop' command is executed.
19:51:17 INFO  : 'ps7_init' command is executed.
19:51:17 INFO  : 'ps7_post_config' command is executed.
19:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:17 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:17 INFO  : 'con' command is executed.
19:51:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

19:51:17 INFO  : Disconnected from the channel tcfchan#33.
19:51:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:51:39 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:51:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:51:44 INFO  : 'fpga -state' command is executed.
19:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
19:51:45 INFO  : 'jtag frequency' command is executed.
19:51:45 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:45 INFO  : Context for 'APU' is selected.
19:51:45 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:51:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:45 INFO  : Context for 'APU' is selected.
19:51:45 INFO  : 'stop' command is executed.
19:51:46 INFO  : 'ps7_init' command is executed.
19:51:46 INFO  : 'ps7_post_config' command is executed.
19:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:47 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:47 INFO  : 'con' command is executed.
19:51:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

19:51:47 INFO  : Disconnected from the channel tcfchan#34.
19:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:52:18 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:52:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:52:49 INFO  : 'fpga -state' command is executed.
19:52:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
19:52:49 INFO  : 'jtag frequency' command is executed.
19:52:49 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:49 INFO  : Context for 'APU' is selected.
19:52:49 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:52:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:49 INFO  : Context for 'APU' is selected.
19:52:49 INFO  : 'stop' command is executed.
19:52:49 INFO  : 'ps7_init' command is executed.
19:52:49 INFO  : 'ps7_post_config' command is executed.
19:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:50 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:50 INFO  : 'con' command is executed.
19:52:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

19:52:50 INFO  : Disconnected from the channel tcfchan#35.
19:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:58:57 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:59:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:59:07 INFO  : 'fpga -state' command is executed.
19:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
19:59:07 INFO  : 'jtag frequency' command is executed.
19:59:07 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:07 INFO  : Context for 'APU' is selected.
19:59:07 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:07 INFO  : Context for 'APU' is selected.
19:59:07 INFO  : 'stop' command is executed.
19:59:07 INFO  : 'ps7_init' command is executed.
19:59:07 INFO  : 'ps7_post_config' command is executed.
19:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:08 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:08 INFO  : 'con' command is executed.
19:59:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

19:59:08 INFO  : Disconnected from the channel tcfchan#36.
19:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:59:38 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:59:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:59:54 INFO  : 'fpga -state' command is executed.
19:59:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
19:59:55 INFO  : 'jtag frequency' command is executed.
19:59:55 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:55 INFO  : Context for 'APU' is selected.
19:59:55 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:55 INFO  : Context for 'APU' is selected.
19:59:55 INFO  : 'stop' command is executed.
19:59:55 INFO  : 'ps7_init' command is executed.
19:59:55 INFO  : 'ps7_post_config' command is executed.
19:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:55 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:56 INFO  : 'con' command is executed.
19:59:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

19:59:56 INFO  : Disconnected from the channel tcfchan#37.
21:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:06:09 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:06:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:06:42 INFO  : 'fpga -state' command is executed.
21:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
21:06:42 INFO  : 'jtag frequency' command is executed.
21:06:42 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:42 INFO  : Context for 'APU' is selected.
21:06:42 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:06:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:42 INFO  : Context for 'APU' is selected.
21:06:42 INFO  : 'stop' command is executed.
21:06:43 INFO  : 'ps7_init' command is executed.
21:06:43 INFO  : 'ps7_post_config' command is executed.
21:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:43 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:43 INFO  : 'con' command is executed.
21:06:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

21:06:43 INFO  : Disconnected from the channel tcfchan#38.
21:09:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:09:28 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:09:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:09:42 INFO  : 'fpga -state' command is executed.
21:09:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
21:09:43 INFO  : 'jtag frequency' command is executed.
21:09:43 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:43 INFO  : Context for 'APU' is selected.
21:09:43 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:09:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:43 INFO  : Context for 'APU' is selected.
21:09:43 INFO  : 'stop' command is executed.
21:09:43 INFO  : 'ps7_init' command is executed.
21:09:43 INFO  : 'ps7_post_config' command is executed.
21:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:43 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:44 INFO  : 'con' command is executed.
21:09:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

21:09:44 INFO  : Disconnected from the channel tcfchan#39.
21:16:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:16:53 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:17:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:17:00 INFO  : 'fpga -state' command is executed.
21:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
21:17:01 INFO  : 'jtag frequency' command is executed.
21:17:01 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:17:01 INFO  : Context for 'APU' is selected.
21:17:01 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:17:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:01 INFO  : Context for 'APU' is selected.
21:17:01 INFO  : 'stop' command is executed.
21:17:01 INFO  : 'ps7_init' command is executed.
21:17:01 INFO  : 'ps7_post_config' command is executed.
21:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:02 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:02 INFO  : 'con' command is executed.
21:17:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

21:17:02 INFO  : Disconnected from the channel tcfchan#40.
21:19:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:19:31 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:19:38 INFO  : 'fpga -state' command is executed.
21:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
21:19:38 INFO  : 'jtag frequency' command is executed.
21:19:38 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:39 INFO  : Context for 'APU' is selected.
21:19:39 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:19:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:39 INFO  : Context for 'APU' is selected.
21:19:39 INFO  : 'stop' command is executed.
21:19:39 INFO  : 'ps7_init' command is executed.
21:19:39 INFO  : 'ps7_post_config' command is executed.
21:19:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:40 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:40 INFO  : 'con' command is executed.
21:19:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

21:19:40 INFO  : Disconnected from the channel tcfchan#41.
21:20:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:20:19 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:20:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:20:27 INFO  : 'fpga -state' command is executed.
21:20:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
21:20:27 INFO  : 'jtag frequency' command is executed.
21:20:27 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:27 INFO  : Context for 'APU' is selected.
21:20:27 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:20:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:27 INFO  : Context for 'APU' is selected.
21:20:27 INFO  : 'stop' command is executed.
21:20:28 INFO  : 'ps7_init' command is executed.
21:20:28 INFO  : 'ps7_post_config' command is executed.
21:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:28 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:28 INFO  : 'con' command is executed.
21:20:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

21:20:28 INFO  : Disconnected from the channel tcfchan#42.
21:21:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:21:19 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:21:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:21:25 INFO  : 'fpga -state' command is executed.
21:21:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
21:21:25 INFO  : 'jtag frequency' command is executed.
21:21:25 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:26 INFO  : Context for 'APU' is selected.
21:21:26 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:27 INFO  : Context for 'APU' is selected.
21:21:27 INFO  : 'stop' command is executed.
21:21:27 INFO  : 'ps7_init' command is executed.
21:21:27 INFO  : 'ps7_post_config' command is executed.
21:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:27 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:27 INFO  : 'con' command is executed.
21:21:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

21:21:28 INFO  : Disconnected from the channel tcfchan#43.
21:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:24:50 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:24:57 INFO  : 'fpga -state' command is executed.
21:24:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
21:24:58 INFO  : 'jtag frequency' command is executed.
21:24:58 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:58 INFO  : Context for 'APU' is selected.
21:24:58 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:24:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:58 INFO  : Context for 'APU' is selected.
21:24:58 INFO  : 'stop' command is executed.
21:24:58 INFO  : 'ps7_init' command is executed.
21:24:58 INFO  : 'ps7_post_config' command is executed.
21:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:59 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:59 INFO  : 'con' command is executed.
21:24:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

21:24:59 INFO  : Disconnected from the channel tcfchan#44.
21:29:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:29:29 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:29:34 INFO  : 'fpga -state' command is executed.
21:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
21:29:35 INFO  : 'jtag frequency' command is executed.
21:29:35 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:36 INFO  : Context for 'APU' is selected.
21:29:36 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:36 INFO  : Context for 'APU' is selected.
21:29:36 INFO  : 'stop' command is executed.
21:29:37 INFO  : 'ps7_init' command is executed.
21:29:37 INFO  : 'ps7_post_config' command is executed.
21:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:37 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:37 INFO  : 'con' command is executed.
21:29:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

21:29:37 INFO  : Disconnected from the channel tcfchan#45.
21:36:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:36:05 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:36:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:36:10 INFO  : 'fpga -state' command is executed.
21:36:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
21:36:11 INFO  : 'jtag frequency' command is executed.
21:36:11 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:11 INFO  : Context for 'APU' is selected.
21:36:11 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:36:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:12 INFO  : Context for 'APU' is selected.
21:36:12 INFO  : 'stop' command is executed.
21:36:12 INFO  : 'ps7_init' command is executed.
21:36:12 INFO  : 'ps7_post_config' command is executed.
21:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:12 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:13 INFO  : 'con' command is executed.
21:36:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

21:36:13 INFO  : Disconnected from the channel tcfchan#46.
21:43:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:43:34 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:43:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:43:49 INFO  : 'fpga -state' command is executed.
21:43:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
21:43:50 INFO  : 'jtag frequency' command is executed.
21:43:50 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:50 INFO  : Context for 'APU' is selected.
21:43:50 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:43:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:50 INFO  : Context for 'APU' is selected.
21:43:50 INFO  : 'stop' command is executed.
21:43:50 INFO  : 'ps7_init' command is executed.
21:43:50 INFO  : 'ps7_post_config' command is executed.
21:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:51 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:51 INFO  : 'con' command is executed.
21:43:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

21:43:51 INFO  : Disconnected from the channel tcfchan#47.
21:57:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:57:28 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:57:46 INFO  : 'fpga -state' command is executed.
21:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
21:57:46 INFO  : 'jtag frequency' command is executed.
21:57:46 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:46 INFO  : Context for 'APU' is selected.
21:57:46 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:46 INFO  : Context for 'APU' is selected.
21:57:46 INFO  : 'stop' command is executed.
21:57:47 INFO  : 'ps7_init' command is executed.
21:57:47 INFO  : 'ps7_post_config' command is executed.
21:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:47 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:47 INFO  : 'con' command is executed.
21:57:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

21:57:47 INFO  : Disconnected from the channel tcfchan#48.
21:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:59:49 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:59:56 INFO  : 'fpga -state' command is executed.
21:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
21:59:56 INFO  : 'jtag frequency' command is executed.
21:59:56 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:57 INFO  : Context for 'APU' is selected.
21:59:57 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:59:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:57 INFO  : Context for 'APU' is selected.
21:59:57 INFO  : 'stop' command is executed.
21:59:57 INFO  : 'ps7_init' command is executed.
21:59:57 INFO  : 'ps7_post_config' command is executed.
21:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:57 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:58 INFO  : 'con' command is executed.
21:59:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

21:59:58 INFO  : Disconnected from the channel tcfchan#49.
22:01:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
22:01:11 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:01:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
22:01:16 INFO  : 'fpga -state' command is executed.
22:01:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
22:01:17 INFO  : 'jtag frequency' command is executed.
22:01:17 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:17 INFO  : Context for 'APU' is selected.
22:01:17 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:01:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:17 INFO  : Context for 'APU' is selected.
22:01:17 INFO  : 'stop' command is executed.
22:01:18 INFO  : 'ps7_init' command is executed.
22:01:18 INFO  : 'ps7_post_config' command is executed.
22:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:18 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:18 INFO  : 'con' command is executed.
22:01:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

22:01:18 INFO  : Disconnected from the channel tcfchan#50.
22:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
22:03:02 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:03:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
22:03:16 INFO  : 'fpga -state' command is executed.
22:03:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
22:03:17 INFO  : 'jtag frequency' command is executed.
22:03:17 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:17 INFO  : Context for 'APU' is selected.
22:03:17 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:03:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:17 INFO  : Context for 'APU' is selected.
22:03:17 INFO  : 'stop' command is executed.
22:03:17 INFO  : 'ps7_init' command is executed.
22:03:17 INFO  : 'ps7_post_config' command is executed.
22:03:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:03:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:18 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:18 INFO  : 'con' command is executed.
22:03:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

22:03:18 INFO  : Disconnected from the channel tcfchan#51.
22:21:50 INFO  : Registering command handlers for SDK TCF services
22:21:51 INFO  : Launching XSCT server: xsct.bat -interactive D:\VerilogCode\Project_Final\Project_Final.sdk\temp_xsdb_launch_script.tcl
22:21:54 INFO  : XSCT server has started successfully.
22:21:54 INFO  : Successfully done setting XSCT server connection channel  
22:21:54 INFO  : Successfully done setting SDK workspace  
22:21:54 INFO  : Processing command line option -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf.
22:21:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:26:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
22:26:56 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:27:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
22:27:02 INFO  : 'fpga -state' command is executed.
22:27:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
22:27:02 INFO  : 'jtag frequency' command is executed.
22:27:02 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:03 INFO  : Context for 'APU' is selected.
22:27:03 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:04 INFO  : Context for 'APU' is selected.
22:27:04 INFO  : 'stop' command is executed.
22:27:04 INFO  : 'ps7_init' command is executed.
22:27:04 INFO  : 'ps7_post_config' command is executed.
22:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:04 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:05 INFO  : 'con' command is executed.
22:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

22:27:05 INFO  : Disconnected from the channel tcfchan#1.
22:34:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
22:34:42 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:34:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
22:34:48 INFO  : 'fpga -state' command is executed.
22:34:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
22:34:48 INFO  : 'jtag frequency' command is executed.
22:34:48 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:49 INFO  : Context for 'APU' is selected.
22:34:49 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:34:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:50 INFO  : Context for 'APU' is selected.
22:34:50 INFO  : 'stop' command is executed.
22:34:50 INFO  : 'ps7_init' command is executed.
22:34:50 INFO  : 'ps7_post_config' command is executed.
22:34:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:34:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:51 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:51 INFO  : 'con' command is executed.
22:34:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

22:34:51 INFO  : Disconnected from the channel tcfchan#2.
18:03:48 INFO  : Registering command handlers for SDK TCF services
18:04:02 INFO  : Launching XSCT server: xsct.bat -interactive D:\VerilogCode\Project_Final\Project_Final.sdk\temp_xsdb_launch_script.tcl
18:04:16 INFO  : XSCT server has started successfully.
18:04:49 INFO  : Successfully done setting XSCT server connection channel  
18:04:49 INFO  : Successfully done setting SDK workspace  
18:04:49 INFO  : Processing command line option -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf.
18:04:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:05:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:05:55 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:06:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:06:11 INFO  : 'fpga -state' command is executed.
18:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:06:11 INFO  : 'jtag frequency' command is executed.
18:06:11 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:06:12 INFO  : Context for 'APU' is selected.
18:06:12 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:06:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:13 INFO  : Context for 'APU' is selected.
18:06:13 INFO  : 'stop' command is executed.
18:06:14 INFO  : 'ps7_init' command is executed.
18:06:14 INFO  : 'ps7_post_config' command is executed.
18:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:16 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:17 INFO  : 'con' command is executed.
18:06:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:06:17 INFO  : Disconnected from the channel tcfchan#1.
18:09:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:09:08 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:09:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:09:17 INFO  : 'fpga -state' command is executed.
18:09:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:09:17 INFO  : 'jtag frequency' command is executed.
18:09:17 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:09:17 INFO  : Context for 'APU' is selected.
18:09:17 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:09:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:17 INFO  : Context for 'APU' is selected.
18:09:17 INFO  : 'stop' command is executed.
18:09:18 INFO  : 'ps7_init' command is executed.
18:09:18 INFO  : 'ps7_post_config' command is executed.
18:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:19 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:19 INFO  : 'con' command is executed.
18:09:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:09:19 INFO  : Disconnected from the channel tcfchan#2.
18:10:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:10:47 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:10:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:10:56 INFO  : 'fpga -state' command is executed.
18:10:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:10:57 INFO  : 'jtag frequency' command is executed.
18:10:57 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:57 INFO  : Context for 'APU' is selected.
18:10:57 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:57 INFO  : Context for 'APU' is selected.
18:10:57 INFO  : 'stop' command is executed.
18:10:58 INFO  : 'ps7_init' command is executed.
18:10:58 INFO  : 'ps7_post_config' command is executed.
18:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:58 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:59 INFO  : 'con' command is executed.
18:10:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:10:59 INFO  : Disconnected from the channel tcfchan#3.
18:15:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:15:09 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:15:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:15:18 INFO  : 'fpga -state' command is executed.
18:15:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:15:18 INFO  : 'jtag frequency' command is executed.
18:15:18 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:18 INFO  : Context for 'APU' is selected.
18:15:18 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:15:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:18 INFO  : Context for 'APU' is selected.
18:15:18 INFO  : 'stop' command is executed.
18:15:19 INFO  : 'ps7_init' command is executed.
18:15:19 INFO  : 'ps7_post_config' command is executed.
18:15:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:15:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:20 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:20 INFO  : 'con' command is executed.
18:15:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:15:20 INFO  : Disconnected from the channel tcfchan#4.
18:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:17:13 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:17:33 INFO  : 'fpga -state' command is executed.
18:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:17:34 INFO  : 'jtag frequency' command is executed.
18:17:34 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:34 INFO  : Context for 'APU' is selected.
18:17:34 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:17:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:34 INFO  : Context for 'APU' is selected.
18:17:34 INFO  : 'stop' command is executed.
18:17:34 INFO  : 'ps7_init' command is executed.
18:17:34 INFO  : 'ps7_post_config' command is executed.
18:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:35 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:35 INFO  : Memory regions updated for context APU
18:17:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:35 INFO  : 'con' command is executed.
18:17:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:17:35 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
18:29:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1576319352538,  Project:1576228964940
18:29:50 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:30:15 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
18:30:20 INFO  : Disconnected from the channel tcfchan#5.
18:31:01 INFO  : Registering command handlers for SDK TCF services
18:31:03 INFO  : Launching XSCT server: xsct.bat -interactive D:\VerilogCode\Project_Final\Project_Final.sdk\temp_xsdb_launch_script.tcl
18:31:08 INFO  : XSCT server has started successfully.
18:31:18 INFO  : Successfully done setting XSCT server connection channel  
18:31:18 INFO  : Successfully done setting SDK workspace  
18:31:18 INFO  : Processing command line option -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf.
18:32:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:32:42 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:33:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:33:05 INFO  : 'fpga -state' command is executed.
18:33:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:33:06 INFO  : 'jtag frequency' command is executed.
18:33:06 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:33:06 INFO  : Context for 'APU' is selected.
18:33:06 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:33:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:06 INFO  : Context for 'APU' is selected.
18:33:06 INFO  : 'stop' command is executed.
18:33:07 INFO  : 'ps7_init' command is executed.
18:33:07 INFO  : 'ps7_post_config' command is executed.
18:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:08 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:08 INFO  : 'con' command is executed.
18:33:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:33:08 INFO  : Disconnected from the channel tcfchan#1.
18:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:34:31 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:34:36 INFO  : 'fpga -state' command is executed.
18:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:34:37 INFO  : 'jtag frequency' command is executed.
18:34:37 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:34:37 INFO  : Context for 'APU' is selected.
18:34:37 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:34:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:37 INFO  : Context for 'APU' is selected.
18:34:38 INFO  : 'stop' command is executed.
18:34:38 INFO  : 'ps7_init' command is executed.
18:34:38 INFO  : 'ps7_post_config' command is executed.
18:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:39 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:39 INFO  : Memory regions updated for context APU
18:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:39 INFO  : 'con' command is executed.
18:34:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:34:39 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
18:37:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:37:18 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:37:23 INFO  : Disconnected from the channel tcfchan#2.
18:37:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:37:24 INFO  : 'fpga -state' command is executed.
18:37:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:37:25 INFO  : 'jtag frequency' command is executed.
18:37:25 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:25 INFO  : Context for 'APU' is selected.
18:37:25 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:37:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:25 INFO  : Context for 'APU' is selected.
18:37:25 INFO  : 'stop' command is executed.
18:37:25 INFO  : 'ps7_init' command is executed.
18:37:25 INFO  : 'ps7_post_config' command is executed.
18:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:37:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:26 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:26 INFO  : Memory regions updated for context APU
18:37:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:26 INFO  : 'con' command is executed.
18:37:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:37:26 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
18:37:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:37:50 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:38:04 INFO  : Disconnected from the channel tcfchan#3.
18:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:38:06 INFO  : 'fpga -state' command is executed.
18:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:38:06 INFO  : 'jtag frequency' command is executed.
18:38:06 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:06 INFO  : Context for 'APU' is selected.
18:38:06 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:06 INFO  : Context for 'APU' is selected.
18:38:06 INFO  : 'stop' command is executed.
18:38:07 INFO  : 'ps7_init' command is executed.
18:38:07 INFO  : 'ps7_post_config' command is executed.
18:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:08 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:08 INFO  : Memory regions updated for context APU
18:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:08 INFO  : 'con' command is executed.
18:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:38:08 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
18:39:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:39:54 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:40:03 INFO  : Disconnected from the channel tcfchan#4.
18:40:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:40:05 INFO  : 'fpga -state' command is executed.
18:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:40:05 INFO  : 'jtag frequency' command is executed.
18:40:05 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:05 INFO  : Context for 'APU' is selected.
18:40:05 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:40:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:05 INFO  : Context for 'APU' is selected.
18:40:05 INFO  : 'stop' command is executed.
18:40:06 INFO  : 'ps7_init' command is executed.
18:40:06 INFO  : 'ps7_post_config' command is executed.
18:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:07 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:07 INFO  : Memory regions updated for context APU
18:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:07 INFO  : 'con' command is executed.
18:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:40:07 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
18:42:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:42:38 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:43:32 INFO  : Disconnected from the channel tcfchan#5.
18:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
18:43:33 INFO  : 'fpga -state' command is executed.
18:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
18:43:33 INFO  : 'jtag frequency' command is executed.
18:43:33 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:43:33 INFO  : Context for 'APU' is selected.
18:43:33 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:33 INFO  : Context for 'APU' is selected.
18:43:33 INFO  : 'stop' command is executed.
18:43:34 INFO  : 'ps7_init' command is executed.
18:43:34 INFO  : 'ps7_post_config' command is executed.
18:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:34 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:34 INFO  : Memory regions updated for context APU
18:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:35 INFO  : 'con' command is executed.
18:43:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

18:43:35 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
19:14:25 INFO  : Disconnected from the channel tcfchan#6.
19:51:30 INFO  : Launching XSCT server: xsct.bat -interactive D:\VerilogCode\Project_Final\Project_Final.sdk\temp_xsdb_launch_script.tcl
19:51:38 INFO  : XSCT server has started successfully.
19:51:38 INFO  : Successfully done setting XSCT server connection channel  
19:51:54 INFO  : Successfully done setting SDK workspace  
19:51:59 INFO  : Registering command handlers for SDK TCF services
19:52:01 INFO  : Processing command line option -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf.
19:52:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
19:55:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:55:58 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:56:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
19:56:11 INFO  : 'fpga -state' command is executed.
19:56:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
19:56:11 INFO  : 'jtag frequency' command is executed.
19:56:11 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:11 INFO  : Context for 'APU' is selected.
19:56:11 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:56:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:11 INFO  : Context for 'APU' is selected.
19:56:11 INFO  : 'stop' command is executed.
19:56:12 INFO  : 'ps7_init' command is executed.
19:56:12 INFO  : 'ps7_post_config' command is executed.
19:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:12 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:13 INFO  : Memory regions updated for context APU
19:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:13 INFO  : 'con' command is executed.
19:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

19:56:13 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
20:02:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:02:45 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:03:18 INFO  : Disconnected from the channel tcfchan#1.
20:03:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:03:20 INFO  : 'fpga -state' command is executed.
20:03:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
20:03:20 INFO  : 'jtag frequency' command is executed.
20:03:20 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:20 INFO  : Context for 'APU' is selected.
20:03:20 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:03:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:20 INFO  : Context for 'APU' is selected.
20:03:20 INFO  : 'stop' command is executed.
20:03:21 INFO  : 'ps7_init' command is executed.
20:03:22 INFO  : 'ps7_post_config' command is executed.
20:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:22 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:22 INFO  : Memory regions updated for context APU
20:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:23 INFO  : 'con' command is executed.
20:03:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

20:03:23 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
20:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:05:06 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:05:11 INFO  : Disconnected from the channel tcfchan#2.
20:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:05:13 INFO  : 'fpga -state' command is executed.
20:05:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
20:05:13 INFO  : 'jtag frequency' command is executed.
20:05:13 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:13 INFO  : Context for 'APU' is selected.
20:05:13 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:05:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:13 INFO  : Context for 'APU' is selected.
20:05:13 INFO  : 'stop' command is executed.
20:05:14 INFO  : 'ps7_init' command is executed.
20:05:14 INFO  : 'ps7_post_config' command is executed.
20:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:14 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:15 INFO  : Memory regions updated for context APU
20:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:15 INFO  : 'con' command is executed.
20:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

20:05:15 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
20:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:06:47 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:06:51 INFO  : Disconnected from the channel tcfchan#3.
20:06:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:06:52 INFO  : 'fpga -state' command is executed.
20:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
20:06:52 INFO  : 'jtag frequency' command is executed.
20:06:52 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:06:52 INFO  : Context for 'APU' is selected.
20:06:52 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:06:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:52 INFO  : Context for 'APU' is selected.
20:06:52 INFO  : 'stop' command is executed.
20:06:53 INFO  : 'ps7_init' command is executed.
20:06:53 INFO  : 'ps7_post_config' command is executed.
20:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:53 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:54 INFO  : Memory regions updated for context APU
20:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:54 INFO  : 'con' command is executed.
20:06:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

20:06:54 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
20:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:09:20 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:09:24 INFO  : Disconnected from the channel tcfchan#4.
20:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:09:25 INFO  : 'fpga -state' command is executed.
20:09:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
20:09:25 INFO  : 'jtag frequency' command is executed.
20:09:25 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:25 INFO  : Context for 'APU' is selected.
20:09:25 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:09:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:25 INFO  : Context for 'APU' is selected.
20:09:26 INFO  : 'stop' command is executed.
20:09:26 INFO  : 'ps7_init' command is executed.
20:09:26 INFO  : 'ps7_post_config' command is executed.
20:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:27 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:27 INFO  : Memory regions updated for context APU
20:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:28 INFO  : 'con' command is executed.
20:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

20:09:28 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
20:14:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:14:30 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:14:37 INFO  : Disconnected from the channel tcfchan#5.
20:14:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:14:38 INFO  : 'fpga -state' command is executed.
20:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
20:14:39 INFO  : 'jtag frequency' command is executed.
20:14:39 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:39 INFO  : Context for 'APU' is selected.
20:14:39 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:14:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:39 INFO  : Context for 'APU' is selected.
20:14:39 INFO  : 'stop' command is executed.
20:14:39 INFO  : 'ps7_init' command is executed.
20:14:39 INFO  : 'ps7_post_config' command is executed.
20:14:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:14:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:40 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:40 INFO  : Memory regions updated for context APU
20:14:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:40 INFO  : 'con' command is executed.
20:14:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

20:14:40 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
20:19:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:19:22 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:19:30 INFO  : Disconnected from the channel tcfchan#6.
20:19:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:19:31 INFO  : 'fpga -state' command is executed.
20:19:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
20:19:32 INFO  : 'jtag frequency' command is executed.
20:19:32 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:32 INFO  : Context for 'APU' is selected.
20:19:32 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:19:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:32 INFO  : Context for 'APU' is selected.
20:19:32 INFO  : 'stop' command is executed.
20:19:32 INFO  : 'ps7_init' command is executed.
20:19:32 INFO  : 'ps7_post_config' command is executed.
20:19:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:19:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:33 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:33 INFO  : Memory regions updated for context APU
20:19:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:33 INFO  : 'con' command is executed.
20:19:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

20:19:33 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
20:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:24:13 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:24:19 INFO  : Disconnected from the channel tcfchan#7.
20:24:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:24:21 INFO  : 'fpga -state' command is executed.
20:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
20:24:21 INFO  : 'jtag frequency' command is executed.
20:24:21 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:24:21 INFO  : Context for 'APU' is selected.
20:24:21 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:24:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:21 INFO  : Context for 'APU' is selected.
20:24:21 INFO  : 'stop' command is executed.
20:24:21 INFO  : 'ps7_init' command is executed.
20:24:21 INFO  : 'ps7_post_config' command is executed.
20:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:22 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:22 INFO  : Memory regions updated for context APU
20:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:22 INFO  : 'con' command is executed.
20:24:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

20:24:22 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
20:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:44:00 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:44:25 INFO  : Disconnected from the channel tcfchan#8.
20:44:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:44:26 INFO  : 'fpga -state' command is executed.
20:44:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
20:44:26 INFO  : 'jtag frequency' command is executed.
20:44:26 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:26 INFO  : Context for 'APU' is selected.
20:44:26 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:26 INFO  : Context for 'APU' is selected.
20:44:26 INFO  : 'stop' command is executed.
20:44:27 INFO  : 'ps7_init' command is executed.
20:44:27 INFO  : 'ps7_post_config' command is executed.
20:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:27 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:27 INFO  : Memory regions updated for context APU
20:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:28 INFO  : 'con' command is executed.
20:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

20:44:28 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
20:46:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:46:45 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:46:58 INFO  : Disconnected from the channel tcfchan#9.
20:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
20:46:59 INFO  : 'fpga -state' command is executed.
20:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
20:46:59 INFO  : 'jtag frequency' command is executed.
20:46:59 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:59 INFO  : Context for 'APU' is selected.
20:46:59 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:59 INFO  : Context for 'APU' is selected.
20:46:59 INFO  : 'stop' command is executed.
20:47:00 INFO  : 'ps7_init' command is executed.
20:47:00 INFO  : 'ps7_post_config' command is executed.
20:47:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:47:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:01 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:01 INFO  : Memory regions updated for context APU
20:47:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:01 INFO  : 'con' command is executed.
20:47:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

20:47:01 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
21:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:10:37 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
21:10:46 INFO  : Disconnected from the channel tcfchan#10.
21:10:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:10:47 INFO  : 'fpga -state' command is executed.
21:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
21:10:47 INFO  : 'jtag frequency' command is executed.
21:10:47 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:47 INFO  : Context for 'APU' is selected.
21:10:47 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:10:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:47 INFO  : Context for 'APU' is selected.
21:10:47 INFO  : 'stop' command is executed.
21:10:49 INFO  : 'ps7_init' command is executed.
21:10:49 INFO  : 'ps7_post_config' command is executed.
21:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:49 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:49 INFO  : Memory regions updated for context APU
21:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:50 INFO  : 'con' command is executed.
21:10:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

21:10:50 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
21:18:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:19:01 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
21:19:05 INFO  : Disconnected from the channel tcfchan#11.
21:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
21:19:06 INFO  : 'fpga -state' command is executed.
21:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
21:19:07 INFO  : 'jtag frequency' command is executed.
21:19:07 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:07 INFO  : Context for 'APU' is selected.
21:19:07 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:19:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:07 INFO  : Context for 'APU' is selected.
21:19:07 INFO  : 'stop' command is executed.
21:19:07 INFO  : 'ps7_init' command is executed.
21:19:07 INFO  : 'ps7_post_config' command is executed.
21:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:08 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:08 INFO  : Memory regions updated for context APU
21:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:08 INFO  : 'con' command is executed.
21:19:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

21:19:08 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
21:21:12 INFO  : Disconnected from the channel tcfchan#12.
20:03:32 INFO  : Registering command handlers for SDK TCF services
20:03:35 INFO  : Launching XSCT server: xsct.bat -interactive D:\VerilogCode\Project_Final\Project_Final.sdk\temp_xsdb_launch_script.tcl
20:03:41 INFO  : XSCT server has started successfully.
20:03:41 INFO  : Successfully done setting XSCT server connection channel  
20:03:59 INFO  : Successfully done setting SDK workspace  
20:03:59 INFO  : Processing command line option -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf.
20:03:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
22:49:08 INFO  : Registering command handlers for SDK TCF services
22:49:11 INFO  : Launching XSCT server: xsct.bat -interactive D:\VerilogCode\Project_Final\Project_Final.sdk\temp_xsdb_launch_script.tcl
22:49:19 INFO  : XSCT server has started successfully.
22:49:19 INFO  : Successfully done setting XSCT server connection channel  
22:49:35 INFO  : Successfully done setting SDK workspace  
22:49:35 INFO  : Processing command line option -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf.
22:49:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
09:52:31 INFO  : Registering command handlers for SDK TCF services
09:52:33 INFO  : Launching XSCT server: xsct.bat -interactive D:\VerilogCode\Project_Final\Project_Final.sdk\temp_xsdb_launch_script.tcl
09:52:39 INFO  : XSCT server has started successfully.
09:52:55 INFO  : Successfully done setting XSCT server connection channel  
09:52:55 INFO  : Successfully done setting SDK workspace  
09:52:56 INFO  : Processing command line option -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf.
09:52:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
12:37:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
12:38:15 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
12:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
12:39:57 INFO  : 'fpga -state' command is executed.
12:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
12:39:58 INFO  : 'jtag frequency' command is executed.
12:39:58 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:39:58 INFO  : Context for 'APU' is selected.
12:39:58 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:39:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:58 INFO  : Context for 'APU' is selected.
12:39:58 INFO  : 'stop' command is executed.
12:39:58 INFO  : 'ps7_init' command is executed.
12:39:58 INFO  : 'ps7_post_config' command is executed.
12:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:59 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:59 INFO  : Memory regions updated for context APU
12:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:59 INFO  : 'con' command is executed.
12:39:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

12:39:59 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
12:48:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
12:48:41 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
12:49:04 INFO  : Disconnected from the channel tcfchan#1.
12:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
12:49:05 INFO  : 'fpga -state' command is executed.
12:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
12:49:05 INFO  : 'jtag frequency' command is executed.
12:49:05 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:05 INFO  : Context for 'APU' is selected.
12:49:12 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:49:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:15 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"". available targets: none
12:49:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
----------------End of Script----------------

12:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
12:49:25 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
12:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
12:49:28 INFO  : 'fpga -state' command is executed.
12:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
12:49:29 INFO  : 'jtag frequency' command is executed.
12:49:29 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:29 INFO  : Context for 'APU' is selected.
12:49:29 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:49:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:29 INFO  : Context for 'APU' is selected.
12:49:29 INFO  : 'stop' command is executed.
12:49:29 INFO  : 'ps7_init' command is executed.
12:49:29 INFO  : 'ps7_post_config' command is executed.
12:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:30 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:30 INFO  : Memory regions updated for context APU
12:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:30 INFO  : 'con' command is executed.
12:49:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

12:49:30 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
13:02:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
13:03:32 INFO  : FPGA configured successfully with bitstream "D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
13:03:39 INFO  : Disconnected from the channel tcfchan#2.
13:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A" && level==0} -index 1' command is executed.
13:03:40 INFO  : 'fpga -state' command is executed.
13:03:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C7D1A' is selected.
13:03:41 INFO  : 'jtag frequency' command is executed.
13:03:41 INFO  : Sourcing of 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:03:41 INFO  : Context for 'APU' is selected.
13:03:41 INFO  : Hardware design information is loaded from 'D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:03:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:41 INFO  : Context for 'APU' is selected.
13:03:41 INFO  : 'stop' command is executed.
13:03:41 INFO  : 'ps7_init' command is executed.
13:03:41 INFO  : 'ps7_post_config' command is executed.
13:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:42 INFO  : The application 'D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
loadhw -hw D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
dow D:/VerilogCode/Project_Final/Project_Final.sdk/project_final/Debug/project_final.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:42 INFO  : Memory regions updated for context APU
13:03:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:42 INFO  : 'con' command is executed.
13:03:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C7D1A"} -index 0
con
----------------End of Script----------------

13:03:42 INFO  : Launch script is exported to file 'D:\VerilogCode\Project_Final\Project_Final.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_project_final.elf_on_local.tcl'
13:23:55 WARN  : xsct server communication channel is not established.
