--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1879724 paths analyzed, 304 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.258ns.
--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT21   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN21    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_21
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT33   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN33    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_33
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT32   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN32    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_32
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT31   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN31    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_31
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT30   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN30    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_30
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT3    Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN3     net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_3
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT29   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN29    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_29
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT28   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN28    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_28
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT27   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN27    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_27
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT26   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN26    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_26
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT25   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN25    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_25
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT24   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN24    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_24
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT23   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN23    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_23
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT22   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN22    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_22
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT9    Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN9     net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_9
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT20   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN20    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_20
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT2    Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN2     net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_2
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT19   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN19    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_19
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT18   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN18    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_18
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT17   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN17    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_17
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT16   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN16    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_16
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT15   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN15    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_15
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT14   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN14    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_14
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT13   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN13    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_13
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT12   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN12    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_12
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT11   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN11    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_11
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT10   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN10    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_10
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT1    Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN1     net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_1
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT0    Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN0     net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_0
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT (DSP)
  Destination:          M_seven_check_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.215ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.330 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT to M_seven_check_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.PCOUT34   Tdspcko_PCOUT_CREG    3.600   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT
    DSP48_X0Y6.PCIN34    net (fanout=1)        0.059   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_51_OUT_PCOUT_to_Maddsub_n0156_PCIN_34
    DSP48_X0Y6.PCOUT9    Tdspdo_PCIN_PCOUT     2.653   Maddsub_n0156
                                                       Maddsub_n0156
    DSP48_X0Y7.PCIN9     net (fanout=1)        0.002   Maddsub_n0156_PCOUT_to_Maddsub_n0158_PCIN_9
    DSP48_X0Y7.P4        Tdspdo_PCIN_P         2.645   Maddsub_n0158
                                                       Maddsub_n0158
    SLICE_X5Y28.A1       net (fanout=11)       1.369   ADDER_FOR_MULTADD_Madd_42
    SLICE_X5Y28.A        Tilo                  0.259   M_seven_check_d<1>2
                                                       M_seven_check_d<1>3
    SLICE_X7Y28.D1       net (fanout=1)        1.037   M_seven_check_d<1>3
    SLICE_X7Y28.D        Tilo                  0.259   M_seven_check_q[1]
                                                       M_seven_check_d<1>4
    SLICE_X7Y28.C1       net (fanout=1)        0.959   M_seven_check_d<1>4
    SLICE_X7Y28.CLK      Tas                   0.373   M_seven_check_q[1]
                                                       M_seven_check_d<1>5
                                                       M_seven_check_q_1
    -------------------------------------------------  ---------------------------
    Total                                     13.215ns (9.789ns logic, 3.426ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button_state_q/CLK0
  Logical resource: M_button_state_q/CLK0
  Location pin: ILOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: M_button_state_q/SR
  Logical resource: M_button_state_q/SR
  Location pin: ILOGIC_X6Y1.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_21/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_22/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_23/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value/CLK
  Logical resource: ctr/M_ctr_q_24/CK
  Location pin: SLICE_X4Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: N25/SR
  Logical resource: M_lose_q/SR
  Location pin: SLICE_X6Y26.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.258|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1879724 paths, 0 nets, and 740 connections

Design statistics:
   Minimum period:  13.258ns{1}   (Maximum frequency:  75.426MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 00:32:10 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



