Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date             : Tue Feb 13 11:46:39 2024
| Host             : CallumsLaptop running 64-bit major release  (build 9200)
| Command          : report_power -file CA_IP_v1_0_power_routed.rpt -pb CA_IP_v1_0_power_summary_routed.pb -rpx CA_IP_v1_0_power_routed.rpx
| Design           : CA_IP_v1_0
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.917        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.808        |
| Device Static (W)        | 0.109        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 67.1         |
| Junction Temperature (C) | 42.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.349 |      394 |       --- |             --- |
|   LUT as Logic |     0.337 |      155 |     63400 |            0.24 |
|   Register     |     0.007 |      167 |    126800 |            0.13 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       53 |       --- |             --- |
| Signals        |     0.555 |      326 |       --- |             --- |
| I/O            |     2.904 |       88 |       210 |           41.90 |
| Static Power   |     0.109 |          |           |                 |
| Total          |     3.917 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.118 |       1.088 |      0.030 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.242 |       0.223 |      0.020 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     1.292 |       1.288 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| CA_IP_v1_0                              |     3.808 |
|   CA_IP_v1_0_S00_AXI_inst               |     0.611 |
|     board_module                        |     0.465 |
|       genblk1[0].genblk1[0].cell_module |     0.005 |
|       genblk1[0].genblk1[1].cell_module |     0.019 |
|       genblk1[0].genblk1[2].cell_module |     0.012 |
|       genblk1[0].genblk1[3].cell_module |     0.008 |
|       genblk1[0].genblk1[4].cell_module |     0.004 |
|       genblk1[1].genblk1[0].cell_module |     0.018 |
|       genblk1[1].genblk1[1].cell_module |     0.022 |
|       genblk1[1].genblk1[2].cell_module |     0.017 |
|       genblk1[1].genblk1[3].cell_module |     0.019 |
|       genblk1[1].genblk1[4].cell_module |     0.021 |
|       genblk1[2].genblk1[0].cell_module |     0.015 |
|       genblk1[2].genblk1[1].cell_module |     0.039 |
|       genblk1[2].genblk1[2].cell_module |     0.025 |
|       genblk1[2].genblk1[3].cell_module |     0.037 |
|       genblk1[2].genblk1[4].cell_module |     0.017 |
|       genblk1[3].genblk1[0].cell_module |     0.012 |
|       genblk1[3].genblk1[1].cell_module |     0.034 |
|       genblk1[3].genblk1[2].cell_module |     0.035 |
|       genblk1[3].genblk1[3].cell_module |     0.026 |
|       genblk1[3].genblk1[4].cell_module |     0.010 |
|       genblk1[4].genblk1[1].cell_module |     0.009 |
|       genblk1[4].genblk1[2].cell_module |     0.019 |
|       genblk1[4].genblk1[3].cell_module |     0.032 |
|       genblk1[4].genblk1[4].cell_module |     0.010 |
+-----------------------------------------+-----------+


