Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Thu Jul  2 01:48:13 2020
| Host             : DESKTOP-74PT5QQ running 64-bit major release  (build 9200)
| Command          : report_power -file arty_scr1_top_power_routed.rpt -pb arty_scr1_top_power_summary_routed.pb -rpx arty_scr1_top_power_routed.rpx
| Design           : arty_scr1_top
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.179        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.117        |
| Device Static (W)        | 0.063        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 99.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.007 |        9 |       --- |             --- |
| Slice Logic              |     0.002 |    21260 |       --- |             --- |
|   LUT as Logic           |     0.002 |    10211 |     20800 |           49.09 |
|   Register               |    <0.001 |     8048 |     41600 |           19.35 |
|   CARRY4                 |    <0.001 |      400 |      8150 |            4.91 |
|   LUT as Distributed RAM |    <0.001 |      200 |      9600 |            2.08 |
|   F7/F8 Muxes            |    <0.001 |      359 |     32600 |            1.10 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |      131 |      9600 |            1.36 |
|   Others                 |     0.000 |      726 |       --- |             --- |
| Signals                  |     0.003 |    16559 |       --- |             --- |
| Block RAM                |     0.008 |     34.5 |        50 |           69.00 |
| PLL                      |     0.097 |        1 |         5 |           20.00 |
| I/O                      |    <0.001 |       30 |       210 |           14.29 |
| Static Power             |     0.063 |          |           |                 |
| Total                    |     0.179 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.035 |       0.028 |      0.006 |
| Vccaux    |       1.800 |     0.061 |       0.049 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| JTAG_TCK                                                                                   | JD[3]                                                                |           100.0 |
| OSC_100                                                                                    | OSC_100                                                              |            10.0 |
| SYS_CLK                                                                                    | i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0                |            40.0 |
| clkfbout_sys_pll_clk_wiz_0_0                                                               | i_sys_pll/clk_wiz_0/inst/clkfbout_sys_pll_clk_wiz_0_0                |            40.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| arty_scr1_top                                                                      |     0.117 |
|   dbg_hub                                                                          |     0.001 |
|     inst                                                                           |     0.001 |
|       BSCANID.u_xsdbm_id                                                           |     0.001 |
|         CORE_XSDB.UUT_MASTER                                                       |    <0.001 |
|           U_ICON_INTERFACE                                                         |    <0.001 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   i_scr1                                                                           |     0.012 |
|     i_core_top                                                                     |     0.004 |
|       i_dm                                                                         |    <0.001 |
|       i_dmi                                                                        |    <0.001 |
|       i_pipe_top                                                                   |     0.003 |
|         i_pipe_csr                                                                 |    <0.001 |
|         i_pipe_exu                                                                 |     0.002 |
|           i_ialu                                                                   |     0.001 |
|             FPU                                                                    |    <0.001 |
|               FPU_faddfsub_32nsbkb_U3                                              |    <0.001 |
|                 FPU_ap_faddfsub_0_full_dsp_32_u                                    |    <0.001 |
|                   U0                                                               |    <0.001 |
|                     i_synth                                                        |    <0.001 |
|                       ADDSUB_OP.ADDSUB                                             |    <0.001 |
|                         SPEED_OP.LOGIC.OP                                          |    <0.001 |
|                           ALIGN_BLK                                                |    <0.001 |
|                             ALIGN_SHIFT                                            |    <0.001 |
|                               ALIGN_Z_D                                            |    <0.001 |
|                                 EQ_ZERO                                            |    <0.001 |
|                                   CARRY_ZERO_DET                                   |    <0.001 |
|                             FRAC_ADDSUB                                            |    <0.001 |
|                               LOGIC_ADD.FRAC_ADDSUB                                |    <0.001 |
|                                 STRUCT_ADD1.ADD1                                   |    <0.001 |
|                                 STRUCT_ADD2.ADD1                                   |    <0.001 |
|                           EXP                                                      |    <0.001 |
|                             COND_DET_A                                             |    <0.001 |
|                               MANT_CARRY.MANT_ALL_ZERO_DET                         |    <0.001 |
|                                 CARRY_ZERO_DET                                     |    <0.001 |
|                             COND_DET_B                                             |    <0.001 |
|                               MANT_CARRY.MANT_ALL_ZERO_DET                         |    <0.001 |
|                                 CARRY_ZERO_DET                                     |    <0.001 |
|                             EXP_OFF.STRUCT_ADD                                     |    <0.001 |
|                             NUMB_CMP                                               |    <0.001 |
|                               NOT_FAST.CMP                                         |    <0.001 |
|                                 C_CHAIN                                            |    <0.001 |
|                           NORM                                                     |    <0.001 |
|                             LZE                                                    |    <0.001 |
|                               ZERO_DET_CC_1                                        |    <0.001 |
|                               ZERO_DET_CC_2.CC                                     |    <0.001 |
|                             ROUND                                                  |    <0.001 |
|                               LOGIC.RND1                                           |    <0.001 |
|                               LOGIC.RND2                                           |    <0.001 |
|                               RND_BIT_GEN                                          |    <0.001 |
|                                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                |    <0.001 |
|               FPU_fcmp_32ns_32neOg_U6                                              |    <0.001 |
|                 FPU_ap_fcmp_0_no_dsp_32_u                                          |    <0.001 |
|                   U0                                                               |    <0.001 |
|                     i_synth                                                        |    <0.001 |
|                       COMP_OP.SPD.OP                                               |    <0.001 |
|                         STRUCT_CMP.A_EQ_B_DET                                      |    <0.001 |
|                           WIDE_AND                                                 |    <0.001 |
|                         STRUCT_CMP.A_EXP_ALL_ONE_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                         STRUCT_CMP.A_FRAC_NOT_ZERO_DET                             |    <0.001 |
|                           WIDE_NOR                                                 |    <0.001 |
|                         STRUCT_CMP.A_GT_B_DET                                      |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                         STRUCT_CMP.B_EXP_ALL_ONE_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                         STRUCT_CMP.B_FRAC_NOT_ZERO_DET                             |    <0.001 |
|                           WIDE_NOR                                                 |    <0.001 |
|                         STRUCT_CMP.EXP_ALL_ZERO_DET                                |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|               FPU_fcmp_32ns_32neOg_U7                                              |    <0.001 |
|                 FPU_ap_fcmp_0_no_dsp_32_u                                          |    <0.001 |
|                   U0                                                               |    <0.001 |
|                     i_synth                                                        |    <0.001 |
|                       COMP_OP.SPD.OP                                               |    <0.001 |
|                         STRUCT_CMP.A_EQ_B_DET                                      |    <0.001 |
|                           WIDE_AND                                                 |    <0.001 |
|                         STRUCT_CMP.A_EXP_ALL_ONE_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                         STRUCT_CMP.A_FRAC_NOT_ZERO_DET                             |    <0.001 |
|                           WIDE_NOR                                                 |    <0.001 |
|                         STRUCT_CMP.A_GT_B_DET                                      |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                         STRUCT_CMP.EXP_ALL_ZERO_DET                                |     0.000 |
|                           CARRY_ZERO_DET                                           |     0.000 |
|               FPU_fmul_32ns_32ncud_U4                                              |    <0.001 |
|                 FPU_ap_fmul_0_max_dsp_32_u                                         |    <0.001 |
|                   U0                                                               |    <0.001 |
|                     i_synth                                                        |    <0.001 |
|                       MULT.OP                                                      |    <0.001 |
|                         EXP                                                        |    <0.001 |
|                           COND_DET_A                                               |    <0.001 |
|                             MANT_CARRY.MANT_ALL_ZERO_DET                           |    <0.001 |
|                               CARRY_ZERO_DET                                       |    <0.001 |
|                           COND_DET_B                                               |    <0.001 |
|                             MANT_CARRY.MANT_ALL_ZERO_DET                           |    <0.001 |
|                               CARRY_ZERO_DET                                       |    <0.001 |
|                           EXP_ADD.C_CHAIN                                          |    <0.001 |
|                         MULT                                                       |    <0.001 |
|                           QQ_VARIANT.MULT                                          |    <0.001 |
|                             MANT_MULT                                              |    <0.001 |
|                               logic_multiplier.m1                                  |    <0.001 |
|                                 ctl[0].nt.ct                                       |    <0.001 |
|                                   m1                                               |    <0.001 |
|                                   m2                                               |    <0.001 |
|                                   m3                                               |    <0.001 |
|                                 ctl[1].nt.ct                                       |    <0.001 |
|                                   m1                                               |    <0.001 |
|                                   m2                                               |    <0.001 |
|                                   m3                                               |    <0.001 |
|                                 ctl[2].nt.ct                                       |    <0.001 |
|                                   m1                                               |    <0.001 |
|                                   m2                                               |    <0.001 |
|                                   m3                                               |    <0.001 |
|                                 ctl[3].nt.ct                                       |    <0.001 |
|                                   m1                                               |    <0.001 |
|                                   m2                                               |    <0.001 |
|                                   m3                                               |    <0.001 |
|                                 ctl[4].nt.ct                                       |    <0.001 |
|                                   m1                                               |    <0.001 |
|                                   m2                                               |    <0.001 |
|                                   m3                                               |    <0.001 |
|                                 ctl[5].nt.ct                                       |    <0.001 |
|                                   m1                                               |    <0.001 |
|                                   m2                                               |    <0.001 |
|                                   m3                                               |    <0.001 |
|                                 ctl[6].nt.ct                                       |    <0.001 |
|                                   m1                                               |    <0.001 |
|                                   m2                                               |    <0.001 |
|                                   m3                                               |    <0.001 |
|                                 ctl[7].nt.ct                                       |    <0.001 |
|                                   m1                                               |    <0.001 |
|                                   m2                                               |    <0.001 |
|                                   m3                                               |    <0.001 |
|                                 l[11].tree.assf.ai                                 |    <0.001 |
|                                   be.ad                                            |    <0.001 |
|                                   dzt.detSubLut                                    |     0.000 |
|                                     lt                                             |     0.000 |
|                                   dzt.nzt.nonZeroDet                               |    <0.001 |
|                                     as[0].flut.mlut                                |    <0.001 |
|                                     as[1].flut.mlut                                |    <0.001 |
|                                     as[2].nflut.mlut                               |    <0.001 |
|                                 l[1].tree.assg.ai                                  |    <0.001 |
|                                   ad                                               |    <0.001 |
|                                   zdT.detZero                                      |    <0.001 |
|                                     as[0].nflut.mlut                               |    <0.001 |
|                                 l[1].tree.yl.signXor                               |    <0.001 |
|                                 l[2].tree.assg.ai                                  |    <0.001 |
|                                   ad                                               |    <0.001 |
|                                 l[2].tree.yl.signXor                               |    <0.001 |
|                                 l[3].tree.assg.ai                                  |    <0.001 |
|                                   ad                                               |    <0.001 |
|                                 l[3].tree.yl.signXor                               |    <0.001 |
|                                 l[4].tree.assg.ai                                  |    <0.001 |
|                                   ad                                               |    <0.001 |
|                                 l[4].tree.yl.signXor                               |     0.000 |
|                                 l[6].tree.assg.ai                                  |    <0.001 |
|                                   ad                                               |    <0.001 |
|                                   zdT.detZero                                      |    <0.001 |
|                                     as[0].nflut.mlut                               |    <0.001 |
|                                 l[6].tree.yl.signXor                               |    <0.001 |
|                                 l[7].tree.assg.ai                                  |    <0.001 |
|                                   ad                                               |    <0.001 |
|                                 l[7].tree.yl.signXor                               |    <0.001 |
|                                 l[9].tree.assg.ai                                  |    <0.001 |
|                                   ad                                               |    <0.001 |
|                                   zdT.detZero                                      |    <0.001 |
|                                     as[0].flut.mlut                                |    <0.001 |
|                                     as[1].nflut.mlut                               |    <0.001 |
|                                 l[9].tree.yl.signXor                               |    <0.001 |
|                                 ppg[0].nt.ppi                                      |    <0.001 |
|                                   f                                                |    <0.001 |
|                                 ppg[1].nt.ppi                                      |    <0.001 |
|                                   f                                                |    <0.001 |
|                                 ppg[2].nt.ppi                                      |    <0.001 |
|                                   f                                                |    <0.001 |
|                                 ppg[3].nt.ppi                                      |    <0.001 |
|                                   f                                                |    <0.001 |
|                                 ppg[4].nt.ppi                                      |    <0.001 |
|                                   f                                                |    <0.001 |
|                                 ppg[5].nt.ppi                                      |    <0.001 |
|                                   f                                                |    <0.001 |
|                                 ppg[6].nt.ppi                                      |    <0.001 |
|                                   f                                                |    <0.001 |
|                                 ppg[7].nt.ppi                                      |    <0.001 |
|                                   f                                                |    <0.001 |
|                                 ppg[8].nt.ppi                                      |    <0.001 |
|                                   f                                                |     0.000 |
|                         R_AND_R                                                    |    <0.001 |
|                           LOGIC.R_AND_R                                            |    <0.001 |
|                             EXP_ADD.ADD                                            |    <0.001 |
|                             LOGIC.RND1                                             |    <0.001 |
|                             LOGIC.RND2                                             |    <0.001 |
|                             RND_BIT_GEN                                            |    <0.001 |
|                               NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                  |    <0.001 |
|               FPU_sitofp_32ns_3dEe_U5                                              |    <0.001 |
|           i_lsu                                                                    |    <0.001 |
|         i_pipe_hdu                                                                 |    <0.001 |
|         i_pipe_ifu                                                                 |    <0.001 |
|         i_pipe_ipic                                                                |    <0.001 |
|         i_pipe_mprf                                                                |    <0.001 |
|         i_pipe_tdu                                                                 |    <0.001 |
|       i_scu                                                                        |    <0.001 |
|         i_core_rstn_buf_qlfy_cell                                                  |    <0.001 |
|         i_dm_rstn_buf_cell                                                         |    <0.001 |
|         i_hdu_rstn_buf_cell                                                        |    <0.001 |
|         i_sys_rstn_buf_qlfy_cell                                                   |    <0.001 |
|       i_tapc                                                                       |    <0.001 |
|         i_bypass_reg                                                               |    <0.001 |
|         i_tap_dr_bld_id_reg                                                        |    <0.001 |
|         i_tap_idcode_reg                                                           |    <0.001 |
|       i_tapc_synchronizer                                                          |    <0.001 |
|     i_dmem_ahb                                                                     |    <0.001 |
|     i_dmem_router                                                                  |    <0.001 |
|     i_imem_ahb                                                                     |    <0.001 |
|     i_imem_router                                                                  |    <0.001 |
|     i_pwrup_rstn_reset_sync                                                        |    <0.001 |
|     i_rstn_reset_sync                                                              |    <0.001 |
|     i_tcm                                                                          |     0.008 |
|       i_dp_memory                                                                  |     0.008 |
|     i_timer                                                                        |    <0.001 |
|   i_sys_pll                                                                        |     0.097 |
|     clk_wiz_0                                                                      |     0.097 |
|       inst                                                                         |     0.097 |
|   i_system                                                                         |     0.006 |
|     ahblite_axi_bridge_0                                                           |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AHBLITE_AXI_CONTROL                                                        |    <0.001 |
|         AHB_DATA_COUNTER                                                           |    <0.001 |
|           AHB_SAMPLE_CNT_MODULE                                                    |    <0.001 |
|         AHB_IF                                                                     |    <0.001 |
|         AXI_RCHANNEL                                                               |    <0.001 |
|         AXI_WCHANNEL                                                               |    <0.001 |
|           AXI_WRITE_CNT_MODULE                                                     |    <0.001 |
|         TIME_OUT                                                                   |    <0.001 |
|           GEN_WDT.WDT_COUNTER_MODULE                                               |    <0.001 |
|     ahblite_axi_bridge_1                                                           |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AHBLITE_AXI_CONTROL                                                        |    <0.001 |
|         AHB_DATA_COUNTER                                                           |    <0.001 |
|           AHB_SAMPLE_CNT_MODULE                                                    |    <0.001 |
|         AHB_IF                                                                     |    <0.001 |
|         AXI_RCHANNEL                                                               |    <0.001 |
|         AXI_WCHANNEL                                                               |    <0.001 |
|           AXI_WRITE_CNT_MODULE                                                     |    <0.001 |
|         TIME_OUT                                                                   |    <0.001 |
|           GEN_WDT.WDT_COUNTER_MODULE                                               |    <0.001 |
|     axi_bram_ctrl_0                                                                |    <0.001 |
|       U0                                                                           |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                 |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                  |    <0.001 |
|     axi_gpio_0                                                                     |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     axi_gpio_1                                                                     |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     axi_gpio_2                                                                     |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|     axi_gpio_3                                                                     |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                         |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     axi_interconnect_0                                                             |     0.002 |
|       s00_couplers                                                                 |    <0.001 |
|         auto_pc                                                                    |    <0.001 |
|           inst                                                                     |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |    <0.001 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |    <0.001 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       s01_couplers                                                                 |    <0.001 |
|         auto_pc                                                                    |    <0.001 |
|           inst                                                                     |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |    <0.001 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |    <0.001 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       s02_couplers                                                                 |    <0.001 |
|         auto_pc                                                                    |    <0.001 |
|           inst                                                                     |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |    <0.001 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |    <0.001 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       xbar                                                                         |    <0.001 |
|         inst                                                                       |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                 |    <0.001 |
|             addr_arbiter_inst                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                           |    <0.001 |
|             splitter_ar                                                            |    <0.001 |
|             splitter_aw                                                            |    <0.001 |
|     axi_uart16550_0                                                                |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|         XUART_I_1                                                                  |    <0.001 |
|           IPIC_IF_I_1                                                              |    <0.001 |
|           UART16550_I_1                                                            |    <0.001 |
|             GENERATING_FIFOS.rx_fifo_block_1                                       |    <0.001 |
|               rx_fifo_control_1                                                    |    <0.001 |
|               srl_fifo_rbu_f_i1                                                    |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                 DYNSHREG_F_I                                                       |    <0.001 |
|             GENERATING_FIFOS.tx_fifo_block_1                                       |    <0.001 |
|               srl_fifo_rbu_f_i1                                                    |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                 DYNSHREG_F_I                                                       |    <0.001 |
|             rx16550_1                                                              |    <0.001 |
|             tx16550_1                                                              |    <0.001 |
|             xuart_tx_load_sm_1                                                     |    <0.001 |
|     blk_mem_gen_0                                                                  |    <0.001 |
|       U0                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                           |    <0.001 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                    |    <0.001 |
|             valid.cstr                                                             |    <0.001 |
|               ramloop[0].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[10].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[11].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[12].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[13].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[14].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[15].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[1].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[2].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[3].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[4].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[5].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[6].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[7].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[8].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[9].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|     jtag_axi_0                                                                     |     0.002 |
|       inst                                                                         |     0.002 |
|         axi_bridge_u                                                               |    <0.001 |
|           read_axi_full_u                                                          |    <0.001 |
|           write_axi_full_u                                                         |    <0.001 |
|         jtag_axi_engine_u                                                          |     0.002 |
|           U_XSDB_SLAVE                                                             |    <0.001 |
|           cmd_decode_rd_channel                                                    |    <0.001 |
|           cmd_decode_wr_channel                                                    |    <0.001 |
|           rd_cmd_fifo_i                                                            |    <0.001 |
|             inst_fifo_gen                                                          |    <0.001 |
|               gconvfifo.rf                                                         |    <0.001 |
|                 grf.rf                                                             |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     rd_pntr_cdc_inst                                               |    <0.001 |
|                     wr_pntr_cdc_inst                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                              |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                       |    <0.001 |
|                       inst_blk_mem_gen                                             |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                           valid.cstr                                               |    <0.001 |
|                             ramloop[0].ram.r                                       |    <0.001 |
|                               prim_noinit.ram                                      |    <0.001 |
|           rx_fifo_i                                                                |    <0.001 |
|             inst_fifo_gen                                                          |    <0.001 |
|               gconvfifo.rf                                                         |    <0.001 |
|                 grf.rf                                                             |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     rd_pntr_cdc_inst                                               |    <0.001 |
|                     wr_pntr_cdc_inst                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                              |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                       |    <0.001 |
|                       inst_blk_mem_gen                                             |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                           valid.cstr                                               |    <0.001 |
|                             ramloop[0].ram.r                                       |    <0.001 |
|                               prim_noinit.ram                                      |    <0.001 |
|           tx_fifo_i                                                                |    <0.001 |
|             inst_fifo_gen                                                          |    <0.001 |
|               gconvfifo.rf                                                         |    <0.001 |
|                 grf.rf                                                             |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     rd_pntr_cdc_inst                                               |    <0.001 |
|                     wr_pntr_cdc_inst                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                              |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gdm.dm_gen.dm                                                  |    <0.001 |
|                       RAM_reg_0_63_0_2                                             |    <0.001 |
|                       RAM_reg_0_63_12_14                                           |    <0.001 |
|                       RAM_reg_0_63_15_17                                           |    <0.001 |
|                       RAM_reg_0_63_18_20                                           |    <0.001 |
|                       RAM_reg_0_63_21_23                                           |    <0.001 |
|                       RAM_reg_0_63_24_26                                           |    <0.001 |
|                       RAM_reg_0_63_27_29                                           |    <0.001 |
|                       RAM_reg_0_63_30_30                                           |    <0.001 |
|                       RAM_reg_0_63_31_31                                           |    <0.001 |
|                       RAM_reg_0_63_3_5                                             |    <0.001 |
|                       RAM_reg_0_63_6_8                                             |    <0.001 |
|                       RAM_reg_0_63_9_11                                            |    <0.001 |
|                       RAM_reg_128_191_0_2                                          |    <0.001 |
|                       RAM_reg_128_191_12_14                                        |    <0.001 |
|                       RAM_reg_128_191_15_17                                        |    <0.001 |
|                       RAM_reg_128_191_18_20                                        |    <0.001 |
|                       RAM_reg_128_191_21_23                                        |    <0.001 |
|                       RAM_reg_128_191_24_26                                        |    <0.001 |
|                       RAM_reg_128_191_27_29                                        |    <0.001 |
|                       RAM_reg_128_191_30_30                                        |    <0.001 |
|                       RAM_reg_128_191_31_31                                        |    <0.001 |
|                       RAM_reg_128_191_3_5                                          |    <0.001 |
|                       RAM_reg_128_191_6_8                                          |    <0.001 |
|                       RAM_reg_128_191_9_11                                         |    <0.001 |
|                       RAM_reg_192_255_0_2                                          |    <0.001 |
|                       RAM_reg_192_255_12_14                                        |    <0.001 |
|                       RAM_reg_192_255_15_17                                        |    <0.001 |
|                       RAM_reg_192_255_18_20                                        |    <0.001 |
|                       RAM_reg_192_255_21_23                                        |    <0.001 |
|                       RAM_reg_192_255_24_26                                        |    <0.001 |
|                       RAM_reg_192_255_27_29                                        |    <0.001 |
|                       RAM_reg_192_255_30_30                                        |    <0.001 |
|                       RAM_reg_192_255_31_31                                        |    <0.001 |
|                       RAM_reg_192_255_3_5                                          |    <0.001 |
|                       RAM_reg_192_255_6_8                                          |    <0.001 |
|                       RAM_reg_192_255_9_11                                         |    <0.001 |
|                       RAM_reg_64_127_0_2                                           |    <0.001 |
|                       RAM_reg_64_127_12_14                                         |    <0.001 |
|                       RAM_reg_64_127_15_17                                         |    <0.001 |
|                       RAM_reg_64_127_18_20                                         |    <0.001 |
|                       RAM_reg_64_127_21_23                                         |    <0.001 |
|                       RAM_reg_64_127_24_26                                         |    <0.001 |
|                       RAM_reg_64_127_27_29                                         |    <0.001 |
|                       RAM_reg_64_127_30_30                                         |    <0.001 |
|                       RAM_reg_64_127_31_31                                         |    <0.001 |
|                       RAM_reg_64_127_3_5                                           |    <0.001 |
|                       RAM_reg_64_127_6_8                                           |    <0.001 |
|                       RAM_reg_64_127_9_11                                          |    <0.001 |
|           u_xsdb_fifo_interface                                                    |    <0.001 |
|             rxfifo2xsdb_i                                                          |    <0.001 |
|             xsdb2read_cmdfifo                                                      |    <0.001 |
|             xsdb2txfifo_i                                                          |    <0.001 |
|             xsdb2write_cmdfifo                                                     |    <0.001 |
|           wr_cmd_fifo_i                                                            |    <0.001 |
|             inst_fifo_gen                                                          |    <0.001 |
|               gconvfifo.rf                                                         |    <0.001 |
|                 grf.rf                                                             |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     rd_pntr_cdc_inst                                               |    <0.001 |
|                     wr_pntr_cdc_inst                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                              |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                       |    <0.001 |
|                       inst_blk_mem_gen                                             |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                           valid.cstr                                               |    <0.001 |
|                             ramloop[0].ram.r                                       |    <0.001 |
|                               prim_noinit.ram                                      |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


