<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p870" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_870{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_870{left:500px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_870{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_870{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_870{left:124px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t6_870{left:124px;bottom:1017px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t7_870{left:96px;bottom:989px;}
#t8_870{left:124px;bottom:989px;letter-spacing:0.15px;word-spacing:-0.48px;}
#t9_870{left:440px;bottom:989px;letter-spacing:0.13px;word-spacing:-0.5px;}
#ta_870{left:124px;bottom:968px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tb_870{left:124px;bottom:947px;letter-spacing:0.13px;}
#tc_870{left:184px;bottom:947px;}
#td_870{left:193px;bottom:947px;letter-spacing:0.11px;word-spacing:-0.45px;}
#te_870{left:124px;bottom:925px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tf_870{left:124px;bottom:904px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tg_870{left:582px;bottom:904px;letter-spacing:0.14px;word-spacing:-0.45px;}
#th_870{left:124px;bottom:882px;letter-spacing:0.15px;word-spacing:-0.45px;}
#ti_870{left:239px;bottom:882px;letter-spacing:0.09px;}
#tj_870{left:258px;bottom:882px;letter-spacing:0.09px;word-spacing:-0.4px;}
#tk_870{left:634px;bottom:882px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tl_870{left:96px;bottom:847px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_870{left:96px;bottom:826px;letter-spacing:0.11px;word-spacing:-0.5px;}
#tn_870{left:96px;bottom:804px;letter-spacing:0.1px;word-spacing:-0.44px;}
#to_870{left:96px;bottom:765px;letter-spacing:0.16px;}
#tp_870{left:96px;bottom:736px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tq_870{left:96px;bottom:714px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tr_870{left:757px;bottom:714px;}
#ts_870{left:766px;bottom:714px;letter-spacing:0.09px;word-spacing:-0.72px;}
#tt_870{left:96px;bottom:693px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_870{left:96px;bottom:672px;letter-spacing:0.15px;word-spacing:-0.38px;}
#tv_870{left:96px;bottom:650px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tw_870{left:96px;bottom:629px;letter-spacing:0.14px;}
#tx_870{left:153px;bottom:629px;}
#ty_870{left:162px;bottom:629px;letter-spacing:0.1px;word-spacing:-0.55px;}
#tz_870{left:231px;bottom:629px;}
#t10_870{left:244px;bottom:629px;letter-spacing:0.13px;word-spacing:-0.53px;}
#t11_870{left:96px;bottom:607px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t12_870{left:96px;bottom:572px;letter-spacing:0.14px;word-spacing:0.01px;}
#t13_870{left:167px;bottom:572px;}
#t14_870{left:173px;bottom:572px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t15_870{left:159px;bottom:336px;letter-spacing:0.16px;word-spacing:0.49px;}
#t16_870{left:241px;bottom:336px;}
#t17_870{left:247px;bottom:336px;letter-spacing:0.18px;}
#t18_870{left:291px;bottom:336px;letter-spacing:0.16px;word-spacing:-0.03px;}
#t19_870{left:96px;bottom:289px;letter-spacing:0.16px;word-spacing:0.02px;}
#t1a_870{left:96px;bottom:260px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1b_870{left:96px;bottom:238px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1c_870{left:96px;bottom:217px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1d_870{left:96px;bottom:196px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1e_870{left:96px;bottom:174px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t1f_870{left:96px;bottom:153px;letter-spacing:0.11px;word-spacing:-0.89px;}
#t1g_870{left:96px;bottom:131px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t1h_870{left:102px;bottom:528px;letter-spacing:-0.13px;}
#t1i_870{left:709px;bottom:528px;}
#t1j_870{left:825px;bottom:528px;}
#t1k_870{left:373px;bottom:492px;letter-spacing:-0.12px;}
#t1l_870{left:761px;bottom:492px;letter-spacing:-0.14px;}
#t1m_870{left:99px;bottom:433px;letter-spacing:-0.12px;}
#t1n_870{left:142px;bottom:433px;letter-spacing:-0.15px;}
#t1o_870{left:228px;bottom:433px;letter-spacing:-0.12px;}
#t1p_870{left:502px;bottom:433px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1q_870{left:99px;bottom:413px;letter-spacing:-0.14px;}
#t1r_870{left:142px;bottom:413px;letter-spacing:-0.13px;}
#t1s_870{left:502px;bottom:413px;letter-spacing:-0.18px;}
#t1t_870{left:99px;bottom:393px;letter-spacing:-0.14px;}
#t1u_870{left:142px;bottom:393px;letter-spacing:-0.23px;}
#t1v_870{left:228px;bottom:393px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1w_870{left:502px;bottom:393px;letter-spacing:-0.19px;}
#t1x_870{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_870{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_870{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_870{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_870{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_870{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_870{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_870{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s8_870{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s9_870{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sa_870{font-size:14px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sb_870{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts870" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg870Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg870" style="-webkit-user-select: none;"><object width="935" height="1210" data="870/870.svg" type="image/svg+xml" id="pdf870" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_870" class="t s1_870">415 </span><span id="t2_870" class="t s2_870">Software Debug and Performance Resources </span>
<span id="t3_870" class="t s1_870">AMD64 Technology </span><span id="t4_870" class="t s1_870">24593—Rev. 3.41—June 2023 </span>
<span id="t5_870" class="t s3_870">a sub-event within the class specified by the EVENT_SELECT field or it may act as bit mask and </span>
<span id="t6_870" class="t s3_870">be used to specify a number of events within the class to be monitored simultaneously. </span>
<span id="t7_870" class="t s4_870">• </span><span id="t8_870" class="t s5_870">EVENT_SELECT[7:0] (Event Select [7:0])</span><span id="t9_870" class="t s3_870">—Bits 7:0, read/write. This field concatenated with </span>
<span id="ta_870" class="t s3_870">EVENT_SELECT[11:8] specifies the event or event duration to be counted by the corresponding </span>
<span id="tb_870" class="t s3_870">PerfCtr[</span><span id="tc_870" class="t s5_870">n</span><span id="td_870" class="t s3_870">] register. The events that can be monitored are implementation dependent. In some </span>
<span id="te_870" class="t s3_870">implementations, support for a specific EVENT_SELECT value may restricted to a subset of the </span>
<span id="tf_870" class="t s3_870">available performance counters. For more information, see the </span><span id="tg_870" class="t s5_870">BIOS and Kernel Developer’s </span>
<span id="th_870" class="t s5_870">Guide (BKDG) </span><span id="ti_870" class="t s3_870">or </span><span id="tj_870" class="t s5_870">Processor Programming Reference Manual (PPR) </span><span id="tk_870" class="t s3_870">applicable to your product. </span>
<span id="tl_870" class="t s3_870">The core performance event-select registers can be read and written only by system software running </span>
<span id="tm_870" class="t s3_870">at CPL = 0 using the RDMSR and WRMSR instructions, respectively. Any attempt to read or write </span>
<span id="tn_870" class="t s3_870">these registers at CPL &gt; 0 causes a general-protection exception to occur. </span>
<span id="to_870" class="t s6_870">Core Performance Global Control Register </span>
<span id="tp_870" class="t s3_870">Core Performance Counter Global Control Register (PerfCntGlobalCtl) is a 64-bit register used to </span>
<span id="tq_870" class="t s3_870">provide additional enable bits for each of the available core performance counters (PerfCnt</span><span id="tr_870" class="t s5_870">n</span><span id="ts_870" class="t s3_870">). The </span>
<span id="tt_870" class="t s3_870">number of available core performance counters is reported by </span>
<span id="tu_870" class="t s3_870">CPUID Fn8000_0022_EBX[NumCorePmc]. PerfCntGlobalCtl provides a way to simultaneously </span>
<span id="tv_870" class="t s3_870">enable or disable multiple core performance counters with a single WRMSR instruction. To enable </span>
<span id="tw_870" class="t s3_870">PerfCnt</span><span id="tx_870" class="t s5_870">n</span><span id="ty_870" class="t s3_870">, both bit </span><span id="tz_870" class="t s5_870">n </span><span id="t10_870" class="t s3_870">of PerfCntGlobalCtl and the EN field of the counter's PerfEvtSel register must be </span>
<span id="t11_870" class="t s3_870">set to 1. Clearing either bit causes the corresponding count register to stop counting. </span>
<span id="t12_870" class="t s3_870">Figure 13</span><span id="t13_870" class="t s7_870">-</span><span id="t14_870" class="t s3_870">12 shows the format of the core PerfCntGlobalCtl register. </span>
<span id="t15_870" class="t s6_870">Figure 13</span><span id="t16_870" class="t s8_870">-</span><span id="t17_870" class="t s6_870">12. </span><span id="t18_870" class="t s6_870">Performance Counter Global Control (PerfCntGlobalCtl) </span>
<span id="t19_870" class="t s6_870">Core Performance Counter Status Registers </span>
<span id="t1a_870" class="t s3_870">A set of three registers is provided to monitor and manage core performance counter status. The Core </span>
<span id="t1b_870" class="t s3_870">Performance Counter Status Register (PerfCntGlobalStatus) contains overflow bits for the Core </span>
<span id="t1c_870" class="t s3_870">Performance Counters and freeze status bits for the LBR stack and performance counters. Software </span>
<span id="t1d_870" class="t s3_870">can clear individual status bits by writing 1’s to corresponding bit positions in the </span>
<span id="t1e_870" class="t s3_870">PerfCntGlobalStatusClr register, and set individual status bits by writing 1’s to corresponding bit </span>
<span id="t1f_870" class="t s3_870">positions in the PerfCntGlobalStatusSet register. Hardware normally sets these bits; setting or clearing </span>
<span id="t1g_870" class="t s3_870">them with software may cause certain hardware actions as described below. </span>
<span id="t1h_870" class="t s9_870">63 </span><span id="t1i_870" class="t s9_870">5 </span><span id="t1j_870" class="t s9_870">0 </span>
<span id="t1k_870" class="t s9_870">Reserved </span><span id="t1l_870" class="t s9_870">EN </span>
<span id="t1m_870" class="t sa_870">Bits </span><span id="t1n_870" class="t sa_870">Mnemonic </span><span id="t1o_870" class="t sa_870">Description </span><span id="t1p_870" class="t sa_870">Access type </span>
<span id="t1q_870" class="t s9_870">63:6 </span><span id="t1r_870" class="t s9_870">Reserved </span><span id="t1s_870" class="t s9_870">RAZ </span>
<span id="t1t_870" class="t s9_870">5:0 </span><span id="t1u_870" class="t s9_870">EN </span><span id="t1v_870" class="t s9_870">Global enable for PerfCnt[5:0] </span><span id="t1w_870" class="t s9_870">R/W </span>
<span id="t1x_870" class="t sb_870">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
