/* Generated by Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "ALU.sv:1.1-88.10" *)
module ALU(ALU_source, opcode, funct3, funct7, reg1, reg2, immediate, read_address, write_address, result, branch);
  (* src = "ALU.sv:2.17-2.27" *)
  input ALU_source;
  wire ALU_source;
  (* src = "ALU.sv:8.18-8.24" *)
  output branch;
  wire branch;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] branch_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* src = "ALU.sv:4.23-4.29" *)
  input [2:0] funct3;
  wire [2:0] funct3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct3_SB_LUT4_I1_O;
  (* src = "ALU.sv:5.23-5.29" *)
  input [6:0] funct7;
  wire [6:0] funct7;
  (* src = "ALU.sv:6.36-6.45" *)
  input [31:0] immediate;
  wire [31:0] immediate;
  (* src = "ALU.sv:3.23-3.29" *)
  input [6:0] opcode;
  wire [6:0] opcode;
  (* src = "ALU.sv:7.25-7.37" *)
  output [31:0] read_address;
  wire [31:0] read_address;
  (* src = "ALU.sv:6.24-6.28" *)
  input [31:0] reg1;
  wire [31:0] reg1;
  (* src = "ALU.sv:6.30-6.34" *)
  input [31:0] reg2;
  wire [31:0] reg2;
  (* src = "ALU.sv:7.54-7.60" *)
  output [31:0] result;
  wire [31:0] result;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_10_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_10_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_11_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_11_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_11_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_12_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_12_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_13_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_13_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_14_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_14_I1_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_14_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_14_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_15_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_15_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_16_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_16_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_17_I1;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_17_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_17_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_17_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_18_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_18_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_19_I1;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_1_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_20_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_21_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_22_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_23_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_25_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_26_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_27_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_29_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_2_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_31_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_4_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_4_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_4_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_5_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_5_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_5_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_6_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_6_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_7_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_7_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_7_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_8_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_8_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_8_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_9_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* src = "ALU.sv:7.39-7.52" *)
  output [31:0] write_address;
  wire [31:0] write_address;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_10_I2;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_12_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_13_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_14_I2;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_15_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_16_I2;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_17_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_18_I2;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_19_I2;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_20_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_21_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_21_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_21_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_22_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_23_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_24_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_25_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_26_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_27_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_28_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_29_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_2_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_30_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_4_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_5_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_6_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_7_I2;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_7_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_7_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_8_I2;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_9_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0d0)
  ) branch_SB_LUT4_O (
    .I0(opcode[3]),
    .I1(opcode[2]),
    .I2(branch_SB_LUT4_O_I2[2]),
    .I3(branch_SB_LUT4_O_I2[3]),
    .O(branch)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(opcode[6]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(branch_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5030)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3),
    .O(branch_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I3(result_SB_LUT4_O_4_I1[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I3(result_SB_LUT4_O_4_I1[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_2_I0[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_1_I0[1]),
    .I3(result_SB_LUT4_O_1_I0[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(funct3[2]),
    .I2(funct3[1]),
    .I3(funct3[0]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1[28]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(funct3_SB_LUT4_I1_O[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeef)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(reg1[12]),
    .I1(result_SB_LUT4_O_12_I0[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0600)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1[6]),
    .I1(result_SB_LUT4_O_6_I0[2]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[30]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[29]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1248)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(reg1[19]),
    .I1(reg1[18]),
    .I2(result_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]),
    .I3(result_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1248)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(reg1[4]),
    .I1(reg1[2]),
    .I2(result_SB_LUT4_O_4_I1[2]),
    .I3(result_SB_LUT4_O_2_I0[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1248)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(reg1[28]),
    .I1(reg1[3]),
    .I2(funct3_SB_LUT4_I1_O[3]),
    .I3(result_SB_LUT4_O_3_I1[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3),
    .I0(reg1[31]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI),
    .I0(reg1[30]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(reg1[29]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2 (
    .I0(reg1[30]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3 (
    .I0(reg1[30]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[30]),
    .I2(reg2[30]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(reg1[31]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI),
    .O(write_address_SB_LUT4_O_7_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2 (
    .I0(reg1[31]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I3 (
    .I0(reg1[31]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[31]),
    .I2(reg2[31]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(opcode[5]),
    .I1(opcode[4]),
    .I2(opcode[1]),
    .I3(opcode[0]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) funct3_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(funct3[2]),
    .I2(funct3[1]),
    .I3(funct3[0]),
    .O(funct3_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) funct3_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(funct3[2]),
    .I2(funct3[1]),
    .I3(funct3[0]),
    .O(funct3_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) funct3_SB_LUT4_I1_2 (
    .I0(1'h0),
    .I1(funct3[2]),
    .I2(funct3[1]),
    .I3(funct3[0]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) funct3_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[28]),
    .I2(reg2[28]),
    .I3(ALU_source),
    .O(funct3_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) immediate_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(immediate[3]),
    .I2(reg2[3]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_3_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) immediate_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(immediate[2]),
    .I2(reg2[2]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) immediate_SB_LUT4_I1_2 (
    .I0(1'h0),
    .I1(immediate[1]),
    .I2(reg2[1]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) immediate_SB_LUT4_I1_3 (
    .I0(1'h0),
    .I1(immediate[0]),
    .I2(reg2[0]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) result_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_I1[2]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_I3[2]),
    .O(result[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h44f4)
  ) result_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_1_I0[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_1_I3[3]),
    .O(result[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h44f4)
  ) result_SB_LUT4_O_10 (
    .I0(result_SB_LUT4_O_10_I0[2]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_10_I3[3]),
    .O(result[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_10_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[10]),
    .I2(reg2[10]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_10_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) result_SB_LUT4_O_10_I3_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_10_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) result_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_11_I1[2]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_11_I3[2]),
    .O(result[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_11_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[11]),
    .I2(reg2[11]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_11_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_11_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_11_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_11_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_16_I2[2]),
    .I3(write_address_SB_LUT4_O_16_I2[3]),
    .O(result_SB_LUT4_O_11_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h44f4)
  ) result_SB_LUT4_O_12 (
    .I0(result_SB_LUT4_O_12_I0[2]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_12_I3[3]),
    .O(result[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_12_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[12]),
    .I2(reg2[12]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_12_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0004)
  ) result_SB_LUT4_O_12_I3_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O[2]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_12_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) result_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_13_I1[2]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_13_I3[2]),
    .O(result[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_13_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[13]),
    .I2(reg2[13]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_13_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa8a)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1[3]),
    .O(result_SB_LUT4_O_13_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf030)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]),
    .I3(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[31]),
    .I2(reg1[30]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[29]),
    .I2(reg1[28]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[27]),
    .I2(reg1[26]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[25]),
    .I2(reg1[24]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[23]),
    .I2(reg1[22]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[21]),
    .I2(reg1[20]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[19]),
    .I2(reg1[18]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[17]),
    .I2(reg1[16]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_14_I2[2]),
    .I3(write_address_SB_LUT4_O_14_I2[3]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf070)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg2[25]),
    .I1(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[25]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8dc)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(reg1[25]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) result_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_14_I1[2]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_14_I3[2]),
    .O(result[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) result_SB_LUT4_O_14_I1_SB_LUT4_I3 (
    .I0(reg1[14]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_14_I1[2]),
    .O(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_14_I1_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[14]),
    .I3(result_SB_LUT4_O_14_I1[2]),
    .O(result_SB_LUT4_O_14_I1_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1248)
  ) result_SB_LUT4_O_14_I1_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(reg1[21]),
    .I1(reg1[16]),
    .I2(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .O(result_SB_LUT4_O_14_I1_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_14_I1_SB_LUT4_I3_1_O[2]),
    .I3(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(reg2[14]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]),
    .I3(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]),
    .O(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_14_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[14]),
    .I2(reg2[14]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_14_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa8a)
  ) result_SB_LUT4_O_14_I3_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[2]),
    .I3(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_14_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heece)
  ) result_SB_LUT4_O_15 (
    .I0(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_15_I1[1]),
    .I2(result_SB_LUT4_O_15_I1[2]),
    .I3(result_SB_LUT4_O_15_I1[3]),
    .O(result[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_15_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_15_I1_SB_LUT4_O_I2[0]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_15_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_15_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[0]),
    .I3(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_15_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_15_I1_SB_LUT4_O_2 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_12_I2[2]),
    .I3(write_address_SB_LUT4_O_12_I2[3]),
    .O(result_SB_LUT4_O_15_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[15]),
    .I2(reg2[15]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_15_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heece)
  ) result_SB_LUT4_O_16 (
    .I0(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_16_I1[1]),
    .I2(result_SB_LUT4_O_16_I1[2]),
    .I3(result_SB_LUT4_O_16_I1[3]),
    .O(result[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) result_SB_LUT4_O_16_I1_SB_LUT4_O (
    .I0(result_SB_LUT4_O_16_I1_SB_LUT4_O_I0[0]),
    .I1(result_SB_LUT4_O_16_I1_SB_LUT4_O_I0[1]),
    .I2(result_SB_LUT4_O_16_I1_SB_LUT4_O_I0[2]),
    .I3(result_SB_LUT4_O_16_I1_SB_LUT4_O_I0[3]),
    .O(result_SB_LUT4_O_16_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_16_I1_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_16_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_16_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_16_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[28]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_16_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_16_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_16_I1_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h048c)
  ) result_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_16_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heece)
  ) result_SB_LUT4_O_17 (
    .I0(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_17_I1[1]),
    .I2(result_SB_LUT4_O_17_I1[2]),
    .I3(result_SB_LUT4_O_17_I1[3]),
    .O(result[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_17_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_17_I1_SB_LUT4_O_I2[3]),
    .I3(result_SB_LUT4_O_17_I1_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_17_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_17_I1_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_10_I2[2]),
    .I3(write_address_SB_LUT4_O_10_I2[3]),
    .O(result_SB_LUT4_O_17_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_17_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_17_I1_SB_LUT4_O_2_I2[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_17_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_17_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[17]),
    .I2(reg2[17]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) result_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg2[13]),
    .I1(result_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) result_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[13]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_13_I1[2]),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8dc)
  ) result_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(reg1[13]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(result_SB_LUT4_O_13_I1[2]),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) result_SB_LUT4_O_17_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heece)
  ) result_SB_LUT4_O_18 (
    .I0(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_18_I1[1]),
    .I2(result_SB_LUT4_O_18_I1[2]),
    .I3(result_SB_LUT4_O_18_I1[3]),
    .O(result[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_18_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]),
    .I3(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_18_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[30]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]),
    .I3(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]),
    .O(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[30]),
    .I2(reg1[29]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[28]),
    .I2(reg1[27]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[26]),
    .I2(reg1[25]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]),
    .I3(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]),
    .O(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf15)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0008)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O[2]),
    .I3(write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_2 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_8_I2[2]),
    .I3(write_address_SB_LUT4_O_8_I2[3]),
    .O(result_SB_LUT4_O_18_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[18]),
    .I2(reg2[18]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heece)
  ) result_SB_LUT4_O_19 (
    .I0(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_19_I1[1]),
    .I2(result_SB_LUT4_O_19_I1[2]),
    .I3(result_SB_LUT4_O_19_I1[3]),
    .O(result[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_19_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_19_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_19_I1_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_7_I2[2]),
    .I3(write_address_SB_LUT4_O_7_I2[3]),
    .O(result_SB_LUT4_O_19_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_19_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_19_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[19]),
    .I2(reg2[19]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[31]),
    .I2(reg1[30]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[29]),
    .I2(reg1[28]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) result_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c04)
  ) result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_17_I1_SB_LUT4_O_I2[1]),
    .I2(result_SB_LUT4_O_17_I1_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_17_I1_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h048c)
  ) result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .O(result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_27_I2[2]),
    .I3(write_address_SB_LUT4_O_27_I2[3]),
    .O(result_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h44f4)
  ) result_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_2_I0[2]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_2_I3[3]),
    .O(result[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_20_I3[1]),
    .O(result[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) result_SB_LUT4_O_20_I3_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .I3(write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_20_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_21_I3[1]),
    .O(result[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) result_SB_LUT4_O_21_I3_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .I3(write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_21_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_22_I3[1]),
    .O(result[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I1(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_22_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0004)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf15)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[31]),
    .I2(result_SB_LUT4_O_1_I0[0]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[30]),
    .I2(reg1[29]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[28]),
    .I2(reg1[27]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[23]),
    .I2(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg2[7]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h048c)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[10]),
    .I2(reg1[9]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[8]),
    .I2(reg1[7]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_I2[1]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[2]),
    .I2(reg1[1]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[6]),
    .I2(reg1[5]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[4]),
    .I2(reg1[3]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[14]),
    .I2(reg1[13]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[12]),
    .I2(reg1[11]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[16]),
    .I2(reg1[15]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[18]),
    .I2(reg1[17]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I1(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0600)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(reg1[8]),
    .I1(result_SB_LUT4_O_8_I1[2]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1248)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(reg1[25]),
    .I1(reg1[20]),
    .I2(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[7]),
    .I3(result_SB_LUT4_O_7_I0[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1[7]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_7_I0[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_2_I2[2]),
    .I3(write_address_SB_LUT4_O_2_I2[3]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h08aa)
  ) result_SB_LUT4_O_23 (
    .I0(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I2(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_23_I3[3]),
    .O(result[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0020)
  ) result_SB_LUT4_O_23_I3_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O[0]),
    .I1(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O[1]),
    .I2(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O[2]),
    .I3(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O[3]),
    .O(result_SB_LUT4_O_23_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_24_I2[1]),
    .I3(result_SB_LUT4_O_24_I2[2]),
    .O(result[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_24_I2_SB_LUT4_O_I0[0]),
    .I1(result_SB_LUT4_O_24_I2_SB_LUT4_O_I0[1]),
    .I2(result_SB_LUT4_O_24_I2_SB_LUT4_O_I0[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I0[3]),
    .O(result_SB_LUT4_O_24_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_4_I1[1]),
    .I2(write_address_SB_LUT4_O_4_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .O(result_SB_LUT4_O_24_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[5]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h048c)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[5]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_5_I0[2]),
    .I3(result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[5]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_5_I0[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_25_I3[1]),
    .O(result[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) result_SB_LUT4_O_25_I3_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .I3(write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_25_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_26_I3[1]),
    .O(result[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) result_SB_LUT4_O_26_I3_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I1(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_26_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8aaa)
  ) result_SB_LUT4_O_27 (
    .I0(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_27_I1[1]),
    .I2(result_SB_LUT4_O_27_I1[2]),
    .I3(result_SB_LUT4_O_27_I1[3]),
    .O(result[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c04)
  ) result_SB_LUT4_O_27_I1_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_27_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) result_SB_LUT4_O_27_I1_SB_LUT4_O_1 (
    .I0(reg2[2]),
    .I1(result_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[1]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[3]),
    .O(result_SB_LUT4_O_27_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc030)
  ) result_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(result_SB_LUT4_O_2_I0[2]),
    .O(result_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_27_I1_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_27_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha2aa)
  ) result_SB_LUT4_O_28 (
    .I0(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_28_I1[1]),
    .I2(result_SB_LUT4_O_28_I1[2]),
    .I3(result_SB_LUT4_O_28_I1[3]),
    .O(result[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c04)
  ) result_SB_LUT4_O_28_I1_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I1(write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O[2]),
    .I3(write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O[3]),
    .O(result_SB_LUT4_O_28_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) result_SB_LUT4_O_28_I1_SB_LUT4_O_1 (
    .I0(reg2[1]),
    .I1(result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[3]),
    .O(result_SB_LUT4_O_28_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc030)
  ) result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(result_SB_LUT4_O_1_I0[0]),
    .O(result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_1_I0[0]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_28_I1_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2[2]),
    .I3(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2[3]),
    .O(result_SB_LUT4_O_28_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_29_I2[1]),
    .I3(result_SB_LUT4_O_29_I2[2]),
    .O(result[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I1(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_29_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[3]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_29_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[1]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_3_I1[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[1]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(reg2[27]),
    .I1(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40c8)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[27]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8dc)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(reg1[27]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf03)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[0]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg2[3]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1[3]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_3_I1[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_6_I1[1]),
    .I2(write_address_SB_LUT4_O_6_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[3]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_3_I1[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[22]),
    .I2(reg1[21]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[20]),
    .I2(reg1[19]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[26]),
    .I2(reg1[25]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[24]),
    .I2(reg1[23]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[11]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40c8)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_2_I0[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I1(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1248)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(reg1[31]),
    .I1(reg1[15]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]),
    .I3(result_SB_LUT4_O_15_I1_SB_LUT4_O_I2[0]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[11]),
    .I3(result_SB_LUT4_O_11_I1[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1[11]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_11_I1[2]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_29_I2[2]),
    .I3(write_address_SB_LUT4_O_29_I2[3]),
    .O(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) result_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3010)
  ) result_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h048c)
  ) result_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_26_I2[2]),
    .I3(write_address_SB_LUT4_O_26_I2[3]),
    .O(result_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) result_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_3_I3[2]),
    .O(result[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_30_I2[1]),
    .I3(result_SB_LUT4_O_30_I2[2]),
    .O(result[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_30_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[3]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_30_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[15]),
    .I2(reg1[14]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[13]),
    .I2(reg1[12]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h083b)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3 (
    .I0(reg1[1]),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(result_SB_LUT4_O_2_I0[2]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf03)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(result_SB_LUT4_O_4_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[0]),
    .I2(result_SB_LUT4_O_1_I0[0]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[3]),
    .I2(reg1[2]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[7]),
    .I2(reg1[6]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[5]),
    .I2(reg1[4]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[11]),
    .I2(reg1[10]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[9]),
    .I2(reg1[8]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_3_I1[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(reg2[26]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40c8)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[26]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8dc)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(reg1[26]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf03)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(reg1[2]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_2_I0[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_9_I1[1]),
    .I2(write_address_SB_LUT4_O_9_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[19]),
    .I2(reg1[18]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[17]),
    .I2(reg1[16]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_1_I0[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_1_I0[0]),
    .I3(result_SB_LUT4_O_1_I0[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[27]),
    .I2(reg1[26]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf03)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[25]),
    .I2(reg1[24]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[23]),
    .I2(reg1[22]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[21]),
    .I2(reg1[20]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[10]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40c8)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_2_I0[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]),
    .I3(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdf13)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[0]),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[4]),
    .I2(reg1[3]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[2]),
    .I2(reg1[1]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0600)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(reg1[9]),
    .I1(result_SB_LUT4_O_9_I1[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0600)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(reg1[17]),
    .I1(result_SB_LUT4_O_17_I1_SB_LUT4_O_2_I2[2]),
    .I2(write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0600)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(reg1[13]),
    .I1(result_SB_LUT4_O_13_I1[2]),
    .I2(result_SB_LUT4_O_14_I1_SB_LUT4_I3_1_O[2]),
    .I3(result_SB_LUT4_O_14_I1_SB_LUT4_I3_1_O[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1248)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(reg1[24]),
    .I1(reg1[5]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_5_I0[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[10]),
    .I3(result_SB_LUT4_O_10_I0[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1[10]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_10_I0[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_30_I2[2]),
    .I3(write_address_SB_LUT4_O_30_I2[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_31_I3[1]),
    .O(result[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00d0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]),
    .I3(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_31_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_3_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3100)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h048c)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(reg2[15]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1[15]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_15_I1_SB_LUT4_O_I2[0]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_25_I2[2]),
    .I3(write_address_SB_LUT4_O_25_I2[3]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[15]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_15_I1_SB_LUT4_O_I2[0]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0f3)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[31]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) result_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_4_I1[2]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_4_I3[2]),
    .O(result[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_4_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[4]),
    .I2(reg2[4]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_4_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_4_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_4_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0400)
  ) result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]),
    .I1(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .I3(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[2]),
    .O(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]),
    .I3(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[6]),
    .I2(reg1[5]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[8]),
    .I2(reg1[7]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h44f4)
  ) result_SB_LUT4_O_5 (
    .I0(result_SB_LUT4_O_5_I0[2]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_5_I3[3]),
    .O(result[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_5_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[5]),
    .I2(reg2[5]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_5_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00d0)
  ) result_SB_LUT4_O_5_I3_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I1(write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O[3]),
    .I2(result_SB_LUT4_O_5_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_5_I3_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_5_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_5_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_23_I2[2]),
    .I3(write_address_SB_LUT4_O_23_I2[3]),
    .O(result_SB_LUT4_O_5_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[17]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[17]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_17_I1_SB_LUT4_O_2_I2[2]),
    .I3(result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[17]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_17_I1_SB_LUT4_O_2_I2[2]),
    .O(result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h44f4)
  ) result_SB_LUT4_O_6 (
    .I0(result_SB_LUT4_O_6_I0[2]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_6_I3[3]),
    .O(result[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_6_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[6]),
    .I2(reg2[6]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_6_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00d0)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]),
    .I2(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_6_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_22_I2[2]),
    .I3(write_address_SB_LUT4_O_22_I2[3]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[18]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[12]),
    .I2(reg1[11]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[10]),
    .I2(reg1[9]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[18]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[18]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h44f4)
  ) result_SB_LUT4_O_7 (
    .I0(result_SB_LUT4_O_7_I0[2]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_7_I3[3]),
    .O(result[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_7_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[7]),
    .I2(reg2[7]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_7_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00d0)
  ) result_SB_LUT4_O_7_I3_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_7_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_7_I3_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_7_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_7_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_21_I2[2]),
    .I3(write_address_SB_LUT4_O_21_I2[3]),
    .O(result_SB_LUT4_O_7_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[19]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[19]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]),
    .I3(result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[19]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]),
    .O(result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) result_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_8_I1[2]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_8_I3[2]),
    .O(result[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_8_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[8]),
    .I2(reg2[8]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_8_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa8a)
  ) result_SB_LUT4_O_8_I3_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_8_I3_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_8_I3_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_8_I3_SB_LUT4_O_I1[3]),
    .O(result_SB_LUT4_O_8_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0004)
  ) result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]),
    .I2(result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2]),
    .I3(result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(result_SB_LUT4_O_8_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40c8)
  ) result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]),
    .O(result_SB_LUT4_O_8_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_19_I2[2]),
    .I3(write_address_SB_LUT4_O_19_I2[3]),
    .O(result_SB_LUT4_O_8_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[20]),
    .I2(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) result_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_9_I1[2]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_9_I3[2]),
    .O(result[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_9_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[9]),
    .I2(reg2[9]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_9_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_9_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_18_I2[2]),
    .I3(write_address_SB_LUT4_O_18_I2[3]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf070)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[29]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[29]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[11]),
    .I2(reg1[10]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[9]),
    .I2(reg1[8]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf15)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf03)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[5]),
    .I2(reg1[4]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[7]),
    .I2(reg1[6]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[3]),
    .I2(reg1[2]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[1]),
    .I2(reg1[0]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[15]),
    .I2(reg1[14]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[13]),
    .I2(reg1[12]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40c8)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]),
    .I3(result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40c8)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]),
    .I3(result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_24_I2_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_2_I0[2]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdf13)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[31]),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg2[21]),
    .I1(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[21]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8dc)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(reg1[21]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8aa)
  ) result_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I1[3]),
    .O(result_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h048c)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h048c)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg2[12]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1[12]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_12_I0[2]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_28_I2[2]),
    .I3(write_address_SB_LUT4_O_28_I2[3]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[12]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_12_I0[2]),
    .O(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_I2[3]),
    .O(write_address[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_1_I2[3]),
    .O(write_address[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_10 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_10_I2[2]),
    .I3(write_address_SB_LUT4_O_10_I2[3]),
    .O(write_address[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[29]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_10_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[29]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_10_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[29]),
    .I2(reg2[29]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI),
    .CO(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3),
    .I0(reg1[28]),
    .I1(funct3_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(reg1[28]),
    .I2(funct3_SB_LUT4_I1_O[3]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[29]),
    .I2(reg2[29]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3),
    .I0(reg1[28]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg1[28]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(funct3[2]),
    .I2(funct3[0]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0400)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(funct7[6]),
    .I1(funct7[5]),
    .I2(funct7[4]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(funct7[3]),
    .I1(funct7[2]),
    .I2(funct7[1]),
    .I3(funct7[0]),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(funct3[2]),
    .I2(funct3[0]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(reg1[28]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(funct3_SB_LUT4_I1_O[3]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(opcode[5]),
    .I1(opcode[4]),
    .I2(opcode[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(opcode[5]),
    .I1(opcode[4]),
    .I2(opcode[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[16]),
    .I2(reg2[16]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(opcode[6]),
    .I1(opcode[3]),
    .I2(opcode[1]),
    .I3(opcode[0]),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[28]),
    .I2(reg2[28]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_11 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]),
    .O(write_address[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_12 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_12_I2[2]),
    .I3(write_address_SB_LUT4_O_12_I2[3]),
    .O(write_address[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_12_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[27]),
    .I2(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_12_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[27]),
    .I2(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_12_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1248)
  ) write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2_SB_LUT4_I2 (
    .I0(reg1[27]),
    .I1(reg1[26]),
    .I2(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[27]),
    .I2(reg2[27]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_CARRY_CI (
    .CI(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI),
    .I0(reg1[27]),
    .I1(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3),
    .I0(reg1[26]),
    .I1(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[27]),
    .I2(reg2[27]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(reg1[27]),
    .I1(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I3),
    .I0(reg1[26]),
    .I1(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_13 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_13_I2[2]),
    .I3(write_address_SB_LUT4_O_13_I2[3]),
    .O(write_address[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_13_I2_SB_LUT4_I2 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_13_I2[2]),
    .I3(write_address_SB_LUT4_O_13_I2[3]),
    .O(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(opcode[5]),
    .I1(opcode[4]),
    .I2(opcode[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]),
    .O(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]),
    .I3(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]),
    .O(write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_13_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[26]),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_13_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[26]),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_13_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[26]),
    .I2(reg2[26]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3),
    .I0(reg1[25]),
    .I1(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[26]),
    .I2(reg2[26]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3),
    .I0(reg1[25]),
    .I1(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_14 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_14_I2[2]),
    .I3(write_address_SB_LUT4_O_14_I2[3]),
    .O(write_address[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_14_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[25]),
    .I2(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_14_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[25]),
    .I2(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_14_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[25]),
    .I2(reg2[25]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3),
    .I0(reg1[24]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[25]),
    .I2(reg2[25]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3),
    .I0(reg1[24]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_15 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_15_I2[2]),
    .I3(write_address_SB_LUT4_O_15_I2[3]),
    .O(write_address[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_15_I2[2]),
    .I3(write_address_SB_LUT4_O_15_I2[3]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf070)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40c8)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]),
    .I3(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]),
    .I3(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[24]),
    .I2(reg1[23]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[22]),
    .I2(reg1[21]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(result_SB_LUT4_O_4_I1[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[0]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[16]),
    .I2(reg1[15]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[14]),
    .I2(reg1[13]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[20]),
    .I2(reg1[19]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[18]),
    .I2(reg1[17]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[24]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[24]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[24]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[2]),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[24]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_15_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[24]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_15_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[24]),
    .I2(reg2[24]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3),
    .I0(reg1[23]),
    .I1(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[24]),
    .I2(reg2[24]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I3),
    .I0(reg1[23]),
    .I1(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_16 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_16_I2[2]),
    .I3(write_address_SB_LUT4_O_16_I2[3]),
    .O(write_address[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_16_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[23]),
    .I2(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_16_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[23]),
    .I2(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_16_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1248)
  ) write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2_SB_LUT4_I2 (
    .I0(reg1[23]),
    .I1(reg1[1]),
    .I2(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_1_I0[0]),
    .O(write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(reg1[23]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]),
    .O(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8dc)
  ) write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_1 (
    .I0(reg1[23]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[23]),
    .I2(reg2[23]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3),
    .I0(reg1[22]),
    .I1(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[23]),
    .I2(reg2[23]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3),
    .I0(reg1[22]),
    .I1(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_17 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_17_I2[2]),
    .I3(write_address_SB_LUT4_O_17_I2[3]),
    .O(write_address[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_17_I2_SB_LUT4_I2 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_17_I2[2]),
    .I3(write_address_SB_LUT4_O_17_I2[3]),
    .O(write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(reg1[22]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[2]),
    .O(write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(reg2[22]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I3(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]),
    .O(write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_17_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[22]),
    .I2(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_17_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[22]),
    .I2(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_17_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[22]),
    .I3(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[2]),
    .O(write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[22]),
    .I2(reg2[22]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3),
    .I0(reg1[21]),
    .I1(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[22]),
    .I2(reg2[22]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3),
    .I0(reg1[21]),
    .I1(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_18 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_18_I2[2]),
    .I3(write_address_SB_LUT4_O_18_I2[3]),
    .O(write_address[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_18_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[21]),
    .I2(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_18_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[21]),
    .I2(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_18_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[21]),
    .I2(reg2[21]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3),
    .I0(reg1[20]),
    .I1(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[21]),
    .I2(reg2[21]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3),
    .I0(reg1[20]),
    .I1(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_19 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_19_I2[2]),
    .I3(write_address_SB_LUT4_O_19_I2[3]),
    .O(write_address[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_19_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[20]),
    .I2(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_19_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[20]),
    .I2(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_19_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(reg1[20]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[2]),
    .O(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8dc)
  ) write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_1 (
    .I0(reg1[20]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[20]),
    .I2(reg2[20]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3),
    .I0(reg1[19]),
    .I1(result_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[20]),
    .I2(reg2[20]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_21_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3),
    .I0(reg1[19]),
    .I1(write_address_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_1_I2_SB_LUT4_I2 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_1_I2[3]),
    .O(write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(reg2[8]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]),
    .I3(write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]),
    .O(write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]),
    .O(write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h048c)
  ) write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40c8)
  ) write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]),
    .I3(result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .O(write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(reg1[8]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_8_I1[2]),
    .I3(write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]),
    .O(write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[8]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_8_I1[2]),
    .O(write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[8]),
    .I2(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[8]),
    .I2(result_SB_LUT4_O_8_I1[2]),
    .I3(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_1_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3),
    .I0(reg1[7]),
    .I1(result_SB_LUT4_O_7_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[8]),
    .I2(reg2[8]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I3),
    .I0(reg1[7]),
    .I1(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_2 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_2_I2[2]),
    .I3(write_address_SB_LUT4_O_2_I2[3]),
    .O(write_address[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) write_address_SB_LUT4_O_20 (
    .I0(write_address_SB_LUT4_O_20_I0[0]),
    .I1(write_address_SB_LUT4_O_20_I0[1]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(write_address[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_I0 (
    .I0(write_address_SB_LUT4_O_20_I0[0]),
    .I1(write_address_SB_LUT4_O_20_I0[1]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(reg1[1]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_1_I0[0]),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]),
    .I3(write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[1]),
    .I2(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_20_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[1]),
    .I2(result_SB_LUT4_O_1_I0[0]),
    .I3(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_20_I0[0])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(1'h1),
    .CO(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3),
    .I0(reg1[0]),
    .I1(result_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[1]),
    .I2(reg2[1]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(1'h0),
    .CO(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3),
    .I0(reg1[0]),
    .I1(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(reg1[0]),
    .I2(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]),
    .I3(1'h0),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg2[0]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h70f0)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2[2]),
    .I3(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80a2)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(result_SB_LUT4_O_4_I1[2]),
    .I2(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]),
    .I3(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0f3)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[0]),
    .I2(reg2[0]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_21 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_21_I2[2]),
    .I3(write_address_SB_LUT4_O_21_I2[3]),
    .O(write_address[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_21_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[19]),
    .I2(write_address_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_21_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_21_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_21_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[19]),
    .I2(result_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2]),
    .I3(write_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_21_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I3),
    .I0(reg1[18]),
    .I1(result_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[19]),
    .I2(reg2[19]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_21_I2_SB_LUT4_O_I3),
    .I0(reg1[18]),
    .I1(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_22 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_22_I2[2]),
    .I3(write_address_SB_LUT4_O_22_I2[3]),
    .O(write_address[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_22_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[18]),
    .I2(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_22_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[18]),
    .I2(result_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_22_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3),
    .I0(reg1[17]),
    .I1(result_SB_LUT4_O_17_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[18]),
    .I2(reg2[18]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3),
    .I0(reg1[17]),
    .I1(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_23 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_23_I2[2]),
    .I3(write_address_SB_LUT4_O_23_I2[3]),
    .O(write_address[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_23_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[17]),
    .I2(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_23_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[17]),
    .I2(result_SB_LUT4_O_17_I1_SB_LUT4_O_2_I2[2]),
    .I3(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_23_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I3),
    .I0(reg1[16]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[17]),
    .I2(reg2[17]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I3),
    .I0(reg1[16]),
    .I1(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_24 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_24_I2[2]),
    .I3(write_address_SB_LUT4_O_24_I2[3]),
    .O(write_address[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_24_I2_SB_LUT4_I2 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_24_I2[2]),
    .I3(write_address_SB_LUT4_O_24_I2[3]),
    .O(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]),
    .I3(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O[3]),
    .O(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(reg1[0]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_I1[2]),
    .O(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_2_I0[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[1]),
    .O(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[16]),
    .I2(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8dc)
  ) write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(reg1[16]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .O(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I3(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]),
    .O(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[16]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .O(write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_24_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[16]),
    .I2(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_24_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[16]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_24_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3),
    .I0(reg1[15]),
    .I1(result_SB_LUT4_O_15_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[16]),
    .I2(reg2[16]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3),
    .I0(reg1[15]),
    .I1(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_25 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_25_I2[2]),
    .I3(write_address_SB_LUT4_O_25_I2[3]),
    .O(write_address[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_25_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[15]),
    .I2(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_25_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[15]),
    .I2(result_SB_LUT4_O_15_I1_SB_LUT4_O_I2[0]),
    .I3(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_25_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3),
    .I0(reg1[14]),
    .I1(result_SB_LUT4_O_14_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[15]),
    .I2(reg2[15]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3),
    .I0(reg1[14]),
    .I1(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_26 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_26_I2[2]),
    .I3(write_address_SB_LUT4_O_26_I2[3]),
    .O(write_address[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_26_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[14]),
    .I2(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_26_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[14]),
    .I2(result_SB_LUT4_O_14_I1[2]),
    .I3(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_26_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3),
    .I0(reg1[13]),
    .I1(result_SB_LUT4_O_13_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[14]),
    .I2(reg2[14]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3),
    .I0(reg1[13]),
    .I1(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_27 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_27_I2[2]),
    .I3(write_address_SB_LUT4_O_27_I2[3]),
    .O(write_address[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_27_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[13]),
    .I2(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_27_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[13]),
    .I2(result_SB_LUT4_O_13_I1[2]),
    .I3(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_27_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3),
    .I0(reg1[12]),
    .I1(result_SB_LUT4_O_12_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[13]),
    .I2(reg2[13]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3),
    .I0(reg1[12]),
    .I1(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_28 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_28_I2[2]),
    .I3(write_address_SB_LUT4_O_28_I2[3]),
    .O(write_address[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_28_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[12]),
    .I2(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_28_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[12]),
    .I2(result_SB_LUT4_O_12_I0[2]),
    .I3(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_28_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3),
    .I0(reg1[11]),
    .I1(result_SB_LUT4_O_11_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[12]),
    .I2(reg2[12]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3),
    .I0(reg1[11]),
    .I1(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_29 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_29_I2[2]),
    .I3(write_address_SB_LUT4_O_29_I2[3]),
    .O(write_address[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_29_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[11]),
    .I2(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_29_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[11]),
    .I2(result_SB_LUT4_O_11_I1[2]),
    .I3(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_29_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3),
    .I0(reg1[10]),
    .I1(result_SB_LUT4_O_10_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[11]),
    .I2(reg2[11]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3),
    .I0(reg1[10]),
    .I1(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[7]),
    .I2(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[7]),
    .I2(result_SB_LUT4_O_7_I0[2]),
    .I3(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_2_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3),
    .I0(reg1[6]),
    .I1(result_SB_LUT4_O_6_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[7]),
    .I2(reg2[7]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I3),
    .I0(reg1[6]),
    .I1(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_3 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_3_I1[1]),
    .I2(write_address_SB_LUT4_O_3_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(write_address[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_30 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_30_I2[2]),
    .I3(write_address_SB_LUT4_O_30_I2[3]),
    .O(write_address[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_30_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[10]),
    .I2(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_30_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[10]),
    .I2(result_SB_LUT4_O_10_I0[2]),
    .I3(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_30_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3),
    .I0(reg1[9]),
    .I1(result_SB_LUT4_O_9_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[10]),
    .I2(reg2[10]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3),
    .I0(reg1[9]),
    .I1(write_address_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_address_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(write_address[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_I1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_3_I1[1]),
    .I2(write_address_SB_LUT4_O_3_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .O(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h048c)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]),
    .I3(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[3]),
    .O(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(reg1[6]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_6_I0[2]),
    .O(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf070)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]),
    .I3(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]),
    .O(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[6]),
    .I2(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc030)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[6]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I3(result_SB_LUT4_O_6_I0[2]),
    .O(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .O(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]),
    .O(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .O(write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[6]),
    .I2(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_3_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[6]),
    .I2(result_SB_LUT4_O_6_I0[2]),
    .I3(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_3_I1[1])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3),
    .I0(reg1[5]),
    .I1(result_SB_LUT4_O_5_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[6]),
    .I2(reg2[6]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3),
    .I0(reg1[5]),
    .I1(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_4 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_4_I1[1]),
    .I2(write_address_SB_LUT4_O_4_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(write_address[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_4_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[5]),
    .I2(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_4_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[5]),
    .I2(result_SB_LUT4_O_5_I0[2]),
    .I3(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_4_I1[1])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3),
    .I0(reg1[4]),
    .I1(result_SB_LUT4_O_4_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[5]),
    .I2(reg2[5]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3),
    .I0(reg1[4]),
    .I1(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_5 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_5_I1[1]),
    .I2(write_address_SB_LUT4_O_5_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(write_address[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_5_I1_SB_LUT4_I1 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_5_I1[1]),
    .I2(write_address_SB_LUT4_O_5_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .O(write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I2 (
    .I0(reg2[4]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O[2]),
    .I3(write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O[3]),
    .O(write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]),
    .O(write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40c8)
  ) write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]),
    .O(write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h048c)
  ) write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]),
    .I3(result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]),
    .O(write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(reg1[4]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_4_I1[2]),
    .I3(write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[3]),
    .O(write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[4]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_4_I1[2]),
    .O(write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_5_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[4]),
    .I2(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_5_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[4]),
    .I2(result_SB_LUT4_O_4_I1[2]),
    .I3(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_5_I1[1])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3),
    .I0(reg1[3]),
    .I1(result_SB_LUT4_O_3_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[4]),
    .I2(reg2[4]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3),
    .I0(reg1[3]),
    .I1(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_6 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_6_I1[1]),
    .I2(write_address_SB_LUT4_O_6_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(write_address[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_6_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[3]),
    .I2(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_6_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[3]),
    .I2(result_SB_LUT4_O_3_I1[2]),
    .I3(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_6_I1[1])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3),
    .I0(reg1[2]),
    .I1(result_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[3]),
    .I2(reg2[3]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3),
    .I0(reg1[2]),
    .I1(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_7 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_7_I2[2]),
    .I3(write_address_SB_LUT4_O_7_I2[3]),
    .O(write_address[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_7_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[31]),
    .I2(write_address_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_7_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_7_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[31]),
    .I2(reg2[31]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_7_I2_SB_LUT4_O_I3),
    .I0(reg1[30]),
    .I1(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_8 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_8_I2[2]),
    .I3(write_address_SB_LUT4_O_8_I2[3]),
    .O(write_address[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_8_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[30]),
    .I2(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_8_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[30]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(write_address_SB_LUT4_O_8_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[30]),
    .I2(reg2[30]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3),
    .I0(reg1[29]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_9 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_9_I1[1]),
    .I2(write_address_SB_LUT4_O_9_I1[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(write_address[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_9_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[2]),
    .I2(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_9_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[2]),
    .I2(result_SB_LUT4_O_2_I0[2]),
    .I3(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_9_I1[1])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3),
    .I0(reg1[1]),
    .I1(result_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[2]),
    .I2(reg2[2]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3),
    .I0(reg1[1]),
    .I1(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(write_address_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_I2[3]),
    .O(write_address_SB_LUT4_O_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(reg2[9]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(write_address_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_3_I1[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I3(write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]),
    .O(write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2[3]),
    .I3(write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]),
    .O(write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7b00)
  ) write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(reg1[9]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_9_I1[2]),
    .I3(write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]),
    .O(write_address_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7713)
  ) write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[9]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_9_I1[2]),
    .O(write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[9]),
    .I2(write_address_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[9]),
    .I2(result_SB_LUT4_O_9_I1[2]),
    .I3(write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:33.34-33.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I3),
    .I0(reg1[8]),
    .I1(result_SB_LUT4_O_8_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) write_address_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[9]),
    .I2(reg2[9]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* src = "ALU.sv:35.34-35.43|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(reg1[8]),
    .I1(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
  );
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1];
  assign write_address_SB_LUT4_O_26_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0] = result_SB_LUT4_O_2_I0[2];
  assign write_address_SB_LUT4_O_28_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign { write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3, reg1[2], 1'h0 };
  assign write_address_SB_LUT4_O_29_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[0];
  assign write_address_SB_LUT4_O_30_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_26_I3[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1], reg1[18] };
  assign write_address_SB_LUT4_O_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[18] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[0];
  assign write_address_SB_LUT4_O_1_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_6_I3_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1] };
  assign { result_SB_LUT4_O_10_I0[3], result_SB_LUT4_O_10_I0[1:0] } = { write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3, reg1[10], 1'h0 };
  assign result_SB_LUT4_O_6_I3[2:0] = { write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_6_I0[2] };
  assign write_address_SB_LUT4_O_2_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1:0] = { write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign { write_address_SB_LUT4_O_3_I1[3], write_address_SB_LUT4_O_3_I1[0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign { write_address_SB_LUT4_O_4_I1[3], write_address_SB_LUT4_O_4_I1[0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3, reg1[29], 1'h0 };
  assign { write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3, reg1[20], 1'h0 };
  assign result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1], reg1[19] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign result_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[19] };
  assign { write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3, reg1[21], 1'h0 };
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0] = result_SB_LUT4_O_2_I0[2];
  assign result_SB_LUT4_O_7_I3_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3[1:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_7_I3[2:0] = { write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_7_I0[2] };
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[0];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign { write_address_SB_LUT4_O_9_I1[3], write_address_SB_LUT4_O_9_I1[0] } = write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1:0];
  assign { write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I3, reg1[8], 1'h0 };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = opcode[6];
  assign result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign { result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3], result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[27] };
  assign { write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3, reg1[25], 1'h0 };
  assign { write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3, reg1[4], 1'h0 };
  assign { write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[3], write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[1:0] } = { 1'h0, reg1[0], 1'h0 };
  assign write_address_SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_17_I1_SB_LUT4_O_2_I2[2], reg1[17] };
  assign write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2[1:0] = { funct3_SB_LUT4_I1_O[2], reg1[27] };
  assign { write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2], write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[20] };
  assign { write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3, reg1[5], 1'h0 };
  assign { result_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[2], result_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[2] };
  assign result_SB_LUT4_O_8_I3_SB_LUT4_O_I1[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[0];
  assign result_SB_LUT4_O_8_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_8_I1[2] };
  assign result_SB_LUT4_O_15_I1_SB_LUT4_O_I2[1] = write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1];
  assign result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1:0] = { result_SB_LUT4_O_8_I1[2], reg1[8] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1];
  assign { write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3, reg1[20], 1'h0 };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[0] = result_SB_LUT4_O_3_I1[2];
  assign result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign { result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1], result_SB_LUT4_O_2_I0[2] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1:0] = { result_SB_LUT4_O_9_I1[2], reg1[9] };
  assign { result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3], result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1:0] } = { result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2], write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_1_I0[0] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[0] = result_SB_LUT4_O_2_I0[2];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign { write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3, reg1[6], 1'h0 };
  assign { result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[21] };
  assign result_SB_LUT4_O_14_I1_SB_LUT4_I3_1_O[1:0] = { result_SB_LUT4_O_13_I1[2], reg1[13] };
  assign { result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3], result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1:0] } = { result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1:0] = { result_SB_LUT4_O_1_I0[2], result_SB_LUT4_O_1_I0[0] };
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2:0] = { funct7[4], funct7[5], funct7[6] };
  assign result_SB_LUT4_O_9_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_9_I1[2] };
  assign result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign { result_SB_LUT4_O_8_I1[3], result_SB_LUT4_O_8_I1[1:0] } = { write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3, reg1[8], 1'h0 };
  assign { write_address_SB_LUT4_O_5_I1[3], write_address_SB_LUT4_O_5_I1[0] } = write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1:0];
  assign { result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3], result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1:0] } = { write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2], write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1:0] = { result_SB_LUT4_O_6_I0[2], reg1[6] };
  assign write_address_SB_LUT4_O_27_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2], reg1[30] };
  assign { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1:0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI, reg1[28], 1'h0 };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_12_I0[2], reg1[12] };
  assign result_SB_LUT4_O_27_I1[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign { result_SB_LUT4_O_13_I1[3], result_SB_LUT4_O_13_I1[1:0] } = { write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3, reg1[13], 1'h0 };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[0] = result_SB_LUT4_O_3_I1[2];
  assign result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign result_SB_LUT4_O_10_I3[2:0] = { write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_10_I0[2] };
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_3_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1], reg1[3] };
  assign { write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3, reg1[23], 1'h0 };
  assign result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_2_I0[2];
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[3] };
  assign result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0] = result_SB_LUT4_O_1_I0[0];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0] = write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0];
  assign { write_address_SB_LUT4_O_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_I2_SB_LUT4_O_I3, reg1[9], 1'h0 };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2:0] = { funct3[0], funct3[1], funct3[2] };
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_2_I0[2];
  assign { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1:0] } = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3, branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] };
  assign { result_SB_LUT4_O_17_I1_SB_LUT4_O_2_I2[3], result_SB_LUT4_O_17_I1_SB_LUT4_O_2_I2[1:0] } = { write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I3, reg1[17], 1'h0 };
  assign branch_SB_LUT4_O_I2[1:0] = { opcode[2], opcode[3] };
  assign { write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2], write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[23] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_2_I0[2];
  assign { write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I3, reg1[17], 1'h0 };
  assign result_SB_LUT4_O_22_I3_SB_LUT4_O_I1[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1];
  assign result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign result_SB_LUT4_O_11_I3_SB_LUT4_O_I2[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I3_O[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1], reg1[31] };
  assign result_SB_LUT4_O_11_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_11_I1[2] };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[31] };
  assign { write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3, reg1[22], 1'h0 };
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] = result_SB_LUT4_O_2_I0[2];
  assign { result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3], result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[26] };
  assign { write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3], write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1:0] } = { result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign { result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2], result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] } = { result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1], result_SB_LUT4_O_2_I0[2] };
  assign write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_3_I1[2];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[0] = result_SB_LUT4_O_2_I0[2];
  assign write_address_SB_LUT4_O_20_I0[3:2] = write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1:0];
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1:0] = { write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1], reg1[24] };
  assign write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1];
  assign write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[24] };
  assign { write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1:0] } = { result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign { write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3, reg1[21], 1'h0 };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[0];
  assign result_SB_LUT4_O_12_I3[2:0] = { write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_12_I0[2] };
  assign { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3, reg1[29], 1'h0 };
  assign write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[1:0] = { funct3_SB_LUT4_I1_O[2], reg1[26] };
  assign { result_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3], result_SB_LUT4_O_18_I1_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3, reg1[18], 1'h0 };
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_3_I1[2];
  assign result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign { result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1], result_SB_LUT4_O_2_I0[2] };
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1];
  assign { result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3], result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1:0] } = { result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2], write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2:0] = { write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_2_I0[2], result_SB_LUT4_O_3_I1[2] };
  assign write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] = result_SB_LUT4_O_3_I1[2];
  assign { write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3, reg1[1], 1'h0 };
  assign write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_2_I0[2];
  assign { result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2], result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[1] };
  assign write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign write_address_SB_LUT4_O_12_I2[1:0] = write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1:0];
  assign { result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3], result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[25] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[2], result_SB_LUT4_O_1_I0[0] };
  assign { result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3], result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign { write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3, reg1[12], 1'h0 };
  assign result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0] = result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1];
  assign result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_12_I0[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1], reg1[12] };
  assign result_SB_LUT4_O_13_I3_SB_LUT4_O_I1[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign { write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3, reg1[23], 1'h0 };
  assign result_SB_LUT4_O_13_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_13_I1[2] };
  assign result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[12] };
  assign result_SB_LUT4_O_14_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_14_I1[2] };
  assign { write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I3, reg1[27], 1'h0 };
  assign result_SB_LUT4_O_15_I1[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1], result_SB_LUT4_O_3_I1[2] };
  assign write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign result_SB_LUT4_O_16_I1[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_I3_SB_LUT4_O_I1[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign { result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_I2[2], result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_1_I2[0] } = { result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_1_I0[0] };
  assign result_SB_LUT4_O_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_I1[2] };
  assign { write_address_SB_LUT4_O_6_I1[3], write_address_SB_LUT4_O_6_I1[0] } = write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1:0];
  assign result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign { result_SB_LUT4_O_14_I1[3], result_SB_LUT4_O_14_I1[1:0] } = { write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3, reg1[14], 1'h0 };
  assign { result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[2], result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[0] } = { result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1], result_SB_LUT4_O_2_I0[2] };
  assign { result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2[3], result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2[1:0] } = { result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1:0] = { write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] };
  assign result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[29] };
  assign { write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3, reg1[3], 1'h0 };
  assign result_SB_LUT4_O_28_I1_SB_LUT4_O_2_I2[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_17_I1_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_17_I1_SB_LUT4_O_I2[3], result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1] };
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[0] = result_SB_LUT4_O_2_I0[2];
  assign result_SB_LUT4_O_17_I1[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign result_SB_LUT4_O_28_I1[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[0];
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3], result_SB_LUT4_O_2_I0[2] };
  assign { write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3, reg1[24], 1'h0 };
  assign { result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1], result_SB_LUT4_O_1_I0[0] };
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = result_SB_LUT4_O_3_I1[2];
  assign { result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0] } = { result_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1], result_SB_LUT4_O_2_I0[2] };
  assign result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[0];
  assign { result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3], result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1:0] } = { result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2], write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign { write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3, reg1[16], 1'h0 };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[0];
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1], result_SB_LUT4_O_3_I1[2] };
  assign { write_address_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_7_I2_SB_LUT4_O_I3, reg1[31], 1'h0 };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0] = result_SB_LUT4_O_3_I1[2];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1], reg1[30] };
  assign result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[30] };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] = result_SB_LUT4_O_4_I1[2];
  assign { write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3, reg1[18], 1'h0 };
  assign result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3[1:0] = { result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3], result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1] };
  assign { result_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3], result_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[13] };
  assign write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2[1:0] = { write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_17_I1_SB_LUT4_O_I2[0] = write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1];
  assign result_SB_LUT4_O_18_I1[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[0];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0] = result_SB_LUT4_O_2_I0[2];
  assign result_SB_LUT4_O_1_I3[2:0] = { write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_1_I0[0] };
  assign write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[0] };
  assign result_SB_LUT4_O_19_I1[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] = result_SB_LUT4_O_2_I0[2];
  assign { write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3, reg1[25], 1'h0 };
  assign { write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2], write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[6] };
  assign { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1:0] } = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI, reg1[31], 1'h0 };
  assign { write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3], write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1:0] } = { write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1], write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign { result_SB_LUT4_O_11_I1[3], result_SB_LUT4_O_11_I1[1:0] } = { write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3, reg1[11], 1'h0 };
  assign result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign result_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_I1[1:0] = { reg1[30], reg1[31] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0] = result_SB_LUT4_O_3_I1[2];
  assign result_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign { write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I3, reg1[24], 1'h0 };
  assign write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign { result_SB_LUT4_O_5_I0[3], result_SB_LUT4_O_5_I0[1:0] } = { write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3, reg1[5], 1'h0 };
  assign write_address_SB_LUT4_O_3_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0] = result_SB_LUT4_O_3_I1[2];
  assign result_SB_LUT4_O_23_I3[2:0] = { result_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1], write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign { result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3], result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1:0] } = { result_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_1_I2[1], result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1[1], result_SB_LUT4_O_2_I0[2] };
  assign result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0] = result_SB_LUT4_O_2_I0[2];
  assign { result_SB_LUT4_O_6_I0[3], result_SB_LUT4_O_6_I0[1:0] } = { write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3, reg1[6], 1'h0 };
  assign { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[0] } = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2:0] = { result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[1:0] = { result_SB_LUT4_O_14_I1_SB_LUT4_I3_1_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] };
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[14] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0] = result_SB_LUT4_O_3_I1[2];
  assign result_SB_LUT4_O_14_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0] = write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1];
  assign result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] };
  assign { result_SB_LUT4_O_7_I0[3], result_SB_LUT4_O_7_I0[1:0] } = { write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3, reg1[7], 1'h0 };
  assign result_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[7] };
  assign result_SB_LUT4_O_22_I3_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_22_I3_SB_LUT4_O_I1[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1] };
  assign { write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3, reg1[11], 1'h0 };
  assign result_SB_LUT4_O_22_I3[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_2_I3[2:0] = { write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_2_I0[2] };
  assign write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1:0] = { result_SB_LUT4_O_4_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] };
  assign { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1:0] } = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI, reg1[30], 1'h0 };
  assign { result_SB_LUT4_O_4_I1[3], result_SB_LUT4_O_4_I1[1:0] } = { write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3, reg1[4], 1'h0 };
  assign result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_31_I3[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign { result_SB_LUT4_O_3_I1[3], result_SB_LUT4_O_3_I1[1:0] } = { write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3, reg1[3], 1'h0 };
  assign { result_SB_LUT4_O_12_I0[3], result_SB_LUT4_O_12_I0[1:0] } = { write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3, reg1[12], 1'h0 };
  assign write_address_SB_LUT4_O_7_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_8_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1], reg1[8] };
  assign { result_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[3], result_SB_LUT4_O_19_I1_SB_LUT4_O_2_I2[1:0] } = { write_address_SB_LUT4_O_21_I2_SB_LUT4_O_1_I3, reg1[19], 1'h0 };
  assign write_address_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[8] };
  assign { result_SB_LUT4_O_2_I0[3], result_SB_LUT4_O_2_I0[1:0] } = { write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3, reg1[2], 1'h0 };
  assign write_address_SB_LUT4_O_8_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_21_I3[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_15_I1_SB_LUT4_O_I2[0], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1], reg1[15] };
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[15] };
  assign write_address_SB_LUT4_O_10_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign { result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2], result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1], write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] };
  assign { write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3, reg1[15], 1'h0 };
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign result_SB_LUT4_O_3_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_3_I1[2] };
  assign { write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3, reg1[30], 1'h0 };
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1];
  assign write_address_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_9_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1], reg1[9] };
  assign { write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3, reg1[13], 1'h0 };
  assign write_address_SB_LUT4_O_I2_SB_LUT4_I2_O[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[9] };
  assign write_address_SB_LUT4_O_13_I2[1:0] = write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1:0];
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[0] = result_SB_LUT4_O_3_I1[2];
  assign result_SB_LUT4_O_20_I3[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1:0] = { write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] = result_SB_LUT4_O_1_I0[0];
  assign { write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3, reg1[10], 1'h0 };
  assign result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign write_address_SB_LUT4_O_14_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign { write_address_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_21_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_21_I2_SB_LUT4_O_I3, reg1[19], 1'h0 };
  assign { write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I3, reg1[7], 1'h0 };
  assign write_address_SB_LUT4_O_15_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign { write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2], write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[16] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] };
  assign result_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[10] };
  assign write_address_SB_LUT4_O_16_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1] };
  assign write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = reg2[28];
  assign result_SB_LUT4_O_30_I2[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O[2:0] = { write_address_SB_LUT4_O_24_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2[3], result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign { result_SB_LUT4_O_9_I1[3], result_SB_LUT4_O_9_I1[1:0] } = { write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I3, reg1[9], 1'h0 };
  assign write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[1:0] = { funct3[0], funct3[2] };
  assign result_SB_LUT4_O_4_I3_SB_LUT4_O_I2[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign write_address_SB_LUT4_O_17_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_4_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_4_I1[2] };
  assign write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { opcode[2], opcode[4], opcode[5] };
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_1_I0[0];
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] };
  assign write_address_SB_LUT4_O_18_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[11] };
  assign { write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3, reg1[26], 1'h0 };
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1] };
  assign { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { funct3_SB_LUT4_I1_O[3], reg1[28] };
  assign result_SB_LUT4_O_29_I2[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign write_address_SB_LUT4_O_19_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_4_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1], reg1[4] };
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[2];
  assign write_address_SB_LUT4_O_5_I1_SB_LUT4_I1_O[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[4] };
  assign { result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2], result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] } = { result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[1], result_SB_LUT4_O_2_I0[2] };
  assign write_address_SB_LUT4_O_21_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_25_I3[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1:0] = { write_address_SB_LUT4_O_15_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign funct3_SB_LUT4_I1_O[0] = reg1[28];
  assign { write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3], write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1:0] } = { write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3, reg1[14], 1'h0 };
  assign write_address_SB_LUT4_O_22_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3[1:0] = { result_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2:0] = { result_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign write_address_SB_LUT4_O_23_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_17_I1_SB_LUT4_O_2_I2[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1], reg1[17] };
  assign { write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3, reg1[22], 1'h0 };
  assign result_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[17] };
  assign write_address_SB_LUT4_O_24_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1], result_SB_LUT4_O_3_I1[2] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_5_I0[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1], reg1[5] };
  assign result_SB_LUT4_O_5_I3_SB_LUT4_O_I2[1:0] = { write_address_SB_LUT4_O_20_I0_SB_LUT4_I0_O[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1] };
  assign result_SB_LUT4_O_24_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], reg2[5] };
  assign write_address_SB_LUT4_O_25_I2[1:0] = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] };
  assign result_SB_LUT4_O_5_I3[2:0] = { write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], result_SB_LUT4_O_5_I0[2] };
  assign result_SB_LUT4_O_24_I2[0] = write_address_SB_LUT4_O_13_I2_SB_LUT4_I2_O[0];
  assign read_address = 32'd0;
endmodule
