Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1067303 Wed Nov 12 18:52:34 MST 2014
| Date         : Fri Apr 17 16:34:29 2015
| Host         : MWHQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_Controller_control_sets_placed.rpt
| Design       : VGA_Controller
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |    24 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              56 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------+------------------+------------------+----------------+
|        Clock Signal       | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+---------------+------------------+------------------+----------------+
|  kitty_poop0/dff_inst0/Q  |               | rst_IBUF         |                1 |              1 |
|  kitty_poop1/TC           |               | rst_IBUF         |                5 |             10 |
|  kitty_poop0/dff_inst1/O1 |               | rst_IBUF         |                5 |             11 |
|  clk_IBUF_BUFG            |               | rst_IBUF         |                8 |             34 |
+---------------------------+---------------+------------------+------------------+----------------+


