SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,DAC_AD8803AR_0.done,Top|SYSCLK,Top|PCI_CLK2,DAC_AD8803AR_0.trig,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
2,DAC_AD8803AR_0.buffer[10:0],Top|SYSCLK,Top|PCI_CLK2,DAC_AD8803AR_0.data[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
3,DAC_AD8803AR_0.DAC_DO_1[15:0],Top|PCI_CLK2,Top|SYSCLK,DAC_AD8803AR_0.done,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
4,DAC_AD8803AR_0.ILIM_DAC_CS,Top|SYSCLK,Top|PCI_CLK2,DAC_AD8803AR_0.trig,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
5,DAC_AD8803AR_0.clk_en,Top|SYSCLK,Top|PCI_CLK2,DAC_AD8803AR_0.trig,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
6,DAC_AD8803AR_0.bit_count[3:0],Top|SYSCLK,Top|PCI_CLK2,DAC_AD8803AR_0.trig,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
7,DAC_AD8803AR_0.tx_clk_mod.clkout,Top|SYSCLK,Top|PCI_CLK2,DAC_AD8803AR_0.tx_clk_div[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
8,DAC_AD8803AR_0.tx_clk_mod.cntr[15:0],Top|SYSCLK,Top|PCI_CLK2,DAC_AD8803AR_0.tx_clk_div[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
9,OSCILLATOR_COUNTER_0.OSC_CT_DO_1[15:0],Top|PCI_CLK2,CLOCK_DIV_4|N_17_inferred_clock,OSCILLATOR_COUNTER_0.counter.count[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
10,OSCILLATOR_COUNTER_0.counter.count[15:0],CLOCK_DIV_4|N_17_inferred_clock,Top|PCI_CLK2,PCI_CLK2,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
11,Lift_Motor_0.pwm_cmd,Lift_Motor|N_1_inferred_clock,Top|PCI_CLK2,Lift_Motor_0.pwm_out_en,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
12,Lift_Motor_0.pwm,Top|PCI_CLK2,Top|SYSCLK,SYSCLK,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
13,Gantry_Motor_0.pwm_cmd,Gantry_Motor|N_1_inferred_clock,Top|PCI_CLK2,Gantry_Motor_0.pwm_out_en,Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
14,Gantry_Motor_0.pwm,Top|PCI_CLK2,Top|SYSCLK,SYSCLK,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
15,ClkGen_0.wdclk_div.clkout,Top|SYSCLK,Top|PCI_CLK2,ClkGen_0.pulse100us_div[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
16,ClkGen_0.wdclk_div.cntr[15:0],Top|SYSCLK,Top|PCI_CLK2,ClkGen_0.pulse100us_div[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
17,ClkGen_0.pulse2khz_div.clkout,Top|SYSCLK,Top|PCI_CLK2,ClkGen_0.pulse500us_div[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
18,ClkGen_0.pulse2khz_div.cntr[15:0],Top|SYSCLK,Top|PCI_CLK2,ClkGen_0.pulse500us_div[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
19,ClkGen_0.pulse20khz_div.clkout,Top|SYSCLK,Top|PCI_CLK2,ClkGen_0.pulse50us_div[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
20,ClkGen_0.pulse20khz_div.cntr[15:0],Top|SYSCLK,Top|PCI_CLK2,ClkGen_0.pulse50us_div[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
21,ClkGen_0.pulse200khz_div.clkout,Top|SYSCLK,Top|PCI_CLK2,ClkGen_0.pulse5us_div[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
22,ClkGen_0.pulse200khz_div.cntr[15:0],Top|SYSCLK,Top|PCI_CLK2,ClkGen_0.pulse5us_div[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
23,ADC_AD7663AS_0.control[2:0],Top|PCI_CLK2,Top|SYSCLK,ADC_AD7663AS_0.state[23:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
24,ADC_AD7663AS_0.ADC_DO_1[15:0],Top|PCI_CLK2,Top|SYSCLK,ADC_AD7663AS_0.status[11:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
25,ADC_AD7663AS_0.ADC_DO_1[15:0],Top|PCI_CLK2,ADC_AD7663AS|ram_wr_clk_inferred_clock,ADC_AD7663AS_0.data_in_ram.ram[15:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
26,ADC_AD7663AS_0.sdout_buf[15:0],Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.control[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
27,ADC_AD7663AS_0.sp[15:0],Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.control[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
28,ADC_AD7663AS_0.ad_sclk_en,Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.control[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
29,ADC_AD7663AS_0.ram_wr_clk,Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.control[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
30,ADC_AD7663AS_0.AD_CNVST,Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.control[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
31,ADC_AD7663AS_0.ram_wr_pt[9:0],Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.control[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
32,ADC_AD7663AS_0.clk_aq_high[1:0],Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.control[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
33,ADC_AD7663AS_0.clk_aq_low[1:0],Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.control[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
34,ADC_AD7663AS_0.time_out_count[6:0],Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.control[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
35,ADC_AD7663AS_0.data_count[10:0],Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.control[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
36,ADC_AD7663AS_0.status[11:0],Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.control[2:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
37,ADC_AD7663AS_0.state[23:0],Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.data_length[11:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
38,ADC_AD7663AS_0.data_in_ram.ram[15:0],ADC_AD7663AS|ram_wr_clk_inferred_clock,Top|SYSCLK,ADC_AD7663AS_0.sdout_buf[15:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
39,ADC_AD7663AS_0.sclk.clkout,Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.clk_div_sd[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
40,ADC_AD7663AS_0.sclk.cntr[15:0],Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.clk_div_sd[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
41,ADC_AD7663AS_0.aqclkdiv.clkout,Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.clk_div_aq[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
42,ADC_AD7663AS_0.aqclkdiv.cntr[15:0],Top|SYSCLK,Top|PCI_CLK2,ADC_AD7663AS_0.clk_div_aq[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.