/*Agnisys, Inc. ***** Copyright 2018 All Rights Reserved. ******/
/**/
/**** This file is auto generated by IDesignSpec (http://www.agnisys.com) . Please do not edit this file. ****/
/* created by        : */
/* generated by      : Admin*/
/* generated from    : C:\Users\Admin\Documents\GitHub\git_test\Allegro_test\case1\case1.idsng*/
/* IDesignSpec rev   : idsbatch v4.16.26.2*/

/**** This code is generated with following settings ****/
/* Reg Width                  : 32*/
/* Address Unit               : 8*/
/* C++ Types int              : hwint*/
/* Bus Type                   : AXI*/
/* BigEndian                  : false*/
/* LittleEndian               : false*/
/* Dist. Decode and Readback  : false*/
/*--------------------------------------------------------------------------------------------------------------- */





/*  block  block1  */




class chip_name_block1_reggroup1 {



hwint32 reg1;


hwint32 reg2;
}  ;

class chip_name_block1 {



hwint32 reg1;
class  reggroup1inst {
chip_name_block1_reggroup1 reggroup1instance;
hwint8 filler[0x8];
} ;
}  ;/* end Block block1 */



/*  block  block2  */




class chip_name_block2_reggroup1 {



hwint32 reg1;


hwint32 reg2;
}  ;





class chip_name_block2_ref_name_reggroup1 {



hwint32 reg1;


hwint32 reg2;
}  ;

class chip_name_block2_ref_name {
/* DESCRIPTION :  , */


hwint32 reg1;
class  reggroup1inst {
chip_name_block2_ref_name_reggroup1 reggroup1instance;
hwint8 filler[0x8];
} ;
}  ;

class chip_name_block2 {

class  reggroup1inst {
chip_name_block2_reggroup1 reggroup1instance;
hwint8 filler[0x8];
} ;
class  ref_nameinst {
chip_name_block2_ref_name ref_nameinstance;
hwint8 filler[0xC];
} ;
}  ;/* end Block block2 */

/* chip : chip_name */

class chip_name {
class block1inst {
chip_name_block1 block1instance;
hwint8 filler[0xC];
} ;
class block2inst {
chip_name_block2 block2instance;
hwint8 filler[0x14];
} ;
} chip_name;



/* end */

