;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

; Clock_2
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
Clock_2__DIV_ID EQU 0x00000041
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_2__PA_DIV_ID EQU 0x000000FF

; DIRL
DIRL__0__DR EQU CYREG_GPIO_PRT1_DR
DIRL__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIRL__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIRL__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIRL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIRL__0__HSIOM_MASK EQU 0xF0000000
DIRL__0__HSIOM_SHIFT EQU 28
DIRL__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIRL__0__INTR EQU CYREG_GPIO_PRT1_INTR
DIRL__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIRL__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIRL__0__MASK EQU 0x80
DIRL__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIRL__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIRL__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIRL__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIRL__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIRL__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIRL__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIRL__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIRL__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIRL__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIRL__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIRL__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIRL__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIRL__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIRL__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIRL__0__PC EQU CYREG_GPIO_PRT1_PC
DIRL__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DIRL__0__PORT EQU 1
DIRL__0__PS EQU CYREG_GPIO_PRT1_PS
DIRL__0__SHIFT EQU 7
DIRL__DR EQU CYREG_GPIO_PRT1_DR
DIRL__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIRL__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIRL__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIRL__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIRL__INTR EQU CYREG_GPIO_PRT1_INTR
DIRL__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIRL__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIRL__MASK EQU 0x80
DIRL__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIRL__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIRL__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIRL__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIRL__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIRL__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIRL__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIRL__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIRL__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIRL__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIRL__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIRL__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIRL__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIRL__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIRL__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIRL__PC EQU CYREG_GPIO_PRT1_PC
DIRL__PC2 EQU CYREG_GPIO_PRT1_PC2
DIRL__PORT EQU 1
DIRL__PS EQU CYREG_GPIO_PRT1_PS
DIRL__SHIFT EQU 7

; DIRR
DIRR__0__DR EQU CYREG_GPIO_PRT1_DR
DIRR__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIRR__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIRR__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIRR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIRR__0__HSIOM_MASK EQU 0x00000F00
DIRR__0__HSIOM_SHIFT EQU 8
DIRR__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIRR__0__INTR EQU CYREG_GPIO_PRT1_INTR
DIRR__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIRR__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIRR__0__MASK EQU 0x04
DIRR__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIRR__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIRR__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIRR__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIRR__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIRR__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIRR__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIRR__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIRR__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIRR__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIRR__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIRR__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIRR__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIRR__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIRR__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIRR__0__PC EQU CYREG_GPIO_PRT1_PC
DIRR__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DIRR__0__PORT EQU 1
DIRR__0__PS EQU CYREG_GPIO_PRT1_PS
DIRR__0__SHIFT EQU 2
DIRR__DR EQU CYREG_GPIO_PRT1_DR
DIRR__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIRR__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIRR__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIRR__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIRR__INTR EQU CYREG_GPIO_PRT1_INTR
DIRR__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIRR__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIRR__MASK EQU 0x04
DIRR__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIRR__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIRR__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIRR__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIRR__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIRR__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIRR__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIRR__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIRR__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIRR__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIRR__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIRR__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIRR__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIRR__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIRR__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIRR__PC EQU CYREG_GPIO_PRT1_PC
DIRR__PC2 EQU CYREG_GPIO_PRT1_PC2
DIRR__PORT EQU 1
DIRR__PS EQU CYREG_GPIO_PRT1_PS
DIRR__SHIFT EQU 2

; Echo
Echo__0__DR EQU CYREG_GPIO_PRT0_DR
Echo__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Echo__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Echo__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Echo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Echo__0__HSIOM_MASK EQU 0x0000000F
Echo__0__HSIOM_SHIFT EQU 0
Echo__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Echo__0__INTR EQU CYREG_GPIO_PRT0_INTR
Echo__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Echo__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Echo__0__MASK EQU 0x01
Echo__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Echo__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Echo__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Echo__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Echo__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Echo__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Echo__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Echo__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Echo__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Echo__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Echo__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Echo__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Echo__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Echo__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Echo__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Echo__0__PC EQU CYREG_GPIO_PRT0_PC
Echo__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Echo__0__PORT EQU 0
Echo__0__PS EQU CYREG_GPIO_PRT0_PS
Echo__0__SHIFT EQU 0
Echo__1__DR EQU CYREG_GPIO_PRT0_DR
Echo__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Echo__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Echo__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Echo__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Echo__1__HSIOM_MASK EQU 0x000000F0
Echo__1__HSIOM_SHIFT EQU 4
Echo__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Echo__1__INTR EQU CYREG_GPIO_PRT0_INTR
Echo__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Echo__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Echo__1__MASK EQU 0x02
Echo__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Echo__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Echo__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Echo__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Echo__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Echo__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Echo__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Echo__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Echo__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Echo__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Echo__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Echo__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Echo__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Echo__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Echo__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Echo__1__PC EQU CYREG_GPIO_PRT0_PC
Echo__1__PC2 EQU CYREG_GPIO_PRT0_PC2
Echo__1__PORT EQU 0
Echo__1__PS EQU CYREG_GPIO_PRT0_PS
Echo__1__SHIFT EQU 1
Echo__2__DR EQU CYREG_GPIO_PRT0_DR
Echo__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Echo__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Echo__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Echo__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Echo__2__HSIOM_MASK EQU 0x00000F00
Echo__2__HSIOM_SHIFT EQU 8
Echo__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Echo__2__INTR EQU CYREG_GPIO_PRT0_INTR
Echo__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Echo__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Echo__2__MASK EQU 0x04
Echo__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Echo__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Echo__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Echo__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Echo__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Echo__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Echo__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Echo__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Echo__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Echo__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Echo__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Echo__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Echo__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Echo__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Echo__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Echo__2__PC EQU CYREG_GPIO_PRT0_PC
Echo__2__PC2 EQU CYREG_GPIO_PRT0_PC2
Echo__2__PORT EQU 0
Echo__2__PS EQU CYREG_GPIO_PRT0_PS
Echo__2__SHIFT EQU 2
Echo__DR EQU CYREG_GPIO_PRT0_DR
Echo__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Echo__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Echo__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Echo__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Echo__INTR EQU CYREG_GPIO_PRT0_INTR
Echo__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Echo__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Echo__MASK EQU 0x07
Echo__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Echo__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Echo__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Echo__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Echo__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Echo__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Echo__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Echo__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Echo__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Echo__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Echo__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Echo__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Echo__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Echo__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Echo__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Echo__PC EQU CYREG_GPIO_PRT0_PC
Echo__PC2 EQU CYREG_GPIO_PRT0_PC2
Echo__PORT EQU 0
Echo__PS EQU CYREG_GPIO_PRT0_PS
Echo__SHIFT EQU 0
Echo__SNAP EQU CYREG_GPIO_PRT0_INTR

; ISR
ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR__INTC_MASK EQU 0x20000
ISR__INTC_NUMBER EQU 17
ISR__INTC_PRIOR_MASK EQU 0xC000
ISR__INTC_PRIOR_NUM EQU 3
ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SPEEDL
SPEEDL__0__DR EQU CYREG_GPIO_PRT1_DR
SPEEDL__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPEEDL__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPEEDL__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPEEDL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPEEDL__0__HSIOM_MASK EQU 0x0F000000
SPEEDL__0__HSIOM_SHIFT EQU 24
SPEEDL__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPEEDL__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPEEDL__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPEEDL__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPEEDL__0__MASK EQU 0x40
SPEEDL__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPEEDL__0__OUT_SEL_SHIFT EQU 12
SPEEDL__0__OUT_SEL_VAL EQU 3
SPEEDL__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPEEDL__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPEEDL__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPEEDL__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPEEDL__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPEEDL__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPEEDL__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPEEDL__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPEEDL__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPEEDL__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPEEDL__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPEEDL__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPEEDL__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPEEDL__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPEEDL__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPEEDL__0__PC EQU CYREG_GPIO_PRT1_PC
SPEEDL__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPEEDL__0__PORT EQU 1
SPEEDL__0__PS EQU CYREG_GPIO_PRT1_PS
SPEEDL__0__SHIFT EQU 6
SPEEDL__DR EQU CYREG_GPIO_PRT1_DR
SPEEDL__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPEEDL__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPEEDL__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPEEDL__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPEEDL__INTR EQU CYREG_GPIO_PRT1_INTR
SPEEDL__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPEEDL__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPEEDL__MASK EQU 0x40
SPEEDL__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPEEDL__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPEEDL__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPEEDL__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPEEDL__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPEEDL__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPEEDL__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPEEDL__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPEEDL__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPEEDL__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPEEDL__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPEEDL__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPEEDL__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPEEDL__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPEEDL__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPEEDL__PC EQU CYREG_GPIO_PRT1_PC
SPEEDL__PC2 EQU CYREG_GPIO_PRT1_PC2
SPEEDL__PORT EQU 1
SPEEDL__PS EQU CYREG_GPIO_PRT1_PS
SPEEDL__SHIFT EQU 6

; SPEEDR
SPEEDR__0__DR EQU CYREG_GPIO_PRT1_DR
SPEEDR__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPEEDR__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPEEDR__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPEEDR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPEEDR__0__HSIOM_MASK EQU 0x0000F000
SPEEDR__0__HSIOM_SHIFT EQU 12
SPEEDR__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPEEDR__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPEEDR__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPEEDR__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPEEDR__0__MASK EQU 0x08
SPEEDR__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
SPEEDR__0__OUT_SEL_SHIFT EQU 6
SPEEDR__0__OUT_SEL_VAL EQU 1
SPEEDR__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPEEDR__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPEEDR__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPEEDR__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPEEDR__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPEEDR__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPEEDR__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPEEDR__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPEEDR__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPEEDR__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPEEDR__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPEEDR__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPEEDR__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPEEDR__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPEEDR__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPEEDR__0__PC EQU CYREG_GPIO_PRT1_PC
SPEEDR__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPEEDR__0__PORT EQU 1
SPEEDR__0__PS EQU CYREG_GPIO_PRT1_PS
SPEEDR__0__SHIFT EQU 3
SPEEDR__DR EQU CYREG_GPIO_PRT1_DR
SPEEDR__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPEEDR__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPEEDR__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPEEDR__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPEEDR__INTR EQU CYREG_GPIO_PRT1_INTR
SPEEDR__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPEEDR__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPEEDR__MASK EQU 0x08
SPEEDR__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPEEDR__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPEEDR__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPEEDR__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPEEDR__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPEEDR__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPEEDR__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPEEDR__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPEEDR__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPEEDR__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPEEDR__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPEEDR__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPEEDR__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPEEDR__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPEEDR__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPEEDR__PC EQU CYREG_GPIO_PRT1_PC
SPEEDR__PC2 EQU CYREG_GPIO_PRT1_PC2
SPEEDR__PORT EQU 1
SPEEDR__PS EQU CYREG_GPIO_PRT1_PS
SPEEDR__SHIFT EQU 3

; Timer
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Trigger
Trigger__0__DR EQU CYREG_GPIO_PRT0_DR
Trigger__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Trigger__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Trigger__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Trigger__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Trigger__0__HSIOM_MASK EQU 0x000F0000
Trigger__0__HSIOM_SHIFT EQU 16
Trigger__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Trigger__0__INTR EQU CYREG_GPIO_PRT0_INTR
Trigger__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Trigger__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Trigger__0__MASK EQU 0x10
Trigger__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Trigger__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Trigger__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Trigger__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Trigger__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Trigger__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Trigger__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Trigger__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Trigger__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Trigger__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Trigger__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Trigger__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Trigger__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Trigger__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Trigger__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Trigger__0__PC EQU CYREG_GPIO_PRT0_PC
Trigger__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Trigger__0__PORT EQU 0
Trigger__0__PS EQU CYREG_GPIO_PRT0_PS
Trigger__0__SHIFT EQU 4
Trigger__DR EQU CYREG_GPIO_PRT0_DR
Trigger__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Trigger__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Trigger__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Trigger__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Trigger__INTR EQU CYREG_GPIO_PRT0_INTR
Trigger__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Trigger__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Trigger__MASK EQU 0x10
Trigger__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Trigger__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Trigger__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Trigger__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Trigger__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Trigger__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Trigger__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Trigger__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Trigger__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Trigger__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Trigger__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Trigger__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Trigger__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Trigger__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Trigger__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Trigger__PC EQU CYREG_GPIO_PRT0_PC
Trigger__PC2 EQU CYREG_GPIO_PRT0_PC2
Trigger__PORT EQU 0
Trigger__PS EQU CYREG_GPIO_PRT0_PS
Trigger__SHIFT EQU 4

; ble
ble_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ble_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ble_bless_isr__INTC_MASK EQU 0x1000
ble_bless_isr__INTC_NUMBER EQU 12
ble_bless_isr__INTC_PRIOR_MASK EQU 0xC0
ble_bless_isr__INTC_PRIOR_NUM EQU 3
ble_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ble_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ble_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
ble_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
ble_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
ble_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
ble_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
ble_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
ble_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
ble_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
ble_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
ble_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
ble_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
ble_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
ble_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
ble_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
ble_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
ble_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
ble_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
ble_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
ble_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
ble_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
ble_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
ble_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
ble_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
ble_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
ble_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
ble_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
ble_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
ble_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
ble_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
ble_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
ble_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
ble_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
ble_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
ble_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
ble_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
ble_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
ble_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
ble_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
ble_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
ble_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
ble_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
ble_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
ble_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
ble_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
ble_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
ble_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
ble_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
ble_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
ble_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
ble_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
ble_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
ble_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
ble_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
ble_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
ble_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
ble_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
ble_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
ble_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
ble_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
ble_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
ble_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
ble_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
ble_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
ble_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
ble_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
ble_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
ble_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
ble_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
ble_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
ble_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
ble_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
ble_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
ble_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
ble_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
ble_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
ble_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
ble_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
ble_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
ble_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
ble_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
ble_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
ble_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
ble_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
ble_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
ble_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
ble_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
ble_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
ble_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
ble_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
ble_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
ble_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
ble_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
ble_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
ble_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
ble_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
ble_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
ble_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
ble_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
ble_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
ble_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
ble_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
ble_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
ble_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
ble_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
ble_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
ble_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
ble_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
ble_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
ble_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
ble_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
ble_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
ble_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
ble_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
ble_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
ble_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
ble_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
ble_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
ble_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
ble_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
ble_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
ble_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
ble_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
ble_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
ble_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
ble_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
ble_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
ble_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
ble_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
ble_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
ble_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
ble_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
ble_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
ble_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
ble_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
ble_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
ble_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
ble_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
ble_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
ble_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
ble_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
ble_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
ble_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
ble_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
ble_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
ble_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
ble_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
ble_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
ble_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
ble_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
ble_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
ble_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
ble_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
ble_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
ble_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
ble_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
ble_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
ble_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
ble_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
ble_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
ble_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
ble_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
ble_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
ble_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
ble_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
ble_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
ble_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
ble_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
ble_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
ble_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
ble_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
ble_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
ble_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
ble_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
ble_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
ble_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
ble_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
ble_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
ble_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
ble_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
ble_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
ble_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
ble_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
ble_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
ble_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
ble_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
ble_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
ble_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
ble_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
ble_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
ble_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
ble_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
ble_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
ble_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
ble_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
ble_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
ble_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
ble_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
ble_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
ble_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
ble_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
ble_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
ble_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
ble_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
ble_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
ble_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
ble_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
ble_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
ble_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
ble_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
ble_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
ble_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
ble_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
ble_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
ble_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
ble_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
ble_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
ble_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
ble_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
ble_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
ble_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
ble_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
ble_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

; blue
blue__0__DR EQU CYREG_GPIO_PRT3_DR
blue__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
blue__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
blue__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
blue__0__HSIOM_MASK EQU 0xF0000000
blue__0__HSIOM_SHIFT EQU 28
blue__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
blue__0__INTR EQU CYREG_GPIO_PRT3_INTR
blue__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
blue__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
blue__0__MASK EQU 0x80
blue__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
blue__0__OUT_SEL_SHIFT EQU 14
blue__0__OUT_SEL_VAL EQU 2
blue__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
blue__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
blue__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
blue__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
blue__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
blue__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
blue__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
blue__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
blue__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
blue__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
blue__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
blue__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
blue__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
blue__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
blue__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
blue__0__PC EQU CYREG_GPIO_PRT3_PC
blue__0__PC2 EQU CYREG_GPIO_PRT3_PC2
blue__0__PORT EQU 3
blue__0__PS EQU CYREG_GPIO_PRT3_PS
blue__0__SHIFT EQU 7
blue__DR EQU CYREG_GPIO_PRT3_DR
blue__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
blue__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
blue__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
blue__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
blue__INTR EQU CYREG_GPIO_PRT3_INTR
blue__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
blue__INTSTAT EQU CYREG_GPIO_PRT3_INTR
blue__MASK EQU 0x80
blue__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
blue__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
blue__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
blue__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
blue__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
blue__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
blue__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
blue__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
blue__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
blue__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
blue__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
blue__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
blue__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
blue__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
blue__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
blue__PC EQU CYREG_GPIO_PRT3_PC
blue__PC2 EQU CYREG_GPIO_PRT3_PC2
blue__PORT EQU 3
blue__PS EQU CYREG_GPIO_PRT3_PS
blue__SHIFT EQU 7

; encoderInputLeft
encoderInputLeft__0__DR EQU CYREG_GPIO_PRT1_DR
encoderInputLeft__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
encoderInputLeft__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
encoderInputLeft__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
encoderInputLeft__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
encoderInputLeft__0__HSIOM_MASK EQU 0x000000F0
encoderInputLeft__0__HSIOM_SHIFT EQU 4
encoderInputLeft__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
encoderInputLeft__0__INTR EQU CYREG_GPIO_PRT1_INTR
encoderInputLeft__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
encoderInputLeft__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
encoderInputLeft__0__MASK EQU 0x02
encoderInputLeft__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
encoderInputLeft__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
encoderInputLeft__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
encoderInputLeft__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
encoderInputLeft__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
encoderInputLeft__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
encoderInputLeft__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
encoderInputLeft__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
encoderInputLeft__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
encoderInputLeft__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
encoderInputLeft__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
encoderInputLeft__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
encoderInputLeft__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
encoderInputLeft__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
encoderInputLeft__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
encoderInputLeft__0__PC EQU CYREG_GPIO_PRT1_PC
encoderInputLeft__0__PC2 EQU CYREG_GPIO_PRT1_PC2
encoderInputLeft__0__PORT EQU 1
encoderInputLeft__0__PS EQU CYREG_GPIO_PRT1_PS
encoderInputLeft__0__SHIFT EQU 1
encoderInputLeft__DR EQU CYREG_GPIO_PRT1_DR
encoderInputLeft__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
encoderInputLeft__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
encoderInputLeft__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
encoderInputLeft__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
encoderInputLeft__INTR EQU CYREG_GPIO_PRT1_INTR
encoderInputLeft__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
encoderInputLeft__INTSTAT EQU CYREG_GPIO_PRT1_INTR
encoderInputLeft__MASK EQU 0x02
encoderInputLeft__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
encoderInputLeft__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
encoderInputLeft__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
encoderInputLeft__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
encoderInputLeft__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
encoderInputLeft__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
encoderInputLeft__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
encoderInputLeft__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
encoderInputLeft__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
encoderInputLeft__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
encoderInputLeft__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
encoderInputLeft__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
encoderInputLeft__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
encoderInputLeft__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
encoderInputLeft__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
encoderInputLeft__PC EQU CYREG_GPIO_PRT1_PC
encoderInputLeft__PC2 EQU CYREG_GPIO_PRT1_PC2
encoderInputLeft__PORT EQU 1
encoderInputLeft__PS EQU CYREG_GPIO_PRT1_PS
encoderInputLeft__SHIFT EQU 1

; encoderInputRight
encoderInputRight__0__DR EQU CYREG_GPIO_PRT1_DR
encoderInputRight__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
encoderInputRight__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
encoderInputRight__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
encoderInputRight__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
encoderInputRight__0__HSIOM_MASK EQU 0x0000000F
encoderInputRight__0__HSIOM_SHIFT EQU 0
encoderInputRight__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
encoderInputRight__0__INTR EQU CYREG_GPIO_PRT1_INTR
encoderInputRight__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
encoderInputRight__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
encoderInputRight__0__MASK EQU 0x01
encoderInputRight__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
encoderInputRight__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
encoderInputRight__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
encoderInputRight__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
encoderInputRight__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
encoderInputRight__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
encoderInputRight__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
encoderInputRight__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
encoderInputRight__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
encoderInputRight__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
encoderInputRight__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
encoderInputRight__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
encoderInputRight__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
encoderInputRight__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
encoderInputRight__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
encoderInputRight__0__PC EQU CYREG_GPIO_PRT1_PC
encoderInputRight__0__PC2 EQU CYREG_GPIO_PRT1_PC2
encoderInputRight__0__PORT EQU 1
encoderInputRight__0__PS EQU CYREG_GPIO_PRT1_PS
encoderInputRight__0__SHIFT EQU 0
encoderInputRight__DR EQU CYREG_GPIO_PRT1_DR
encoderInputRight__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
encoderInputRight__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
encoderInputRight__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
encoderInputRight__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
encoderInputRight__INTR EQU CYREG_GPIO_PRT1_INTR
encoderInputRight__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
encoderInputRight__INTSTAT EQU CYREG_GPIO_PRT1_INTR
encoderInputRight__MASK EQU 0x01
encoderInputRight__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
encoderInputRight__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
encoderInputRight__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
encoderInputRight__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
encoderInputRight__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
encoderInputRight__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
encoderInputRight__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
encoderInputRight__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
encoderInputRight__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
encoderInputRight__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
encoderInputRight__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
encoderInputRight__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
encoderInputRight__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
encoderInputRight__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
encoderInputRight__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
encoderInputRight__PC EQU CYREG_GPIO_PRT1_PC
encoderInputRight__PC2 EQU CYREG_GPIO_PRT1_PC2
encoderInputRight__PORT EQU 1
encoderInputRight__PS EQU CYREG_GPIO_PRT1_PS
encoderInputRight__SHIFT EQU 0

; green
green__0__DR EQU CYREG_GPIO_PRT0_DR
green__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
green__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
green__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
green__0__HSIOM_MASK EQU 0x0000F000
green__0__HSIOM_SHIFT EQU 12
green__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
green__0__INTR EQU CYREG_GPIO_PRT0_INTR
green__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
green__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
green__0__MASK EQU 0x08
green__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
green__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
green__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
green__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
green__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
green__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
green__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
green__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
green__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
green__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
green__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
green__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
green__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
green__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
green__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
green__0__PC EQU CYREG_GPIO_PRT0_PC
green__0__PC2 EQU CYREG_GPIO_PRT0_PC2
green__0__PORT EQU 0
green__0__PS EQU CYREG_GPIO_PRT0_PS
green__0__SHIFT EQU 3
green__DR EQU CYREG_GPIO_PRT0_DR
green__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
green__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
green__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
green__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
green__INTR EQU CYREG_GPIO_PRT0_INTR
green__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
green__INTSTAT EQU CYREG_GPIO_PRT0_INTR
green__MASK EQU 0x08
green__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
green__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
green__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
green__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
green__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
green__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
green__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
green__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
green__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
green__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
green__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
green__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
green__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
green__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
green__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
green__PC EQU CYREG_GPIO_PRT0_PC
green__PC2 EQU CYREG_GPIO_PRT0_PC2
green__PORT EQU 0
green__PS EQU CYREG_GPIO_PRT0_PS
green__SHIFT EQU 3

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x02
isr_1__INTC_NUMBER EQU 1
isr_1__INTC_PRIOR_MASK EQU 0xC000
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; isr_2
isr_2__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_2__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_2__INTC_MASK EQU 0x04
isr_2__INTC_NUMBER EQU 2
isr_2__INTC_PRIOR_MASK EQU 0xC00000
isr_2__INTC_PRIOR_NUM EQU 3
isr_2__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_2__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_2__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ledForward
ledForward__0__DR EQU CYREG_GPIO_PRT1_DR
ledForward__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ledForward__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ledForward__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ledForward__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ledForward__0__HSIOM_MASK EQU 0x00F00000
ledForward__0__HSIOM_SHIFT EQU 20
ledForward__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ledForward__0__INTR EQU CYREG_GPIO_PRT1_INTR
ledForward__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ledForward__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ledForward__0__MASK EQU 0x20
ledForward__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ledForward__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ledForward__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ledForward__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ledForward__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ledForward__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ledForward__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ledForward__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ledForward__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ledForward__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ledForward__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ledForward__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ledForward__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ledForward__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ledForward__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ledForward__0__PC EQU CYREG_GPIO_PRT1_PC
ledForward__0__PC2 EQU CYREG_GPIO_PRT1_PC2
ledForward__0__PORT EQU 1
ledForward__0__PS EQU CYREG_GPIO_PRT1_PS
ledForward__0__SHIFT EQU 5
ledForward__DR EQU CYREG_GPIO_PRT1_DR
ledForward__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ledForward__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ledForward__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ledForward__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ledForward__INTR EQU CYREG_GPIO_PRT1_INTR
ledForward__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ledForward__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ledForward__MASK EQU 0x20
ledForward__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ledForward__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ledForward__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ledForward__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ledForward__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ledForward__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ledForward__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ledForward__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ledForward__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ledForward__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ledForward__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ledForward__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ledForward__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ledForward__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ledForward__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ledForward__PC EQU CYREG_GPIO_PRT1_PC
ledForward__PC2 EQU CYREG_GPIO_PRT1_PC2
ledForward__PORT EQU 1
ledForward__PS EQU CYREG_GPIO_PRT1_PS
ledForward__SHIFT EQU 5

; ledLeft
ledLeft__0__DR EQU CYREG_GPIO_PRT1_DR
ledLeft__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ledLeft__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ledLeft__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ledLeft__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ledLeft__0__HSIOM_MASK EQU 0x000F0000
ledLeft__0__HSIOM_SHIFT EQU 16
ledLeft__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ledLeft__0__INTR EQU CYREG_GPIO_PRT1_INTR
ledLeft__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ledLeft__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ledLeft__0__MASK EQU 0x10
ledLeft__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ledLeft__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ledLeft__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ledLeft__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ledLeft__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ledLeft__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ledLeft__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ledLeft__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ledLeft__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ledLeft__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ledLeft__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ledLeft__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ledLeft__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ledLeft__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ledLeft__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ledLeft__0__PC EQU CYREG_GPIO_PRT1_PC
ledLeft__0__PC2 EQU CYREG_GPIO_PRT1_PC2
ledLeft__0__PORT EQU 1
ledLeft__0__PS EQU CYREG_GPIO_PRT1_PS
ledLeft__0__SHIFT EQU 4
ledLeft__DR EQU CYREG_GPIO_PRT1_DR
ledLeft__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ledLeft__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ledLeft__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ledLeft__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ledLeft__INTR EQU CYREG_GPIO_PRT1_INTR
ledLeft__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ledLeft__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ledLeft__MASK EQU 0x10
ledLeft__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ledLeft__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ledLeft__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ledLeft__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ledLeft__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ledLeft__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ledLeft__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ledLeft__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ledLeft__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ledLeft__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ledLeft__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ledLeft__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ledLeft__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ledLeft__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ledLeft__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ledLeft__PC EQU CYREG_GPIO_PRT1_PC
ledLeft__PC2 EQU CYREG_GPIO_PRT1_PC2
ledLeft__PORT EQU 1
ledLeft__PS EQU CYREG_GPIO_PRT1_PS
ledLeft__SHIFT EQU 4

; ledRight
ledRight__0__DR EQU CYREG_GPIO_PRT0_DR
ledRight__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ledRight__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ledRight__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ledRight__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ledRight__0__HSIOM_MASK EQU 0x00F00000
ledRight__0__HSIOM_SHIFT EQU 20
ledRight__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ledRight__0__INTR EQU CYREG_GPIO_PRT0_INTR
ledRight__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ledRight__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ledRight__0__MASK EQU 0x20
ledRight__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ledRight__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ledRight__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ledRight__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ledRight__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ledRight__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ledRight__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ledRight__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ledRight__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ledRight__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ledRight__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ledRight__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ledRight__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ledRight__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ledRight__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ledRight__0__PC EQU CYREG_GPIO_PRT0_PC
ledRight__0__PC2 EQU CYREG_GPIO_PRT0_PC2
ledRight__0__PORT EQU 0
ledRight__0__PS EQU CYREG_GPIO_PRT0_PS
ledRight__0__SHIFT EQU 5
ledRight__DR EQU CYREG_GPIO_PRT0_DR
ledRight__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ledRight__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ledRight__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ledRight__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ledRight__INTR EQU CYREG_GPIO_PRT0_INTR
ledRight__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ledRight__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ledRight__MASK EQU 0x20
ledRight__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ledRight__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ledRight__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ledRight__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ledRight__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ledRight__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ledRight__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ledRight__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ledRight__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ledRight__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ledRight__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ledRight__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ledRight__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ledRight__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ledRight__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ledRight__PC EQU CYREG_GPIO_PRT0_PC
ledRight__PC2 EQU CYREG_GPIO_PRT0_PC2
ledRight__PORT EQU 0
ledRight__PS EQU CYREG_GPIO_PRT0_PS
ledRight__SHIFT EQU 5

; pwm
pwm_links_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
pwm_links_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
pwm_links_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
pwm_links_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
pwm_links_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
pwm_links_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
pwm_links_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
pwm_links_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
pwm_links_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
pwm_links_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
pwm_links_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
pwm_links_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
pwm_links_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL1
pwm_links_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
pwm_links_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL1
pwm_links_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
pwm_links_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
pwm_links_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
pwm_links_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
pwm_links_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK1
pwm_links_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
pwm_links_PWMUDB_genblk8_stsreg__0__POS EQU 0
pwm_links_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
pwm_links_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
pwm_links_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
pwm_links_PWMUDB_genblk8_stsreg__2__POS EQU 2
pwm_links_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
pwm_links_PWMUDB_genblk8_stsreg__3__POS EQU 3
pwm_links_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
pwm_links_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK1
pwm_links_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
pwm_links_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
pwm_links_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
pwm_links_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
pwm_links_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
pwm_links_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST1
pwm_links_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A01
pwm_links_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A11
pwm_links_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D01
pwm_links_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D11
pwm_links_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
pwm_links_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F01
pwm_links_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F11
pwm_links_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A1
pwm_links_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A01
pwm_links_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A11
pwm_links_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D1
pwm_links_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D01
pwm_links_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D11
pwm_links_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
pwm_links_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F1
pwm_links_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F01
pwm_links_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F11
pwm_links_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
pwm_links_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
pwm_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
pwm_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
pwm_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
pwm_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
pwm_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
pwm_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL3
pwm_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
pwm_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
pwm_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
pwm_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
pwm_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK3
pwm_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
pwm_PWMUDB_genblk8_stsreg__0__POS EQU 0
pwm_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
pwm_PWMUDB_genblk8_stsreg__2__POS EQU 2
pwm_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
pwm_PWMUDB_genblk8_stsreg__3__POS EQU 3
pwm_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
pwm_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
pwm_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
pwm_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
pwm_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
pwm_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
pwm_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
pwm_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3
pwm_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
pwm_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
pwm_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
pwm_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
pwm_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
pwm_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
pwm_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
pwm_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
pwm_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A02
pwm_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A12
pwm_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
pwm_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D02
pwm_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D12
pwm_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
pwm_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
pwm_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F02
pwm_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F12
pwm_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A3
pwm_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A03
pwm_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A13
pwm_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D3
pwm_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D03
pwm_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D13
pwm_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
pwm_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F3
pwm_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F03
pwm_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F13
pwm_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
pwm_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
pwm_rechts_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
pwm_rechts_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
pwm_rechts_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
pwm_rechts_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
pwm_rechts_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
pwm_rechts_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
pwm_rechts_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
pwm_rechts_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
pwm_rechts_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
pwm_rechts_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
pwm_rechts_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
pwm_rechts_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
pwm_rechts_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
pwm_rechts_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
pwm_rechts_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
pwm_rechts_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
pwm_rechts_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
pwm_rechts_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
pwm_rechts_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
pwm_rechts_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
pwm_rechts_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
pwm_rechts_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
pwm_rechts_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
pwm_rechts_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
pwm_rechts_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
pwm_rechts_PWMUDB_genblk8_stsreg__0__POS EQU 0
pwm_rechts_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
pwm_rechts_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST0
pwm_rechts_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
pwm_rechts_PWMUDB_genblk8_stsreg__2__POS EQU 2
pwm_rechts_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
pwm_rechts_PWMUDB_genblk8_stsreg__3__POS EQU 3
pwm_rechts_PWMUDB_genblk8_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK
pwm_rechts_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
pwm_rechts_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST
pwm_rechts_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
pwm_rechts_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK0
pwm_rechts_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
pwm_rechts_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
pwm_rechts_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
pwm_rechts_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST0
pwm_rechts_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST0
pwm_rechts_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST0
pwm_rechts_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
pwm_rechts_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
pwm_rechts_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
pwm_rechts_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
pwm_rechts_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
pwm_rechts_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
pwm_rechts_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
pwm_rechts_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
pwm_rechts_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
pwm_rechts_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
pwm_rechts_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
pwm_rechts_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
pwm_rechts_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
pwm_rechts_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
pwm_rechts_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
pwm_rechts_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A00
pwm_rechts_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A10
pwm_rechts_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
pwm_rechts_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D00
pwm_rechts_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D10
pwm_rechts_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
pwm_rechts_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
pwm_rechts_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F00
pwm_rechts_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F10
pwm_rechts_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
pwm_rechts_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0

; red
red__0__DR EQU CYREG_GPIO_PRT2_DR
red__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
red__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
red__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
red__0__HSIOM_MASK EQU 0x0F000000
red__0__HSIOM_SHIFT EQU 24
red__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
red__0__INTR EQU CYREG_GPIO_PRT2_INTR
red__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
red__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
red__0__MASK EQU 0x40
red__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
red__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
red__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
red__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
red__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
red__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
red__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
red__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
red__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
red__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
red__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
red__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
red__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
red__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
red__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
red__0__PC EQU CYREG_GPIO_PRT2_PC
red__0__PC2 EQU CYREG_GPIO_PRT2_PC2
red__0__PORT EQU 2
red__0__PS EQU CYREG_GPIO_PRT2_PS
red__0__SHIFT EQU 6
red__DR EQU CYREG_GPIO_PRT2_DR
red__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
red__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
red__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
red__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
red__INTR EQU CYREG_GPIO_PRT2_INTR
red__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
red__INTSTAT EQU CYREG_GPIO_PRT2_INTR
red__MASK EQU 0x40
red__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
red__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
red__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
red__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
red__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
red__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
red__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
red__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
red__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
red__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
red__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
red__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
red__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
red__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
red__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
red__PC EQU CYREG_GPIO_PRT2_PC
red__PC2 EQU CYREG_GPIO_PRT2_PC2
red__PORT EQU 2
red__PS EQU CYREG_GPIO_PRT2_PS
red__SHIFT EQU 6

; yellow
yellow__0__DR EQU CYREG_GPIO_PRT3_DR
yellow__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
yellow__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
yellow__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
yellow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
yellow__0__HSIOM_MASK EQU 0x0F000000
yellow__0__HSIOM_SHIFT EQU 24
yellow__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
yellow__0__INTR EQU CYREG_GPIO_PRT3_INTR
yellow__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
yellow__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
yellow__0__MASK EQU 0x40
yellow__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
yellow__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
yellow__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
yellow__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
yellow__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
yellow__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
yellow__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
yellow__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
yellow__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
yellow__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
yellow__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
yellow__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
yellow__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
yellow__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
yellow__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
yellow__0__PC EQU CYREG_GPIO_PRT3_PC
yellow__0__PC2 EQU CYREG_GPIO_PRT3_PC2
yellow__0__PORT EQU 3
yellow__0__PS EQU CYREG_GPIO_PRT3_PS
yellow__0__SHIFT EQU 6
yellow__DR EQU CYREG_GPIO_PRT3_DR
yellow__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
yellow__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
yellow__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
yellow__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
yellow__INTR EQU CYREG_GPIO_PRT3_INTR
yellow__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
yellow__INTSTAT EQU CYREG_GPIO_PRT3_INTR
yellow__MASK EQU 0x40
yellow__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
yellow__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
yellow__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
yellow__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
yellow__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
yellow__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
yellow__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
yellow__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
yellow__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
yellow__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
yellow__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
yellow__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
yellow__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
yellow__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
yellow__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
yellow__PC EQU CYREG_GPIO_PRT3_PC
yellow__PC2 EQU CYREG_GPIO_PRT3_PC2
yellow__PORT EQU 3
yellow__PS EQU CYREG_GPIO_PRT3_PS
yellow__SHIFT EQU 6

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
