
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={8,rS,rT,SIMM}                         Premise(F2)
	S3= ICache[addr]={8,rS,rT,SIMM}                             Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={8,rS,rT,SIMM}                              ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={8,rS,rT,SIMM}                              Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={8,rS,rT,SIMM}                            Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={8,rS,rT,SIMM}                                Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={8,rS,rT,SIMM}                            ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={8,rS,rT,SIMM}                                 IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={8,rS,rT,SIMM}                        IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlA_EX=0                                             Premise(F35)
	S58= CtrlB_EX=0                                             Premise(F36)
	S59= CtrlIR_EX=0                                            Premise(F37)
	S60= CtrlALUOut_MEM=0                                       Premise(F38)
	S61= CtrlOVReg_MEM=0                                        Premise(F39)
	S62= CtrlIR_MEM=0                                           Premise(F40)
	S63= CtrlIR_DMMU1=0                                         Premise(F41)
	S64= CtrlIR_WB=0                                            Premise(F42)
	S65= CtrlA_MEM=0                                            Premise(F43)
	S66= CtrlA_WB=0                                             Premise(F44)
	S67= CtrlB_MEM=0                                            Premise(F45)
	S68= CtrlB_WB=0                                             Premise(F46)
	S69= CtrlALUOut_DMMU1=0                                     Premise(F47)
	S70= CtrlALUOut_WB=0                                        Premise(F48)
	S71= CtrlOVReg_DMMU1=0                                      Premise(F49)
	S72= CtrlOVReg_WB=0                                         Premise(F50)
	S73= CtrlIR_DMMU2=0                                         Premise(F51)
	S74= CtrlALUOut_DMMU2=0                                     Premise(F52)
	S75= CtrlOVReg_DMMU2=0                                      Premise(F53)
	S76= GPR[rS]=a                                              Premise(F54)

ID	S77= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S78= PC.Out=addr+4                                          PC-Out(S44)
	S79= PC.CIA=addr                                            PC-Out(S45)
	S80= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S81= IR_ID.Out={8,rS,rT,SIMM}                               IR-Out(S52)
	S82= IR_ID.Out31_26=8                                       IR-Out(S52)
	S83= IR_ID.Out25_21=rS                                      IR-Out(S52)
	S84= IR_ID.Out20_16=rT                                      IR-Out(S52)
	S85= IR_ID.Out15_0=SIMM                                     IR-Out(S52)
	S86= IR_ID.Out=>FU.IR_ID                                    Premise(F89)
	S87= FU.IR_ID={8,rS,rT,SIMM}                                Path(S81,S86)
	S88= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F90)
	S89= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F91)
	S90= IR_ID.Out31_26=>CU_ID.Op                               Premise(F92)
	S91= CU_ID.Op=8                                             Path(S82,S90)
	S92= CU_ID.Func=alu_subf                                    CU_ID(S91)
	S93= IR_ID.Out25_21=>GPR.RReg1                              Premise(F93)
	S94= GPR.RReg1=rS                                           Path(S83,S93)
	S95= GPR.Rdata1=a                                           GPR-Read(S94,S76)
	S96= IR_ID.Out15_0=>IMMEXT.In                               Premise(F94)
	S97= IMMEXT.In=SIMM                                         Path(S85,S96)
	S98= IMMEXT.Out={16{SIMM[15]},SIMM}                         IMMEXT(S97)
	S99= GPR.Rdata1=>FU.InID1                                   Premise(F95)
	S100= FU.InID1=a                                            Path(S95,S99)
	S101= FU.OutID1=FU(a)                                       FU-Forward(S100)
	S102= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F96)
	S103= FU.InID1_RReg=rS                                      Path(S83,S102)
	S104= FU.OutID1=>A_EX.In                                    Premise(F97)
	S105= A_EX.In=FU(a)                                         Path(S101,S104)
	S106= IMMEXT.Out=>B_EX.In                                   Premise(F98)
	S107= B_EX.In={16{SIMM[15]},SIMM}                           Path(S98,S106)
	S108= IR_ID.Out=>IR_EX.In                                   Premise(F99)
	S109= IR_EX.In={8,rS,rT,SIMM}                               Path(S81,S108)
	S110= FU.Halt_ID=>CU_ID.Halt                                Premise(F100)
	S111= FU.Bub_ID=>CU_ID.Bub                                  Premise(F101)
	S112= FU.InID2_RReg=5'b00000                                Premise(F102)
	S113= CtrlASIDIn=0                                          Premise(F103)
	S114= CtrlCP0=0                                             Premise(F104)
	S115= CP0[ASID]=pid                                         CP0-Hold(S38,S114)
	S116= CtrlEPCIn=0                                           Premise(F105)
	S117= CtrlExCodeIn=0                                        Premise(F106)
	S118= CtrlIMMU=0                                            Premise(F107)
	S119= CtrlPC=0                                              Premise(F108)
	S120= CtrlPCInc=0                                           Premise(F109)
	S121= PC[CIA]=addr                                          PC-Hold(S45,S120)
	S122= PC[Out]=addr+4                                        PC-Hold(S44,S119,S120)
	S123= CtrlIAddrReg=0                                        Premise(F110)
	S124= CtrlICache=0                                          Premise(F111)
	S125= ICache[addr]={8,rS,rT,SIMM}                           ICache-Hold(S48,S124)
	S126= CtrlIR_IMMU=0                                         Premise(F112)
	S127= CtrlICacheReg=0                                       Premise(F113)
	S128= CtrlIR_ID=0                                           Premise(F114)
	S129= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S52,S128)
	S130= CtrlIMem=0                                            Premise(F115)
	S131= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S54,S130)
	S132= CtrlIRMux=0                                           Premise(F116)
	S133= CtrlGPR=0                                             Premise(F117)
	S134= GPR[rS]=a                                             GPR-Hold(S76,S133)
	S135= CtrlA_EX=1                                            Premise(F118)
	S136= [A_EX]=FU(a)                                          A_EX-Write(S105,S135)
	S137= CtrlB_EX=1                                            Premise(F119)
	S138= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Write(S107,S137)
	S139= CtrlIR_EX=1                                           Premise(F120)
	S140= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Write(S109,S139)
	S141= CtrlALUOut_MEM=0                                      Premise(F121)
	S142= CtrlOVReg_MEM=0                                       Premise(F122)
	S143= CtrlIR_MEM=0                                          Premise(F123)
	S144= CtrlIR_DMMU1=0                                        Premise(F124)
	S145= CtrlIR_WB=0                                           Premise(F125)
	S146= CtrlA_MEM=0                                           Premise(F126)
	S147= CtrlA_WB=0                                            Premise(F127)
	S148= CtrlB_MEM=0                                           Premise(F128)
	S149= CtrlB_WB=0                                            Premise(F129)
	S150= CtrlALUOut_DMMU1=0                                    Premise(F130)
	S151= CtrlALUOut_WB=0                                       Premise(F131)
	S152= CtrlOVReg_DMMU1=0                                     Premise(F132)
	S153= CtrlOVReg_WB=0                                        Premise(F133)
	S154= CtrlIR_DMMU2=0                                        Premise(F134)
	S155= CtrlALUOut_DMMU2=0                                    Premise(F135)
	S156= CtrlOVReg_DMMU2=0                                     Premise(F136)

EX	S157= CP0.ASID=pid                                          CP0-Read-ASID(S115)
	S158= PC.CIA=addr                                           PC-Out(S121)
	S159= PC.CIA31_28=addr[31:28]                               PC-Out(S121)
	S160= PC.Out=addr+4                                         PC-Out(S122)
	S161= IR_ID.Out={8,rS,rT,SIMM}                              IR-Out(S129)
	S162= IR_ID.Out31_26=8                                      IR-Out(S129)
	S163= IR_ID.Out25_21=rS                                     IR-Out(S129)
	S164= IR_ID.Out20_16=rT                                     IR-Out(S129)
	S165= IR_ID.Out15_0=SIMM                                    IR-Out(S129)
	S166= A_EX.Out=FU(a)                                        A_EX-Out(S136)
	S167= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S136)
	S168= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S136)
	S169= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S138)
	S170= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S138)
	S171= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S138)
	S172= IR_EX.Out={8,rS,rT,SIMM}                              IR_EX-Out(S140)
	S173= IR_EX.Out31_26=8                                      IR_EX-Out(S140)
	S174= IR_EX.Out25_21=rS                                     IR_EX-Out(S140)
	S175= IR_EX.Out20_16=rT                                     IR_EX-Out(S140)
	S176= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S140)
	S177= IR_EX.Out=>FU.IR_EX                                   Premise(F137)
	S178= FU.IR_EX={8,rS,rT,SIMM}                               Path(S172,S177)
	S179= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F138)
	S180= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F139)
	S181= IR_EX.Out31_26=>CU_EX.Op                              Premise(F140)
	S182= CU_EX.Op=8                                            Path(S173,S181)
	S183= CU_EX.Func=alu_subf                                   CU_EX(S182)
	S184= A_EX.Out=>ALU.A                                       Premise(F141)
	S185= ALU.A=FU(a)                                           Path(S166,S184)
	S186= B_EX.Out=>ALU.B                                       Premise(F142)
	S187= ALU.B={16{SIMM[15]},SIMM}                             Path(S169,S186)
	S188= ALU.Func=6'b000010                                    Premise(F143)
	S189= ALU.Out=FU(a)+{16{SIMM[15]},SIMM}                     ALU(S185,S187)
	S190= ALU.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]           ALU(S185,S187)
	S191= ALU.CMP=Compare0(FU(a)+{16{SIMM[15]},SIMM})           ALU(S185,S187)
	S192= ALU.OV=OverFlow(FU(a)+{16{SIMM[15]},SIMM})            ALU(S185,S187)
	S193= ALU.CA=Carry(FU(a)+{16{SIMM[15]},SIMM})               ALU(S185,S187)
	S194= ALU.Out=>ALUOut_MEM.In                                Premise(F144)
	S195= ALUOut_MEM.In=FU(a)+{16{SIMM[15]},SIMM}               Path(S189,S194)
	S196= ALU.Out=>FU.InEX                                      Premise(F145)
	S197= FU.InEX=FU(a)+{16{SIMM[15]},SIMM}                     Path(S189,S196)
	S198= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F146)
	S199= FU.InEX_WReg=rT                                       Path(S175,S198)
	S200= ALU.OV=>OVReg_MEM.In                                  Premise(F147)
	S201= OVReg_MEM.In=OverFlow(FU(a)+{16{SIMM[15]},SIMM})      Path(S192,S200)
	S202= IR_EX.Out=>IR_MEM.In                                  Premise(F148)
	S203= IR_MEM.In={8,rS,rT,SIMM}                              Path(S172,S202)
	S204= CtrlASIDIn=0                                          Premise(F149)
	S205= CtrlCP0=0                                             Premise(F150)
	S206= CP0[ASID]=pid                                         CP0-Hold(S115,S205)
	S207= CtrlEPCIn=0                                           Premise(F151)
	S208= CtrlExCodeIn=0                                        Premise(F152)
	S209= CtrlIMMU=0                                            Premise(F153)
	S210= CtrlPC=0                                              Premise(F154)
	S211= CtrlPCInc=0                                           Premise(F155)
	S212= PC[CIA]=addr                                          PC-Hold(S121,S211)
	S213= PC[Out]=addr+4                                        PC-Hold(S122,S210,S211)
	S214= CtrlIAddrReg=0                                        Premise(F156)
	S215= CtrlICache=0                                          Premise(F157)
	S216= ICache[addr]={8,rS,rT,SIMM}                           ICache-Hold(S125,S215)
	S217= CtrlIR_IMMU=0                                         Premise(F158)
	S218= CtrlICacheReg=0                                       Premise(F159)
	S219= CtrlIR_ID=0                                           Premise(F160)
	S220= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S129,S219)
	S221= CtrlIMem=0                                            Premise(F161)
	S222= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S131,S221)
	S223= CtrlIRMux=0                                           Premise(F162)
	S224= CtrlGPR=0                                             Premise(F163)
	S225= GPR[rS]=a                                             GPR-Hold(S134,S224)
	S226= CtrlA_EX=0                                            Premise(F164)
	S227= [A_EX]=FU(a)                                          A_EX-Hold(S136,S226)
	S228= CtrlB_EX=0                                            Premise(F165)
	S229= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S138,S228)
	S230= CtrlIR_EX=0                                           Premise(F166)
	S231= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Hold(S140,S230)
	S232= CtrlALUOut_MEM=1                                      Premise(F167)
	S233= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Write(S195,S232)
	S234= CtrlOVReg_MEM=1                                       Premise(F168)
	S235= [OVReg_MEM]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       OVReg_MEM-Write(S201,S234)
	S236= CtrlIR_MEM=1                                          Premise(F169)
	S237= [IR_MEM]={8,rS,rT,SIMM}                               IR_MEM-Write(S203,S236)
	S238= CtrlIR_DMMU1=0                                        Premise(F170)
	S239= CtrlIR_WB=0                                           Premise(F171)
	S240= CtrlA_MEM=0                                           Premise(F172)
	S241= CtrlA_WB=0                                            Premise(F173)
	S242= CtrlB_MEM=0                                           Premise(F174)
	S243= CtrlB_WB=0                                            Premise(F175)
	S244= CtrlALUOut_DMMU1=0                                    Premise(F176)
	S245= CtrlALUOut_WB=0                                       Premise(F177)
	S246= CtrlOVReg_DMMU1=0                                     Premise(F178)
	S247= CtrlOVReg_WB=0                                        Premise(F179)
	S248= CtrlIR_DMMU2=0                                        Premise(F180)
	S249= CtrlALUOut_DMMU2=0                                    Premise(F181)
	S250= CtrlOVReg_DMMU2=0                                     Premise(F182)

MEM	S251= CP0.ASID=pid                                          CP0-Read-ASID(S206)
	S252= PC.CIA=addr                                           PC-Out(S212)
	S253= PC.CIA31_28=addr[31:28]                               PC-Out(S212)
	S254= PC.Out=addr+4                                         PC-Out(S213)
	S255= IR_ID.Out={8,rS,rT,SIMM}                              IR-Out(S220)
	S256= IR_ID.Out31_26=8                                      IR-Out(S220)
	S257= IR_ID.Out25_21=rS                                     IR-Out(S220)
	S258= IR_ID.Out20_16=rT                                     IR-Out(S220)
	S259= IR_ID.Out15_0=SIMM                                    IR-Out(S220)
	S260= A_EX.Out=FU(a)                                        A_EX-Out(S227)
	S261= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S227)
	S262= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S227)
	S263= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S229)
	S264= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S229)
	S265= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S229)
	S266= IR_EX.Out={8,rS,rT,SIMM}                              IR_EX-Out(S231)
	S267= IR_EX.Out31_26=8                                      IR_EX-Out(S231)
	S268= IR_EX.Out25_21=rS                                     IR_EX-Out(S231)
	S269= IR_EX.Out20_16=rT                                     IR_EX-Out(S231)
	S270= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S231)
	S271= ALUOut_MEM.Out=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_MEM-Out(S233)
	S272= ALUOut_MEM.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]    ALUOut_MEM-Out(S233)
	S273= ALUOut_MEM.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]    ALUOut_MEM-Out(S233)
	S274= OVReg_MEM.Out=OverFlow(FU(a)+{16{SIMM[15]},SIMM})     OVReg_MEM-Out(S235)
	S275= OVReg_MEM.Out1_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[1:0]OVReg_MEM-Out(S235)
	S276= OVReg_MEM.Out4_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[4:0]OVReg_MEM-Out(S235)
	S277= IR_MEM.Out={8,rS,rT,SIMM}                             IR_MEM-Out(S237)
	S278= IR_MEM.Out31_26=8                                     IR_MEM-Out(S237)
	S279= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S237)
	S280= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S237)
	S281= IR_MEM.Out15_0=SIMM                                   IR_MEM-Out(S237)
	S282= IR_MEM.Out=>FU.IR_MEM                                 Premise(F183)
	S283= FU.IR_MEM={8,rS,rT,SIMM}                              Path(S277,S282)
	S284= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F184)
	S285= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F185)
	S286= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F186)
	S287= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F187)
	S288= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F188)
	S289= CU_MEM.Op=8                                           Path(S278,S288)
	S290= CU_MEM.Func=alu_subf                                  CU_MEM(S289)
	S291= IR_MEM.Out=>IR_DMMU1.In                               Premise(F189)
	S292= IR_DMMU1.In={8,rS,rT,SIMM}                            Path(S277,S291)
	S293= IR_MEM.Out=>IR_WB.In                                  Premise(F190)
	S294= IR_WB.In={8,rS,rT,SIMM}                               Path(S277,S293)
	S295= A_MEM.Out=>A_WB.In                                    Premise(F191)
	S296= B_MEM.Out=>B_WB.In                                    Premise(F192)
	S297= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F193)
	S298= ALUOut_DMMU1.In=FU(a)+{16{SIMM[15]},SIMM}             Path(S271,S297)
	S299= ALUOut_MEM.Out=>FU.InMEM                              Premise(F194)
	S300= FU.InMEM=FU(a)+{16{SIMM[15]},SIMM}                    Path(S271,S299)
	S301= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F195)
	S302= FU.InMEM_WReg=rT                                      Path(S280,S301)
	S303= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F196)
	S304= ALUOut_WB.In=FU(a)+{16{SIMM[15]},SIMM}                Path(S271,S303)
	S305= OVReg_MEM.Out=>OVReg_DMMU1.In                         Premise(F197)
	S306= OVReg_DMMU1.In=OverFlow(FU(a)+{16{SIMM[15]},SIMM})    Path(S274,S305)
	S307= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F198)
	S308= OVReg_WB.In=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       Path(S274,S307)
	S309= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F199)
	S310= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F200)
	S311= CtrlASIDIn=0                                          Premise(F201)
	S312= CtrlCP0=0                                             Premise(F202)
	S313= CP0[ASID]=pid                                         CP0-Hold(S206,S312)
	S314= CtrlEPCIn=0                                           Premise(F203)
	S315= CtrlExCodeIn=0                                        Premise(F204)
	S316= CtrlIMMU=0                                            Premise(F205)
	S317= CtrlPC=0                                              Premise(F206)
	S318= CtrlPCInc=0                                           Premise(F207)
	S319= PC[CIA]=addr                                          PC-Hold(S212,S318)
	S320= PC[Out]=addr+4                                        PC-Hold(S213,S317,S318)
	S321= CtrlIAddrReg=0                                        Premise(F208)
	S322= CtrlICache=0                                          Premise(F209)
	S323= ICache[addr]={8,rS,rT,SIMM}                           ICache-Hold(S216,S322)
	S324= CtrlIR_IMMU=0                                         Premise(F210)
	S325= CtrlICacheReg=0                                       Premise(F211)
	S326= CtrlIR_ID=0                                           Premise(F212)
	S327= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S220,S326)
	S328= CtrlIMem=0                                            Premise(F213)
	S329= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S222,S328)
	S330= CtrlIRMux=0                                           Premise(F214)
	S331= CtrlGPR=0                                             Premise(F215)
	S332= GPR[rS]=a                                             GPR-Hold(S225,S331)
	S333= CtrlA_EX=0                                            Premise(F216)
	S334= [A_EX]=FU(a)                                          A_EX-Hold(S227,S333)
	S335= CtrlB_EX=0                                            Premise(F217)
	S336= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S229,S335)
	S337= CtrlIR_EX=0                                           Premise(F218)
	S338= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Hold(S231,S337)
	S339= CtrlALUOut_MEM=0                                      Premise(F219)
	S340= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S233,S339)
	S341= CtrlOVReg_MEM=0                                       Premise(F220)
	S342= [OVReg_MEM]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       OVReg_MEM-Hold(S235,S341)
	S343= CtrlIR_MEM=0                                          Premise(F221)
	S344= [IR_MEM]={8,rS,rT,SIMM}                               IR_MEM-Hold(S237,S343)
	S345= CtrlIR_DMMU1=1                                        Premise(F222)
	S346= [IR_DMMU1]={8,rS,rT,SIMM}                             IR_DMMU1-Write(S292,S345)
	S347= CtrlIR_WB=1                                           Premise(F223)
	S348= [IR_WB]={8,rS,rT,SIMM}                                IR_WB-Write(S294,S347)
	S349= CtrlA_MEM=0                                           Premise(F224)
	S350= CtrlA_WB=1                                            Premise(F225)
	S351= CtrlB_MEM=0                                           Premise(F226)
	S352= CtrlB_WB=1                                            Premise(F227)
	S353= CtrlALUOut_DMMU1=1                                    Premise(F228)
	S354= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Write(S298,S353)
	S355= CtrlALUOut_WB=1                                       Premise(F229)
	S356= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Write(S304,S355)
	S357= CtrlOVReg_DMMU1=1                                     Premise(F230)
	S358= [OVReg_DMMU1]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})     OVReg_DMMU1-Write(S306,S357)
	S359= CtrlOVReg_WB=1                                        Premise(F231)
	S360= [OVReg_WB]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})        OVReg_WB-Write(S308,S359)
	S361= CtrlIR_DMMU2=0                                        Premise(F232)
	S362= CtrlALUOut_DMMU2=0                                    Premise(F233)
	S363= CtrlOVReg_DMMU2=0                                     Premise(F234)

WB	S364= CP0.ASID=pid                                          CP0-Read-ASID(S313)
	S365= PC.CIA=addr                                           PC-Out(S319)
	S366= PC.CIA31_28=addr[31:28]                               PC-Out(S319)
	S367= PC.Out=addr+4                                         PC-Out(S320)
	S368= IR_ID.Out={8,rS,rT,SIMM}                              IR-Out(S327)
	S369= IR_ID.Out31_26=8                                      IR-Out(S327)
	S370= IR_ID.Out25_21=rS                                     IR-Out(S327)
	S371= IR_ID.Out20_16=rT                                     IR-Out(S327)
	S372= IR_ID.Out15_0=SIMM                                    IR-Out(S327)
	S373= A_EX.Out=FU(a)                                        A_EX-Out(S334)
	S374= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S334)
	S375= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S334)
	S376= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S336)
	S377= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S336)
	S378= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S336)
	S379= IR_EX.Out={8,rS,rT,SIMM}                              IR_EX-Out(S338)
	S380= IR_EX.Out31_26=8                                      IR_EX-Out(S338)
	S381= IR_EX.Out25_21=rS                                     IR_EX-Out(S338)
	S382= IR_EX.Out20_16=rT                                     IR_EX-Out(S338)
	S383= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S338)
	S384= ALUOut_MEM.Out=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_MEM-Out(S340)
	S385= ALUOut_MEM.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]    ALUOut_MEM-Out(S340)
	S386= ALUOut_MEM.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]    ALUOut_MEM-Out(S340)
	S387= OVReg_MEM.Out=OverFlow(FU(a)+{16{SIMM[15]},SIMM})     OVReg_MEM-Out(S342)
	S388= OVReg_MEM.Out1_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[1:0]OVReg_MEM-Out(S342)
	S389= OVReg_MEM.Out4_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[4:0]OVReg_MEM-Out(S342)
	S390= IR_MEM.Out={8,rS,rT,SIMM}                             IR_MEM-Out(S344)
	S391= IR_MEM.Out31_26=8                                     IR_MEM-Out(S344)
	S392= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S344)
	S393= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S344)
	S394= IR_MEM.Out15_0=SIMM                                   IR_MEM-Out(S344)
	S395= IR_DMMU1.Out={8,rS,rT,SIMM}                           IR_DMMU1-Out(S346)
	S396= IR_DMMU1.Out31_26=8                                   IR_DMMU1-Out(S346)
	S397= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S346)
	S398= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S346)
	S399= IR_DMMU1.Out15_0=SIMM                                 IR_DMMU1-Out(S346)
	S400= IR_WB.Out={8,rS,rT,SIMM}                              IR-Out(S348)
	S401= IR_WB.Out31_26=8                                      IR-Out(S348)
	S402= IR_WB.Out25_21=rS                                     IR-Out(S348)
	S403= IR_WB.Out20_16=rT                                     IR-Out(S348)
	S404= IR_WB.Out15_0=SIMM                                    IR-Out(S348)
	S405= ALUOut_DMMU1.Out=FU(a)+{16{SIMM[15]},SIMM}            ALUOut_DMMU1-Out(S354)
	S406= ALUOut_DMMU1.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]  ALUOut_DMMU1-Out(S354)
	S407= ALUOut_DMMU1.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]  ALUOut_DMMU1-Out(S354)
	S408= ALUOut_WB.Out=FU(a)+{16{SIMM[15]},SIMM}               ALUOut_WB-Out(S356)
	S409= ALUOut_WB.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]     ALUOut_WB-Out(S356)
	S410= ALUOut_WB.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]     ALUOut_WB-Out(S356)
	S411= OVReg_DMMU1.Out=OverFlow(FU(a)+{16{SIMM[15]},SIMM})   OVReg_DMMU1-Out(S358)
	S412= OVReg_DMMU1.Out1_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[1:0]OVReg_DMMU1-Out(S358)
	S413= OVReg_DMMU1.Out4_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[4:0]OVReg_DMMU1-Out(S358)
	S414= OVReg_WB.Out=OverFlow(FU(a)+{16{SIMM[15]},SIMM})      OVReg_WB-Out(S360)
	S415= OVReg_WB.Out1_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[1:0]OVReg_WB-Out(S360)
	S416= OVReg_WB.Out4_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[4:0]OVReg_WB-Out(S360)
	S417= IR_WB.Out=>FU.IR_WB                                   Premise(F324)
	S418= FU.IR_WB={8,rS,rT,SIMM}                               Path(S400,S417)
	S419= IR_WB.Out31_26=>CU_WB.Op                              Premise(F325)
	S420= CU_WB.Op=8                                            Path(S401,S419)
	S421= CU_WB.Func=alu_subf                                   CU_WB(S420)
	S422= IR_WB.Out20_16=>GPR.WReg                              Premise(F326)
	S423= GPR.WReg=rT                                           Path(S403,S422)
	S424= ALUOut_WB.Out=>GPR.WData                              Premise(F327)
	S425= GPR.WData=FU(a)+{16{SIMM[15]},SIMM}                   Path(S408,S424)
	S426= ALUOut_WB.Out=>FU.InWB                                Premise(F328)
	S427= FU.InWB=FU(a)+{16{SIMM[15]},SIMM}                     Path(S408,S426)
	S428= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F329)
	S429= FU.InWB_WReg=rT                                       Path(S403,S428)
	S430= OVReg_WB.Out=>CU_WB.OV                                Premise(F330)
	S431= CU_WB.OV=OverFlow(FU(a)+{16{SIMM[15]},SIMM})          Path(S414,S430)
	S432= CtrlASIDIn=0                                          Premise(F331)
	S433= CtrlCP0=0                                             Premise(F332)
	S434= CP0[ASID]=pid                                         CP0-Hold(S313,S433)
	S435= CtrlEPCIn=0                                           Premise(F333)
	S436= CtrlExCodeIn=0                                        Premise(F334)
	S437= CtrlIMMU=0                                            Premise(F335)
	S438= CtrlPC=0                                              Premise(F336)
	S439= CtrlPCInc=0                                           Premise(F337)
	S440= PC[CIA]=addr                                          PC-Hold(S319,S439)
	S441= PC[Out]=addr+4                                        PC-Hold(S320,S438,S439)
	S442= CtrlIAddrReg=0                                        Premise(F338)
	S443= CtrlICache=0                                          Premise(F339)
	S444= ICache[addr]={8,rS,rT,SIMM}                           ICache-Hold(S323,S443)
	S445= CtrlIR_IMMU=0                                         Premise(F340)
	S446= CtrlICacheReg=0                                       Premise(F341)
	S447= CtrlIR_ID=0                                           Premise(F342)
	S448= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S327,S447)
	S449= CtrlIMem=0                                            Premise(F343)
	S450= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S329,S449)
	S451= CtrlIRMux=0                                           Premise(F344)
	S452= CtrlGPR=1                                             Premise(F345)
	S453= GPR[rT]=FU(a)+{16{SIMM[15]},SIMM}                     GPR-Write(S423,S425,S452)
	S454= CtrlA_EX=0                                            Premise(F346)
	S455= [A_EX]=FU(a)                                          A_EX-Hold(S334,S454)
	S456= CtrlB_EX=0                                            Premise(F347)
	S457= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S336,S456)
	S458= CtrlIR_EX=0                                           Premise(F348)
	S459= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Hold(S338,S458)
	S460= CtrlALUOut_MEM=0                                      Premise(F349)
	S461= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S340,S460)
	S462= CtrlOVReg_MEM=0                                       Premise(F350)
	S463= [OVReg_MEM]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       OVReg_MEM-Hold(S342,S462)
	S464= CtrlIR_MEM=0                                          Premise(F351)
	S465= [IR_MEM]={8,rS,rT,SIMM}                               IR_MEM-Hold(S344,S464)
	S466= CtrlIR_DMMU1=0                                        Premise(F352)
	S467= [IR_DMMU1]={8,rS,rT,SIMM}                             IR_DMMU1-Hold(S346,S466)
	S468= CtrlIR_WB=0                                           Premise(F353)
	S469= [IR_WB]={8,rS,rT,SIMM}                                IR_WB-Hold(S348,S468)
	S470= CtrlA_MEM=0                                           Premise(F354)
	S471= CtrlA_WB=0                                            Premise(F355)
	S472= CtrlB_MEM=0                                           Premise(F356)
	S473= CtrlB_WB=0                                            Premise(F357)
	S474= CtrlALUOut_DMMU1=0                                    Premise(F358)
	S475= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Hold(S354,S474)
	S476= CtrlALUOut_WB=0                                       Premise(F359)
	S477= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Hold(S356,S476)
	S478= CtrlOVReg_DMMU1=0                                     Premise(F360)
	S479= [OVReg_DMMU1]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})     OVReg_DMMU1-Hold(S358,S478)
	S480= CtrlOVReg_WB=0                                        Premise(F361)
	S481= [OVReg_WB]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})        OVReg_WB-Hold(S360,S480)
	S482= CtrlIR_DMMU2=0                                        Premise(F362)
	S483= CtrlALUOut_DMMU2=0                                    Premise(F363)
	S484= CtrlOVReg_DMMU2=0                                     Premise(F364)

POST	S434= CP0[ASID]=pid                                         CP0-Hold(S313,S433)
	S440= PC[CIA]=addr                                          PC-Hold(S319,S439)
	S441= PC[Out]=addr+4                                        PC-Hold(S320,S438,S439)
	S444= ICache[addr]={8,rS,rT,SIMM}                           ICache-Hold(S323,S443)
	S448= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S327,S447)
	S450= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S329,S449)
	S453= GPR[rT]=FU(a)+{16{SIMM[15]},SIMM}                     GPR-Write(S423,S425,S452)
	S455= [A_EX]=FU(a)                                          A_EX-Hold(S334,S454)
	S457= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S336,S456)
	S459= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Hold(S338,S458)
	S461= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S340,S460)
	S463= [OVReg_MEM]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       OVReg_MEM-Hold(S342,S462)
	S465= [IR_MEM]={8,rS,rT,SIMM}                               IR_MEM-Hold(S344,S464)
	S467= [IR_DMMU1]={8,rS,rT,SIMM}                             IR_DMMU1-Hold(S346,S466)
	S469= [IR_WB]={8,rS,rT,SIMM}                                IR_WB-Hold(S348,S468)
	S475= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Hold(S354,S474)
	S477= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Hold(S356,S476)
	S479= [OVReg_DMMU1]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})     OVReg_DMMU1-Hold(S358,S478)
	S481= [OVReg_WB]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})        OVReg_WB-Hold(S360,S480)

