digraph "CFG for '_Z4scanPfS_i' function" {
	label="CFG for '_Z4scanPfS_i' function";

	Node0x6408000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = add nuw nsw i32 %4, %9\l  %12 = shl i32 %10, 1\l  %13 = mul i32 %12, %9\l  %14 = add i32 %13, %4\l  %15 = add i32 %11, %13\l  %16 = icmp slt i32 %15, %2\l  br i1 %16, label %17, label %25\l|{<s0>T|<s1>F}}"];
	Node0x6408000:s0 -> Node0x6409aa0;
	Node0x6408000:s1 -> Node0x640a1a0;
	Node0x6409aa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%17:\l17:                                               \l  %18 = sext i32 %14 to i64\l  %19 = getelementptr inbounds float, float addrspace(1)* %0, i64 %18\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %21 = getelementptr inbounds [2048 x float], [2048 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE8sh_input, i32 0, i32 %4\l  store float %20, float addrspace(3)* %21, align 4, !tbaa !7\l  %22 = sext i32 %15 to i64\l  %23 = getelementptr inbounds float, float addrspace(1)* %0, i64 %22\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  br label %34\l}"];
	Node0x6409aa0 -> Node0x640b580;
	Node0x640a1a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%25:\l25:                                               \l  %26 = icmp slt i32 %14, %2\l  br i1 %26, label %27, label %32\l|{<s0>T|<s1>F}}"];
	Node0x640a1a0:s0 -> Node0x640b710;
	Node0x640a1a0:s1 -> Node0x640b760;
	Node0x640b710 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%27:\l27:                                               \l  %28 = sext i32 %14 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %0, i64 %28\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %31 = getelementptr inbounds [2048 x float], [2048 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE8sh_input, i32 0, i32 %4\l  store float %30, float addrspace(3)* %31, align 4, !tbaa !7\l  br label %34\l}"];
	Node0x640b710 -> Node0x640b580;
	Node0x640b760 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%32:\l32:                                               \l  %33 = getelementptr inbounds [2048 x float], [2048 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE8sh_input, i32 0, i32 %4\l  store float 0.000000e+00, float addrspace(3)* %33, align 4, !tbaa !7\l  br label %34\l}"];
	Node0x640b760 -> Node0x640b580;
	Node0x640b580 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%34:\l34:                                               \l  %35 = phi float [ 0.000000e+00, %27 ], [ 0.000000e+00, %32 ], [ %24, %17 ]\l  %36 = getelementptr inbounds [2048 x float], [2048 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE8sh_input, i32 0, i32 %11\l  store float %35, float addrspace(3)* %36, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %37 = shl nuw nsw i32 %9, 1\l  %38 = shl nuw nsw i32 %4, 1\l  %39 = add nuw nsw i32 %38, 2\l  br label %45\l}"];
	Node0x640b580 -> Node0x640cf60;
	Node0x640d060 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%40:\l40:                                               \l  %41 = icmp ult i16 %8, 2\l  br i1 %41, label %75, label %42\l|{<s0>T|<s1>F}}"];
	Node0x640d060:s0 -> Node0x640d1b0;
	Node0x640d060:s1 -> Node0x640d200;
	Node0x640d200 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%42:\l42:                                               \l  %43 = shl nuw nsw i32 %4, 1\l  %44 = add nuw nsw i32 %43, 2\l  br label %60\l}"];
	Node0x640d200 -> Node0x640d460;
	Node0x640cf60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  %46 = phi i32 [ 1, %34 ], [ %58, %57 ]\l  %47 = mul i32 %39, %46\l  %48 = add i32 %47, -1\l  %49 = icmp slt i32 %48, %37\l  br i1 %49, label %50, label %57\l|{<s0>T|<s1>F}}"];
	Node0x640cf60:s0 -> Node0x640d870;
	Node0x640cf60:s1 -> Node0x640d550;
	Node0x640d870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d8564670",label="{%50:\l50:                                               \l  %51 = sub i32 %48, %46\l  %52 = getelementptr inbounds [2048 x float], [2048 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE8sh_input, i32 0, i32 %51\l  %53 = load float, float addrspace(3)* %52, align 4, !tbaa !7\l  %54 = getelementptr inbounds [2048 x float], [2048 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE8sh_input, i32 0, i32 %48\l  %55 = load float, float addrspace(3)* %54, align 4, !tbaa !7\l  %56 = fadd contract float %53, %55\l  store float %56, float addrspace(3)* %54, align 4, !tbaa !7\l  br label %57\l}"];
	Node0x640d870 -> Node0x640d550;
	Node0x640d550 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%57:\l57:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %58 = shl i32 %46, 1\l  %59 = icmp ugt i32 %58, %37\l  br i1 %59, label %40, label %45, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x640d550:s0 -> Node0x640d060;
	Node0x640d550:s1 -> Node0x640cf60;
	Node0x640d460 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d8564670",label="{%60:\l60:                                               \l  %61 = phi i32 [ %9, %42 ], [ %62, %73 ]\l  %62 = lshr i32 %61, 1\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %63 = mul nuw nsw i32 %44, %62\l  %64 = add nsw i32 %63, -1\l  %65 = add nsw i32 %64, %62\l  %66 = icmp ult i32 %65, %37\l  br i1 %66, label %67, label %73\l|{<s0>T|<s1>F}}"];
	Node0x640d460:s0 -> Node0x640bd70;
	Node0x640d460:s1 -> Node0x640e230;
	Node0x640bd70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%67:\l67:                                               \l  %68 = getelementptr inbounds [2048 x float], [2048 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE8sh_input, i32 0, i32 %64\l  %69 = load float, float addrspace(3)* %68, align 4, !tbaa !7\l  %70 = getelementptr inbounds [2048 x float], [2048 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE8sh_input, i32 0, i32 %65\l  %71 = load float, float addrspace(3)* %70, align 4, !tbaa !7\l  %72 = fadd contract float %69, %71\l  store float %72, float addrspace(3)* %70, align 4, !tbaa !7\l  br label %73\l}"];
	Node0x640bd70 -> Node0x640e230;
	Node0x640e230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d8564670",label="{%73:\l73:                                               \l  %74 = icmp ult i32 %61, 4\l  br i1 %74, label %75, label %60, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x640e230:s0 -> Node0x640d1b0;
	Node0x640e230:s1 -> Node0x640d460;
	Node0x640d1b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%75:\l75:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %76 = getelementptr inbounds [2048 x float], [2048 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE8sh_input, i32 0, i32 %4\l  %77 = load float, float addrspace(3)* %76, align 4, !tbaa !7\l  %78 = sext i32 %14 to i64\l  %79 = getelementptr inbounds float, float addrspace(1)* %1, i64 %78\l  store float %77, float addrspace(1)* %79, align 4, !tbaa !7\l  %80 = add nsw i32 %14, %9\l  %81 = icmp slt i32 %80, %2\l  br i1 %81, label %82, label %87\l|{<s0>T|<s1>F}}"];
	Node0x640d1b0:s0 -> Node0x640f630;
	Node0x640d1b0:s1 -> Node0x640f680;
	Node0x640f630 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%82:\l82:                                               \l  %83 = getelementptr inbounds [2048 x float], [2048 x float] addrspace(3)*\l... @_ZZ4scanPfS_iE8sh_input, i32 0, i32 %11\l  %84 = load float, float addrspace(3)* %83, align 4, !tbaa !7\l  %85 = sext i32 %80 to i64\l  %86 = getelementptr inbounds float, float addrspace(1)* %1, i64 %85\l  store float %84, float addrspace(1)* %86, align 4, !tbaa !7\l  br label %87\l}"];
	Node0x640f630 -> Node0x640f680;
	Node0x640f680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%87:\l87:                                               \l  ret void\l}"];
}
