05:36:04
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "vExample1_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 2080161144 seconds
Current Implementation vExample1_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo...
Warning: The terminal greenLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal blueLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: iceblink40_demo

EDF Parser run-time: 1 (sec)
edif parser succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "vExample1_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 2080161778 seconds
Current Implementation vExample1_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt
vExample1_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: iceblink40_demo

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name iceblink40_demo
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "vExample1_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 2080161971 seconds
Current Implementation vExample1_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt
vExample1_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: iceblink40_demo

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name iceblink40_demo
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "vExample1_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 2080162158 seconds
Current Implementation vExample1_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt
vExample1_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo...
Warning: The terminal redLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal greenLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: iceblink40_demo

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\iceblink40_demo_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo --outdir C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\iceblink40_demo_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo" --package SG48 --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\iceblink40_demo_pl.sdc" --dst_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\packer\iceblink40_demo_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo...
Warning: The terminal redLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal greenLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: iceblink40_demo

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name iceblink40_demo


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\constraint\iceblink40_demo_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\constraint\iceblink40_demo_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo...
Warning: The terminal redLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal greenLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: iceblink40_demo

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\iceblink40_demo_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo --outdir C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\iceblink40_demo_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\iceblink40_demo.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance blueLED_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\constraint\iceblink40_demo_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\constraint\iceblink40_demo_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo...
Warning: The terminal redLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal greenLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: iceblink40_demo

EDF Parser run-time: 0 (sec)
edif parser succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "vExample1_syn.prj" -log "vExample1_Implmnt/vExample1.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of vExample1_Implmnt/vExample1.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-6HK8KO8

# Wed Oct 26 06:04:35 2022

#Implementation: vExample1_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module iceblink40_demo
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":1:7:1:21|Synthesizing module iceblink40_demo in library work.

@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":14:18:14:18|Input LATCHINPUTVALUE on instance OpenDrainInst0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":15:14:15:14|Input CLOCKENABLE on instance OpenDrainInst0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":16:11:16:11|Input INPUTCLK on instance OpenDrainInst0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":17:12:17:12|Input OUTPUTCLK on instance OpenDrainInst0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":18:15:18:15|Input OUTPUTENABLE on instance OpenDrainInst0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":21:8:21:8|Input DOUT1 on instance OpenDrainInst0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":2:8:2:13|Removing wire redLED, as there is no assignment to it.
@W: CG360 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":3:8:3:15|Removing wire greenLED, as there is no assignment to it.
@W: CL168 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":11:10:11:23|Removing instance OpenDrainInst0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":2:8:2:13|*Output redLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":3:8:3:15|*Output greenLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 06:04:35 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":1:7:1:21|Selected library: work cell: iceblink40_demo view verilog as top level
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":1:7:1:21|Selected library: work cell: iceblink40_demo view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 06:04:35 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 06:04:35 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_comp.srs changed - recompiling
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":1:7:1:21|Selected library: work cell: iceblink40_demo view verilog as top level
@N: NF107 :"C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\main.v":1:7:1:21|Selected library: work cell: iceblink40_demo view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 26 06:04:36 2022

###########################################################]
# Wed Oct 26 06:04:36 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1_scck.rpt 
Printing clock  summary report in "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\vexample1\main.v":3:8:3:15|Tristate driver greenLED (in view: work.iceblink40_demo(verilog)) on net greenLED (in view: work.iceblink40_demo(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\vexample1\main.v":2:8:2:13|Tristate driver redLED (in view: work.iceblink40_demo(verilog)) on net redLED (in view: work.iceblink40_demo(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist iceblink40_demo

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\vexample1\main.v":3:8:3:15|Tristate driver greenLED (in view: work.iceblink40_demo(verilog)) on net greenLED (in view: work.iceblink40_demo(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\vexample1\main.v":2:8:2:13|Tristate driver redLED (in view: work.iceblink40_demo(verilog)) on net redLED (in view: work.iceblink40_demo(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 26 06:04:37 2022

###########################################################]
# Wed Oct 26 06:04:37 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\vexample1\main.v":3:8:3:15|Tristate driver greenLED (in view: work.iceblink40_demo(verilog)) on net greenLED (in view: work.iceblink40_demo(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\kolel\onedrive\lattice fpga\vexample1\main.v":2:8:2:13|Tristate driver redLED (in view: work.iceblink40_demo(verilog)) on net redLED (in view: work.iceblink40_demo(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Oct 26 06:04:37 2022
#


Top view:               iceblink40_demo
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for iceblink40_demo 

Mapping to part: ice40up5ksg48
Cell usage:
SB_LUT4         0 uses

I/O ports: 3
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 26 06:04:37 2022

###########################################################]


Synthesis exit by 0.
Current Implementation vExample1_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
Current Implementation vExample1_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt
vExample1_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\constraint\iceblink40_demo_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\constraint\iceblink40_demo_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo...
Warning: The terminal redLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal greenLED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: iceblink40_demo

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\iceblink40_demo_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo --outdir C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\iceblink40_demo_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\iceblink40_demo.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance blueLED_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
Unrecognizable name iceblink40_demo


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\iceblink40_demo_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo --outdir C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\iceblink40_demo_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-iceblink40_demo/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	3/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\iceblink40_demo.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance blueLED_obuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "vExample1_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 131 seconds
Current Implementation vExample1_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt
vExample1_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf detected. Need to run "Import P&R Input Files"
Current Implementation vExample1_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt
vExample1_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\constraint\iceblink40_demo_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\constraint\iceblink40_demo_pcf_sbt.pcf ...
Warning: pin blueLED doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\constraint\iceblink40_demo_pcf_sbt.pcf 
parse file C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\constraint\iceblink40_demo_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	0/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	3/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	0/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	3/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "vExample1_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 380 seconds
Current Implementation vExample1_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt
vExample1_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf detected. Need to run "Import P&R Input Files"
Current Implementation vExample1_Implmnt its sbt path: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt
vExample1_Implmnt: newer file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf " "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.edf...
Parsing constraint file: C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
sdc_reader OK C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/vExample1.scf
Stored edif netlist at C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	0/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	3/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	1/5280
    PLBs                        :	1/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	0/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	3/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\outputs\router --sdf_file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/kolel/OneDrive/Lattice FPGA/vExample1/vExample1_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
