Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 25 17:40:54 2018
| Host         : LAPTOP-P8PR5CAH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_topm_timing_summary_routed.rpt -pb project_topm_timing_summary_routed.pb -rpx project_topm_timing_summary_routed.rpx -warn_on_violation
| Design       : project_topm
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.330        0.000                      0                  204        0.237        0.000                      0                  204        4.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.330        0.000                      0                  204        0.237        0.000                      0                  204        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 C1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/trig_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.061ns (26.052%)  route 3.012ns (73.948%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.147    C1/CLK
    SLICE_X59Y98         FDRE                                         r  C1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  C1/cnt_reg[15]/Q
                         net (fo=2, routed)           0.955     6.558    C1/cnt[15]
    SLICE_X61Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.682 f  C1/cnt[16]_i_7/O
                         net (fo=17, routed)          1.004     7.687    C1/cnt[16]_i_7_n_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I0_O)        0.149     7.836 f  C1/cnt[0]_i_2/O
                         net (fo=5, routed)           0.504     8.340    C1/cnt[0]_i_2_n_0
    SLICE_X62Y97         LUT3 (Prop_lut3_I0_O)        0.332     8.672 r  C1/trig_i_1/O
                         net (fo=1, routed)           0.548     9.219    C1/trig_i_1_n_0
    SLICE_X64Y97         FDRE                                         r  C1/trig_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.510    14.851    C1/CLK
    SLICE_X64Y97         FDRE                                         r  C1/trig_reg/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y97         FDRE (Setup_fdre_C_R)       -0.524    14.550    C1/trig_reg
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 C1/echo_now_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/cm_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.642ns (15.409%)  route 3.525ns (84.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.147    C1/CLK
    SLICE_X64Y93         FDRE                                         r  C1/echo_now_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  C1/echo_now_reg/Q
                         net (fo=8, routed)           1.143     6.808    C1/echo_now
    SLICE_X63Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.932 r  C1/cnt[16]_i_1/O
                         net (fo=41, routed)          2.382     9.313    C1/cnt[16]_i_1_n_0
    SLICE_X62Y98         FDRE                                         r  C1/cm_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.510    14.851    C1/CLK
    SLICE_X62Y98         FDRE                                         r  C1/cm_reg[0]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y98         FDRE (Setup_fdre_C_R)       -0.429    14.659    C1/cm_reg[0]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 C1/echo_now_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/cm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.642ns (15.409%)  route 3.525ns (84.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.147    C1/CLK
    SLICE_X64Y93         FDRE                                         r  C1/echo_now_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  C1/echo_now_reg/Q
                         net (fo=8, routed)           1.143     6.808    C1/echo_now
    SLICE_X63Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.932 r  C1/cnt[16]_i_1/O
                         net (fo=41, routed)          2.382     9.313    C1/cnt[16]_i_1_n_0
    SLICE_X62Y98         FDRE                                         r  C1/cm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.510    14.851    C1/CLK
    SLICE_X62Y98         FDRE                                         r  C1/cm_reg[1]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y98         FDRE (Setup_fdre_C_R)       -0.429    14.659    C1/cm_reg[1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 C1/echo_now_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/cm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.642ns (15.409%)  route 3.525ns (84.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.147    C1/CLK
    SLICE_X64Y93         FDRE                                         r  C1/echo_now_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  C1/echo_now_reg/Q
                         net (fo=8, routed)           1.143     6.808    C1/echo_now
    SLICE_X63Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.932 r  C1/cnt[16]_i_1/O
                         net (fo=41, routed)          2.382     9.313    C1/cnt[16]_i_1_n_0
    SLICE_X62Y98         FDRE                                         r  C1/cm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.510    14.851    C1/CLK
    SLICE_X62Y98         FDRE                                         r  C1/cm_reg[2]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y98         FDRE (Setup_fdre_C_R)       -0.429    14.659    C1/cm_reg[2]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 C1/echo_now_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/cm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.642ns (15.409%)  route 3.525ns (84.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.147    C1/CLK
    SLICE_X64Y93         FDRE                                         r  C1/echo_now_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  C1/echo_now_reg/Q
                         net (fo=8, routed)           1.143     6.808    C1/echo_now
    SLICE_X63Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.932 r  C1/cnt[16]_i_1/O
                         net (fo=41, routed)          2.382     9.313    C1/cnt[16]_i_1_n_0
    SLICE_X62Y98         FDRE                                         r  C1/cm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.510    14.851    C1/CLK
    SLICE_X62Y98         FDRE                                         r  C1/cm_reg[3]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y98         FDRE (Setup_fdre_C_R)       -0.429    14.659    C1/cm_reg[3]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 C2/counter_detect_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/duty_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.350ns (30.913%)  route 3.017ns (69.087%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.625     5.146    C2/CLK
    SLICE_X63Y91         FDRE                                         r  C2/counter_detect_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  C2/counter_detect_reg[6]/Q
                         net (fo=4, routed)           1.091     6.693    C2/counter_detect_reg[6]
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.817 r  C2/counter_detect2_carry_i_6/O
                         net (fo=1, routed)           0.000     6.817    C2/counter_detect2_carry_i_6_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.349 r  C2/counter_detect2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.349    C2/counter_detect2_carry_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 f  C2/counter_detect2_carry__0/CO[3]
                         net (fo=3, routed)           1.275     8.738    C2/counter_detect28_in
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.862 r  C2/duty[2]_i_1/O
                         net (fo=16, routed)          0.651     9.513    C2/duty
    SLICE_X62Y91         FDRE                                         r  C2/duty_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.508    14.849    C2/CLK
    SLICE_X62Y91         FDRE                                         r  C2/duty_reg[6]/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.884    C2/duty_reg[6]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 C2/counter_detect_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/duty_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.350ns (30.913%)  route 3.017ns (69.087%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.625     5.146    C2/CLK
    SLICE_X63Y91         FDRE                                         r  C2/counter_detect_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  C2/counter_detect_reg[6]/Q
                         net (fo=4, routed)           1.091     6.693    C2/counter_detect_reg[6]
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.817 r  C2/counter_detect2_carry_i_6/O
                         net (fo=1, routed)           0.000     6.817    C2/counter_detect2_carry_i_6_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.349 r  C2/counter_detect2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.349    C2/counter_detect2_carry_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 f  C2/counter_detect2_carry__0/CO[3]
                         net (fo=3, routed)           1.275     8.738    C2/counter_detect28_in
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.862 r  C2/duty[2]_i_1/O
                         net (fo=16, routed)          0.651     9.513    C2/duty
    SLICE_X62Y91         FDRE                                         r  C2/duty_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.508    14.849    C2/CLK
    SLICE_X62Y91         FDRE                                         r  C2/duty_reg[7]/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.884    C2/duty_reg[7]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 C2/counter_detect_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/duty_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.350ns (30.913%)  route 3.017ns (69.087%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.625     5.146    C2/CLK
    SLICE_X63Y91         FDRE                                         r  C2/counter_detect_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  C2/counter_detect_reg[6]/Q
                         net (fo=4, routed)           1.091     6.693    C2/counter_detect_reg[6]
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.817 r  C2/counter_detect2_carry_i_6/O
                         net (fo=1, routed)           0.000     6.817    C2/counter_detect2_carry_i_6_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.349 r  C2/counter_detect2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.349    C2/counter_detect2_carry_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 f  C2/counter_detect2_carry__0/CO[3]
                         net (fo=3, routed)           1.275     8.738    C2/counter_detect28_in
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.862 r  C2/duty[2]_i_1/O
                         net (fo=16, routed)          0.651     9.513    C2/duty
    SLICE_X62Y91         FDRE                                         r  C2/duty_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.508    14.849    C2/CLK
    SLICE_X62Y91         FDRE                                         r  C2/duty_reg[8]/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.884    C2/duty_reg[8]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 C2/counter_detect_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/duty_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.350ns (30.913%)  route 3.017ns (69.087%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.625     5.146    C2/CLK
    SLICE_X63Y91         FDRE                                         r  C2/counter_detect_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  C2/counter_detect_reg[6]/Q
                         net (fo=4, routed)           1.091     6.693    C2/counter_detect_reg[6]
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.817 r  C2/counter_detect2_carry_i_6/O
                         net (fo=1, routed)           0.000     6.817    C2/counter_detect2_carry_i_6_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.349 r  C2/counter_detect2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.349    C2/counter_detect2_carry_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 f  C2/counter_detect2_carry__0/CO[3]
                         net (fo=3, routed)           1.275     8.738    C2/counter_detect28_in
    SLICE_X61Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.862 r  C2/duty[2]_i_1/O
                         net (fo=16, routed)          0.651     9.513    C2/duty
    SLICE_X62Y91         FDRE                                         r  C2/duty_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.508    14.849    C2/CLK
    SLICE_X62Y91         FDRE                                         r  C2/duty_reg[9]/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.884    C2/duty_reg[9]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 C1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/cm_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.061ns (24.678%)  route 3.238ns (75.322%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.147    C1/CLK
    SLICE_X59Y98         FDRE                                         r  C1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  C1/cnt_reg[15]/Q
                         net (fo=2, routed)           0.955     6.558    C1/cnt[15]
    SLICE_X61Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.682 f  C1/cnt[16]_i_7/O
                         net (fo=17, routed)          1.004     7.687    C1/cnt[16]_i_7_n_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I0_O)        0.149     7.836 f  C1/cnt[0]_i_2/O
                         net (fo=5, routed)           0.776     8.611    C1/cnt[0]_i_2_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I5_O)        0.332     8.943 r  C1/cm[3]_i_1/O
                         net (fo=20, routed)          0.503     9.446    C1/cm[3]_i_1_n_0
    SLICE_X62Y98         FDRE                                         r  C1/cm_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.510    14.851    C1/CLK
    SLICE_X62Y98         FDRE                                         r  C1/cm_reg[0]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.869    C1/cm_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 C1/echo_notnow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/echo_now_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.476    C1/CLK
    SLICE_X64Y93         FDRE                                         r  C1/echo_notnow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  C1/echo_notnow_reg/Q
                         net (fo=1, routed)           0.163     1.803    C1/echo_notnow
    SLICE_X64Y93         FDRE                                         r  C1/echo_now_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.991    C1/CLK
    SLICE_X64Y93         FDRE                                         r  C1/echo_now_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.090     1.566    C1/echo_now_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 C1/centimd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/centimd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.477    C1/CLK
    SLICE_X63Y97         FDRE                                         r  C1/centimd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  C1/centimd_reg[0]/Q
                         net (fo=5, routed)           0.178     1.796    C1/centimd_reg__0[0]
    SLICE_X63Y97         LUT2 (Prop_lut2_I0_O)        0.042     1.838 r  C1/centimd[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    C1/plusOp[1]
    SLICE_X63Y97         FDRE                                         r  C1/centimd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.992    C1/CLK
    SLICE_X63Y97         FDRE                                         r  C1/centimd_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y97         FDRE (Hold_fdre_C_D)         0.107     1.584    C1/centimd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 C1/centimd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/centimd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.477    C1/CLK
    SLICE_X63Y97         FDRE                                         r  C1/centimd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  C1/centimd_reg[0]/Q
                         net (fo=5, routed)           0.180     1.798    C1/centimd_reg__0[0]
    SLICE_X63Y97         LUT4 (Prop_lut4_I1_O)        0.043     1.841 r  C1/centimd[3]_i_2/O
                         net (fo=1, routed)           0.000     1.841    C1/plusOp[3]
    SLICE_X63Y97         FDRE                                         r  C1/centimd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.992    C1/CLK
    SLICE_X63Y97         FDRE                                         r  C1/centimd_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y97         FDRE (Hold_fdre_C_D)         0.107     1.584    C1/centimd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 C1/centim_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/centim_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.275ns (69.396%)  route 0.121ns (30.604%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.476    C1/CLK
    SLICE_X60Y99         FDRE                                         r  C1/centim_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  C1/centim_reg[13]/Q
                         net (fo=2, routed)           0.121     1.762    C1/centim_reg[13]
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.873 r  C1/centim_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.873    C1/centim_reg[12]_i_1_n_6
    SLICE_X60Y99         FDRE                                         r  C1/centim_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.990    C1/CLK
    SLICE_X60Y99         FDRE                                         r  C1/centim_reg[13]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.134     1.610    C1/centim_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C2/counter_detect_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/counter_detect_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    C2/CLK
    SLICE_X63Y92         FDRE                                         r  C2/counter_detect_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  C2/counter_detect_reg[11]/Q
                         net (fo=5, routed)           0.120     1.737    C2/counter_detect_reg[11]
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  C2/counter_detect_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    C2/counter_detect_reg[8]_i_1_n_4
    SLICE_X63Y92         FDRE                                         r  C2/counter_detect_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.862     1.990    C2/CLK
    SLICE_X63Y92         FDRE                                         r  C2/counter_detect_reg[11]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.105     1.580    C2/counter_detect_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C2/counter_detect_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/counter_detect_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    C2/CLK
    SLICE_X63Y90         FDRE                                         r  C2/counter_detect_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  C2/counter_detect_reg[3]/Q
                         net (fo=3, routed)           0.120     1.737    C2/counter_detect_reg[3]
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  C2/counter_detect_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.845    C2/counter_detect_reg[0]_i_2_n_4
    SLICE_X63Y90         FDRE                                         r  C2/counter_detect_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.862     1.990    C2/CLK
    SLICE_X63Y90         FDRE                                         r  C2/counter_detect_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X63Y90         FDRE (Hold_fdre_C_D)         0.105     1.580    C2/counter_detect_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 C1/centim_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/centim_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.476    C1/CLK
    SLICE_X60Y98         FDRE                                         r  C1/centim_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  C1/centim_reg[10]/Q
                         net (fo=2, routed)           0.125     1.766    C1/centim_reg[10]
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  C1/centim_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    C1/centim_reg[8]_i_1_n_5
    SLICE_X60Y98         FDRE                                         r  C1/centim_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.990    C1/CLK
    SLICE_X60Y98         FDRE                                         r  C1/centim_reg[10]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y98         FDRE (Hold_fdre_C_D)         0.134     1.610    C1/centim_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 C1/centim_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/centim_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.476    C1/CLK
    SLICE_X60Y99         FDRE                                         r  C1/centim_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  C1/centim_reg[14]/Q
                         net (fo=2, routed)           0.125     1.766    C1/centim_reg[14]
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  C1/centim_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    C1/centim_reg[12]_i_1_n_5
    SLICE_X60Y99         FDRE                                         r  C1/centim_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.990    C1/CLK
    SLICE_X60Y99         FDRE                                         r  C1/centim_reg[14]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.134     1.610    C1/centim_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 C1/centim_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/centim_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.476    C1/CLK
    SLICE_X60Y97         FDRE                                         r  C1/centim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  C1/centim_reg[6]/Q
                         net (fo=2, routed)           0.127     1.767    C1/centim_reg[6]
    SLICE_X60Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  C1/centim_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    C1/centim_reg[4]_i_1_n_5
    SLICE_X60Y97         FDRE                                         r  C1/centim_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.990    C1/CLK
    SLICE_X60Y97         FDRE                                         r  C1/centim_reg[6]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.134     1.610    C1/centim_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 C2/counter_detect_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/counter_detect_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.593     1.476    C2/CLK
    SLICE_X63Y94         FDRE                                         r  C2/counter_detect_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  C2/counter_detect_reg[16]/Q
                         net (fo=4, routed)           0.117     1.735    C2/counter_detect_reg[16]
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  C2/counter_detect_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    C2/counter_detect_reg[16]_i_1_n_7
    SLICE_X63Y94         FDRE                                         r  C2/counter_detect_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    top_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.863     1.991    C2/CLK
    SLICE_X63Y94         FDRE                                         r  C2/counter_detect_reg[16]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.105     1.581    C2/counter_detect_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  top_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y96   C1/centim_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y98   C1/centim_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y98   C1/centim_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y99   C1/centim_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y99   C1/centim_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y99   C1/centim_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y99   C1/centim_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y96   C1/centim_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y96   C1/centim_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y90   C2/counter_detect_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y90   C2/counter_detect_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y90   C2/counter_detect_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y90   C2/counter_detect_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   C2/duty_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   C2/duty_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   C2/duty_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90   C2/duty_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y98   C1/centim_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y98   C1/centim_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   C1/centim_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   C1/centim_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   C1/centim_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   C1/centim_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   C1/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   C1/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   C1/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   C1/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   C1/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   C1/cnt_reg[6]/C



