
18650_UPS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054a4  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001420  080055e4  080055e4  000155e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a04  08006a04  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08006a04  08006a04  00016a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a0c  08006a0c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a0c  08006a0c  00016a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a10  08006a10  00016a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08006a14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  2000007c  08006a90  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b8  08006a90  000203b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000efc2  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020a3  00000000  00000000  0002f067  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de0  00000000  00000000  00031110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d38  00000000  00000000  00031ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000199c2  00000000  00000000  00032c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010337  00000000  00000000  0004c5ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b469  00000000  00000000  0005c921  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e7d8a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004028  00000000  00000000  000e7de0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000007c 	.word	0x2000007c
 800015c:	00000000 	.word	0x00000000
 8000160:	080055cc 	.word	0x080055cc

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000080 	.word	0x20000080
 800017c:	080055cc 	.word	0x080055cc

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	3c01      	subs	r4, #1
 80002bc:	bf28      	it	cs
 80002be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002c2:	d2e9      	bcs.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800046a:	bf08      	it	eq
 800046c:	4770      	bxeq	lr
 800046e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000472:	bf04      	itt	eq
 8000474:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000488:	e71c      	b.n	80002c4 <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_ul2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f04f 0500 	mov.w	r5, #0
 800049a:	e00a      	b.n	80004b2 <__aeabi_l2d+0x16>

0800049c <__aeabi_l2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004aa:	d502      	bpl.n	80004b2 <__aeabi_l2d+0x16>
 80004ac:	4240      	negs	r0, r0
 80004ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004be:	f43f aed8 	beq.w	8000272 <__adddf3+0xe6>
 80004c2:	f04f 0203 	mov.w	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	fa00 fc03 	lsl.w	ip, r0, r3
 80004e2:	fa20 f002 	lsr.w	r0, r0, r2
 80004e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ea:	ea40 000e 	orr.w	r0, r0, lr
 80004ee:	fa21 f102 	lsr.w	r1, r1, r2
 80004f2:	4414      	add	r4, r2
 80004f4:	e6bd      	b.n	8000272 <__adddf3+0xe6>
 80004f6:	bf00      	nop

080004f8 <__aeabi_dmul>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000502:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000506:	bf1d      	ittte	ne
 8000508:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800050c:	ea94 0f0c 	teqne	r4, ip
 8000510:	ea95 0f0c 	teqne	r5, ip
 8000514:	f000 f8de 	bleq	80006d4 <__aeabi_dmul+0x1dc>
 8000518:	442c      	add	r4, r5
 800051a:	ea81 0603 	eor.w	r6, r1, r3
 800051e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000522:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000526:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800052a:	bf18      	it	ne
 800052c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000530:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000534:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000538:	d038      	beq.n	80005ac <__aeabi_dmul+0xb4>
 800053a:	fba0 ce02 	umull	ip, lr, r0, r2
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000546:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800054a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800054e:	f04f 0600 	mov.w	r6, #0
 8000552:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000556:	f09c 0f00 	teq	ip, #0
 800055a:	bf18      	it	ne
 800055c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000560:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000564:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000568:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800056c:	d204      	bcs.n	8000578 <__aeabi_dmul+0x80>
 800056e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000572:	416d      	adcs	r5, r5
 8000574:	eb46 0606 	adc.w	r6, r6, r6
 8000578:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800057c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000580:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000584:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000588:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800058c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000590:	bf88      	it	hi
 8000592:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000596:	d81e      	bhi.n	80005d6 <__aeabi_dmul+0xde>
 8000598:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800059c:	bf08      	it	eq
 800059e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005a2:	f150 0000 	adcs.w	r0, r0, #0
 80005a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
 80005ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b0:	ea46 0101 	orr.w	r1, r6, r1
 80005b4:	ea40 0002 	orr.w	r0, r0, r2
 80005b8:	ea81 0103 	eor.w	r1, r1, r3
 80005bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c0:	bfc2      	ittt	gt
 80005c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ca:	bd70      	popgt	{r4, r5, r6, pc}
 80005cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d0:	f04f 0e00 	mov.w	lr, #0
 80005d4:	3c01      	subs	r4, #1
 80005d6:	f300 80ab 	bgt.w	8000730 <__aeabi_dmul+0x238>
 80005da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005de:	bfde      	ittt	le
 80005e0:	2000      	movle	r0, #0
 80005e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005e6:	bd70      	pople	{r4, r5, r6, pc}
 80005e8:	f1c4 0400 	rsb	r4, r4, #0
 80005ec:	3c20      	subs	r4, #32
 80005ee:	da35      	bge.n	800065c <__aeabi_dmul+0x164>
 80005f0:	340c      	adds	r4, #12
 80005f2:	dc1b      	bgt.n	800062c <__aeabi_dmul+0x134>
 80005f4:	f104 0414 	add.w	r4, r4, #20
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000600:	fa20 f004 	lsr.w	r0, r0, r4
 8000604:	fa01 f205 	lsl.w	r2, r1, r5
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000610:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	fa21 f604 	lsr.w	r6, r1, r4
 800061c:	eb42 0106 	adc.w	r1, r2, r6
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 040c 	rsb	r4, r4, #12
 8000630:	f1c4 0520 	rsb	r5, r4, #32
 8000634:	fa00 f304 	lsl.w	r3, r0, r4
 8000638:	fa20 f005 	lsr.w	r0, r0, r5
 800063c:	fa01 f204 	lsl.w	r2, r1, r4
 8000640:	ea40 0002 	orr.w	r0, r0, r2
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800064c:	f141 0100 	adc.w	r1, r1, #0
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f205 	lsl.w	r2, r0, r5
 8000664:	ea4e 0e02 	orr.w	lr, lr, r2
 8000668:	fa20 f304 	lsr.w	r3, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea43 0302 	orr.w	r3, r3, r2
 8000674:	fa21 f004 	lsr.w	r0, r1, r4
 8000678:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800067c:	fa21 f204 	lsr.w	r2, r1, r4
 8000680:	ea20 0002 	bic.w	r0, r0, r2
 8000684:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f094 0f00 	teq	r4, #0
 8000698:	d10f      	bne.n	80006ba <__aeabi_dmul+0x1c2>
 800069a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800069e:	0040      	lsls	r0, r0, #1
 80006a0:	eb41 0101 	adc.w	r1, r1, r1
 80006a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3c01      	subeq	r4, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1a6>
 80006ae:	ea41 0106 	orr.w	r1, r1, r6
 80006b2:	f095 0f00 	teq	r5, #0
 80006b6:	bf18      	it	ne
 80006b8:	4770      	bxne	lr
 80006ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006be:	0052      	lsls	r2, r2, #1
 80006c0:	eb43 0303 	adc.w	r3, r3, r3
 80006c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c8:	bf08      	it	eq
 80006ca:	3d01      	subeq	r5, #1
 80006cc:	d0f7      	beq.n	80006be <__aeabi_dmul+0x1c6>
 80006ce:	ea43 0306 	orr.w	r3, r3, r6
 80006d2:	4770      	bx	lr
 80006d4:	ea94 0f0c 	teq	r4, ip
 80006d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006dc:	bf18      	it	ne
 80006de:	ea95 0f0c 	teqne	r5, ip
 80006e2:	d00c      	beq.n	80006fe <__aeabi_dmul+0x206>
 80006e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e8:	bf18      	it	ne
 80006ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ee:	d1d1      	bne.n	8000694 <__aeabi_dmul+0x19c>
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	f04f 0000 	mov.w	r0, #0
 80006fc:	bd70      	pop	{r4, r5, r6, pc}
 80006fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000702:	bf06      	itte	eq
 8000704:	4610      	moveq	r0, r2
 8000706:	4619      	moveq	r1, r3
 8000708:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800070c:	d019      	beq.n	8000742 <__aeabi_dmul+0x24a>
 800070e:	ea94 0f0c 	teq	r4, ip
 8000712:	d102      	bne.n	800071a <__aeabi_dmul+0x222>
 8000714:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000718:	d113      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800071a:	ea95 0f0c 	teq	r5, ip
 800071e:	d105      	bne.n	800072c <__aeabi_dmul+0x234>
 8000720:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000724:	bf1c      	itt	ne
 8000726:	4610      	movne	r0, r2
 8000728:	4619      	movne	r1, r3
 800072a:	d10a      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800072c:	ea81 0103 	eor.w	r1, r1, r3
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000738:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	bd70      	pop	{r4, r5, r6, pc}
 8000742:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000746:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800074a:	bd70      	pop	{r4, r5, r6, pc}

0800074c <__aeabi_ddiv>:
 800074c:	b570      	push	{r4, r5, r6, lr}
 800074e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000752:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000756:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800075a:	bf1d      	ittte	ne
 800075c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000760:	ea94 0f0c 	teqne	r4, ip
 8000764:	ea95 0f0c 	teqne	r5, ip
 8000768:	f000 f8a7 	bleq	80008ba <__aeabi_ddiv+0x16e>
 800076c:	eba4 0405 	sub.w	r4, r4, r5
 8000770:	ea81 0e03 	eor.w	lr, r1, r3
 8000774:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000778:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800077c:	f000 8088 	beq.w	8000890 <__aeabi_ddiv+0x144>
 8000780:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000784:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000788:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800078c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000790:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000794:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000798:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800079c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007a4:	429d      	cmp	r5, r3
 80007a6:	bf08      	it	eq
 80007a8:	4296      	cmpeq	r6, r2
 80007aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007b2:	d202      	bcs.n	80007ba <__aeabi_ddiv+0x6e>
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	1ab6      	subs	r6, r6, r2
 80007bc:	eb65 0503 	sbc.w	r5, r5, r3
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f8:	085b      	lsrs	r3, r3, #1
 80007fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000802:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000806:	bf22      	ittt	cs
 8000808:	1ab6      	subcs	r6, r6, r2
 800080a:	4675      	movcs	r5, lr
 800080c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000828:	ea55 0e06 	orrs.w	lr, r5, r6
 800082c:	d018      	beq.n	8000860 <__aeabi_ddiv+0x114>
 800082e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000832:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000836:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800083a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800083e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000842:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000846:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800084a:	d1c0      	bne.n	80007ce <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000850:	d10b      	bne.n	800086a <__aeabi_ddiv+0x11e>
 8000852:	ea41 0100 	orr.w	r1, r1, r0
 8000856:	f04f 0000 	mov.w	r0, #0
 800085a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800085e:	e7b6      	b.n	80007ce <__aeabi_ddiv+0x82>
 8000860:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000864:	bf04      	itt	eq
 8000866:	4301      	orreq	r1, r0
 8000868:	2000      	moveq	r0, #0
 800086a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800086e:	bf88      	it	hi
 8000870:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000874:	f63f aeaf 	bhi.w	80005d6 <__aeabi_dmul+0xde>
 8000878:	ebb5 0c03 	subs.w	ip, r5, r3
 800087c:	bf04      	itt	eq
 800087e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000882:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000886:	f150 0000 	adcs.w	r0, r0, #0
 800088a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000894:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000898:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800089c:	bfc2      	ittt	gt
 800089e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008a6:	bd70      	popgt	{r4, r5, r6, pc}
 80008a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ac:	f04f 0e00 	mov.w	lr, #0
 80008b0:	3c01      	subs	r4, #1
 80008b2:	e690      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008b4:	ea45 0e06 	orr.w	lr, r5, r6
 80008b8:	e68d      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	bf08      	it	eq
 80008c4:	ea95 0f0c 	teqeq	r5, ip
 80008c8:	f43f af3b 	beq.w	8000742 <__aeabi_dmul+0x24a>
 80008cc:	ea94 0f0c 	teq	r4, ip
 80008d0:	d10a      	bne.n	80008e8 <__aeabi_ddiv+0x19c>
 80008d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008d6:	f47f af34 	bne.w	8000742 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	f47f af25 	bne.w	800072c <__aeabi_dmul+0x234>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e72c      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008e8:	ea95 0f0c 	teq	r5, ip
 80008ec:	d106      	bne.n	80008fc <__aeabi_ddiv+0x1b0>
 80008ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008f2:	f43f aefd 	beq.w	80006f0 <__aeabi_dmul+0x1f8>
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	e722      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000900:	bf18      	it	ne
 8000902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000906:	f47f aec5 	bne.w	8000694 <__aeabi_dmul+0x19c>
 800090a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800090e:	f47f af0d 	bne.w	800072c <__aeabi_dmul+0x234>
 8000912:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000916:	f47f aeeb 	bne.w	80006f0 <__aeabi_dmul+0x1f8>
 800091a:	e712      	b.n	8000742 <__aeabi_dmul+0x24a>

0800091c <__aeabi_d2uiz>:
 800091c:	004a      	lsls	r2, r1, #1
 800091e:	d211      	bcs.n	8000944 <__aeabi_d2uiz+0x28>
 8000920:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000924:	d211      	bcs.n	800094a <__aeabi_d2uiz+0x2e>
 8000926:	d50d      	bpl.n	8000944 <__aeabi_d2uiz+0x28>
 8000928:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800092c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000930:	d40e      	bmi.n	8000950 <__aeabi_d2uiz+0x34>
 8000932:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000936:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800093a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800093e:	fa23 f002 	lsr.w	r0, r3, r2
 8000942:	4770      	bx	lr
 8000944:	f04f 0000 	mov.w	r0, #0
 8000948:	4770      	bx	lr
 800094a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800094e:	d102      	bne.n	8000956 <__aeabi_d2uiz+0x3a>
 8000950:	f04f 30ff 	mov.w	r0, #4294967295
 8000954:	4770      	bx	lr
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	4770      	bx	lr

0800095c <__aeabi_frsub>:
 800095c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000960:	e002      	b.n	8000968 <__addsf3>
 8000962:	bf00      	nop

08000964 <__aeabi_fsub>:
 8000964:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000968 <__addsf3>:
 8000968:	0042      	lsls	r2, r0, #1
 800096a:	bf1f      	itttt	ne
 800096c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000970:	ea92 0f03 	teqne	r2, r3
 8000974:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000978:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800097c:	d06a      	beq.n	8000a54 <__addsf3+0xec>
 800097e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000982:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000986:	bfc1      	itttt	gt
 8000988:	18d2      	addgt	r2, r2, r3
 800098a:	4041      	eorgt	r1, r0
 800098c:	4048      	eorgt	r0, r1
 800098e:	4041      	eorgt	r1, r0
 8000990:	bfb8      	it	lt
 8000992:	425b      	neglt	r3, r3
 8000994:	2b19      	cmp	r3, #25
 8000996:	bf88      	it	hi
 8000998:	4770      	bxhi	lr
 800099a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800099e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009a6:	bf18      	it	ne
 80009a8:	4240      	negne	r0, r0
 80009aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009b6:	bf18      	it	ne
 80009b8:	4249      	negne	r1, r1
 80009ba:	ea92 0f03 	teq	r2, r3
 80009be:	d03f      	beq.n	8000a40 <__addsf3+0xd8>
 80009c0:	f1a2 0201 	sub.w	r2, r2, #1
 80009c4:	fa41 fc03 	asr.w	ip, r1, r3
 80009c8:	eb10 000c 	adds.w	r0, r0, ip
 80009cc:	f1c3 0320 	rsb	r3, r3, #32
 80009d0:	fa01 f103 	lsl.w	r1, r1, r3
 80009d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80009d8:	d502      	bpl.n	80009e0 <__addsf3+0x78>
 80009da:	4249      	negs	r1, r1
 80009dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80009e4:	d313      	bcc.n	8000a0e <__addsf3+0xa6>
 80009e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80009ea:	d306      	bcc.n	80009fa <__addsf3+0x92>
 80009ec:	0840      	lsrs	r0, r0, #1
 80009ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80009f2:	f102 0201 	add.w	r2, r2, #1
 80009f6:	2afe      	cmp	r2, #254	; 0xfe
 80009f8:	d251      	bcs.n	8000a9e <__addsf3+0x136>
 80009fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80009fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a02:	bf08      	it	eq
 8000a04:	f020 0001 	biceq.w	r0, r0, #1
 8000a08:	ea40 0003 	orr.w	r0, r0, r3
 8000a0c:	4770      	bx	lr
 8000a0e:	0049      	lsls	r1, r1, #1
 8000a10:	eb40 0000 	adc.w	r0, r0, r0
 8000a14:	3a01      	subs	r2, #1
 8000a16:	bf28      	it	cs
 8000a18:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a1c:	d2ed      	bcs.n	80009fa <__addsf3+0x92>
 8000a1e:	fab0 fc80 	clz	ip, r0
 8000a22:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a26:	ebb2 020c 	subs.w	r2, r2, ip
 8000a2a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a2e:	bfaa      	itet	ge
 8000a30:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a34:	4252      	neglt	r2, r2
 8000a36:	4318      	orrge	r0, r3
 8000a38:	bfbc      	itt	lt
 8000a3a:	40d0      	lsrlt	r0, r2
 8000a3c:	4318      	orrlt	r0, r3
 8000a3e:	4770      	bx	lr
 8000a40:	f092 0f00 	teq	r2, #0
 8000a44:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a48:	bf06      	itte	eq
 8000a4a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a4e:	3201      	addeq	r2, #1
 8000a50:	3b01      	subne	r3, #1
 8000a52:	e7b5      	b.n	80009c0 <__addsf3+0x58>
 8000a54:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a5c:	bf18      	it	ne
 8000a5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a62:	d021      	beq.n	8000aa8 <__addsf3+0x140>
 8000a64:	ea92 0f03 	teq	r2, r3
 8000a68:	d004      	beq.n	8000a74 <__addsf3+0x10c>
 8000a6a:	f092 0f00 	teq	r2, #0
 8000a6e:	bf08      	it	eq
 8000a70:	4608      	moveq	r0, r1
 8000a72:	4770      	bx	lr
 8000a74:	ea90 0f01 	teq	r0, r1
 8000a78:	bf1c      	itt	ne
 8000a7a:	2000      	movne	r0, #0
 8000a7c:	4770      	bxne	lr
 8000a7e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000a82:	d104      	bne.n	8000a8e <__addsf3+0x126>
 8000a84:	0040      	lsls	r0, r0, #1
 8000a86:	bf28      	it	cs
 8000a88:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	4770      	bx	lr
 8000a8e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000a92:	bf3c      	itt	cc
 8000a94:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000a98:	4770      	bxcc	lr
 8000a9a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a9e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000aa2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa6:	4770      	bx	lr
 8000aa8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000aac:	bf16      	itet	ne
 8000aae:	4608      	movne	r0, r1
 8000ab0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ab4:	4601      	movne	r1, r0
 8000ab6:	0242      	lsls	r2, r0, #9
 8000ab8:	bf06      	itte	eq
 8000aba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000abe:	ea90 0f01 	teqeq	r0, r1
 8000ac2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_ui2f>:
 8000ac8:	f04f 0300 	mov.w	r3, #0
 8000acc:	e004      	b.n	8000ad8 <__aeabi_i2f+0x8>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_i2f>:
 8000ad0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ad4:	bf48      	it	mi
 8000ad6:	4240      	negmi	r0, r0
 8000ad8:	ea5f 0c00 	movs.w	ip, r0
 8000adc:	bf08      	it	eq
 8000ade:	4770      	bxeq	lr
 8000ae0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ae4:	4601      	mov	r1, r0
 8000ae6:	f04f 0000 	mov.w	r0, #0
 8000aea:	e01c      	b.n	8000b26 <__aeabi_l2f+0x2a>

08000aec <__aeabi_ul2f>:
 8000aec:	ea50 0201 	orrs.w	r2, r0, r1
 8000af0:	bf08      	it	eq
 8000af2:	4770      	bxeq	lr
 8000af4:	f04f 0300 	mov.w	r3, #0
 8000af8:	e00a      	b.n	8000b10 <__aeabi_l2f+0x14>
 8000afa:	bf00      	nop

08000afc <__aeabi_l2f>:
 8000afc:	ea50 0201 	orrs.w	r2, r0, r1
 8000b00:	bf08      	it	eq
 8000b02:	4770      	bxeq	lr
 8000b04:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b08:	d502      	bpl.n	8000b10 <__aeabi_l2f+0x14>
 8000b0a:	4240      	negs	r0, r0
 8000b0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b10:	ea5f 0c01 	movs.w	ip, r1
 8000b14:	bf02      	ittt	eq
 8000b16:	4684      	moveq	ip, r0
 8000b18:	4601      	moveq	r1, r0
 8000b1a:	2000      	moveq	r0, #0
 8000b1c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b20:	bf08      	it	eq
 8000b22:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b26:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b2a:	fabc f28c 	clz	r2, ip
 8000b2e:	3a08      	subs	r2, #8
 8000b30:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b34:	db10      	blt.n	8000b58 <__aeabi_l2f+0x5c>
 8000b36:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b3a:	4463      	add	r3, ip
 8000b3c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b40:	f1c2 0220 	rsb	r2, r2, #32
 8000b44:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b48:	fa20 f202 	lsr.w	r2, r0, r2
 8000b4c:	eb43 0002 	adc.w	r0, r3, r2
 8000b50:	bf08      	it	eq
 8000b52:	f020 0001 	biceq.w	r0, r0, #1
 8000b56:	4770      	bx	lr
 8000b58:	f102 0220 	add.w	r2, r2, #32
 8000b5c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b60:	f1c2 0220 	rsb	r2, r2, #32
 8000b64:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b68:	fa21 f202 	lsr.w	r2, r1, r2
 8000b6c:	eb43 0002 	adc.w	r0, r3, r2
 8000b70:	bf08      	it	eq
 8000b72:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_uldivmod>:
 8000b78:	b953      	cbnz	r3, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7a:	b94a      	cbnz	r2, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	bf08      	it	eq
 8000b80:	2800      	cmpeq	r0, #0
 8000b82:	bf1c      	itt	ne
 8000b84:	f04f 31ff 	movne.w	r1, #4294967295
 8000b88:	f04f 30ff 	movne.w	r0, #4294967295
 8000b8c:	f000 b96e 	b.w	8000e6c <__aeabi_idiv0>
 8000b90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b98:	f000 f806 	bl	8000ba8 <__udivmoddi4>
 8000b9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba4:	b004      	add	sp, #16
 8000ba6:	4770      	bx	lr

08000ba8 <__udivmoddi4>:
 8000ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bac:	9e08      	ldr	r6, [sp, #32]
 8000bae:	460d      	mov	r5, r1
 8000bb0:	4604      	mov	r4, r0
 8000bb2:	468e      	mov	lr, r1
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	f040 8083 	bne.w	8000cc0 <__udivmoddi4+0x118>
 8000bba:	428a      	cmp	r2, r1
 8000bbc:	4617      	mov	r7, r2
 8000bbe:	d947      	bls.n	8000c50 <__udivmoddi4+0xa8>
 8000bc0:	fab2 f382 	clz	r3, r2
 8000bc4:	b14b      	cbz	r3, 8000bda <__udivmoddi4+0x32>
 8000bc6:	f1c3 0120 	rsb	r1, r3, #32
 8000bca:	fa05 fe03 	lsl.w	lr, r5, r3
 8000bce:	fa20 f101 	lsr.w	r1, r0, r1
 8000bd2:	409f      	lsls	r7, r3
 8000bd4:	ea41 0e0e 	orr.w	lr, r1, lr
 8000bd8:	409c      	lsls	r4, r3
 8000bda:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bde:	fbbe fcf8 	udiv	ip, lr, r8
 8000be2:	fa1f f987 	uxth.w	r9, r7
 8000be6:	fb08 e21c 	mls	r2, r8, ip, lr
 8000bea:	fb0c f009 	mul.w	r0, ip, r9
 8000bee:	0c21      	lsrs	r1, r4, #16
 8000bf0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000bf4:	4290      	cmp	r0, r2
 8000bf6:	d90a      	bls.n	8000c0e <__udivmoddi4+0x66>
 8000bf8:	18ba      	adds	r2, r7, r2
 8000bfa:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bfe:	f080 8118 	bcs.w	8000e32 <__udivmoddi4+0x28a>
 8000c02:	4290      	cmp	r0, r2
 8000c04:	f240 8115 	bls.w	8000e32 <__udivmoddi4+0x28a>
 8000c08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c0c:	443a      	add	r2, r7
 8000c0e:	1a12      	subs	r2, r2, r0
 8000c10:	fbb2 f0f8 	udiv	r0, r2, r8
 8000c14:	fb08 2210 	mls	r2, r8, r0, r2
 8000c18:	fb00 f109 	mul.w	r1, r0, r9
 8000c1c:	b2a4      	uxth	r4, r4
 8000c1e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c22:	42a1      	cmp	r1, r4
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x92>
 8000c26:	193c      	adds	r4, r7, r4
 8000c28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c2c:	f080 8103 	bcs.w	8000e36 <__udivmoddi4+0x28e>
 8000c30:	42a1      	cmp	r1, r4
 8000c32:	f240 8100 	bls.w	8000e36 <__udivmoddi4+0x28e>
 8000c36:	3802      	subs	r0, #2
 8000c38:	443c      	add	r4, r7
 8000c3a:	1a64      	subs	r4, r4, r1
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c42:	b11e      	cbz	r6, 8000c4c <__udivmoddi4+0xa4>
 8000c44:	2200      	movs	r2, #0
 8000c46:	40dc      	lsrs	r4, r3
 8000c48:	e9c6 4200 	strd	r4, r2, [r6]
 8000c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c50:	b902      	cbnz	r2, 8000c54 <__udivmoddi4+0xac>
 8000c52:	deff      	udf	#255	; 0xff
 8000c54:	fab2 f382 	clz	r3, r2
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d14f      	bne.n	8000cfc <__udivmoddi4+0x154>
 8000c5c:	1a8d      	subs	r5, r1, r2
 8000c5e:	2101      	movs	r1, #1
 8000c60:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c64:	fa1f f882 	uxth.w	r8, r2
 8000c68:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c6c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c70:	fb08 f00c 	mul.w	r0, r8, ip
 8000c74:	0c22      	lsrs	r2, r4, #16
 8000c76:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c7a:	42a8      	cmp	r0, r5
 8000c7c:	d907      	bls.n	8000c8e <__udivmoddi4+0xe6>
 8000c7e:	197d      	adds	r5, r7, r5
 8000c80:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c84:	d202      	bcs.n	8000c8c <__udivmoddi4+0xe4>
 8000c86:	42a8      	cmp	r0, r5
 8000c88:	f200 80e9 	bhi.w	8000e5e <__udivmoddi4+0x2b6>
 8000c8c:	4694      	mov	ip, r2
 8000c8e:	1a2d      	subs	r5, r5, r0
 8000c90:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c94:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c98:	fb08 f800 	mul.w	r8, r8, r0
 8000c9c:	b2a4      	uxth	r4, r4
 8000c9e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ca2:	45a0      	cmp	r8, r4
 8000ca4:	d907      	bls.n	8000cb6 <__udivmoddi4+0x10e>
 8000ca6:	193c      	adds	r4, r7, r4
 8000ca8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cac:	d202      	bcs.n	8000cb4 <__udivmoddi4+0x10c>
 8000cae:	45a0      	cmp	r8, r4
 8000cb0:	f200 80d9 	bhi.w	8000e66 <__udivmoddi4+0x2be>
 8000cb4:	4610      	mov	r0, r2
 8000cb6:	eba4 0408 	sub.w	r4, r4, r8
 8000cba:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cbe:	e7c0      	b.n	8000c42 <__udivmoddi4+0x9a>
 8000cc0:	428b      	cmp	r3, r1
 8000cc2:	d908      	bls.n	8000cd6 <__udivmoddi4+0x12e>
 8000cc4:	2e00      	cmp	r6, #0
 8000cc6:	f000 80b1 	beq.w	8000e2c <__udivmoddi4+0x284>
 8000cca:	2100      	movs	r1, #0
 8000ccc:	e9c6 0500 	strd	r0, r5, [r6]
 8000cd0:	4608      	mov	r0, r1
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	fab3 f183 	clz	r1, r3
 8000cda:	2900      	cmp	r1, #0
 8000cdc:	d14b      	bne.n	8000d76 <__udivmoddi4+0x1ce>
 8000cde:	42ab      	cmp	r3, r5
 8000ce0:	d302      	bcc.n	8000ce8 <__udivmoddi4+0x140>
 8000ce2:	4282      	cmp	r2, r0
 8000ce4:	f200 80b9 	bhi.w	8000e5a <__udivmoddi4+0x2b2>
 8000ce8:	1a84      	subs	r4, r0, r2
 8000cea:	eb65 0303 	sbc.w	r3, r5, r3
 8000cee:	2001      	movs	r0, #1
 8000cf0:	469e      	mov	lr, r3
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d0aa      	beq.n	8000c4c <__udivmoddi4+0xa4>
 8000cf6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000cfa:	e7a7      	b.n	8000c4c <__udivmoddi4+0xa4>
 8000cfc:	409f      	lsls	r7, r3
 8000cfe:	f1c3 0220 	rsb	r2, r3, #32
 8000d02:	40d1      	lsrs	r1, r2
 8000d04:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d08:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d0c:	fa1f f887 	uxth.w	r8, r7
 8000d10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d14:	fa24 f202 	lsr.w	r2, r4, r2
 8000d18:	409d      	lsls	r5, r3
 8000d1a:	fb00 fc08 	mul.w	ip, r0, r8
 8000d1e:	432a      	orrs	r2, r5
 8000d20:	0c15      	lsrs	r5, r2, #16
 8000d22:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000d26:	45ac      	cmp	ip, r5
 8000d28:	fa04 f403 	lsl.w	r4, r4, r3
 8000d2c:	d909      	bls.n	8000d42 <__udivmoddi4+0x19a>
 8000d2e:	197d      	adds	r5, r7, r5
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	f080 808f 	bcs.w	8000e56 <__udivmoddi4+0x2ae>
 8000d38:	45ac      	cmp	ip, r5
 8000d3a:	f240 808c 	bls.w	8000e56 <__udivmoddi4+0x2ae>
 8000d3e:	3802      	subs	r0, #2
 8000d40:	443d      	add	r5, r7
 8000d42:	eba5 050c 	sub.w	r5, r5, ip
 8000d46:	fbb5 f1fe 	udiv	r1, r5, lr
 8000d4a:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000d4e:	fb01 f908 	mul.w	r9, r1, r8
 8000d52:	b295      	uxth	r5, r2
 8000d54:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d58:	45a9      	cmp	r9, r5
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x1c4>
 8000d5c:	197d      	adds	r5, r7, r5
 8000d5e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d62:	d274      	bcs.n	8000e4e <__udivmoddi4+0x2a6>
 8000d64:	45a9      	cmp	r9, r5
 8000d66:	d972      	bls.n	8000e4e <__udivmoddi4+0x2a6>
 8000d68:	3902      	subs	r1, #2
 8000d6a:	443d      	add	r5, r7
 8000d6c:	eba5 0509 	sub.w	r5, r5, r9
 8000d70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d74:	e778      	b.n	8000c68 <__udivmoddi4+0xc0>
 8000d76:	f1c1 0720 	rsb	r7, r1, #32
 8000d7a:	408b      	lsls	r3, r1
 8000d7c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d80:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d84:	fa25 f407 	lsr.w	r4, r5, r7
 8000d88:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d8c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d90:	fa1f f88c 	uxth.w	r8, ip
 8000d94:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d98:	fa20 f307 	lsr.w	r3, r0, r7
 8000d9c:	fb09 fa08 	mul.w	sl, r9, r8
 8000da0:	408d      	lsls	r5, r1
 8000da2:	431d      	orrs	r5, r3
 8000da4:	0c2b      	lsrs	r3, r5, #16
 8000da6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	fa02 f201 	lsl.w	r2, r2, r1
 8000db0:	fa00 f301 	lsl.w	r3, r0, r1
 8000db4:	d909      	bls.n	8000dca <__udivmoddi4+0x222>
 8000db6:	eb1c 0404 	adds.w	r4, ip, r4
 8000dba:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dbe:	d248      	bcs.n	8000e52 <__udivmoddi4+0x2aa>
 8000dc0:	45a2      	cmp	sl, r4
 8000dc2:	d946      	bls.n	8000e52 <__udivmoddi4+0x2aa>
 8000dc4:	f1a9 0902 	sub.w	r9, r9, #2
 8000dc8:	4464      	add	r4, ip
 8000dca:	eba4 040a 	sub.w	r4, r4, sl
 8000dce:	fbb4 f0fe 	udiv	r0, r4, lr
 8000dd2:	fb0e 4410 	mls	r4, lr, r0, r4
 8000dd6:	fb00 fa08 	mul.w	sl, r0, r8
 8000dda:	b2ad      	uxth	r5, r5
 8000ddc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000de0:	45a2      	cmp	sl, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x24e>
 8000de4:	eb1c 0404 	adds.w	r4, ip, r4
 8000de8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000dec:	d22d      	bcs.n	8000e4a <__udivmoddi4+0x2a2>
 8000dee:	45a2      	cmp	sl, r4
 8000df0:	d92b      	bls.n	8000e4a <__udivmoddi4+0x2a2>
 8000df2:	3802      	subs	r0, #2
 8000df4:	4464      	add	r4, ip
 8000df6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dfa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dfe:	eba4 040a 	sub.w	r4, r4, sl
 8000e02:	454c      	cmp	r4, r9
 8000e04:	46c6      	mov	lr, r8
 8000e06:	464d      	mov	r5, r9
 8000e08:	d319      	bcc.n	8000e3e <__udivmoddi4+0x296>
 8000e0a:	d016      	beq.n	8000e3a <__udivmoddi4+0x292>
 8000e0c:	b15e      	cbz	r6, 8000e26 <__udivmoddi4+0x27e>
 8000e0e:	ebb3 020e 	subs.w	r2, r3, lr
 8000e12:	eb64 0405 	sbc.w	r4, r4, r5
 8000e16:	fa04 f707 	lsl.w	r7, r4, r7
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c6 7400 	strd	r7, r4, [r6]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	4630      	mov	r0, r6
 8000e30:	e70c      	b.n	8000c4c <__udivmoddi4+0xa4>
 8000e32:	468c      	mov	ip, r1
 8000e34:	e6eb      	b.n	8000c0e <__udivmoddi4+0x66>
 8000e36:	4610      	mov	r0, r2
 8000e38:	e6ff      	b.n	8000c3a <__udivmoddi4+0x92>
 8000e3a:	4543      	cmp	r3, r8
 8000e3c:	d2e6      	bcs.n	8000e0c <__udivmoddi4+0x264>
 8000e3e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e42:	eb69 050c 	sbc.w	r5, r9, ip
 8000e46:	3801      	subs	r0, #1
 8000e48:	e7e0      	b.n	8000e0c <__udivmoddi4+0x264>
 8000e4a:	4628      	mov	r0, r5
 8000e4c:	e7d3      	b.n	8000df6 <__udivmoddi4+0x24e>
 8000e4e:	4611      	mov	r1, r2
 8000e50:	e78c      	b.n	8000d6c <__udivmoddi4+0x1c4>
 8000e52:	4681      	mov	r9, r0
 8000e54:	e7b9      	b.n	8000dca <__udivmoddi4+0x222>
 8000e56:	4608      	mov	r0, r1
 8000e58:	e773      	b.n	8000d42 <__udivmoddi4+0x19a>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e749      	b.n	8000cf2 <__udivmoddi4+0x14a>
 8000e5e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e62:	443d      	add	r5, r7
 8000e64:	e713      	b.n	8000c8e <__udivmoddi4+0xe6>
 8000e66:	3802      	subs	r0, #2
 8000e68:	443c      	add	r4, r7
 8000e6a:	e724      	b.n	8000cb6 <__udivmoddi4+0x10e>

08000e6c <__aeabi_idiv0>:
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop

08000e70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e76:	f001 f982 	bl	800217e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e7a:	f000 fa71 	bl	8001360 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e7e:	f000 fb5b 	bl	8001538 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000e82:	f000 fb2f 	bl	80014e4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000e86:	f000 fab3 	bl	80013f0 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000e8a:	f000 fadf 	bl	800144c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 8000e8e:	f000 fde9 	bl	8001a64 <ssd1306_Init>

  //resetting ina237
  TxBuffer[0] = 0x80;
 8000e92:	4b9f      	ldr	r3, [pc, #636]	; (8001110 <main+0x2a0>)
 8000e94:	2280      	movs	r2, #128	; 0x80
 8000e96:	701a      	strb	r2, [r3, #0]
  TxBuffer[1] = 0x00;
 8000e98:	4b9d      	ldr	r3, [pc, #628]	; (8001110 <main+0x2a0>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	705a      	strb	r2, [r3, #1]
  HAL_I2C_Mem_Write(&hi2c1, 0x45<<1, 0x00, 1, TxBuffer, sizeof(TxBuffer), 1000);
 8000e9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ea2:	9302      	str	r3, [sp, #8]
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	9301      	str	r3, [sp, #4]
 8000ea8:	4b99      	ldr	r3, [pc, #612]	; (8001110 <main+0x2a0>)
 8000eaa:	9300      	str	r3, [sp, #0]
 8000eac:	2301      	movs	r3, #1
 8000eae:	2200      	movs	r2, #0
 8000eb0:	218a      	movs	r1, #138	; 0x8a
 8000eb2:	4898      	ldr	r0, [pc, #608]	; (8001114 <main+0x2a4>)
 8000eb4:	f001 fdf6 	bl	8002aa4 <HAL_I2C_Mem_Write>

  //setting adc range
  TxBuffer[0] = 0x00;
 8000eb8:	4b95      	ldr	r3, [pc, #596]	; (8001110 <main+0x2a0>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	701a      	strb	r2, [r3, #0]
  TxBuffer[1] = 0x10;
 8000ebe:	4b94      	ldr	r3, [pc, #592]	; (8001110 <main+0x2a0>)
 8000ec0:	2210      	movs	r2, #16
 8000ec2:	705a      	strb	r2, [r3, #1]
  HAL_I2C_Mem_Write(&hi2c1, 0x45<<1, 0x00, 1, TxBuffer, sizeof(TxBuffer), 1000);
 8000ec4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ec8:	9302      	str	r3, [sp, #8]
 8000eca:	2302      	movs	r3, #2
 8000ecc:	9301      	str	r3, [sp, #4]
 8000ece:	4b90      	ldr	r3, [pc, #576]	; (8001110 <main+0x2a0>)
 8000ed0:	9300      	str	r3, [sp, #0]
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	218a      	movs	r1, #138	; 0x8a
 8000ed8:	488e      	ldr	r0, [pc, #568]	; (8001114 <main+0x2a4>)
 8000eda:	f001 fde3 	bl	8002aa4 <HAL_I2C_Mem_Write>

  //calibrating shunt register
  TxBuffer[0] = 0x07;
 8000ede:	4b8c      	ldr	r3, [pc, #560]	; (8001110 <main+0x2a0>)
 8000ee0:	2207      	movs	r2, #7
 8000ee2:	701a      	strb	r2, [r3, #0]
  TxBuffer[1] = 0xD0;
 8000ee4:	4b8a      	ldr	r3, [pc, #552]	; (8001110 <main+0x2a0>)
 8000ee6:	22d0      	movs	r2, #208	; 0xd0
 8000ee8:	705a      	strb	r2, [r3, #1]
  HAL_I2C_Mem_Write(&hi2c1, 0x45<<1, 0x02, 1, TxBuffer, sizeof(TxBuffer), 1000);
 8000eea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eee:	9302      	str	r3, [sp, #8]
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	9301      	str	r3, [sp, #4]
 8000ef4:	4b86      	ldr	r3, [pc, #536]	; (8001110 <main+0x2a0>)
 8000ef6:	9300      	str	r3, [sp, #0]
 8000ef8:	2301      	movs	r3, #1
 8000efa:	2202      	movs	r2, #2
 8000efc:	218a      	movs	r1, #138	; 0x8a
 8000efe:	4885      	ldr	r0, [pc, #532]	; (8001114 <main+0x2a4>)
 8000f00:	f001 fdd0 	bl	8002aa4 <HAL_I2C_Mem_Write>

  //adc_config
  HAL_I2C_Mem_Read(&hi2c1, 0x45<<1, 0x01, 1, aRxBuffer, sizeof(aRxBuffer), 1000);
 8000f04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f08:	9302      	str	r3, [sp, #8]
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	9301      	str	r3, [sp, #4]
 8000f0e:	4b82      	ldr	r3, [pc, #520]	; (8001118 <main+0x2a8>)
 8000f10:	9300      	str	r3, [sp, #0]
 8000f12:	2301      	movs	r3, #1
 8000f14:	2201      	movs	r2, #1
 8000f16:	218a      	movs	r1, #138	; 0x8a
 8000f18:	487e      	ldr	r0, [pc, #504]	; (8001114 <main+0x2a4>)
 8000f1a:	f001 febd 	bl	8002c98 <HAL_I2C_Mem_Read>
  temp = (aRxBuffer[0]<<8) | aRxBuffer[1];
 8000f1e:	4b7e      	ldr	r3, [pc, #504]	; (8001118 <main+0x2a8>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	021b      	lsls	r3, r3, #8
 8000f24:	b21a      	sxth	r2, r3
 8000f26:	4b7c      	ldr	r3, [pc, #496]	; (8001118 <main+0x2a8>)
 8000f28:	785b      	ldrb	r3, [r3, #1]
 8000f2a:	b21b      	sxth	r3, r3
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	b21b      	sxth	r3, r3
 8000f30:	b29a      	uxth	r2, r3
 8000f32:	4b7a      	ldr	r3, [pc, #488]	; (800111c <main+0x2ac>)
 8000f34:	801a      	strh	r2, [r3, #0]
  TxBuffer[0] = aRxBuffer[0];
 8000f36:	4b78      	ldr	r3, [pc, #480]	; (8001118 <main+0x2a8>)
 8000f38:	781a      	ldrb	r2, [r3, #0]
 8000f3a:	4b75      	ldr	r3, [pc, #468]	; (8001110 <main+0x2a0>)
 8000f3c:	701a      	strb	r2, [r3, #0]
  TxBuffer[1] = aRxBuffer[1] | 0x05;
 8000f3e:	4b76      	ldr	r3, [pc, #472]	; (8001118 <main+0x2a8>)
 8000f40:	785b      	ldrb	r3, [r3, #1]
 8000f42:	f043 0305 	orr.w	r3, r3, #5
 8000f46:	b2da      	uxtb	r2, r3
 8000f48:	4b71      	ldr	r3, [pc, #452]	; (8001110 <main+0x2a0>)
 8000f4a:	705a      	strb	r2, [r3, #1]
  HAL_I2C_Mem_Write(&hi2c1, 0x45<<1, 0x01, 1, TxBuffer, sizeof(TxBuffer), 1000);
 8000f4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f50:	9302      	str	r3, [sp, #8]
 8000f52:	2302      	movs	r3, #2
 8000f54:	9301      	str	r3, [sp, #4]
 8000f56:	4b6e      	ldr	r3, [pc, #440]	; (8001110 <main+0x2a0>)
 8000f58:	9300      	str	r3, [sp, #0]
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	218a      	movs	r1, #138	; 0x8a
 8000f60:	486c      	ldr	r0, [pc, #432]	; (8001114 <main+0x2a4>)
 8000f62:	f001 fd9f 	bl	8002aa4 <HAL_I2C_Mem_Write>

  //charge config default
  HAL_I2C_Mem_Read(&hi2c1, 0x09<<1, 0x01, 1, aRxBuffer, sizeof(aRxBuffer), 1000);
 8000f66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f6a:	9302      	str	r3, [sp, #8]
 8000f6c:	2303      	movs	r3, #3
 8000f6e:	9301      	str	r3, [sp, #4]
 8000f70:	4b69      	ldr	r3, [pc, #420]	; (8001118 <main+0x2a8>)
 8000f72:	9300      	str	r3, [sp, #0]
 8000f74:	2301      	movs	r3, #1
 8000f76:	2201      	movs	r2, #1
 8000f78:	2112      	movs	r1, #18
 8000f7a:	4866      	ldr	r0, [pc, #408]	; (8001114 <main+0x2a4>)
 8000f7c:	f001 fe8c 	bl	8002c98 <HAL_I2C_Mem_Read>
  TxBuffer[0] = 0b00000100; 	//charge enable and UVLO 2.8V
 8000f80:	4b63      	ldr	r3, [pc, #396]	; (8001110 <main+0x2a0>)
 8000f82:	2204      	movs	r2, #4
 8000f84:	701a      	strb	r2, [r3, #0]
  TxBuffer[1] = 0x00;
 8000f86:	4b62      	ldr	r3, [pc, #392]	; (8001110 <main+0x2a0>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	705a      	strb	r2, [r3, #1]
  HAL_I2C_Mem_Write(&hi2c1, 0x09<<1, 0x01, 1, TxBuffer, 1, 1000);
 8000f8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f90:	9302      	str	r3, [sp, #8]
 8000f92:	2301      	movs	r3, #1
 8000f94:	9301      	str	r3, [sp, #4]
 8000f96:	4b5e      	ldr	r3, [pc, #376]	; (8001110 <main+0x2a0>)
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	2112      	movs	r1, #18
 8000fa0:	485c      	ldr	r0, [pc, #368]	; (8001114 <main+0x2a4>)
 8000fa2:	f001 fd7f 	bl	8002aa4 <HAL_I2C_Mem_Write>
  HAL_I2C_Mem_Read(&hi2c1, 0x09<<1, 0x01, 1, aRxBuffer, sizeof(aRxBuffer), 1000);
 8000fa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000faa:	9302      	str	r3, [sp, #8]
 8000fac:	2303      	movs	r3, #3
 8000fae:	9301      	str	r3, [sp, #4]
 8000fb0:	4b59      	ldr	r3, [pc, #356]	; (8001118 <main+0x2a8>)
 8000fb2:	9300      	str	r3, [sp, #0]
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2112      	movs	r1, #18
 8000fba:	4856      	ldr	r0, [pc, #344]	; (8001114 <main+0x2a4>)
 8000fbc:	f001 fe6c 	bl	8002c98 <HAL_I2C_Mem_Read>

  //setting initial charge curretn to usb 2 compliant
  TxBuffer[0] = 0b01001011;
 8000fc0:	4b53      	ldr	r3, [pc, #332]	; (8001110 <main+0x2a0>)
 8000fc2:	224b      	movs	r2, #75	; 0x4b
 8000fc4:	701a      	strb	r2, [r3, #0]
  TxBuffer[1] = 0x00;
 8000fc6:	4b52      	ldr	r3, [pc, #328]	; (8001110 <main+0x2a0>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	705a      	strb	r2, [r3, #1]
  HAL_I2C_Mem_Write(&hi2c1, 0x09<<1, 0x00, 1, TxBuffer, 1, 1000);
 8000fcc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fd0:	9302      	str	r3, [sp, #8]
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	9301      	str	r3, [sp, #4]
 8000fd6:	4b4e      	ldr	r3, [pc, #312]	; (8001110 <main+0x2a0>)
 8000fd8:	9300      	str	r3, [sp, #0]
 8000fda:	2301      	movs	r3, #1
 8000fdc:	2200      	movs	r2, #0
 8000fde:	2112      	movs	r1, #18
 8000fe0:	484c      	ldr	r0, [pc, #304]	; (8001114 <main+0x2a4>)
 8000fe2:	f001 fd5f 	bl	8002aa4 <HAL_I2C_Mem_Write>
  TxBuffer[0] = 0b00001110;
 8000fe6:	4b4a      	ldr	r3, [pc, #296]	; (8001110 <main+0x2a0>)
 8000fe8:	220e      	movs	r2, #14
 8000fea:	701a      	strb	r2, [r3, #0]
  TxBuffer[1] = 0x00;
 8000fec:	4b48      	ldr	r3, [pc, #288]	; (8001110 <main+0x2a0>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	705a      	strb	r2, [r3, #1]
  HAL_I2C_Mem_Write(&hi2c1, 0x09<<1, 0x02, 1, TxBuffer, 1, 1000);
 8000ff2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ff6:	9302      	str	r3, [sp, #8]
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	9301      	str	r3, [sp, #4]
 8000ffc:	4b44      	ldr	r3, [pc, #272]	; (8001110 <main+0x2a0>)
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	2301      	movs	r3, #1
 8001002:	2202      	movs	r2, #2
 8001004:	2112      	movs	r1, #18
 8001006:	4843      	ldr	r0, [pc, #268]	; (8001114 <main+0x2a4>)
 8001008:	f001 fd4c 	bl	8002aa4 <HAL_I2C_Mem_Write>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  switch (read_state) {
 800100c:	4b44      	ldr	r3, [pc, #272]	; (8001120 <main+0x2b0>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	2b07      	cmp	r3, #7
 8001014:	f200 8163 	bhi.w	80012de <main+0x46e>
 8001018:	a201      	add	r2, pc, #4	; (adr r2, 8001020 <main+0x1b0>)
 800101a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800101e:	bf00      	nop
 8001020:	08001041 	.word	0x08001041
 8001024:	080010a3 	.word	0x080010a3
 8001028:	08001135 	.word	0x08001135
 800102c:	080011a5 	.word	0x080011a5
 8001030:	0800120f 	.word	0x0800120f
 8001034:	08001285 	.word	0x08001285
 8001038:	0800128f 	.word	0x0800128f
 800103c:	080012b7 	.word	0x080012b7
	  	  case 0:
			  //current
			  HAL_I2C_Mem_Read(&hi2c1, 0x45<<1, 0x07, 1, aRxBuffer, sizeof(aRxBuffer), 1000);
 8001040:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001044:	9302      	str	r3, [sp, #8]
 8001046:	2303      	movs	r3, #3
 8001048:	9301      	str	r3, [sp, #4]
 800104a:	4b33      	ldr	r3, [pc, #204]	; (8001118 <main+0x2a8>)
 800104c:	9300      	str	r3, [sp, #0]
 800104e:	2301      	movs	r3, #1
 8001050:	2207      	movs	r2, #7
 8001052:	218a      	movs	r1, #138	; 0x8a
 8001054:	482f      	ldr	r0, [pc, #188]	; (8001114 <main+0x2a4>)
 8001056:	f001 fe1f 	bl	8002c98 <HAL_I2C_Mem_Read>
			  temp = 0.0610352*(float)((aRxBuffer[0]<<8) | aRxBuffer[1]);
 800105a:	4b2f      	ldr	r3, [pc, #188]	; (8001118 <main+0x2a8>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	021b      	lsls	r3, r3, #8
 8001060:	4a2d      	ldr	r2, [pc, #180]	; (8001118 <main+0x2a8>)
 8001062:	7852      	ldrb	r2, [r2, #1]
 8001064:	4313      	orrs	r3, r2
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff fd32 	bl	8000ad0 <__aeabi_i2f>
 800106c:	4603      	mov	r3, r0
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff f9ea 	bl	8000448 <__aeabi_f2d>
 8001074:	a324      	add	r3, pc, #144	; (adr r3, 8001108 <main+0x298>)
 8001076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107a:	f7ff fa3d 	bl	80004f8 <__aeabi_dmul>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	4610      	mov	r0, r2
 8001084:	4619      	mov	r1, r3
 8001086:	f7ff fc49 	bl	800091c <__aeabi_d2uiz>
 800108a:	4603      	mov	r3, r0
 800108c:	b29a      	uxth	r2, r3
 800108e:	4b23      	ldr	r3, [pc, #140]	; (800111c <main+0x2ac>)
 8001090:	801a      	strh	r2, [r3, #0]
			  sprintf(charBuffer, "%u mA", temp);
 8001092:	4b22      	ldr	r3, [pc, #136]	; (800111c <main+0x2ac>)
 8001094:	881b      	ldrh	r3, [r3, #0]
 8001096:	461a      	mov	r2, r3
 8001098:	4922      	ldr	r1, [pc, #136]	; (8001124 <main+0x2b4>)
 800109a:	4823      	ldr	r0, [pc, #140]	; (8001128 <main+0x2b8>)
 800109c:	f003 fe84 	bl	8004da8 <siprintf>
	  		  break;
 80010a0:	e122      	b.n	80012e8 <main+0x478>
	  	  case 1:
	  		  //vbus
			  HAL_I2C_Mem_Read(&hi2c1, 0x45<<1, 0x05, 1, aRxBuffer, sizeof(aRxBuffer), 1000);
 80010a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010a6:	9302      	str	r3, [sp, #8]
 80010a8:	2303      	movs	r3, #3
 80010aa:	9301      	str	r3, [sp, #4]
 80010ac:	4b1a      	ldr	r3, [pc, #104]	; (8001118 <main+0x2a8>)
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	2301      	movs	r3, #1
 80010b2:	2205      	movs	r2, #5
 80010b4:	218a      	movs	r1, #138	; 0x8a
 80010b6:	4817      	ldr	r0, [pc, #92]	; (8001114 <main+0x2a4>)
 80010b8:	f001 fdee 	bl	8002c98 <HAL_I2C_Mem_Read>
			  temp = 3.125*(float)((aRxBuffer[0]<<8) | aRxBuffer[1]);
 80010bc:	4b16      	ldr	r3, [pc, #88]	; (8001118 <main+0x2a8>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	4a15      	ldr	r2, [pc, #84]	; (8001118 <main+0x2a8>)
 80010c4:	7852      	ldrb	r2, [r2, #1]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff fd01 	bl	8000ad0 <__aeabi_i2f>
 80010ce:	4603      	mov	r3, r0
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff f9b9 	bl	8000448 <__aeabi_f2d>
 80010d6:	f04f 0200 	mov.w	r2, #0
 80010da:	4b14      	ldr	r3, [pc, #80]	; (800112c <main+0x2bc>)
 80010dc:	f7ff fa0c 	bl	80004f8 <__aeabi_dmul>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	4610      	mov	r0, r2
 80010e6:	4619      	mov	r1, r3
 80010e8:	f7ff fc18 	bl	800091c <__aeabi_d2uiz>
 80010ec:	4603      	mov	r3, r0
 80010ee:	b29a      	uxth	r2, r3
 80010f0:	4b0a      	ldr	r3, [pc, #40]	; (800111c <main+0x2ac>)
 80010f2:	801a      	strh	r2, [r3, #0]
			  sprintf(charBuffer, "%u mV", temp);
 80010f4:	4b09      	ldr	r3, [pc, #36]	; (800111c <main+0x2ac>)
 80010f6:	881b      	ldrh	r3, [r3, #0]
 80010f8:	461a      	mov	r2, r3
 80010fa:	490d      	ldr	r1, [pc, #52]	; (8001130 <main+0x2c0>)
 80010fc:	480a      	ldr	r0, [pc, #40]	; (8001128 <main+0x2b8>)
 80010fe:	f003 fe53 	bl	8004da8 <siprintf>
	  		  break;
 8001102:	e0f1      	b.n	80012e8 <main+0x478>
 8001104:	f3af 8000 	nop.w
 8001108:	77cf4476 	.word	0x77cf4476
 800110c:	3faf4001 	.word	0x3faf4001
 8001110:	2000035c 	.word	0x2000035c
 8001114:	200002b4 	.word	0x200002b4
 8001118:	20000360 	.word	0x20000360
 800111c:	20000308 	.word	0x20000308
 8001120:	20000098 	.word	0x20000098
 8001124:	080055e4 	.word	0x080055e4
 8001128:	20000350 	.word	0x20000350
 800112c:	40090000 	.word	0x40090000
 8001130:	080055ec 	.word	0x080055ec
	  	  case 2:
			  //dietemp
			  HAL_I2C_Mem_Read(&hi2c1, 0x45<<1, 0x06, 1, aRxBuffer, sizeof(aRxBuffer), 1000);
 8001134:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001138:	9302      	str	r3, [sp, #8]
 800113a:	2303      	movs	r3, #3
 800113c:	9301      	str	r3, [sp, #4]
 800113e:	4b76      	ldr	r3, [pc, #472]	; (8001318 <main+0x4a8>)
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	2301      	movs	r3, #1
 8001144:	2206      	movs	r2, #6
 8001146:	218a      	movs	r1, #138	; 0x8a
 8001148:	4874      	ldr	r0, [pc, #464]	; (800131c <main+0x4ac>)
 800114a:	f001 fda5 	bl	8002c98 <HAL_I2C_Mem_Read>
			  temp = 0.125*(float)((aRxBuffer[0]<<8) | aRxBuffer[1]);
 800114e:	4b72      	ldr	r3, [pc, #456]	; (8001318 <main+0x4a8>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	021b      	lsls	r3, r3, #8
 8001154:	4a70      	ldr	r2, [pc, #448]	; (8001318 <main+0x4a8>)
 8001156:	7852      	ldrb	r2, [r2, #1]
 8001158:	4313      	orrs	r3, r2
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff fcb8 	bl	8000ad0 <__aeabi_i2f>
 8001160:	4603      	mov	r3, r0
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff f970 	bl	8000448 <__aeabi_f2d>
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8001170:	f7ff f9c2 	bl	80004f8 <__aeabi_dmul>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	4610      	mov	r0, r2
 800117a:	4619      	mov	r1, r3
 800117c:	f7ff fbce 	bl	800091c <__aeabi_d2uiz>
 8001180:	4603      	mov	r3, r0
 8001182:	b29a      	uxth	r2, r3
 8001184:	4b66      	ldr	r3, [pc, #408]	; (8001320 <main+0x4b0>)
 8001186:	801a      	strh	r2, [r3, #0]
			  temp = temp>>4;
 8001188:	4b65      	ldr	r3, [pc, #404]	; (8001320 <main+0x4b0>)
 800118a:	881b      	ldrh	r3, [r3, #0]
 800118c:	091b      	lsrs	r3, r3, #4
 800118e:	b29a      	uxth	r2, r3
 8001190:	4b63      	ldr	r3, [pc, #396]	; (8001320 <main+0x4b0>)
 8001192:	801a      	strh	r2, [r3, #0]
			  sprintf(charBuffer, "%u C", temp);
 8001194:	4b62      	ldr	r3, [pc, #392]	; (8001320 <main+0x4b0>)
 8001196:	881b      	ldrh	r3, [r3, #0]
 8001198:	461a      	mov	r2, r3
 800119a:	4962      	ldr	r1, [pc, #392]	; (8001324 <main+0x4b4>)
 800119c:	4862      	ldr	r0, [pc, #392]	; (8001328 <main+0x4b8>)
 800119e:	f003 fe03 	bl	8004da8 <siprintf>
			  break;
 80011a2:	e0a1      	b.n	80012e8 <main+0x478>
	  	  case 3:
			  //power
			  HAL_I2C_Mem_Read(&hi2c1, 0x45<<1, 0x08, 1, aRxBuffer, sizeof(aRxBuffer), 1000);
 80011a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a8:	9302      	str	r3, [sp, #8]
 80011aa:	2303      	movs	r3, #3
 80011ac:	9301      	str	r3, [sp, #4]
 80011ae:	4b5a      	ldr	r3, [pc, #360]	; (8001318 <main+0x4a8>)
 80011b0:	9300      	str	r3, [sp, #0]
 80011b2:	2301      	movs	r3, #1
 80011b4:	2208      	movs	r2, #8
 80011b6:	218a      	movs	r1, #138	; 0x8a
 80011b8:	4858      	ldr	r0, [pc, #352]	; (800131c <main+0x4ac>)
 80011ba:	f001 fd6d 	bl	8002c98 <HAL_I2C_Mem_Read>
			  temp = 0.2*0.0610352*(float)((aRxBuffer[0]<<16) | aRxBuffer[1]<<8 | aRxBuffer[0]);
 80011be:	4b56      	ldr	r3, [pc, #344]	; (8001318 <main+0x4a8>)
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	041a      	lsls	r2, r3, #16
 80011c4:	4b54      	ldr	r3, [pc, #336]	; (8001318 <main+0x4a8>)
 80011c6:	785b      	ldrb	r3, [r3, #1]
 80011c8:	021b      	lsls	r3, r3, #8
 80011ca:	4313      	orrs	r3, r2
 80011cc:	4a52      	ldr	r2, [pc, #328]	; (8001318 <main+0x4a8>)
 80011ce:	7812      	ldrb	r2, [r2, #0]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff fc7c 	bl	8000ad0 <__aeabi_i2f>
 80011d8:	4603      	mov	r3, r0
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff f934 	bl	8000448 <__aeabi_f2d>
 80011e0:	a34b      	add	r3, pc, #300	; (adr r3, 8001310 <main+0x4a0>)
 80011e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e6:	f7ff f987 	bl	80004f8 <__aeabi_dmul>
 80011ea:	4602      	mov	r2, r0
 80011ec:	460b      	mov	r3, r1
 80011ee:	4610      	mov	r0, r2
 80011f0:	4619      	mov	r1, r3
 80011f2:	f7ff fb93 	bl	800091c <__aeabi_d2uiz>
 80011f6:	4603      	mov	r3, r0
 80011f8:	b29a      	uxth	r2, r3
 80011fa:	4b49      	ldr	r3, [pc, #292]	; (8001320 <main+0x4b0>)
 80011fc:	801a      	strh	r2, [r3, #0]
			  sprintf(charBuffer, "%u mW", temp);
 80011fe:	4b48      	ldr	r3, [pc, #288]	; (8001320 <main+0x4b0>)
 8001200:	881b      	ldrh	r3, [r3, #0]
 8001202:	461a      	mov	r2, r3
 8001204:	4949      	ldr	r1, [pc, #292]	; (800132c <main+0x4bc>)
 8001206:	4848      	ldr	r0, [pc, #288]	; (8001328 <main+0x4b8>)
 8001208:	f003 fdce 	bl	8004da8 <siprintf>
			  break;
 800120c:	e06c      	b.n	80012e8 <main+0x478>
	  	  case 4:
			  //charge status
			  HAL_I2C_Mem_Read(&hi2c1, 0x09<<1, 0x07, 1, aRxBuffer, sizeof(aRxBuffer), 1000);
 800120e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001212:	9302      	str	r3, [sp, #8]
 8001214:	2303      	movs	r3, #3
 8001216:	9301      	str	r3, [sp, #4]
 8001218:	4b3f      	ldr	r3, [pc, #252]	; (8001318 <main+0x4a8>)
 800121a:	9300      	str	r3, [sp, #0]
 800121c:	2301      	movs	r3, #1
 800121e:	2207      	movs	r2, #7
 8001220:	2112      	movs	r1, #18
 8001222:	483e      	ldr	r0, [pc, #248]	; (800131c <main+0x4ac>)
 8001224:	f001 fd38 	bl	8002c98 <HAL_I2C_Mem_Read>
			  temp = (aRxBuffer[0] & 0b00011000)>>3;
 8001228:	4b3b      	ldr	r3, [pc, #236]	; (8001318 <main+0x4a8>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	10db      	asrs	r3, r3, #3
 800122e:	b29b      	uxth	r3, r3
 8001230:	f003 0303 	and.w	r3, r3, #3
 8001234:	b29a      	uxth	r2, r3
 8001236:	4b3a      	ldr	r3, [pc, #232]	; (8001320 <main+0x4b0>)
 8001238:	801a      	strh	r2, [r3, #0]
			  switch (temp) {
 800123a:	4b39      	ldr	r3, [pc, #228]	; (8001320 <main+0x4b0>)
 800123c:	881b      	ldrh	r3, [r3, #0]
 800123e:	2b03      	cmp	r3, #3
 8001240:	d81e      	bhi.n	8001280 <main+0x410>
 8001242:	a201      	add	r2, pc, #4	; (adr r2, 8001248 <main+0x3d8>)
 8001244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001248:	08001259 	.word	0x08001259
 800124c:	08001263 	.word	0x08001263
 8001250:	0800126d 	.word	0x0800126d
 8001254:	08001277 	.word	0x08001277
				  case 0:
					  sprintf(charBuffer, "No Chrg");
 8001258:	4935      	ldr	r1, [pc, #212]	; (8001330 <main+0x4c0>)
 800125a:	4833      	ldr	r0, [pc, #204]	; (8001328 <main+0x4b8>)
 800125c:	f003 fda4 	bl	8004da8 <siprintf>
					  break;
 8001260:	e00f      	b.n	8001282 <main+0x412>
				  case 1:
					  sprintf(charBuffer, "Pre Chrg");
 8001262:	4934      	ldr	r1, [pc, #208]	; (8001334 <main+0x4c4>)
 8001264:	4830      	ldr	r0, [pc, #192]	; (8001328 <main+0x4b8>)
 8001266:	f003 fd9f 	bl	8004da8 <siprintf>
					  break;
 800126a:	e00a      	b.n	8001282 <main+0x412>
				  case 2:
					  sprintf(charBuffer, "Charging");
 800126c:	4932      	ldr	r1, [pc, #200]	; (8001338 <main+0x4c8>)
 800126e:	482e      	ldr	r0, [pc, #184]	; (8001328 <main+0x4b8>)
 8001270:	f003 fd9a 	bl	8004da8 <siprintf>
					  break;
 8001274:	e005      	b.n	8001282 <main+0x412>
				  case 3:
					  sprintf(charBuffer, "Done!");
 8001276:	4931      	ldr	r1, [pc, #196]	; (800133c <main+0x4cc>)
 8001278:	482b      	ldr	r0, [pc, #172]	; (8001328 <main+0x4b8>)
 800127a:	f003 fd95 	bl	8004da8 <siprintf>
					  break;
 800127e:	e000      	b.n	8001282 <main+0x412>
				  default:
					  break;
 8001280:	bf00      	nop
			  }
			  break;
 8001282:	e031      	b.n	80012e8 <main+0x478>
		  case 5:
			  sprintf(charBuffer, "Contrast");
 8001284:	492e      	ldr	r1, [pc, #184]	; (8001340 <main+0x4d0>)
 8001286:	4828      	ldr	r0, [pc, #160]	; (8001328 <main+0x4b8>)
 8001288:	f003 fd8e 	bl	8004da8 <siprintf>
			  break;
 800128c:	e02c      	b.n	80012e8 <main+0x478>
		  case 6:
			  if (usb_version == 2) {
 800128e:	4b2d      	ldr	r3, [pc, #180]	; (8001344 <main+0x4d4>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	b2db      	uxtb	r3, r3
 8001294:	2b02      	cmp	r3, #2
 8001296:	d104      	bne.n	80012a2 <main+0x432>
				  sprintf(charBuffer, "USB 0.5A");
 8001298:	492b      	ldr	r1, [pc, #172]	; (8001348 <main+0x4d8>)
 800129a:	4823      	ldr	r0, [pc, #140]	; (8001328 <main+0x4b8>)
 800129c:	f003 fd84 	bl	8004da8 <siprintf>
			  } else if (usb_version == 3) {
				  sprintf(charBuffer, "USB 1A");
			  }
			  break;
 80012a0:	e01f      	b.n	80012e2 <main+0x472>
			  } else if (usb_version == 3) {
 80012a2:	4b28      	ldr	r3, [pc, #160]	; (8001344 <main+0x4d4>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	2b03      	cmp	r3, #3
 80012aa:	d11a      	bne.n	80012e2 <main+0x472>
				  sprintf(charBuffer, "USB 1A");
 80012ac:	4927      	ldr	r1, [pc, #156]	; (800134c <main+0x4dc>)
 80012ae:	481e      	ldr	r0, [pc, #120]	; (8001328 <main+0x4b8>)
 80012b0:	f003 fd7a 	bl	8004da8 <siprintf>
			  break;
 80012b4:	e015      	b.n	80012e2 <main+0x472>
		  case 7:
			  if (charge_enable == 0) {
 80012b6:	4b26      	ldr	r3, [pc, #152]	; (8001350 <main+0x4e0>)
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d104      	bne.n	80012ca <main+0x45a>
				  sprintf(charBuffer, "Chrg Dis");
 80012c0:	4924      	ldr	r1, [pc, #144]	; (8001354 <main+0x4e4>)
 80012c2:	4819      	ldr	r0, [pc, #100]	; (8001328 <main+0x4b8>)
 80012c4:	f003 fd70 	bl	8004da8 <siprintf>
			  } else if (charge_enable == 1) {
				  sprintf(charBuffer, "Chrg En");
			  }
		  	  break;
 80012c8:	e00d      	b.n	80012e6 <main+0x476>
			  } else if (charge_enable == 1) {
 80012ca:	4b21      	ldr	r3, [pc, #132]	; (8001350 <main+0x4e0>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d108      	bne.n	80012e6 <main+0x476>
				  sprintf(charBuffer, "Chrg En");
 80012d4:	4920      	ldr	r1, [pc, #128]	; (8001358 <main+0x4e8>)
 80012d6:	4814      	ldr	r0, [pc, #80]	; (8001328 <main+0x4b8>)
 80012d8:	f003 fd66 	bl	8004da8 <siprintf>
		  	  break;
 80012dc:	e003      	b.n	80012e6 <main+0x476>
	  	  default:
		  	  break;
 80012de:	bf00      	nop
 80012e0:	e002      	b.n	80012e8 <main+0x478>
			  break;
 80012e2:	bf00      	nop
 80012e4:	e000      	b.n	80012e8 <main+0x478>
		  	  break;
 80012e6:	bf00      	nop
	  }



	  ssd1306_Fill(Black);
 80012e8:	2000      	movs	r0, #0
 80012ea:	f000 fc25 	bl	8001b38 <ssd1306_Fill>
	  ssd1306_SetCursor(0, 0);
 80012ee:	2100      	movs	r1, #0
 80012f0:	2000      	movs	r0, #0
 80012f2:	f000 fd79 	bl	8001de8 <ssd1306_SetCursor>
	  ssd1306_WriteString(&charBuffer, Font_16x26, White);
 80012f6:	4a19      	ldr	r2, [pc, #100]	; (800135c <main+0x4ec>)
 80012f8:	2301      	movs	r3, #1
 80012fa:	ca06      	ldmia	r2, {r1, r2}
 80012fc:	480a      	ldr	r0, [pc, #40]	; (8001328 <main+0x4b8>)
 80012fe:	f000 fd4d 	bl	8001d9c <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 8001302:	f000 fc3b 	bl	8001b7c <ssd1306_UpdateScreen>

	  HAL_Delay(100);
 8001306:	2064      	movs	r0, #100	; 0x64
 8001308:	f000 ffa8 	bl	800225c <HAL_Delay>
	  switch (read_state) {
 800130c:	e67e      	b.n	800100c <main+0x19c>
 800130e:	bf00      	nop
 8001310:	2ca5d05f 	.word	0x2ca5d05f
 8001314:	3f890001 	.word	0x3f890001
 8001318:	20000360 	.word	0x20000360
 800131c:	200002b4 	.word	0x200002b4
 8001320:	20000308 	.word	0x20000308
 8001324:	080055f4 	.word	0x080055f4
 8001328:	20000350 	.word	0x20000350
 800132c:	080055fc 	.word	0x080055fc
 8001330:	08005604 	.word	0x08005604
 8001334:	0800560c 	.word	0x0800560c
 8001338:	08005618 	.word	0x08005618
 800133c:	08005624 	.word	0x08005624
 8001340:	0800562c 	.word	0x0800562c
 8001344:	20000002 	.word	0x20000002
 8001348:	08005638 	.word	0x08005638
 800134c:	08005644 	.word	0x08005644
 8001350:	20000001 	.word	0x20000001
 8001354:	0800564c 	.word	0x0800564c
 8001358:	08005658 	.word	0x08005658
 800135c:	20000004 	.word	0x20000004

08001360 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b092      	sub	sp, #72	; 0x48
 8001364:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001366:	f107 0314 	add.w	r3, r7, #20
 800136a:	2234      	movs	r2, #52	; 0x34
 800136c:	2100      	movs	r1, #0
 800136e:	4618      	mov	r0, r3
 8001370:	f003 fd12 	bl	8004d98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001374:	463b      	mov	r3, r7
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	609a      	str	r2, [r3, #8]
 800137e:	60da      	str	r2, [r3, #12]
 8001380:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001382:	4b1a      	ldr	r3, [pc, #104]	; (80013ec <SystemClock_Config+0x8c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800138a:	4a18      	ldr	r2, [pc, #96]	; (80013ec <SystemClock_Config+0x8c>)
 800138c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001390:	6013      	str	r3, [r2, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001392:	2310      	movs	r3, #16
 8001394:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001396:	2301      	movs	r3, #1
 8001398:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800139e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80013a2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013a4:	2300      	movs	r3, #0
 80013a6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013a8:	f107 0314 	add.w	r3, r7, #20
 80013ac:	4618      	mov	r0, r3
 80013ae:	f002 f9f3 	bl	8003798 <HAL_RCC_OscConfig>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80013b8:	f000 fb16 	bl	80019e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013bc:	230f      	movs	r3, #15
 80013be:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80013c0:	2300      	movs	r3, #0
 80013c2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013c4:	2300      	movs	r3, #0
 80013c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013c8:	2300      	movs	r3, #0
 80013ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013cc:	2300      	movs	r3, #0
 80013ce:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013d0:	463b      	mov	r3, r7
 80013d2:	2100      	movs	r1, #0
 80013d4:	4618      	mov	r0, r3
 80013d6:	f002 fd0f 	bl	8003df8 <HAL_RCC_ClockConfig>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80013e0:	f000 fb02 	bl	80019e8 <Error_Handler>
  }
}
 80013e4:	bf00      	nop
 80013e6:	3748      	adds	r7, #72	; 0x48
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	40007000 	.word	0x40007000

080013f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013f4:	4b12      	ldr	r3, [pc, #72]	; (8001440 <MX_I2C1_Init+0x50>)
 80013f6:	4a13      	ldr	r2, [pc, #76]	; (8001444 <MX_I2C1_Init+0x54>)
 80013f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013fa:	4b11      	ldr	r3, [pc, #68]	; (8001440 <MX_I2C1_Init+0x50>)
 80013fc:	4a12      	ldr	r2, [pc, #72]	; (8001448 <MX_I2C1_Init+0x58>)
 80013fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001400:	4b0f      	ldr	r3, [pc, #60]	; (8001440 <MX_I2C1_Init+0x50>)
 8001402:	2200      	movs	r2, #0
 8001404:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001406:	4b0e      	ldr	r3, [pc, #56]	; (8001440 <MX_I2C1_Init+0x50>)
 8001408:	2200      	movs	r2, #0
 800140a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800140c:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <MX_I2C1_Init+0x50>)
 800140e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001412:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001414:	4b0a      	ldr	r3, [pc, #40]	; (8001440 <MX_I2C1_Init+0x50>)
 8001416:	2200      	movs	r2, #0
 8001418:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800141a:	4b09      	ldr	r3, [pc, #36]	; (8001440 <MX_I2C1_Init+0x50>)
 800141c:	2200      	movs	r2, #0
 800141e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001420:	4b07      	ldr	r3, [pc, #28]	; (8001440 <MX_I2C1_Init+0x50>)
 8001422:	2200      	movs	r2, #0
 8001424:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001426:	4b06      	ldr	r3, [pc, #24]	; (8001440 <MX_I2C1_Init+0x50>)
 8001428:	2200      	movs	r2, #0
 800142a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800142c:	4804      	ldr	r0, [pc, #16]	; (8001440 <MX_I2C1_Init+0x50>)
 800142e:	f001 f9f5 	bl	800281c <HAL_I2C_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001438:	f000 fad6 	bl	80019e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}
 8001440:	200002b4 	.word	0x200002b4
 8001444:	40005400 	.word	0x40005400
 8001448:	000186a0 	.word	0x000186a0

0800144c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001452:	f107 0308 	add.w	r3, r7, #8
 8001456:	2200      	movs	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
 800145a:	605a      	str	r2, [r3, #4]
 800145c:	609a      	str	r2, [r3, #8]
 800145e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001460:	463b      	mov	r3, r7
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001468:	4b1d      	ldr	r3, [pc, #116]	; (80014e0 <MX_TIM2_Init+0x94>)
 800146a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800146e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2097;
 8001470:	4b1b      	ldr	r3, [pc, #108]	; (80014e0 <MX_TIM2_Init+0x94>)
 8001472:	f640 0231 	movw	r2, #2097	; 0x831
 8001476:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001478:	4b19      	ldr	r3, [pc, #100]	; (80014e0 <MX_TIM2_Init+0x94>)
 800147a:	2200      	movs	r2, #0
 800147c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50;
 800147e:	4b18      	ldr	r3, [pc, #96]	; (80014e0 <MX_TIM2_Init+0x94>)
 8001480:	2232      	movs	r2, #50	; 0x32
 8001482:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001484:	4b16      	ldr	r3, [pc, #88]	; (80014e0 <MX_TIM2_Init+0x94>)
 8001486:	2200      	movs	r2, #0
 8001488:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800148a:	4b15      	ldr	r3, [pc, #84]	; (80014e0 <MX_TIM2_Init+0x94>)
 800148c:	2200      	movs	r2, #0
 800148e:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001490:	4813      	ldr	r0, [pc, #76]	; (80014e0 <MX_TIM2_Init+0x94>)
 8001492:	f002 ff1d 	bl	80042d0 <HAL_TIM_Base_Init>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800149c:	f000 faa4 	bl	80019e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014a6:	f107 0308 	add.w	r3, r7, #8
 80014aa:	4619      	mov	r1, r3
 80014ac:	480c      	ldr	r0, [pc, #48]	; (80014e0 <MX_TIM2_Init+0x94>)
 80014ae:	f003 f8a3 	bl	80045f8 <HAL_TIM_ConfigClockSource>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80014b8:	f000 fa96 	bl	80019e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014bc:	2300      	movs	r3, #0
 80014be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014c4:	463b      	mov	r3, r7
 80014c6:	4619      	mov	r1, r3
 80014c8:	4805      	ldr	r0, [pc, #20]	; (80014e0 <MX_TIM2_Init+0x94>)
 80014ca:	f003 fa83 	bl	80049d4 <HAL_TIMEx_MasterConfigSynchronization>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80014d4:	f000 fa88 	bl	80019e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014d8:	bf00      	nop
 80014da:	3718      	adds	r7, #24
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	20000364 	.word	0x20000364

080014e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014e8:	4b11      	ldr	r3, [pc, #68]	; (8001530 <MX_USART1_UART_Init+0x4c>)
 80014ea:	4a12      	ldr	r2, [pc, #72]	; (8001534 <MX_USART1_UART_Init+0x50>)
 80014ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80014ee:	4b10      	ldr	r3, [pc, #64]	; (8001530 <MX_USART1_UART_Init+0x4c>)
 80014f0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80014f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014f6:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <MX_USART1_UART_Init+0x4c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014fc:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <MX_USART1_UART_Init+0x4c>)
 80014fe:	2200      	movs	r2, #0
 8001500:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001502:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <MX_USART1_UART_Init+0x4c>)
 8001504:	2200      	movs	r2, #0
 8001506:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001508:	4b09      	ldr	r3, [pc, #36]	; (8001530 <MX_USART1_UART_Init+0x4c>)
 800150a:	220c      	movs	r2, #12
 800150c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800150e:	4b08      	ldr	r3, [pc, #32]	; (8001530 <MX_USART1_UART_Init+0x4c>)
 8001510:	2200      	movs	r2, #0
 8001512:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001514:	4b06      	ldr	r3, [pc, #24]	; (8001530 <MX_USART1_UART_Init+0x4c>)
 8001516:	2200      	movs	r2, #0
 8001518:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800151a:	4805      	ldr	r0, [pc, #20]	; (8001530 <MX_USART1_UART_Init+0x4c>)
 800151c:	f003 fab8 	bl	8004a90 <HAL_UART_Init>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001526:	f000 fa5f 	bl	80019e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	2000030c 	.word	0x2000030c
 8001534:	40013800 	.word	0x40013800

08001538 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b088      	sub	sp, #32
 800153c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153e:	f107 030c 	add.w	r3, r7, #12
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]
 8001546:	605a      	str	r2, [r3, #4]
 8001548:	609a      	str	r2, [r3, #8]
 800154a:	60da      	str	r2, [r3, #12]
 800154c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800154e:	4b19      	ldr	r3, [pc, #100]	; (80015b4 <MX_GPIO_Init+0x7c>)
 8001550:	69db      	ldr	r3, [r3, #28]
 8001552:	4a18      	ldr	r2, [pc, #96]	; (80015b4 <MX_GPIO_Init+0x7c>)
 8001554:	f043 0302 	orr.w	r3, r3, #2
 8001558:	61d3      	str	r3, [r2, #28]
 800155a:	4b16      	ldr	r3, [pc, #88]	; (80015b4 <MX_GPIO_Init+0x7c>)
 800155c:	69db      	ldr	r3, [r3, #28]
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	60bb      	str	r3, [r7, #8]
 8001564:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001566:	4b13      	ldr	r3, [pc, #76]	; (80015b4 <MX_GPIO_Init+0x7c>)
 8001568:	69db      	ldr	r3, [r3, #28]
 800156a:	4a12      	ldr	r2, [pc, #72]	; (80015b4 <MX_GPIO_Init+0x7c>)
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	61d3      	str	r3, [r2, #28]
 8001572:	4b10      	ldr	r3, [pc, #64]	; (80015b4 <MX_GPIO_Init+0x7c>)
 8001574:	69db      	ldr	r3, [r3, #28]
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	607b      	str	r3, [r7, #4]
 800157c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : SW_R_Pin SW_D_Pin SW_L_Pin SW_U_Pin */
  GPIO_InitStruct.Pin = SW_R_Pin|SW_D_Pin|SW_L_Pin|SW_U_Pin;
 800157e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001582:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001584:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001588:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800158a:	2301      	movs	r3, #1
 800158c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800158e:	f107 030c 	add.w	r3, r7, #12
 8001592:	4619      	mov	r1, r3
 8001594:	4808      	ldr	r0, [pc, #32]	; (80015b8 <MX_GPIO_Init+0x80>)
 8001596:	f000 ff91 	bl	80024bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800159a:	2200      	movs	r2, #0
 800159c:	2100      	movs	r1, #0
 800159e:	2028      	movs	r0, #40	; 0x28
 80015a0:	f000 ff55 	bl	800244e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015a4:	2028      	movs	r0, #40	; 0x28
 80015a6:	f000 ff6e 	bl	8002486 <HAL_NVIC_EnableIRQ>

}
 80015aa:	bf00      	nop
 80015ac:	3720      	adds	r7, #32
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40020400 	.word	0x40020400

080015bc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 80015c6:	88fb      	ldrh	r3, [r7, #6]
 80015c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80015cc:	d00f      	beq.n	80015ee <HAL_GPIO_EXTI_Callback+0x32>
 80015ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80015d2:	dc28      	bgt.n	8001626 <HAL_GPIO_EXTI_Callback+0x6a>
 80015d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80015d8:	d017      	beq.n	800160a <HAL_GPIO_EXTI_Callback+0x4e>
 80015da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80015de:	dc22      	bgt.n	8001626 <HAL_GPIO_EXTI_Callback+0x6a>
 80015e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80015e4:	d018      	beq.n	8001618 <HAL_GPIO_EXTI_Callback+0x5c>
 80015e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80015ea:	d007      	beq.n	80015fc <HAL_GPIO_EXTI_Callback+0x40>
		case SW_R_Pin:
			state_SW_R = 1;
			HAL_TIM_Base_Start_IT(&htim2);
			break;
		default:
			break;
 80015ec:	e01b      	b.n	8001626 <HAL_GPIO_EXTI_Callback+0x6a>
			state_SW_U = 1;
 80015ee:	4b10      	ldr	r3, [pc, #64]	; (8001630 <HAL_GPIO_EXTI_Callback+0x74>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim2);
 80015f4:	480f      	ldr	r0, [pc, #60]	; (8001634 <HAL_GPIO_EXTI_Callback+0x78>)
 80015f6:	f002 feab 	bl	8004350 <HAL_TIM_Base_Start_IT>
			break;
 80015fa:	e015      	b.n	8001628 <HAL_GPIO_EXTI_Callback+0x6c>
			state_SW_D = 1;
 80015fc:	4b0e      	ldr	r3, [pc, #56]	; (8001638 <HAL_GPIO_EXTI_Callback+0x7c>)
 80015fe:	2201      	movs	r2, #1
 8001600:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim2);
 8001602:	480c      	ldr	r0, [pc, #48]	; (8001634 <HAL_GPIO_EXTI_Callback+0x78>)
 8001604:	f002 fea4 	bl	8004350 <HAL_TIM_Base_Start_IT>
			break;
 8001608:	e00e      	b.n	8001628 <HAL_GPIO_EXTI_Callback+0x6c>
			state_SW_L = 1;
 800160a:	4b0c      	ldr	r3, [pc, #48]	; (800163c <HAL_GPIO_EXTI_Callback+0x80>)
 800160c:	2201      	movs	r2, #1
 800160e:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim2);
 8001610:	4808      	ldr	r0, [pc, #32]	; (8001634 <HAL_GPIO_EXTI_Callback+0x78>)
 8001612:	f002 fe9d 	bl	8004350 <HAL_TIM_Base_Start_IT>
			break;
 8001616:	e007      	b.n	8001628 <HAL_GPIO_EXTI_Callback+0x6c>
			state_SW_R = 1;
 8001618:	4b09      	ldr	r3, [pc, #36]	; (8001640 <HAL_GPIO_EXTI_Callback+0x84>)
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim2);
 800161e:	4805      	ldr	r0, [pc, #20]	; (8001634 <HAL_GPIO_EXTI_Callback+0x78>)
 8001620:	f002 fe96 	bl	8004350 <HAL_TIM_Base_Start_IT>
			break;
 8001624:	e000      	b.n	8001628 <HAL_GPIO_EXTI_Callback+0x6c>
			break;
 8001626:	bf00      	nop
	}
}
 8001628:	bf00      	nop
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20000099 	.word	0x20000099
 8001634:	20000364 	.word	0x20000364
 8001638:	2000009a 	.word	0x2000009a
 800163c:	2000009b 	.word	0x2000009b
 8001640:	2000009c 	.word	0x2000009c

08001644 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af04      	add	r7, sp, #16
 800164a:	6078      	str	r0, [r7, #4]
  if (htim == &htim2) {
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	4aa0      	ldr	r2, [pc, #640]	; (80018d0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001650:	4293      	cmp	r3, r2
 8001652:	f040 81b6 	bne.w	80019c2 <HAL_TIM_PeriodElapsedCallback+0x37e>
	 if (state_SW_U == 1 && HAL_GPIO_ReadPin(SW_U_GPIO_Port, SW_U_Pin) == GPIO_PIN_RESET) {
 8001656:	4b9f      	ldr	r3, [pc, #636]	; (80018d4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d11d      	bne.n	800169a <HAL_TIM_PeriodElapsedCallback+0x56>
 800165e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001662:	489d      	ldr	r0, [pc, #628]	; (80018d8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001664:	f001 f8aa 	bl	80027bc <HAL_GPIO_ReadPin>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d115      	bne.n	800169a <HAL_TIM_PeriodElapsedCallback+0x56>
		 state_SW_U = 0;
 800166e:	4b99      	ldr	r3, [pc, #612]	; (80018d4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001670:	2200      	movs	r2, #0
 8001672:	701a      	strb	r2, [r3, #0]
		 HAL_TIM_Base_Stop_IT(&htim2);
 8001674:	4896      	ldr	r0, [pc, #600]	; (80018d0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001676:	f002 febd 	bl	80043f4 <HAL_TIM_Base_Stop_IT>

		 if (read_state == 7) {
 800167a:	4b98      	ldr	r3, [pc, #608]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x298>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	b2db      	uxtb	r3, r3
 8001680:	2b07      	cmp	r3, #7
 8001682:	d103      	bne.n	800168c <HAL_TIM_PeriodElapsedCallback+0x48>
			 read_state = 0;
 8001684:	4b95      	ldr	r3, [pc, #596]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001686:	2200      	movs	r2, #0
 8001688:	701a      	strb	r2, [r3, #0]
 800168a:	e006      	b.n	800169a <HAL_TIM_PeriodElapsedCallback+0x56>
		 } else {
			 read_state++;
 800168c:	4b93      	ldr	r3, [pc, #588]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x298>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	b2db      	uxtb	r3, r3
 8001692:	3301      	adds	r3, #1
 8001694:	b2da      	uxtb	r2, r3
 8001696:	4b91      	ldr	r3, [pc, #580]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001698:	701a      	strb	r2, [r3, #0]
		 }
	 }
	 if (state_SW_D == 1 && HAL_GPIO_ReadPin(SW_D_GPIO_Port, SW_D_Pin) == GPIO_PIN_RESET) {
 800169a:	4b91      	ldr	r3, [pc, #580]	; (80018e0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d11d      	bne.n	80016de <HAL_TIM_PeriodElapsedCallback+0x9a>
 80016a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016a6:	488c      	ldr	r0, [pc, #560]	; (80018d8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80016a8:	f001 f888 	bl	80027bc <HAL_GPIO_ReadPin>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d115      	bne.n	80016de <HAL_TIM_PeriodElapsedCallback+0x9a>
		 state_SW_D = 0;
 80016b2:	4b8b      	ldr	r3, [pc, #556]	; (80018e0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	701a      	strb	r2, [r3, #0]
		 HAL_TIM_Base_Stop_IT(&htim2);
 80016b8:	4885      	ldr	r0, [pc, #532]	; (80018d0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80016ba:	f002 fe9b 	bl	80043f4 <HAL_TIM_Base_Stop_IT>

		 if (read_state == 0) {
 80016be:	4b87      	ldr	r3, [pc, #540]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x298>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d103      	bne.n	80016d0 <HAL_TIM_PeriodElapsedCallback+0x8c>
			 read_state = 7;
 80016c8:	4b84      	ldr	r3, [pc, #528]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x298>)
 80016ca:	2207      	movs	r2, #7
 80016cc:	701a      	strb	r2, [r3, #0]
 80016ce:	e006      	b.n	80016de <HAL_TIM_PeriodElapsedCallback+0x9a>
		 } else {
			 read_state--;
 80016d0:	4b82      	ldr	r3, [pc, #520]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x298>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	3b01      	subs	r3, #1
 80016d8:	b2da      	uxtb	r2, r3
 80016da:	4b80      	ldr	r3, [pc, #512]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x298>)
 80016dc:	701a      	strb	r2, [r3, #0]
		 }
	 }
	 if (state_SW_L == 1 && HAL_GPIO_ReadPin(SW_L_GPIO_Port, SW_L_Pin) == GPIO_PIN_RESET) {
 80016de:	4b81      	ldr	r3, [pc, #516]	; (80018e4 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	f040 80a1 	bne.w	800182a <HAL_TIM_PeriodElapsedCallback+0x1e6>
 80016e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016ec:	487a      	ldr	r0, [pc, #488]	; (80018d8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80016ee:	f001 f865 	bl	80027bc <HAL_GPIO_ReadPin>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	f040 8098 	bne.w	800182a <HAL_TIM_PeriodElapsedCallback+0x1e6>
		 state_SW_L = 0;
 80016fa:	4b7a      	ldr	r3, [pc, #488]	; (80018e4 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	701a      	strb	r2, [r3, #0]
		 HAL_TIM_Base_Stop_IT(&htim2);
 8001700:	4873      	ldr	r0, [pc, #460]	; (80018d0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001702:	f002 fe77 	bl	80043f4 <HAL_TIM_Base_Stop_IT>

		 switch (read_state) {
 8001706:	4b75      	ldr	r3, [pc, #468]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	b2db      	uxtb	r3, r3
 800170c:	2b07      	cmp	r3, #7
 800170e:	d057      	beq.n	80017c0 <HAL_TIM_PeriodElapsedCallback+0x17c>
 8001710:	2b07      	cmp	r3, #7
 8001712:	f300 808c 	bgt.w	800182e <HAL_TIM_PeriodElapsedCallback+0x1ea>
 8001716:	2b05      	cmp	r3, #5
 8001718:	d002      	beq.n	8001720 <HAL_TIM_PeriodElapsedCallback+0xdc>
 800171a:	2b06      	cmp	r3, #6
 800171c:	d026      	beq.n	800176c <HAL_TIM_PeriodElapsedCallback+0x128>
		 		 TxBuffer[1] = 0x00;
		 		 HAL_I2C_Mem_Write(&hi2c1, 0x09<<1, 0x01, 1, TxBuffer, 1, 1000);
		 		 HAL_I2C_Mem_Read(&hi2c1, 0x09<<1, 0x01, 1, aRxBuffer, sizeof(aRxBuffer), 1000);
		 		 break;
		 	 default:
		 		 break;
 800171e:	e086      	b.n	800182e <HAL_TIM_PeriodElapsedCallback+0x1ea>
		 		 if (contrast > 0x3f) {
 8001720:	4b71      	ldr	r3, [pc, #452]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	b2db      	uxtb	r3, r3
 8001726:	2b3f      	cmp	r3, #63	; 0x3f
 8001728:	d90d      	bls.n	8001746 <HAL_TIM_PeriodElapsedCallback+0x102>
		 			 contrast = contrast-64;
 800172a:	4b6f      	ldr	r3, [pc, #444]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	b2db      	uxtb	r3, r3
 8001730:	3b40      	subs	r3, #64	; 0x40
 8001732:	b2da      	uxtb	r2, r3
 8001734:	4b6c      	ldr	r3, [pc, #432]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001736:	701a      	strb	r2, [r3, #0]
		 		 	 ssd1306_SetContrast(contrast);
 8001738:	4b6b      	ldr	r3, [pc, #428]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	4618      	mov	r0, r3
 8001740:	f000 fb6a 	bl	8001e18 <ssd1306_SetContrast>
		 		 break;
 8001744:	e075      	b.n	8001832 <HAL_TIM_PeriodElapsedCallback+0x1ee>
		 		 } else if (contrast == 0x3f) {
 8001746:	4b68      	ldr	r3, [pc, #416]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	b2db      	uxtb	r3, r3
 800174c:	2b3f      	cmp	r3, #63	; 0x3f
 800174e:	d170      	bne.n	8001832 <HAL_TIM_PeriodElapsedCallback+0x1ee>
		 			 contrast = contrast-63;
 8001750:	4b65      	ldr	r3, [pc, #404]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	b2db      	uxtb	r3, r3
 8001756:	3b3f      	subs	r3, #63	; 0x3f
 8001758:	b2da      	uxtb	r2, r3
 800175a:	4b63      	ldr	r3, [pc, #396]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800175c:	701a      	strb	r2, [r3, #0]
		 			 ssd1306_SetContrast(contrast);
 800175e:	4b62      	ldr	r3, [pc, #392]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	b2db      	uxtb	r3, r3
 8001764:	4618      	mov	r0, r3
 8001766:	f000 fb57 	bl	8001e18 <ssd1306_SetContrast>
		 		 break;
 800176a:	e062      	b.n	8001832 <HAL_TIM_PeriodElapsedCallback+0x1ee>
		 		 usb_version = 2;
 800176c:	4b5f      	ldr	r3, [pc, #380]	; (80018ec <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800176e:	2202      	movs	r2, #2
 8001770:	701a      	strb	r2, [r3, #0]
		 		 TxBuffer[0] = 0b01001011;
 8001772:	4b5f      	ldr	r3, [pc, #380]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001774:	224b      	movs	r2, #75	; 0x4b
 8001776:	701a      	strb	r2, [r3, #0]
				 TxBuffer[1] = 0x00;
 8001778:	4b5d      	ldr	r3, [pc, #372]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800177a:	2200      	movs	r2, #0
 800177c:	705a      	strb	r2, [r3, #1]
				 HAL_I2C_Mem_Write(&hi2c1, 0x09<<1, 0x00, 1, TxBuffer, 1, 1000);
 800177e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001782:	9302      	str	r3, [sp, #8]
 8001784:	2301      	movs	r3, #1
 8001786:	9301      	str	r3, [sp, #4]
 8001788:	4b59      	ldr	r3, [pc, #356]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	2301      	movs	r3, #1
 800178e:	2200      	movs	r2, #0
 8001790:	2112      	movs	r1, #18
 8001792:	4858      	ldr	r0, [pc, #352]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001794:	f001 f986 	bl	8002aa4 <HAL_I2C_Mem_Write>
				 TxBuffer[0] = 0b00001110;
 8001798:	4b55      	ldr	r3, [pc, #340]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800179a:	220e      	movs	r2, #14
 800179c:	701a      	strb	r2, [r3, #0]
				 TxBuffer[1] = 0x00;
 800179e:	4b54      	ldr	r3, [pc, #336]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	705a      	strb	r2, [r3, #1]
				 HAL_I2C_Mem_Write(&hi2c1, 0x09<<1, 0x02, 1, TxBuffer, 1, 1000);
 80017a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017a8:	9302      	str	r3, [sp, #8]
 80017aa:	2301      	movs	r3, #1
 80017ac:	9301      	str	r3, [sp, #4]
 80017ae:	4b50      	ldr	r3, [pc, #320]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80017b0:	9300      	str	r3, [sp, #0]
 80017b2:	2301      	movs	r3, #1
 80017b4:	2202      	movs	r2, #2
 80017b6:	2112      	movs	r1, #18
 80017b8:	484e      	ldr	r0, [pc, #312]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80017ba:	f001 f973 	bl	8002aa4 <HAL_I2C_Mem_Write>
		 		 break;
 80017be:	e039      	b.n	8001834 <HAL_TIM_PeriodElapsedCallback+0x1f0>
		 		 charge_enable = 0;
 80017c0:	4b4d      	ldr	r3, [pc, #308]	; (80018f8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	701a      	strb	r2, [r3, #0]
		 		 HAL_I2C_Mem_Read(&hi2c1, 0x09<<1, 0x01, 1, aRxBuffer, sizeof(aRxBuffer), 1000);
 80017c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017ca:	9302      	str	r3, [sp, #8]
 80017cc:	2303      	movs	r3, #3
 80017ce:	9301      	str	r3, [sp, #4]
 80017d0:	4b4a      	ldr	r3, [pc, #296]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	2301      	movs	r3, #1
 80017d6:	2201      	movs	r2, #1
 80017d8:	2112      	movs	r1, #18
 80017da:	4846      	ldr	r0, [pc, #280]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80017dc:	f001 fa5c 	bl	8002c98 <HAL_I2C_Mem_Read>
		 		 TxBuffer[0] = aRxBuffer[0] | 0b00001000;
 80017e0:	4b46      	ldr	r3, [pc, #280]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	f043 0308 	orr.w	r3, r3, #8
 80017e8:	b2da      	uxtb	r2, r3
 80017ea:	4b41      	ldr	r3, [pc, #260]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80017ec:	701a      	strb	r2, [r3, #0]
		 		 TxBuffer[1] = 0x00;
 80017ee:	4b40      	ldr	r3, [pc, #256]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	705a      	strb	r2, [r3, #1]
		 		 HAL_I2C_Mem_Write(&hi2c1, 0x09<<1, 0x01, 1, TxBuffer, 1, 1000);
 80017f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017f8:	9302      	str	r3, [sp, #8]
 80017fa:	2301      	movs	r3, #1
 80017fc:	9301      	str	r3, [sp, #4]
 80017fe:	4b3c      	ldr	r3, [pc, #240]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001800:	9300      	str	r3, [sp, #0]
 8001802:	2301      	movs	r3, #1
 8001804:	2201      	movs	r2, #1
 8001806:	2112      	movs	r1, #18
 8001808:	483a      	ldr	r0, [pc, #232]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800180a:	f001 f94b 	bl	8002aa4 <HAL_I2C_Mem_Write>
		 		 HAL_I2C_Mem_Read(&hi2c1, 0x09<<1, 0x01, 1, aRxBuffer, sizeof(aRxBuffer), 1000);
 800180e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001812:	9302      	str	r3, [sp, #8]
 8001814:	2303      	movs	r3, #3
 8001816:	9301      	str	r3, [sp, #4]
 8001818:	4b38      	ldr	r3, [pc, #224]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800181a:	9300      	str	r3, [sp, #0]
 800181c:	2301      	movs	r3, #1
 800181e:	2201      	movs	r2, #1
 8001820:	2112      	movs	r1, #18
 8001822:	4834      	ldr	r0, [pc, #208]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001824:	f001 fa38 	bl	8002c98 <HAL_I2C_Mem_Read>
		 		 break;
 8001828:	e004      	b.n	8001834 <HAL_TIM_PeriodElapsedCallback+0x1f0>
		 }


	 }
 800182a:	bf00      	nop
 800182c:	e002      	b.n	8001834 <HAL_TIM_PeriodElapsedCallback+0x1f0>
		 		 break;
 800182e:	bf00      	nop
 8001830:	e000      	b.n	8001834 <HAL_TIM_PeriodElapsedCallback+0x1f0>
		 		 break;
 8001832:	bf00      	nop
	 if (state_SW_R == 1 && HAL_GPIO_ReadPin(SW_R_GPIO_Port, SW_R_Pin) == GPIO_PIN_RESET) {
 8001834:	4b32      	ldr	r3, [pc, #200]	; (8001900 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	2b01      	cmp	r3, #1
 800183a:	f040 80c2 	bne.w	80019c2 <HAL_TIM_PeriodElapsedCallback+0x37e>
 800183e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001842:	4825      	ldr	r0, [pc, #148]	; (80018d8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001844:	f000 ffba 	bl	80027bc <HAL_GPIO_ReadPin>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	f040 80b9 	bne.w	80019c2 <HAL_TIM_PeriodElapsedCallback+0x37e>
		 state_SW_R = 0;
 8001850:	4b2b      	ldr	r3, [pc, #172]	; (8001900 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001852:	2200      	movs	r2, #0
 8001854:	701a      	strb	r2, [r3, #0]
		 HAL_TIM_Base_Stop_IT(&htim2);
 8001856:	481e      	ldr	r0, [pc, #120]	; (80018d0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001858:	f002 fdcc 	bl	80043f4 <HAL_TIM_Base_Stop_IT>

		 switch (read_state) {
 800185c:	4b1f      	ldr	r3, [pc, #124]	; (80018dc <HAL_TIM_PeriodElapsedCallback+0x298>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	b2db      	uxtb	r3, r3
 8001862:	2b07      	cmp	r3, #7
 8001864:	d078      	beq.n	8001958 <HAL_TIM_PeriodElapsedCallback+0x314>
 8001866:	2b07      	cmp	r3, #7
 8001868:	f300 80ad 	bgt.w	80019c6 <HAL_TIM_PeriodElapsedCallback+0x382>
 800186c:	2b05      	cmp	r3, #5
 800186e:	d002      	beq.n	8001876 <HAL_TIM_PeriodElapsedCallback+0x232>
 8001870:	2b06      	cmp	r3, #6
 8001872:	d047      	beq.n	8001904 <HAL_TIM_PeriodElapsedCallback+0x2c0>
				 TxBuffer[1] = 0x00;
				 HAL_I2C_Mem_Write(&hi2c1, 0x09<<1, 0x01, 1, TxBuffer, 1, 1000);
				 HAL_I2C_Mem_Read(&hi2c1, 0x09<<1, 0x01, 1, aRxBuffer, sizeof(aRxBuffer), 1000);
		 		 break;
		 	 default:
		 		 break;
 8001874:	e0a7      	b.n	80019c6 <HAL_TIM_PeriodElapsedCallback+0x382>
		 		 if (contrast == 0x00) {
 8001876:	4b1c      	ldr	r3, [pc, #112]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b00      	cmp	r3, #0
 800187e:	d10d      	bne.n	800189c <HAL_TIM_PeriodElapsedCallback+0x258>
		 			 contrast = contrast+63;
 8001880:	4b19      	ldr	r3, [pc, #100]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	b2db      	uxtb	r3, r3
 8001886:	333f      	adds	r3, #63	; 0x3f
 8001888:	b2da      	uxtb	r2, r3
 800188a:	4b17      	ldr	r3, [pc, #92]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800188c:	701a      	strb	r2, [r3, #0]
		 		 	 ssd1306_SetContrast(contrast);
 800188e:	4b16      	ldr	r3, [pc, #88]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	b2db      	uxtb	r3, r3
 8001894:	4618      	mov	r0, r3
 8001896:	f000 fabf 	bl	8001e18 <ssd1306_SetContrast>
		 		 break;
 800189a:	e096      	b.n	80019ca <HAL_TIM_PeriodElapsedCallback+0x386>
		 		 } else if (contrast > 0 && contrast < 0xFF) {
 800189c:	4b12      	ldr	r3, [pc, #72]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	f000 8091 	beq.w	80019ca <HAL_TIM_PeriodElapsedCallback+0x386>
 80018a8:	4b0f      	ldr	r3, [pc, #60]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	2bff      	cmp	r3, #255	; 0xff
 80018b0:	f000 808b 	beq.w	80019ca <HAL_TIM_PeriodElapsedCallback+0x386>
		 			 contrast = contrast+64;
 80018b4:	4b0c      	ldr	r3, [pc, #48]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	3340      	adds	r3, #64	; 0x40
 80018bc:	b2da      	uxtb	r2, r3
 80018be:	4b0a      	ldr	r3, [pc, #40]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80018c0:	701a      	strb	r2, [r3, #0]
					 ssd1306_SetContrast(contrast);
 80018c2:	4b09      	ldr	r3, [pc, #36]	; (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	4618      	mov	r0, r3
 80018ca:	f000 faa5 	bl	8001e18 <ssd1306_SetContrast>
		 		 break;
 80018ce:	e07c      	b.n	80019ca <HAL_TIM_PeriodElapsedCallback+0x386>
 80018d0:	20000364 	.word	0x20000364
 80018d4:	20000099 	.word	0x20000099
 80018d8:	40020400 	.word	0x40020400
 80018dc:	20000098 	.word	0x20000098
 80018e0:	2000009a 	.word	0x2000009a
 80018e4:	2000009b 	.word	0x2000009b
 80018e8:	20000000 	.word	0x20000000
 80018ec:	20000002 	.word	0x20000002
 80018f0:	2000035c 	.word	0x2000035c
 80018f4:	200002b4 	.word	0x200002b4
 80018f8:	20000001 	.word	0x20000001
 80018fc:	20000360 	.word	0x20000360
 8001900:	2000009c 	.word	0x2000009c
		 		 usb_version = 3;
 8001904:	4b33      	ldr	r3, [pc, #204]	; (80019d4 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8001906:	2203      	movs	r2, #3
 8001908:	701a      	strb	r2, [r3, #0]
		 		 TxBuffer[0] = 0b01001111;
 800190a:	4b33      	ldr	r3, [pc, #204]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x394>)
 800190c:	224f      	movs	r2, #79	; 0x4f
 800190e:	701a      	strb	r2, [r3, #0]
				 TxBuffer[1] = 0x00;
 8001910:	4b31      	ldr	r3, [pc, #196]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001912:	2200      	movs	r2, #0
 8001914:	705a      	strb	r2, [r3, #1]
				 HAL_I2C_Mem_Write(&hi2c1, 0x09<<1, 0x00, 1, TxBuffer, 1, 1000);
 8001916:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800191a:	9302      	str	r3, [sp, #8]
 800191c:	2301      	movs	r3, #1
 800191e:	9301      	str	r3, [sp, #4]
 8001920:	4b2d      	ldr	r3, [pc, #180]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	2301      	movs	r3, #1
 8001926:	2200      	movs	r2, #0
 8001928:	2112      	movs	r1, #18
 800192a:	482c      	ldr	r0, [pc, #176]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x398>)
 800192c:	f001 f8ba 	bl	8002aa4 <HAL_I2C_Mem_Write>
				 TxBuffer[0] = 0b00011100;
 8001930:	4b29      	ldr	r3, [pc, #164]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001932:	221c      	movs	r2, #28
 8001934:	701a      	strb	r2, [r3, #0]
				 TxBuffer[1] = 0x00;
 8001936:	4b28      	ldr	r3, [pc, #160]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001938:	2200      	movs	r2, #0
 800193a:	705a      	strb	r2, [r3, #1]
				 HAL_I2C_Mem_Write(&hi2c1, 0x09<<1, 0x02, 1, TxBuffer, 1, 1000);
 800193c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001940:	9302      	str	r3, [sp, #8]
 8001942:	2301      	movs	r3, #1
 8001944:	9301      	str	r3, [sp, #4]
 8001946:	4b24      	ldr	r3, [pc, #144]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	2301      	movs	r3, #1
 800194c:	2202      	movs	r2, #2
 800194e:	2112      	movs	r1, #18
 8001950:	4822      	ldr	r0, [pc, #136]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x398>)
 8001952:	f001 f8a7 	bl	8002aa4 <HAL_I2C_Mem_Write>
		 		 break;
 8001956:	e039      	b.n	80019cc <HAL_TIM_PeriodElapsedCallback+0x388>
		 		 charge_enable = 1;
 8001958:	4b21      	ldr	r3, [pc, #132]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 800195a:	2201      	movs	r2, #1
 800195c:	701a      	strb	r2, [r3, #0]
		 		 HAL_I2C_Mem_Read(&hi2c1, 0x09<<1, 0x01, 1, aRxBuffer, sizeof(aRxBuffer), 1000);
 800195e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001962:	9302      	str	r3, [sp, #8]
 8001964:	2303      	movs	r3, #3
 8001966:	9301      	str	r3, [sp, #4]
 8001968:	4b1e      	ldr	r3, [pc, #120]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	2301      	movs	r3, #1
 800196e:	2201      	movs	r2, #1
 8001970:	2112      	movs	r1, #18
 8001972:	481a      	ldr	r0, [pc, #104]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x398>)
 8001974:	f001 f990 	bl	8002c98 <HAL_I2C_Mem_Read>
				 TxBuffer[0] = aRxBuffer[0] & 0b11110111;
 8001978:	4b1a      	ldr	r3, [pc, #104]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	f023 0308 	bic.w	r3, r3, #8
 8001980:	b2da      	uxtb	r2, r3
 8001982:	4b15      	ldr	r3, [pc, #84]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001984:	701a      	strb	r2, [r3, #0]
				 TxBuffer[1] = 0x00;
 8001986:	4b14      	ldr	r3, [pc, #80]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001988:	2200      	movs	r2, #0
 800198a:	705a      	strb	r2, [r3, #1]
				 HAL_I2C_Mem_Write(&hi2c1, 0x09<<1, 0x01, 1, TxBuffer, 1, 1000);
 800198c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001990:	9302      	str	r3, [sp, #8]
 8001992:	2301      	movs	r3, #1
 8001994:	9301      	str	r3, [sp, #4]
 8001996:	4b10      	ldr	r3, [pc, #64]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001998:	9300      	str	r3, [sp, #0]
 800199a:	2301      	movs	r3, #1
 800199c:	2201      	movs	r2, #1
 800199e:	2112      	movs	r1, #18
 80019a0:	480e      	ldr	r0, [pc, #56]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x398>)
 80019a2:	f001 f87f 	bl	8002aa4 <HAL_I2C_Mem_Write>
				 HAL_I2C_Mem_Read(&hi2c1, 0x09<<1, 0x01, 1, aRxBuffer, sizeof(aRxBuffer), 1000);
 80019a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019aa:	9302      	str	r3, [sp, #8]
 80019ac:	2303      	movs	r3, #3
 80019ae:	9301      	str	r3, [sp, #4]
 80019b0:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 80019b2:	9300      	str	r3, [sp, #0]
 80019b4:	2301      	movs	r3, #1
 80019b6:	2201      	movs	r2, #1
 80019b8:	2112      	movs	r1, #18
 80019ba:	4808      	ldr	r0, [pc, #32]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x398>)
 80019bc:	f001 f96c 	bl	8002c98 <HAL_I2C_Mem_Read>
		 		 break;
 80019c0:	e004      	b.n	80019cc <HAL_TIM_PeriodElapsedCallback+0x388>
		 }
	 }
 80019c2:	bf00      	nop
 80019c4:	e002      	b.n	80019cc <HAL_TIM_PeriodElapsedCallback+0x388>
		 		 break;
 80019c6:	bf00      	nop
 80019c8:	e000      	b.n	80019cc <HAL_TIM_PeriodElapsedCallback+0x388>
		 		 break;
 80019ca:	bf00      	nop
  }
}
 80019cc:	bf00      	nop
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	20000002 	.word	0x20000002
 80019d8:	2000035c 	.word	0x2000035c
 80019dc:	200002b4 	.word	0x200002b4
 80019e0:	20000001 	.word	0x20000001
 80019e4:	20000360 	.word	0x20000360

080019e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019ec:	b672      	cpsid	i
}
 80019ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019f0:	e7fe      	b.n	80019f0 <Error_Handler+0x8>

080019f2 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80019f2:	b480      	push	{r7}
 80019f4:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80019f6:	bf00      	nop
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bc80      	pop	{r7}
 80019fc:	4770      	bx	lr
	...

08001a00 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af04      	add	r7, sp, #16
 8001a06:	4603      	mov	r3, r0
 8001a08:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0e:	9302      	str	r3, [sp, #8]
 8001a10:	2301      	movs	r3, #1
 8001a12:	9301      	str	r3, [sp, #4]
 8001a14:	1dfb      	adds	r3, r7, #7
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	2301      	movs	r3, #1
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2178      	movs	r1, #120	; 0x78
 8001a1e:	4803      	ldr	r0, [pc, #12]	; (8001a2c <ssd1306_WriteCommand+0x2c>)
 8001a20:	f001 f840 	bl	8002aa4 <HAL_I2C_Mem_Write>
}
 8001a24:	bf00      	nop
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	200002b4 	.word	0x200002b4

08001a30 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af04      	add	r7, sp, #16
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8001a42:	9202      	str	r2, [sp, #8]
 8001a44:	9301      	str	r3, [sp, #4]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	2240      	movs	r2, #64	; 0x40
 8001a4e:	2178      	movs	r1, #120	; 0x78
 8001a50:	4803      	ldr	r0, [pc, #12]	; (8001a60 <ssd1306_WriteData+0x30>)
 8001a52:	f001 f827 	bl	8002aa4 <HAL_I2C_Mem_Write>
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	200002b4 	.word	0x200002b4

08001a64 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001a68:	f7ff ffc3 	bl	80019f2 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001a6c:	2064      	movs	r0, #100	; 0x64
 8001a6e:	f000 fbf5 	bl	800225c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001a72:	2000      	movs	r0, #0
 8001a74:	f000 f9e4 	bl	8001e40 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001a78:	2020      	movs	r0, #32
 8001a7a:	f7ff ffc1 	bl	8001a00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001a7e:	2000      	movs	r0, #0
 8001a80:	f7ff ffbe 	bl	8001a00 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001a84:	20b0      	movs	r0, #176	; 0xb0
 8001a86:	f7ff ffbb 	bl	8001a00 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001a8a:	20c8      	movs	r0, #200	; 0xc8
 8001a8c:	f7ff ffb8 	bl	8001a00 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001a90:	2000      	movs	r0, #0
 8001a92:	f7ff ffb5 	bl	8001a00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001a96:	2010      	movs	r0, #16
 8001a98:	f7ff ffb2 	bl	8001a00 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001a9c:	2040      	movs	r0, #64	; 0x40
 8001a9e:	f7ff ffaf 	bl	8001a00 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001aa2:	20ff      	movs	r0, #255	; 0xff
 8001aa4:	f000 f9b8 	bl	8001e18 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001aa8:	20a1      	movs	r0, #161	; 0xa1
 8001aaa:	f7ff ffa9 	bl	8001a00 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001aae:	20a6      	movs	r0, #166	; 0xa6
 8001ab0:	f7ff ffa6 	bl	8001a00 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001ab4:	20a8      	movs	r0, #168	; 0xa8
 8001ab6:	f7ff ffa3 	bl	8001a00 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 8001aba:	201f      	movs	r0, #31
 8001abc:	f7ff ffa0 	bl	8001a00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001ac0:	20a4      	movs	r0, #164	; 0xa4
 8001ac2:	f7ff ff9d 	bl	8001a00 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001ac6:	20d3      	movs	r0, #211	; 0xd3
 8001ac8:	f7ff ff9a 	bl	8001a00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001acc:	2000      	movs	r0, #0
 8001ace:	f7ff ff97 	bl	8001a00 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001ad2:	20d5      	movs	r0, #213	; 0xd5
 8001ad4:	f7ff ff94 	bl	8001a00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001ad8:	20f0      	movs	r0, #240	; 0xf0
 8001ada:	f7ff ff91 	bl	8001a00 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001ade:	20d9      	movs	r0, #217	; 0xd9
 8001ae0:	f7ff ff8e 	bl	8001a00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001ae4:	2022      	movs	r0, #34	; 0x22
 8001ae6:	f7ff ff8b 	bl	8001a00 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001aea:	20da      	movs	r0, #218	; 0xda
 8001aec:	f7ff ff88 	bl	8001a00 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8001af0:	2002      	movs	r0, #2
 8001af2:	f7ff ff85 	bl	8001a00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001af6:	20db      	movs	r0, #219	; 0xdb
 8001af8:	f7ff ff82 	bl	8001a00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001afc:	2020      	movs	r0, #32
 8001afe:	f7ff ff7f 	bl	8001a00 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001b02:	208d      	movs	r0, #141	; 0x8d
 8001b04:	f7ff ff7c 	bl	8001a00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001b08:	2014      	movs	r0, #20
 8001b0a:	f7ff ff79 	bl	8001a00 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001b0e:	2001      	movs	r0, #1
 8001b10:	f000 f996 	bl	8001e40 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001b14:	2000      	movs	r0, #0
 8001b16:	f000 f80f 	bl	8001b38 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001b1a:	f000 f82f 	bl	8001b7c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001b1e:	4b05      	ldr	r3, [pc, #20]	; (8001b34 <ssd1306_Init+0xd0>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001b24:	4b03      	ldr	r3, [pc, #12]	; (8001b34 <ssd1306_Init+0xd0>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001b2a:	4b02      	ldr	r3, [pc, #8]	; (8001b34 <ssd1306_Init+0xd0>)
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	715a      	strb	r2, [r3, #5]
}
 8001b30:	bf00      	nop
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	200002a0 	.word	0x200002a0

08001b38 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001b42:	2300      	movs	r3, #0
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	e00d      	b.n	8001b64 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001b48:	79fb      	ldrb	r3, [r7, #7]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d101      	bne.n	8001b52 <ssd1306_Fill+0x1a>
 8001b4e:	2100      	movs	r1, #0
 8001b50:	e000      	b.n	8001b54 <ssd1306_Fill+0x1c>
 8001b52:	21ff      	movs	r1, #255	; 0xff
 8001b54:	4a08      	ldr	r2, [pc, #32]	; (8001b78 <ssd1306_Fill+0x40>)
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	4413      	add	r3, r2
 8001b5a:	460a      	mov	r2, r1
 8001b5c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	3301      	adds	r3, #1
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b6a:	d3ed      	bcc.n	8001b48 <ssd1306_Fill+0x10>
    }
}
 8001b6c:	bf00      	nop
 8001b6e:	bf00      	nop
 8001b70:	3714      	adds	r7, #20
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr
 8001b78:	200000a0 	.word	0x200000a0

08001b7c <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001b82:	2300      	movs	r3, #0
 8001b84:	71fb      	strb	r3, [r7, #7]
 8001b86:	e016      	b.n	8001bb6 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	3b50      	subs	r3, #80	; 0x50
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff ff36 	bl	8001a00 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8001b94:	2000      	movs	r0, #0
 8001b96:	f7ff ff33 	bl	8001a00 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8001b9a:	2010      	movs	r0, #16
 8001b9c:	f7ff ff30 	bl	8001a00 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	01db      	lsls	r3, r3, #7
 8001ba4:	4a08      	ldr	r2, [pc, #32]	; (8001bc8 <ssd1306_UpdateScreen+0x4c>)
 8001ba6:	4413      	add	r3, r2
 8001ba8:	2180      	movs	r1, #128	; 0x80
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff ff40 	bl	8001a30 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	71fb      	strb	r3, [r7, #7]
 8001bb6:	79fb      	ldrb	r3, [r7, #7]
 8001bb8:	2b03      	cmp	r3, #3
 8001bba:	d9e5      	bls.n	8001b88 <ssd1306_UpdateScreen+0xc>
    }
}
 8001bbc:	bf00      	nop
 8001bbe:	bf00      	nop
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	200000a0 	.word	0x200000a0

08001bcc <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	71fb      	strb	r3, [r7, #7]
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	71bb      	strb	r3, [r7, #6]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	db48      	blt.n	8001c78 <ssd1306_DrawPixel+0xac>
 8001be6:	79bb      	ldrb	r3, [r7, #6]
 8001be8:	2b1f      	cmp	r3, #31
 8001bea:	d845      	bhi.n	8001c78 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8001bec:	4b25      	ldr	r3, [pc, #148]	; (8001c84 <ssd1306_DrawPixel+0xb8>)
 8001bee:	791b      	ldrb	r3, [r3, #4]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d006      	beq.n	8001c02 <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 8001bf4:	797b      	ldrb	r3, [r7, #5]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	bf0c      	ite	eq
 8001bfa:	2301      	moveq	r3, #1
 8001bfc:	2300      	movne	r3, #0
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 8001c02:	797b      	ldrb	r3, [r7, #5]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d11a      	bne.n	8001c3e <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001c08:	79fa      	ldrb	r2, [r7, #7]
 8001c0a:	79bb      	ldrb	r3, [r7, #6]
 8001c0c:	08db      	lsrs	r3, r3, #3
 8001c0e:	b2d8      	uxtb	r0, r3
 8001c10:	4603      	mov	r3, r0
 8001c12:	01db      	lsls	r3, r3, #7
 8001c14:	4413      	add	r3, r2
 8001c16:	4a1c      	ldr	r2, [pc, #112]	; (8001c88 <ssd1306_DrawPixel+0xbc>)
 8001c18:	5cd3      	ldrb	r3, [r2, r3]
 8001c1a:	b25a      	sxtb	r2, r3
 8001c1c:	79bb      	ldrb	r3, [r7, #6]
 8001c1e:	f003 0307 	and.w	r3, r3, #7
 8001c22:	2101      	movs	r1, #1
 8001c24:	fa01 f303 	lsl.w	r3, r1, r3
 8001c28:	b25b      	sxtb	r3, r3
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	b259      	sxtb	r1, r3
 8001c2e:	79fa      	ldrb	r2, [r7, #7]
 8001c30:	4603      	mov	r3, r0
 8001c32:	01db      	lsls	r3, r3, #7
 8001c34:	4413      	add	r3, r2
 8001c36:	b2c9      	uxtb	r1, r1
 8001c38:	4a13      	ldr	r2, [pc, #76]	; (8001c88 <ssd1306_DrawPixel+0xbc>)
 8001c3a:	54d1      	strb	r1, [r2, r3]
 8001c3c:	e01d      	b.n	8001c7a <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001c3e:	79fa      	ldrb	r2, [r7, #7]
 8001c40:	79bb      	ldrb	r3, [r7, #6]
 8001c42:	08db      	lsrs	r3, r3, #3
 8001c44:	b2d8      	uxtb	r0, r3
 8001c46:	4603      	mov	r3, r0
 8001c48:	01db      	lsls	r3, r3, #7
 8001c4a:	4413      	add	r3, r2
 8001c4c:	4a0e      	ldr	r2, [pc, #56]	; (8001c88 <ssd1306_DrawPixel+0xbc>)
 8001c4e:	5cd3      	ldrb	r3, [r2, r3]
 8001c50:	b25a      	sxtb	r2, r3
 8001c52:	79bb      	ldrb	r3, [r7, #6]
 8001c54:	f003 0307 	and.w	r3, r3, #7
 8001c58:	2101      	movs	r1, #1
 8001c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5e:	b25b      	sxtb	r3, r3
 8001c60:	43db      	mvns	r3, r3
 8001c62:	b25b      	sxtb	r3, r3
 8001c64:	4013      	ands	r3, r2
 8001c66:	b259      	sxtb	r1, r3
 8001c68:	79fa      	ldrb	r2, [r7, #7]
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	01db      	lsls	r3, r3, #7
 8001c6e:	4413      	add	r3, r2
 8001c70:	b2c9      	uxtb	r1, r1
 8001c72:	4a05      	ldr	r2, [pc, #20]	; (8001c88 <ssd1306_DrawPixel+0xbc>)
 8001c74:	54d1      	strb	r1, [r2, r3]
 8001c76:	e000      	b.n	8001c7a <ssd1306_DrawPixel+0xae>
        return;
 8001c78:	bf00      	nop
    }
}
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bc80      	pop	{r7}
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	200002a0 	.word	0x200002a0
 8001c88:	200000a0 	.word	0x200000a0

08001c8c <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001c8c:	b590      	push	{r4, r7, lr}
 8001c8e:	b089      	sub	sp, #36	; 0x24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4604      	mov	r4, r0
 8001c94:	1d38      	adds	r0, r7, #4
 8001c96:	e880 0006 	stmia.w	r0, {r1, r2}
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	4623      	mov	r3, r4
 8001c9e:	73fb      	strb	r3, [r7, #15]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001ca4:	7bfb      	ldrb	r3, [r7, #15]
 8001ca6:	2b1f      	cmp	r3, #31
 8001ca8:	d902      	bls.n	8001cb0 <ssd1306_WriteChar+0x24>
 8001caa:	7bfb      	ldrb	r3, [r7, #15]
 8001cac:	2b7e      	cmp	r3, #126	; 0x7e
 8001cae:	d901      	bls.n	8001cb4 <ssd1306_WriteChar+0x28>
        return 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	e06d      	b.n	8001d90 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001cb4:	4b38      	ldr	r3, [pc, #224]	; (8001d98 <ssd1306_WriteChar+0x10c>)
 8001cb6:	881b      	ldrh	r3, [r3, #0]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	793b      	ldrb	r3, [r7, #4]
 8001cbc:	4413      	add	r3, r2
 8001cbe:	2b80      	cmp	r3, #128	; 0x80
 8001cc0:	dc06      	bgt.n	8001cd0 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8001cc2:	4b35      	ldr	r3, [pc, #212]	; (8001d98 <ssd1306_WriteChar+0x10c>)
 8001cc4:	885b      	ldrh	r3, [r3, #2]
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	797b      	ldrb	r3, [r7, #5]
 8001cca:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001ccc:	2b20      	cmp	r3, #32
 8001cce:	dd01      	ble.n	8001cd4 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	e05d      	b.n	8001d90 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	61fb      	str	r3, [r7, #28]
 8001cd8:	e04c      	b.n	8001d74 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	7bfb      	ldrb	r3, [r7, #15]
 8001cde:	3b20      	subs	r3, #32
 8001ce0:	7979      	ldrb	r1, [r7, #5]
 8001ce2:	fb01 f303 	mul.w	r3, r1, r3
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	440b      	add	r3, r1
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	4413      	add	r3, r2
 8001cf0:	881b      	ldrh	r3, [r3, #0]
 8001cf2:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	61bb      	str	r3, [r7, #24]
 8001cf8:	e034      	b.n	8001d64 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8001cfa:	697a      	ldr	r2, [r7, #20]
 8001cfc:	69bb      	ldr	r3, [r7, #24]
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d012      	beq.n	8001d30 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001d0a:	4b23      	ldr	r3, [pc, #140]	; (8001d98 <ssd1306_WriteChar+0x10c>)
 8001d0c:	881b      	ldrh	r3, [r3, #0]
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	4413      	add	r3, r2
 8001d16:	b2d8      	uxtb	r0, r3
 8001d18:	4b1f      	ldr	r3, [pc, #124]	; (8001d98 <ssd1306_WriteChar+0x10c>)
 8001d1a:	885b      	ldrh	r3, [r3, #2]
 8001d1c:	b2da      	uxtb	r2, r3
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	4413      	add	r3, r2
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	7bba      	ldrb	r2, [r7, #14]
 8001d28:	4619      	mov	r1, r3
 8001d2a:	f7ff ff4f 	bl	8001bcc <ssd1306_DrawPixel>
 8001d2e:	e016      	b.n	8001d5e <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001d30:	4b19      	ldr	r3, [pc, #100]	; (8001d98 <ssd1306_WriteChar+0x10c>)
 8001d32:	881b      	ldrh	r3, [r3, #0]
 8001d34:	b2da      	uxtb	r2, r3
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	4413      	add	r3, r2
 8001d3c:	b2d8      	uxtb	r0, r3
 8001d3e:	4b16      	ldr	r3, [pc, #88]	; (8001d98 <ssd1306_WriteChar+0x10c>)
 8001d40:	885b      	ldrh	r3, [r3, #2]
 8001d42:	b2da      	uxtb	r2, r3
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	4413      	add	r3, r2
 8001d4a:	b2d9      	uxtb	r1, r3
 8001d4c:	7bbb      	ldrb	r3, [r7, #14]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	bf0c      	ite	eq
 8001d52:	2301      	moveq	r3, #1
 8001d54:	2300      	movne	r3, #0
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	461a      	mov	r2, r3
 8001d5a:	f7ff ff37 	bl	8001bcc <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	3301      	adds	r3, #1
 8001d62:	61bb      	str	r3, [r7, #24]
 8001d64:	793b      	ldrb	r3, [r7, #4]
 8001d66:	461a      	mov	r2, r3
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d3c5      	bcc.n	8001cfa <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	3301      	adds	r3, #1
 8001d72:	61fb      	str	r3, [r7, #28]
 8001d74:	797b      	ldrb	r3, [r7, #5]
 8001d76:	461a      	mov	r2, r3
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d3ad      	bcc.n	8001cda <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001d7e:	4b06      	ldr	r3, [pc, #24]	; (8001d98 <ssd1306_WriteChar+0x10c>)
 8001d80:	881a      	ldrh	r2, [r3, #0]
 8001d82:	793b      	ldrb	r3, [r7, #4]
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	4413      	add	r3, r2
 8001d88:	b29a      	uxth	r2, r3
 8001d8a:	4b03      	ldr	r3, [pc, #12]	; (8001d98 <ssd1306_WriteChar+0x10c>)
 8001d8c:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3724      	adds	r7, #36	; 0x24
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd90      	pop	{r4, r7, pc}
 8001d98:	200002a0 	.word	0x200002a0

08001d9c <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	1d38      	adds	r0, r7, #4
 8001da6:	e880 0006 	stmia.w	r0, {r1, r2}
 8001daa:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8001dac:	e012      	b.n	8001dd4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	7818      	ldrb	r0, [r3, #0]
 8001db2:	78fb      	ldrb	r3, [r7, #3]
 8001db4:	1d3a      	adds	r2, r7, #4
 8001db6:	ca06      	ldmia	r2, {r1, r2}
 8001db8:	f7ff ff68 	bl	8001c8c <ssd1306_WriteChar>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d002      	beq.n	8001dce <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	e008      	b.n	8001de0 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d1e8      	bne.n	8001dae <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	781b      	ldrb	r3, [r3, #0]
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3710      	adds	r7, #16
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	460a      	mov	r2, r1
 8001df2:	71fb      	strb	r3, [r7, #7]
 8001df4:	4613      	mov	r3, r2
 8001df6:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	4b05      	ldr	r3, [pc, #20]	; (8001e14 <ssd1306_SetCursor+0x2c>)
 8001dfe:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001e00:	79bb      	ldrb	r3, [r7, #6]
 8001e02:	b29a      	uxth	r2, r3
 8001e04:	4b03      	ldr	r3, [pc, #12]	; (8001e14 <ssd1306_SetCursor+0x2c>)
 8001e06:	805a      	strh	r2, [r3, #2]
}
 8001e08:	bf00      	nop
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bc80      	pop	{r7}
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	200002a0 	.word	0x200002a0

08001e18 <ssd1306_SetContrast>:
  ssd1306_Line(x1,y2,x1,y1,color);

  return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001e22:	2381      	movs	r3, #129	; 0x81
 8001e24:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001e26:	7bfb      	ldrb	r3, [r7, #15]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff fde9 	bl	8001a00 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001e2e:	79fb      	ldrb	r3, [r7, #7]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff fde5 	bl	8001a00 <ssd1306_WriteCommand>
}
 8001e36:	bf00      	nop
 8001e38:	3710      	adds	r7, #16
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
	...

08001e40 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d005      	beq.n	8001e5c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001e50:	23af      	movs	r3, #175	; 0xaf
 8001e52:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001e54:	4b08      	ldr	r3, [pc, #32]	; (8001e78 <ssd1306_SetDisplayOn+0x38>)
 8001e56:	2201      	movs	r2, #1
 8001e58:	719a      	strb	r2, [r3, #6]
 8001e5a:	e004      	b.n	8001e66 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001e5c:	23ae      	movs	r3, #174	; 0xae
 8001e5e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001e60:	4b05      	ldr	r3, [pc, #20]	; (8001e78 <ssd1306_SetDisplayOn+0x38>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 8001e66:	7bfb      	ldrb	r3, [r7, #15]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7ff fdc9 	bl	8001a00 <ssd1306_WriteCommand>
}
 8001e6e:	bf00      	nop
 8001e70:	3710      	adds	r7, #16
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	200002a0 	.word	0x200002a0

08001e7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001e82:	4b14      	ldr	r3, [pc, #80]	; (8001ed4 <HAL_MspInit+0x58>)
 8001e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e86:	4a13      	ldr	r2, [pc, #76]	; (8001ed4 <HAL_MspInit+0x58>)
 8001e88:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001e8c:	6253      	str	r3, [r2, #36]	; 0x24
 8001e8e:	4b11      	ldr	r3, [pc, #68]	; (8001ed4 <HAL_MspInit+0x58>)
 8001e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001e96:	60fb      	str	r3, [r7, #12]
 8001e98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ed4 <HAL_MspInit+0x58>)
 8001e9c:	6a1b      	ldr	r3, [r3, #32]
 8001e9e:	4a0d      	ldr	r2, [pc, #52]	; (8001ed4 <HAL_MspInit+0x58>)
 8001ea0:	f043 0301 	orr.w	r3, r3, #1
 8001ea4:	6213      	str	r3, [r2, #32]
 8001ea6:	4b0b      	ldr	r3, [pc, #44]	; (8001ed4 <HAL_MspInit+0x58>)
 8001ea8:	6a1b      	ldr	r3, [r3, #32]
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	60bb      	str	r3, [r7, #8]
 8001eb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eb2:	4b08      	ldr	r3, [pc, #32]	; (8001ed4 <HAL_MspInit+0x58>)
 8001eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb6:	4a07      	ldr	r2, [pc, #28]	; (8001ed4 <HAL_MspInit+0x58>)
 8001eb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ebc:	6253      	str	r3, [r2, #36]	; 0x24
 8001ebe:	4b05      	ldr	r3, [pc, #20]	; (8001ed4 <HAL_MspInit+0x58>)
 8001ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ec6:	607b      	str	r3, [r7, #4]
 8001ec8:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	3714      	adds	r7, #20
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr
 8001ed4:	40023800 	.word	0x40023800

08001ed8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b08a      	sub	sp, #40	; 0x28
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee0:	f107 0314 	add.w	r3, r7, #20
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	60da      	str	r2, [r3, #12]
 8001eee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a17      	ldr	r2, [pc, #92]	; (8001f54 <HAL_I2C_MspInit+0x7c>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d128      	bne.n	8001f4c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001efa:	4b17      	ldr	r3, [pc, #92]	; (8001f58 <HAL_I2C_MspInit+0x80>)
 8001efc:	69db      	ldr	r3, [r3, #28]
 8001efe:	4a16      	ldr	r2, [pc, #88]	; (8001f58 <HAL_I2C_MspInit+0x80>)
 8001f00:	f043 0302 	orr.w	r3, r3, #2
 8001f04:	61d3      	str	r3, [r2, #28]
 8001f06:	4b14      	ldr	r3, [pc, #80]	; (8001f58 <HAL_I2C_MspInit+0x80>)
 8001f08:	69db      	ldr	r3, [r3, #28]
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	613b      	str	r3, [r7, #16]
 8001f10:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f12:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f18:	2312      	movs	r3, #18
 8001f1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f20:	2303      	movs	r3, #3
 8001f22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f24:	2304      	movs	r3, #4
 8001f26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f28:	f107 0314 	add.w	r3, r7, #20
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	480b      	ldr	r0, [pc, #44]	; (8001f5c <HAL_I2C_MspInit+0x84>)
 8001f30:	f000 fac4 	bl	80024bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f34:	4b08      	ldr	r3, [pc, #32]	; (8001f58 <HAL_I2C_MspInit+0x80>)
 8001f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f38:	4a07      	ldr	r2, [pc, #28]	; (8001f58 <HAL_I2C_MspInit+0x80>)
 8001f3a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f3e:	6253      	str	r3, [r2, #36]	; 0x24
 8001f40:	4b05      	ldr	r3, [pc, #20]	; (8001f58 <HAL_I2C_MspInit+0x80>)
 8001f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f48:	60fb      	str	r3, [r7, #12]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001f4c:	bf00      	nop
 8001f4e:	3728      	adds	r7, #40	; 0x28
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40005400 	.word	0x40005400
 8001f58:	40023800 	.word	0x40023800
 8001f5c:	40020400 	.word	0x40020400

08001f60 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f70:	d113      	bne.n	8001f9a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f72:	4b0c      	ldr	r3, [pc, #48]	; (8001fa4 <HAL_TIM_Base_MspInit+0x44>)
 8001f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f76:	4a0b      	ldr	r2, [pc, #44]	; (8001fa4 <HAL_TIM_Base_MspInit+0x44>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6253      	str	r3, [r2, #36]	; 0x24
 8001f7e:	4b09      	ldr	r3, [pc, #36]	; (8001fa4 <HAL_TIM_Base_MspInit+0x44>)
 8001f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	60fb      	str	r3, [r7, #12]
 8001f88:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2100      	movs	r1, #0
 8001f8e:	201c      	movs	r0, #28
 8001f90:	f000 fa5d 	bl	800244e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f94:	201c      	movs	r0, #28
 8001f96:	f000 fa76 	bl	8002486 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001f9a:	bf00      	nop
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40023800 	.word	0x40023800

08001fa8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b08a      	sub	sp, #40	; 0x28
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb0:	f107 0314 	add.w	r3, r7, #20
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a17      	ldr	r2, [pc, #92]	; (8002024 <HAL_UART_MspInit+0x7c>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d127      	bne.n	800201a <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fca:	4b17      	ldr	r3, [pc, #92]	; (8002028 <HAL_UART_MspInit+0x80>)
 8001fcc:	6a1b      	ldr	r3, [r3, #32]
 8001fce:	4a16      	ldr	r2, [pc, #88]	; (8002028 <HAL_UART_MspInit+0x80>)
 8001fd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fd4:	6213      	str	r3, [r2, #32]
 8001fd6:	4b14      	ldr	r3, [pc, #80]	; (8002028 <HAL_UART_MspInit+0x80>)
 8001fd8:	6a1b      	ldr	r3, [r3, #32]
 8001fda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fde:	613b      	str	r3, [r7, #16]
 8001fe0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe2:	4b11      	ldr	r3, [pc, #68]	; (8002028 <HAL_UART_MspInit+0x80>)
 8001fe4:	69db      	ldr	r3, [r3, #28]
 8001fe6:	4a10      	ldr	r2, [pc, #64]	; (8002028 <HAL_UART_MspInit+0x80>)
 8001fe8:	f043 0302 	orr.w	r3, r3, #2
 8001fec:	61d3      	str	r3, [r2, #28]
 8001fee:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <HAL_UART_MspInit+0x80>)
 8001ff0:	69db      	ldr	r3, [r3, #28]
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ffa:	23c0      	movs	r3, #192	; 0xc0
 8001ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffe:	2302      	movs	r3, #2
 8002000:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002002:	2301      	movs	r3, #1
 8002004:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002006:	2303      	movs	r3, #3
 8002008:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800200a:	2307      	movs	r3, #7
 800200c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800200e:	f107 0314 	add.w	r3, r7, #20
 8002012:	4619      	mov	r1, r3
 8002014:	4805      	ldr	r0, [pc, #20]	; (800202c <HAL_UART_MspInit+0x84>)
 8002016:	f000 fa51 	bl	80024bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800201a:	bf00      	nop
 800201c:	3728      	adds	r7, #40	; 0x28
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40013800 	.word	0x40013800
 8002028:	40023800 	.word	0x40023800
 800202c:	40020400 	.word	0x40020400

08002030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002034:	e7fe      	b.n	8002034 <NMI_Handler+0x4>

08002036 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002036:	b480      	push	{r7}
 8002038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800203a:	e7fe      	b.n	800203a <HardFault_Handler+0x4>

0800203c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002040:	e7fe      	b.n	8002040 <MemManage_Handler+0x4>

08002042 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002042:	b480      	push	{r7}
 8002044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002046:	e7fe      	b.n	8002046 <BusFault_Handler+0x4>

08002048 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800204c:	e7fe      	b.n	800204c <UsageFault_Handler+0x4>

0800204e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800204e:	b480      	push	{r7}
 8002050:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002052:	bf00      	nop
 8002054:	46bd      	mov	sp, r7
 8002056:	bc80      	pop	{r7}
 8002058:	4770      	bx	lr

0800205a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800205a:	b480      	push	{r7}
 800205c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800205e:	bf00      	nop
 8002060:	46bd      	mov	sp, r7
 8002062:	bc80      	pop	{r7}
 8002064:	4770      	bx	lr

08002066 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002066:	b480      	push	{r7}
 8002068:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800206a:	bf00      	nop
 800206c:	46bd      	mov	sp, r7
 800206e:	bc80      	pop	{r7}
 8002070:	4770      	bx	lr

08002072 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002076:	f000 f8d5 	bl	8002224 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
	...

08002080 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002084:	4802      	ldr	r0, [pc, #8]	; (8002090 <TIM2_IRQHandler+0x10>)
 8002086:	f002 f9db 	bl	8004440 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800208a:	bf00      	nop
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20000364 	.word	0x20000364

08002094 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002098:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800209c:	f000 fba6 	bl	80027ec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80020a0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80020a4:	f000 fba2 	bl	80027ec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80020a8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80020ac:	f000 fb9e 	bl	80027ec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80020b0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80020b4:	f000 fb9a 	bl	80027ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020b8:	bf00      	nop
 80020ba:	bd80      	pop	{r7, pc}

080020bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020c4:	4a14      	ldr	r2, [pc, #80]	; (8002118 <_sbrk+0x5c>)
 80020c6:	4b15      	ldr	r3, [pc, #84]	; (800211c <_sbrk+0x60>)
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d0:	4b13      	ldr	r3, [pc, #76]	; (8002120 <_sbrk+0x64>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d102      	bne.n	80020de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020d8:	4b11      	ldr	r3, [pc, #68]	; (8002120 <_sbrk+0x64>)
 80020da:	4a12      	ldr	r2, [pc, #72]	; (8002124 <_sbrk+0x68>)
 80020dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020de:	4b10      	ldr	r3, [pc, #64]	; (8002120 <_sbrk+0x64>)
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4413      	add	r3, r2
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d207      	bcs.n	80020fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020ec:	f002 fe02 	bl	8004cf4 <__errno>
 80020f0:	4603      	mov	r3, r0
 80020f2:	220c      	movs	r2, #12
 80020f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020f6:	f04f 33ff 	mov.w	r3, #4294967295
 80020fa:	e009      	b.n	8002110 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020fc:	4b08      	ldr	r3, [pc, #32]	; (8002120 <_sbrk+0x64>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002102:	4b07      	ldr	r3, [pc, #28]	; (8002120 <_sbrk+0x64>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	4a05      	ldr	r2, [pc, #20]	; (8002120 <_sbrk+0x64>)
 800210c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800210e:	68fb      	ldr	r3, [r7, #12]
}
 8002110:	4618      	mov	r0, r3
 8002112:	3718      	adds	r7, #24
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	20008000 	.word	0x20008000
 800211c:	00000400 	.word	0x00000400
 8002120:	200002a8 	.word	0x200002a8
 8002124:	200003b8 	.word	0x200003b8

08002128 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800212c:	bf00      	nop
 800212e:	46bd      	mov	sp, r7
 8002130:	bc80      	pop	{r7}
 8002132:	4770      	bx	lr

08002134 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002134:	480c      	ldr	r0, [pc, #48]	; (8002168 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002136:	490d      	ldr	r1, [pc, #52]	; (800216c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002138:	4a0d      	ldr	r2, [pc, #52]	; (8002170 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800213a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800213c:	e002      	b.n	8002144 <LoopCopyDataInit>

0800213e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800213e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002140:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002142:	3304      	adds	r3, #4

08002144 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002144:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002146:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002148:	d3f9      	bcc.n	800213e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800214a:	4a0a      	ldr	r2, [pc, #40]	; (8002174 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800214c:	4c0a      	ldr	r4, [pc, #40]	; (8002178 <LoopFillZerobss+0x22>)
  movs r3, #0
 800214e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002150:	e001      	b.n	8002156 <LoopFillZerobss>

08002152 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002152:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002154:	3204      	adds	r2, #4

08002156 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002156:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002158:	d3fb      	bcc.n	8002152 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800215a:	f7ff ffe5 	bl	8002128 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800215e:	f002 fdcf 	bl	8004d00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002162:	f7fe fe85 	bl	8000e70 <main>
  bx lr
 8002166:	4770      	bx	lr
  ldr r0, =_sdata
 8002168:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800216c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002170:	08006a14 	.word	0x08006a14
  ldr r2, =_sbss
 8002174:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002178:	200003b8 	.word	0x200003b8

0800217c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800217c:	e7fe      	b.n	800217c <ADC1_IRQHandler>

0800217e <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b082      	sub	sp, #8
 8002182:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002184:	2300      	movs	r3, #0
 8002186:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002188:	2003      	movs	r0, #3
 800218a:	f000 f955 	bl	8002438 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800218e:	200f      	movs	r0, #15
 8002190:	f000 f80e 	bl	80021b0 <HAL_InitTick>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d002      	beq.n	80021a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	71fb      	strb	r3, [r7, #7]
 800219e:	e001      	b.n	80021a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021a0:	f7ff fe6c 	bl	8001e7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021a4:	79fb      	ldrb	r3, [r7, #7]
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
	...

080021b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021b8:	2300      	movs	r3, #0
 80021ba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80021bc:	4b16      	ldr	r3, [pc, #88]	; (8002218 <HAL_InitTick+0x68>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d022      	beq.n	800220a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80021c4:	4b15      	ldr	r3, [pc, #84]	; (800221c <HAL_InitTick+0x6c>)
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	4b13      	ldr	r3, [pc, #76]	; (8002218 <HAL_InitTick+0x68>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80021d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80021d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80021d8:	4618      	mov	r0, r3
 80021da:	f000 f962 	bl	80024a2 <HAL_SYSTICK_Config>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d10f      	bne.n	8002204 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2b0f      	cmp	r3, #15
 80021e8:	d809      	bhi.n	80021fe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021ea:	2200      	movs	r2, #0
 80021ec:	6879      	ldr	r1, [r7, #4]
 80021ee:	f04f 30ff 	mov.w	r0, #4294967295
 80021f2:	f000 f92c 	bl	800244e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021f6:	4a0a      	ldr	r2, [pc, #40]	; (8002220 <HAL_InitTick+0x70>)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6013      	str	r3, [r2, #0]
 80021fc:	e007      	b.n	800220e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	73fb      	strb	r3, [r7, #15]
 8002202:	e004      	b.n	800220e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	73fb      	strb	r3, [r7, #15]
 8002208:	e001      	b.n	800220e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800220e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002210:	4618      	mov	r0, r3
 8002212:	3710      	adds	r7, #16
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	20000014 	.word	0x20000014
 800221c:	2000000c 	.word	0x2000000c
 8002220:	20000010 	.word	0x20000010

08002224 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002228:	4b05      	ldr	r3, [pc, #20]	; (8002240 <HAL_IncTick+0x1c>)
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	4b05      	ldr	r3, [pc, #20]	; (8002244 <HAL_IncTick+0x20>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4413      	add	r3, r2
 8002232:	4a03      	ldr	r2, [pc, #12]	; (8002240 <HAL_IncTick+0x1c>)
 8002234:	6013      	str	r3, [r2, #0]
}
 8002236:	bf00      	nop
 8002238:	46bd      	mov	sp, r7
 800223a:	bc80      	pop	{r7}
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	200003a4 	.word	0x200003a4
 8002244:	20000014 	.word	0x20000014

08002248 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  return uwTick;
 800224c:	4b02      	ldr	r3, [pc, #8]	; (8002258 <HAL_GetTick+0x10>)
 800224e:	681b      	ldr	r3, [r3, #0]
}
 8002250:	4618      	mov	r0, r3
 8002252:	46bd      	mov	sp, r7
 8002254:	bc80      	pop	{r7}
 8002256:	4770      	bx	lr
 8002258:	200003a4 	.word	0x200003a4

0800225c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002264:	f7ff fff0 	bl	8002248 <HAL_GetTick>
 8002268:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002274:	d004      	beq.n	8002280 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002276:	4b09      	ldr	r3, [pc, #36]	; (800229c <HAL_Delay+0x40>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68fa      	ldr	r2, [r7, #12]
 800227c:	4413      	add	r3, r2
 800227e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002280:	bf00      	nop
 8002282:	f7ff ffe1 	bl	8002248 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	429a      	cmp	r2, r3
 8002290:	d8f7      	bhi.n	8002282 <HAL_Delay+0x26>
  {
  }
}
 8002292:	bf00      	nop
 8002294:	bf00      	nop
 8002296:	3710      	adds	r7, #16
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	20000014 	.word	0x20000014

080022a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022b0:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <__NVIC_SetPriorityGrouping+0x44>)
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022b6:	68ba      	ldr	r2, [r7, #8]
 80022b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022bc:	4013      	ands	r3, r2
 80022be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022d2:	4a04      	ldr	r2, [pc, #16]	; (80022e4 <__NVIC_SetPriorityGrouping+0x44>)
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	60d3      	str	r3, [r2, #12]
}
 80022d8:	bf00      	nop
 80022da:	3714      	adds	r7, #20
 80022dc:	46bd      	mov	sp, r7
 80022de:	bc80      	pop	{r7}
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	e000ed00 	.word	0xe000ed00

080022e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022ec:	4b04      	ldr	r3, [pc, #16]	; (8002300 <__NVIC_GetPriorityGrouping+0x18>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	0a1b      	lsrs	r3, r3, #8
 80022f2:	f003 0307 	and.w	r3, r3, #7
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bc80      	pop	{r7}
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800230e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002312:	2b00      	cmp	r3, #0
 8002314:	db0b      	blt.n	800232e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	f003 021f 	and.w	r2, r3, #31
 800231c:	4906      	ldr	r1, [pc, #24]	; (8002338 <__NVIC_EnableIRQ+0x34>)
 800231e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002322:	095b      	lsrs	r3, r3, #5
 8002324:	2001      	movs	r0, #1
 8002326:	fa00 f202 	lsl.w	r2, r0, r2
 800232a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	bc80      	pop	{r7}
 8002336:	4770      	bx	lr
 8002338:	e000e100 	.word	0xe000e100

0800233c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	6039      	str	r1, [r7, #0]
 8002346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234c:	2b00      	cmp	r3, #0
 800234e:	db0a      	blt.n	8002366 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	b2da      	uxtb	r2, r3
 8002354:	490c      	ldr	r1, [pc, #48]	; (8002388 <__NVIC_SetPriority+0x4c>)
 8002356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235a:	0112      	lsls	r2, r2, #4
 800235c:	b2d2      	uxtb	r2, r2
 800235e:	440b      	add	r3, r1
 8002360:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002364:	e00a      	b.n	800237c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	b2da      	uxtb	r2, r3
 800236a:	4908      	ldr	r1, [pc, #32]	; (800238c <__NVIC_SetPriority+0x50>)
 800236c:	79fb      	ldrb	r3, [r7, #7]
 800236e:	f003 030f 	and.w	r3, r3, #15
 8002372:	3b04      	subs	r3, #4
 8002374:	0112      	lsls	r2, r2, #4
 8002376:	b2d2      	uxtb	r2, r2
 8002378:	440b      	add	r3, r1
 800237a:	761a      	strb	r2, [r3, #24]
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	bc80      	pop	{r7}
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	e000e100 	.word	0xe000e100
 800238c:	e000ed00 	.word	0xe000ed00

08002390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002390:	b480      	push	{r7}
 8002392:	b089      	sub	sp, #36	; 0x24
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	f1c3 0307 	rsb	r3, r3, #7
 80023aa:	2b04      	cmp	r3, #4
 80023ac:	bf28      	it	cs
 80023ae:	2304      	movcs	r3, #4
 80023b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	3304      	adds	r3, #4
 80023b6:	2b06      	cmp	r3, #6
 80023b8:	d902      	bls.n	80023c0 <NVIC_EncodePriority+0x30>
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	3b03      	subs	r3, #3
 80023be:	e000      	b.n	80023c2 <NVIC_EncodePriority+0x32>
 80023c0:	2300      	movs	r3, #0
 80023c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c4:	f04f 32ff 	mov.w	r2, #4294967295
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	43da      	mvns	r2, r3
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	401a      	ands	r2, r3
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023d8:	f04f 31ff 	mov.w	r1, #4294967295
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	fa01 f303 	lsl.w	r3, r1, r3
 80023e2:	43d9      	mvns	r1, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023e8:	4313      	orrs	r3, r2
         );
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3724      	adds	r7, #36	; 0x24
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr

080023f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3b01      	subs	r3, #1
 8002400:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002404:	d301      	bcc.n	800240a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002406:	2301      	movs	r3, #1
 8002408:	e00f      	b.n	800242a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800240a:	4a0a      	ldr	r2, [pc, #40]	; (8002434 <SysTick_Config+0x40>)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	3b01      	subs	r3, #1
 8002410:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002412:	210f      	movs	r1, #15
 8002414:	f04f 30ff 	mov.w	r0, #4294967295
 8002418:	f7ff ff90 	bl	800233c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800241c:	4b05      	ldr	r3, [pc, #20]	; (8002434 <SysTick_Config+0x40>)
 800241e:	2200      	movs	r2, #0
 8002420:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002422:	4b04      	ldr	r3, [pc, #16]	; (8002434 <SysTick_Config+0x40>)
 8002424:	2207      	movs	r2, #7
 8002426:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	e000e010 	.word	0xe000e010

08002438 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f7ff ff2d 	bl	80022a0 <__NVIC_SetPriorityGrouping>
}
 8002446:	bf00      	nop
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b086      	sub	sp, #24
 8002452:	af00      	add	r7, sp, #0
 8002454:	4603      	mov	r3, r0
 8002456:	60b9      	str	r1, [r7, #8]
 8002458:	607a      	str	r2, [r7, #4]
 800245a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800245c:	2300      	movs	r3, #0
 800245e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002460:	f7ff ff42 	bl	80022e8 <__NVIC_GetPriorityGrouping>
 8002464:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	68b9      	ldr	r1, [r7, #8]
 800246a:	6978      	ldr	r0, [r7, #20]
 800246c:	f7ff ff90 	bl	8002390 <NVIC_EncodePriority>
 8002470:	4602      	mov	r2, r0
 8002472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002476:	4611      	mov	r1, r2
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff ff5f 	bl	800233c <__NVIC_SetPriority>
}
 800247e:	bf00      	nop
 8002480:	3718      	adds	r7, #24
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	b082      	sub	sp, #8
 800248a:	af00      	add	r7, sp, #0
 800248c:	4603      	mov	r3, r0
 800248e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff ff35 	bl	8002304 <__NVIC_EnableIRQ>
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b082      	sub	sp, #8
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7ff ffa2 	bl	80023f4 <SysTick_Config>
 80024b0:	4603      	mov	r3, r0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
	...

080024bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024bc:	b480      	push	{r7}
 80024be:	b087      	sub	sp, #28
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80024c6:	2300      	movs	r3, #0
 80024c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80024ca:	2300      	movs	r3, #0
 80024cc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80024ce:	2300      	movs	r3, #0
 80024d0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80024d2:	e154      	b.n	800277e <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	2101      	movs	r1, #1
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	fa01 f303 	lsl.w	r3, r1, r3
 80024e0:	4013      	ands	r3, r2
 80024e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	f000 8146 	beq.w	8002778 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f003 0303 	and.w	r3, r3, #3
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d005      	beq.n	8002504 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002500:	2b02      	cmp	r3, #2
 8002502:	d130      	bne.n	8002566 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	2203      	movs	r2, #3
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	43db      	mvns	r3, r3
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	4013      	ands	r3, r2
 800251a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	68da      	ldr	r2, [r3, #12]
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	693a      	ldr	r2, [r7, #16]
 800252a:	4313      	orrs	r3, r2
 800252c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800253a:	2201      	movs	r2, #1
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43db      	mvns	r3, r3
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	4013      	ands	r3, r2
 8002548:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	091b      	lsrs	r3, r3, #4
 8002550:	f003 0201 	and.w	r2, r3, #1
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4313      	orrs	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f003 0303 	and.w	r3, r3, #3
 800256e:	2b03      	cmp	r3, #3
 8002570:	d017      	beq.n	80025a2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	005b      	lsls	r3, r3, #1
 800257c:	2203      	movs	r2, #3
 800257e:	fa02 f303 	lsl.w	r3, r2, r3
 8002582:	43db      	mvns	r3, r3
 8002584:	693a      	ldr	r2, [r7, #16]
 8002586:	4013      	ands	r3, r2
 8002588:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	689a      	ldr	r2, [r3, #8]
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	fa02 f303 	lsl.w	r3, r2, r3
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	4313      	orrs	r3, r2
 800259a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f003 0303 	and.w	r3, r3, #3
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d123      	bne.n	80025f6 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	08da      	lsrs	r2, r3, #3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	3208      	adds	r2, #8
 80025b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025ba:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	f003 0307 	and.w	r3, r3, #7
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	220f      	movs	r2, #15
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	43db      	mvns	r3, r3
 80025cc:	693a      	ldr	r2, [r7, #16]
 80025ce:	4013      	ands	r3, r2
 80025d0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	691a      	ldr	r2, [r3, #16]
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	f003 0307 	and.w	r3, r3, #7
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	fa02 f303 	lsl.w	r3, r2, r3
 80025e2:	693a      	ldr	r2, [r7, #16]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	08da      	lsrs	r2, r3, #3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	3208      	adds	r2, #8
 80025f0:	6939      	ldr	r1, [r7, #16]
 80025f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	2203      	movs	r2, #3
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	43db      	mvns	r3, r3
 8002608:	693a      	ldr	r2, [r7, #16]
 800260a:	4013      	ands	r3, r2
 800260c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f003 0203 	and.w	r2, r3, #3
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	fa02 f303 	lsl.w	r3, r2, r3
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	4313      	orrs	r3, r2
 8002622:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	693a      	ldr	r2, [r7, #16]
 8002628:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002632:	2b00      	cmp	r3, #0
 8002634:	f000 80a0 	beq.w	8002778 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002638:	4b58      	ldr	r3, [pc, #352]	; (800279c <HAL_GPIO_Init+0x2e0>)
 800263a:	6a1b      	ldr	r3, [r3, #32]
 800263c:	4a57      	ldr	r2, [pc, #348]	; (800279c <HAL_GPIO_Init+0x2e0>)
 800263e:	f043 0301 	orr.w	r3, r3, #1
 8002642:	6213      	str	r3, [r2, #32]
 8002644:	4b55      	ldr	r3, [pc, #340]	; (800279c <HAL_GPIO_Init+0x2e0>)
 8002646:	6a1b      	ldr	r3, [r3, #32]
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	60bb      	str	r3, [r7, #8]
 800264e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002650:	4a53      	ldr	r2, [pc, #332]	; (80027a0 <HAL_GPIO_Init+0x2e4>)
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	089b      	lsrs	r3, r3, #2
 8002656:	3302      	adds	r3, #2
 8002658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800265c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	f003 0303 	and.w	r3, r3, #3
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	220f      	movs	r2, #15
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	43db      	mvns	r3, r3
 800266e:	693a      	ldr	r2, [r7, #16]
 8002670:	4013      	ands	r3, r2
 8002672:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	4a4b      	ldr	r2, [pc, #300]	; (80027a4 <HAL_GPIO_Init+0x2e8>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d019      	beq.n	80026b0 <HAL_GPIO_Init+0x1f4>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	4a4a      	ldr	r2, [pc, #296]	; (80027a8 <HAL_GPIO_Init+0x2ec>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d013      	beq.n	80026ac <HAL_GPIO_Init+0x1f0>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4a49      	ldr	r2, [pc, #292]	; (80027ac <HAL_GPIO_Init+0x2f0>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d00d      	beq.n	80026a8 <HAL_GPIO_Init+0x1ec>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4a48      	ldr	r2, [pc, #288]	; (80027b0 <HAL_GPIO_Init+0x2f4>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d007      	beq.n	80026a4 <HAL_GPIO_Init+0x1e8>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4a47      	ldr	r2, [pc, #284]	; (80027b4 <HAL_GPIO_Init+0x2f8>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d101      	bne.n	80026a0 <HAL_GPIO_Init+0x1e4>
 800269c:	2304      	movs	r3, #4
 800269e:	e008      	b.n	80026b2 <HAL_GPIO_Init+0x1f6>
 80026a0:	2305      	movs	r3, #5
 80026a2:	e006      	b.n	80026b2 <HAL_GPIO_Init+0x1f6>
 80026a4:	2303      	movs	r3, #3
 80026a6:	e004      	b.n	80026b2 <HAL_GPIO_Init+0x1f6>
 80026a8:	2302      	movs	r3, #2
 80026aa:	e002      	b.n	80026b2 <HAL_GPIO_Init+0x1f6>
 80026ac:	2301      	movs	r3, #1
 80026ae:	e000      	b.n	80026b2 <HAL_GPIO_Init+0x1f6>
 80026b0:	2300      	movs	r3, #0
 80026b2:	697a      	ldr	r2, [r7, #20]
 80026b4:	f002 0203 	and.w	r2, r2, #3
 80026b8:	0092      	lsls	r2, r2, #2
 80026ba:	4093      	lsls	r3, r2
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	4313      	orrs	r3, r2
 80026c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80026c2:	4937      	ldr	r1, [pc, #220]	; (80027a0 <HAL_GPIO_Init+0x2e4>)
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	089b      	lsrs	r3, r3, #2
 80026c8:	3302      	adds	r3, #2
 80026ca:	693a      	ldr	r2, [r7, #16]
 80026cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026d0:	4b39      	ldr	r3, [pc, #228]	; (80027b8 <HAL_GPIO_Init+0x2fc>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	43db      	mvns	r3, r3
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	4013      	ands	r3, r2
 80026de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d003      	beq.n	80026f4 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80026f4:	4a30      	ldr	r2, [pc, #192]	; (80027b8 <HAL_GPIO_Init+0x2fc>)
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80026fa:	4b2f      	ldr	r3, [pc, #188]	; (80027b8 <HAL_GPIO_Init+0x2fc>)
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	43db      	mvns	r3, r3
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	4013      	ands	r3, r2
 8002708:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d003      	beq.n	800271e <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8002716:	693a      	ldr	r2, [r7, #16]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	4313      	orrs	r3, r2
 800271c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800271e:	4a26      	ldr	r2, [pc, #152]	; (80027b8 <HAL_GPIO_Init+0x2fc>)
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002724:	4b24      	ldr	r3, [pc, #144]	; (80027b8 <HAL_GPIO_Init+0x2fc>)
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	43db      	mvns	r3, r3
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	4013      	ands	r3, r2
 8002732:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d003      	beq.n	8002748 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8002740:	693a      	ldr	r2, [r7, #16]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	4313      	orrs	r3, r2
 8002746:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002748:	4a1b      	ldr	r2, [pc, #108]	; (80027b8 <HAL_GPIO_Init+0x2fc>)
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800274e:	4b1a      	ldr	r3, [pc, #104]	; (80027b8 <HAL_GPIO_Init+0x2fc>)
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	43db      	mvns	r3, r3
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	4013      	ands	r3, r2
 800275c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4313      	orrs	r3, r2
 8002770:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002772:	4a11      	ldr	r2, [pc, #68]	; (80027b8 <HAL_GPIO_Init+0x2fc>)
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	3301      	adds	r3, #1
 800277c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	fa22 f303 	lsr.w	r3, r2, r3
 8002788:	2b00      	cmp	r3, #0
 800278a:	f47f aea3 	bne.w	80024d4 <HAL_GPIO_Init+0x18>
  }
}
 800278e:	bf00      	nop
 8002790:	bf00      	nop
 8002792:	371c      	adds	r7, #28
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40023800 	.word	0x40023800
 80027a0:	40010000 	.word	0x40010000
 80027a4:	40020000 	.word	0x40020000
 80027a8:	40020400 	.word	0x40020400
 80027ac:	40020800 	.word	0x40020800
 80027b0:	40020c00 	.word	0x40020c00
 80027b4:	40021000 	.word	0x40021000
 80027b8:	40010400 	.word	0x40010400

080027bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	460b      	mov	r3, r1
 80027c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	691a      	ldr	r2, [r3, #16]
 80027cc:	887b      	ldrh	r3, [r7, #2]
 80027ce:	4013      	ands	r3, r2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d002      	beq.n	80027da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027d4:	2301      	movs	r3, #1
 80027d6:	73fb      	strb	r3, [r7, #15]
 80027d8:	e001      	b.n	80027de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027da:	2300      	movs	r3, #0
 80027dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027de:	7bfb      	ldrb	r3, [r7, #15]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3714      	adds	r7, #20
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bc80      	pop	{r7}
 80027e8:	4770      	bx	lr
	...

080027ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	4603      	mov	r3, r0
 80027f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80027f6:	4b08      	ldr	r3, [pc, #32]	; (8002818 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027f8:	695a      	ldr	r2, [r3, #20]
 80027fa:	88fb      	ldrh	r3, [r7, #6]
 80027fc:	4013      	ands	r3, r2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d006      	beq.n	8002810 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002802:	4a05      	ldr	r2, [pc, #20]	; (8002818 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002804:	88fb      	ldrh	r3, [r7, #6]
 8002806:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002808:	88fb      	ldrh	r3, [r7, #6]
 800280a:	4618      	mov	r0, r3
 800280c:	f7fe fed6 	bl	80015bc <HAL_GPIO_EXTI_Callback>
  }
}
 8002810:	bf00      	nop
 8002812:	3708      	adds	r7, #8
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	40010400 	.word	0x40010400

0800281c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e12b      	b.n	8002a86 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002834:	b2db      	uxtb	r3, r3
 8002836:	2b00      	cmp	r3, #0
 8002838:	d106      	bne.n	8002848 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f7ff fb48 	bl	8001ed8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2224      	movs	r2, #36	; 0x24
 800284c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f022 0201 	bic.w	r2, r2, #1
 800285e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800286e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800287e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002880:	f001 fc9e 	bl	80041c0 <HAL_RCC_GetPCLK1Freq>
 8002884:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	4a81      	ldr	r2, [pc, #516]	; (8002a90 <HAL_I2C_Init+0x274>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d807      	bhi.n	80028a0 <HAL_I2C_Init+0x84>
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	4a80      	ldr	r2, [pc, #512]	; (8002a94 <HAL_I2C_Init+0x278>)
 8002894:	4293      	cmp	r3, r2
 8002896:	bf94      	ite	ls
 8002898:	2301      	movls	r3, #1
 800289a:	2300      	movhi	r3, #0
 800289c:	b2db      	uxtb	r3, r3
 800289e:	e006      	b.n	80028ae <HAL_I2C_Init+0x92>
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	4a7d      	ldr	r2, [pc, #500]	; (8002a98 <HAL_I2C_Init+0x27c>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	bf94      	ite	ls
 80028a8:	2301      	movls	r3, #1
 80028aa:	2300      	movhi	r3, #0
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e0e7      	b.n	8002a86 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	4a78      	ldr	r2, [pc, #480]	; (8002a9c <HAL_I2C_Init+0x280>)
 80028ba:	fba2 2303 	umull	r2, r3, r2, r3
 80028be:	0c9b      	lsrs	r3, r3, #18
 80028c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	68ba      	ldr	r2, [r7, #8]
 80028d2:	430a      	orrs	r2, r1
 80028d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	6a1b      	ldr	r3, [r3, #32]
 80028dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	4a6a      	ldr	r2, [pc, #424]	; (8002a90 <HAL_I2C_Init+0x274>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d802      	bhi.n	80028f0 <HAL_I2C_Init+0xd4>
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	3301      	adds	r3, #1
 80028ee:	e009      	b.n	8002904 <HAL_I2C_Init+0xe8>
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80028f6:	fb02 f303 	mul.w	r3, r2, r3
 80028fa:	4a69      	ldr	r2, [pc, #420]	; (8002aa0 <HAL_I2C_Init+0x284>)
 80028fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002900:	099b      	lsrs	r3, r3, #6
 8002902:	3301      	adds	r3, #1
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	6812      	ldr	r2, [r2, #0]
 8002908:	430b      	orrs	r3, r1
 800290a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	69db      	ldr	r3, [r3, #28]
 8002912:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002916:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	495c      	ldr	r1, [pc, #368]	; (8002a90 <HAL_I2C_Init+0x274>)
 8002920:	428b      	cmp	r3, r1
 8002922:	d819      	bhi.n	8002958 <HAL_I2C_Init+0x13c>
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	1e59      	subs	r1, r3, #1
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002932:	1c59      	adds	r1, r3, #1
 8002934:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002938:	400b      	ands	r3, r1
 800293a:	2b00      	cmp	r3, #0
 800293c:	d00a      	beq.n	8002954 <HAL_I2C_Init+0x138>
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	1e59      	subs	r1, r3, #1
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	005b      	lsls	r3, r3, #1
 8002948:	fbb1 f3f3 	udiv	r3, r1, r3
 800294c:	3301      	adds	r3, #1
 800294e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002952:	e051      	b.n	80029f8 <HAL_I2C_Init+0x1dc>
 8002954:	2304      	movs	r3, #4
 8002956:	e04f      	b.n	80029f8 <HAL_I2C_Init+0x1dc>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d111      	bne.n	8002984 <HAL_I2C_Init+0x168>
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	1e58      	subs	r0, r3, #1
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6859      	ldr	r1, [r3, #4]
 8002968:	460b      	mov	r3, r1
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	440b      	add	r3, r1
 800296e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002972:	3301      	adds	r3, #1
 8002974:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002978:	2b00      	cmp	r3, #0
 800297a:	bf0c      	ite	eq
 800297c:	2301      	moveq	r3, #1
 800297e:	2300      	movne	r3, #0
 8002980:	b2db      	uxtb	r3, r3
 8002982:	e012      	b.n	80029aa <HAL_I2C_Init+0x18e>
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	1e58      	subs	r0, r3, #1
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6859      	ldr	r1, [r3, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	440b      	add	r3, r1
 8002992:	0099      	lsls	r1, r3, #2
 8002994:	440b      	add	r3, r1
 8002996:	fbb0 f3f3 	udiv	r3, r0, r3
 800299a:	3301      	adds	r3, #1
 800299c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	bf0c      	ite	eq
 80029a4:	2301      	moveq	r3, #1
 80029a6:	2300      	movne	r3, #0
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <HAL_I2C_Init+0x196>
 80029ae:	2301      	movs	r3, #1
 80029b0:	e022      	b.n	80029f8 <HAL_I2C_Init+0x1dc>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d10e      	bne.n	80029d8 <HAL_I2C_Init+0x1bc>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	1e58      	subs	r0, r3, #1
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6859      	ldr	r1, [r3, #4]
 80029c2:	460b      	mov	r3, r1
 80029c4:	005b      	lsls	r3, r3, #1
 80029c6:	440b      	add	r3, r1
 80029c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80029cc:	3301      	adds	r3, #1
 80029ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029d6:	e00f      	b.n	80029f8 <HAL_I2C_Init+0x1dc>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	1e58      	subs	r0, r3, #1
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6859      	ldr	r1, [r3, #4]
 80029e0:	460b      	mov	r3, r1
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	440b      	add	r3, r1
 80029e6:	0099      	lsls	r1, r3, #2
 80029e8:	440b      	add	r3, r1
 80029ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80029ee:	3301      	adds	r3, #1
 80029f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80029f8:	6879      	ldr	r1, [r7, #4]
 80029fa:	6809      	ldr	r1, [r1, #0]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	69da      	ldr	r2, [r3, #28]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a1b      	ldr	r3, [r3, #32]
 8002a12:	431a      	orrs	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a26:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	6911      	ldr	r1, [r2, #16]
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	68d2      	ldr	r2, [r2, #12]
 8002a32:	4311      	orrs	r1, r2
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	6812      	ldr	r2, [r2, #0]
 8002a38:	430b      	orrs	r3, r1
 8002a3a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	695a      	ldr	r2, [r3, #20]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	699b      	ldr	r3, [r3, #24]
 8002a4e:	431a      	orrs	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	430a      	orrs	r2, r1
 8002a56:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f042 0201 	orr.w	r2, r2, #1
 8002a66:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2220      	movs	r2, #32
 8002a72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	000186a0 	.word	0x000186a0
 8002a94:	001e847f 	.word	0x001e847f
 8002a98:	003d08ff 	.word	0x003d08ff
 8002a9c:	431bde83 	.word	0x431bde83
 8002aa0:	10624dd3 	.word	0x10624dd3

08002aa4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b088      	sub	sp, #32
 8002aa8:	af02      	add	r7, sp, #8
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	4608      	mov	r0, r1
 8002aae:	4611      	mov	r1, r2
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	817b      	strh	r3, [r7, #10]
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	813b      	strh	r3, [r7, #8]
 8002aba:	4613      	mov	r3, r2
 8002abc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002abe:	f7ff fbc3 	bl	8002248 <HAL_GetTick>
 8002ac2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	2b20      	cmp	r3, #32
 8002ace:	f040 80d9 	bne.w	8002c84 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	2319      	movs	r3, #25
 8002ad8:	2201      	movs	r2, #1
 8002ada:	496d      	ldr	r1, [pc, #436]	; (8002c90 <HAL_I2C_Mem_Write+0x1ec>)
 8002adc:	68f8      	ldr	r0, [r7, #12]
 8002ade:	f000 fc7f 	bl	80033e0 <I2C_WaitOnFlagUntilTimeout>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d001      	beq.n	8002aec <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	e0cc      	b.n	8002c86 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d101      	bne.n	8002afa <HAL_I2C_Mem_Write+0x56>
 8002af6:	2302      	movs	r3, #2
 8002af8:	e0c5      	b.n	8002c86 <HAL_I2C_Mem_Write+0x1e2>
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2201      	movs	r2, #1
 8002afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d007      	beq.n	8002b20 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f042 0201 	orr.w	r2, r2, #1
 8002b1e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b2e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2221      	movs	r2, #33	; 0x21
 8002b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2240      	movs	r2, #64	; 0x40
 8002b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2200      	movs	r2, #0
 8002b44:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	6a3a      	ldr	r2, [r7, #32]
 8002b4a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002b50:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b56:	b29a      	uxth	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	4a4d      	ldr	r2, [pc, #308]	; (8002c94 <HAL_I2C_Mem_Write+0x1f0>)
 8002b60:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b62:	88f8      	ldrh	r0, [r7, #6]
 8002b64:	893a      	ldrh	r2, [r7, #8]
 8002b66:	8979      	ldrh	r1, [r7, #10]
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	9301      	str	r3, [sp, #4]
 8002b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b6e:	9300      	str	r3, [sp, #0]
 8002b70:	4603      	mov	r3, r0
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	f000 fab6 	bl	80030e4 <I2C_RequestMemoryWrite>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d052      	beq.n	8002c24 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e081      	b.n	8002c86 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b82:	697a      	ldr	r2, [r7, #20]
 8002b84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b86:	68f8      	ldr	r0, [r7, #12]
 8002b88:	f000 fd00 	bl	800358c <I2C_WaitOnTXEFlagUntilTimeout>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d00d      	beq.n	8002bae <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	d107      	bne.n	8002baa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ba8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e06b      	b.n	8002c86 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb2:	781a      	ldrb	r2, [r3, #0]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bbe:	1c5a      	adds	r2, r3, #1
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	b29a      	uxth	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	695b      	ldr	r3, [r3, #20]
 8002be4:	f003 0304 	and.w	r3, r3, #4
 8002be8:	2b04      	cmp	r3, #4
 8002bea:	d11b      	bne.n	8002c24 <HAL_I2C_Mem_Write+0x180>
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d017      	beq.n	8002c24 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf8:	781a      	ldrb	r2, [r3, #0]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c04:	1c5a      	adds	r2, r3, #1
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	b29a      	uxth	r2, r3
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	3b01      	subs	r3, #1
 8002c1e:	b29a      	uxth	r2, r3
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d1aa      	bne.n	8002b82 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c30:	68f8      	ldr	r0, [r7, #12]
 8002c32:	f000 fcec 	bl	800360e <I2C_WaitOnBTFFlagUntilTimeout>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d00d      	beq.n	8002c58 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c40:	2b04      	cmp	r3, #4
 8002c42:	d107      	bne.n	8002c54 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c52:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e016      	b.n	8002c86 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2220      	movs	r2, #32
 8002c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002c80:	2300      	movs	r3, #0
 8002c82:	e000      	b.n	8002c86 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002c84:	2302      	movs	r3, #2
  }
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3718      	adds	r7, #24
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	00100002 	.word	0x00100002
 8002c94:	ffff0000 	.word	0xffff0000

08002c98 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b08c      	sub	sp, #48	; 0x30
 8002c9c:	af02      	add	r7, sp, #8
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	4608      	mov	r0, r1
 8002ca2:	4611      	mov	r1, r2
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	817b      	strh	r3, [r7, #10]
 8002caa:	460b      	mov	r3, r1
 8002cac:	813b      	strh	r3, [r7, #8]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002cb2:	f7ff fac9 	bl	8002248 <HAL_GetTick>
 8002cb6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	2b20      	cmp	r3, #32
 8002cc2:	f040 8208 	bne.w	80030d6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc8:	9300      	str	r3, [sp, #0]
 8002cca:	2319      	movs	r3, #25
 8002ccc:	2201      	movs	r2, #1
 8002cce:	497b      	ldr	r1, [pc, #492]	; (8002ebc <HAL_I2C_Mem_Read+0x224>)
 8002cd0:	68f8      	ldr	r0, [r7, #12]
 8002cd2:	f000 fb85 	bl	80033e0 <I2C_WaitOnFlagUntilTimeout>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002cdc:	2302      	movs	r3, #2
 8002cde:	e1fb      	b.n	80030d8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d101      	bne.n	8002cee <HAL_I2C_Mem_Read+0x56>
 8002cea:	2302      	movs	r3, #2
 8002cec:	e1f4      	b.n	80030d8 <HAL_I2C_Mem_Read+0x440>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0301 	and.w	r3, r3, #1
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d007      	beq.n	8002d14 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f042 0201 	orr.w	r2, r2, #1
 8002d12:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d22:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2222      	movs	r2, #34	; 0x22
 8002d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2240      	movs	r2, #64	; 0x40
 8002d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2200      	movs	r2, #0
 8002d38:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d3e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002d44:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	4a5b      	ldr	r2, [pc, #364]	; (8002ec0 <HAL_I2C_Mem_Read+0x228>)
 8002d54:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d56:	88f8      	ldrh	r0, [r7, #6]
 8002d58:	893a      	ldrh	r2, [r7, #8]
 8002d5a:	8979      	ldrh	r1, [r7, #10]
 8002d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5e:	9301      	str	r3, [sp, #4]
 8002d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	4603      	mov	r3, r0
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	f000 fa52 	bl	8003210 <I2C_RequestMemoryRead>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e1b0      	b.n	80030d8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d113      	bne.n	8002da6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d7e:	2300      	movs	r3, #0
 8002d80:	623b      	str	r3, [r7, #32]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	695b      	ldr	r3, [r3, #20]
 8002d88:	623b      	str	r3, [r7, #32]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	623b      	str	r3, [r7, #32]
 8002d92:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	e184      	b.n	80030b0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d11b      	bne.n	8002de6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dbc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	61fb      	str	r3, [r7, #28]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	695b      	ldr	r3, [r3, #20]
 8002dc8:	61fb      	str	r3, [r7, #28]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	699b      	ldr	r3, [r3, #24]
 8002dd0:	61fb      	str	r3, [r7, #28]
 8002dd2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	e164      	b.n	80030b0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d11b      	bne.n	8002e26 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dfc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e0c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e0e:	2300      	movs	r3, #0
 8002e10:	61bb      	str	r3, [r7, #24]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	61bb      	str	r3, [r7, #24]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	699b      	ldr	r3, [r3, #24]
 8002e20:	61bb      	str	r3, [r7, #24]
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	e144      	b.n	80030b0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e26:	2300      	movs	r3, #0
 8002e28:	617b      	str	r3, [r7, #20]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	695b      	ldr	r3, [r3, #20]
 8002e30:	617b      	str	r3, [r7, #20]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	699b      	ldr	r3, [r3, #24]
 8002e38:	617b      	str	r3, [r7, #20]
 8002e3a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002e3c:	e138      	b.n	80030b0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e42:	2b03      	cmp	r3, #3
 8002e44:	f200 80f1 	bhi.w	800302a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d123      	bne.n	8002e98 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e52:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002e54:	68f8      	ldr	r0, [r7, #12]
 8002e56:	f000 fc1b 	bl	8003690 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e139      	b.n	80030d8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	691a      	ldr	r2, [r3, #16]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e6e:	b2d2      	uxtb	r2, r2
 8002e70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e76:	1c5a      	adds	r2, r3, #1
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e80:	3b01      	subs	r3, #1
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	3b01      	subs	r3, #1
 8002e90:	b29a      	uxth	r2, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e96:	e10b      	b.n	80030b0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d14e      	bne.n	8002f3e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea2:	9300      	str	r3, [sp, #0]
 8002ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	4906      	ldr	r1, [pc, #24]	; (8002ec4 <HAL_I2C_Mem_Read+0x22c>)
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f000 fa98 	bl	80033e0 <I2C_WaitOnFlagUntilTimeout>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d008      	beq.n	8002ec8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e10e      	b.n	80030d8 <HAL_I2C_Mem_Read+0x440>
 8002eba:	bf00      	nop
 8002ebc:	00100002 	.word	0x00100002
 8002ec0:	ffff0000 	.word	0xffff0000
 8002ec4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ed6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	691a      	ldr	r2, [r3, #16]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee2:	b2d2      	uxtb	r2, r2
 8002ee4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eea:	1c5a      	adds	r2, r3, #1
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	3b01      	subs	r3, #1
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	691a      	ldr	r2, [r3, #16]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f14:	b2d2      	uxtb	r2, r2
 8002f16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1c:	1c5a      	adds	r2, r3, #1
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f26:	3b01      	subs	r3, #1
 8002f28:	b29a      	uxth	r2, r3
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	3b01      	subs	r3, #1
 8002f36:	b29a      	uxth	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f3c:	e0b8      	b.n	80030b0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f44:	2200      	movs	r2, #0
 8002f46:	4966      	ldr	r1, [pc, #408]	; (80030e0 <HAL_I2C_Mem_Read+0x448>)
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	f000 fa49 	bl	80033e0 <I2C_WaitOnFlagUntilTimeout>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e0bf      	b.n	80030d8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	691a      	ldr	r2, [r3, #16]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f72:	b2d2      	uxtb	r2, r2
 8002f74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7a:	1c5a      	adds	r2, r3, #1
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f84:	3b01      	subs	r3, #1
 8002f86:	b29a      	uxth	r2, r3
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	3b01      	subs	r3, #1
 8002f94:	b29a      	uxth	r2, r3
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	494f      	ldr	r1, [pc, #316]	; (80030e0 <HAL_I2C_Mem_Read+0x448>)
 8002fa4:	68f8      	ldr	r0, [r7, #12]
 8002fa6:	f000 fa1b 	bl	80033e0 <I2C_WaitOnFlagUntilTimeout>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e091      	b.n	80030d8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fc2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	691a      	ldr	r2, [r3, #16]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fce:	b2d2      	uxtb	r2, r2
 8002fd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd6:	1c5a      	adds	r2, r3, #1
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	b29a      	uxth	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	b29a      	uxth	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	691a      	ldr	r2, [r3, #16]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003000:	b2d2      	uxtb	r2, r2
 8003002:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003008:	1c5a      	adds	r2, r3, #1
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003012:	3b01      	subs	r3, #1
 8003014:	b29a      	uxth	r2, r3
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800301e:	b29b      	uxth	r3, r3
 8003020:	3b01      	subs	r3, #1
 8003022:	b29a      	uxth	r2, r3
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003028:	e042      	b.n	80030b0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800302a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800302c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f000 fb2e 	bl	8003690 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e04c      	b.n	80030d8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	691a      	ldr	r2, [r3, #16]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003048:	b2d2      	uxtb	r2, r2
 800304a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003050:	1c5a      	adds	r2, r3, #1
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800305a:	3b01      	subs	r3, #1
 800305c:	b29a      	uxth	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003066:	b29b      	uxth	r3, r3
 8003068:	3b01      	subs	r3, #1
 800306a:	b29a      	uxth	r2, r3
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	f003 0304 	and.w	r3, r3, #4
 800307a:	2b04      	cmp	r3, #4
 800307c:	d118      	bne.n	80030b0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	691a      	ldr	r2, [r3, #16]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003088:	b2d2      	uxtb	r2, r2
 800308a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003090:	1c5a      	adds	r2, r3, #1
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800309a:	3b01      	subs	r3, #1
 800309c:	b29a      	uxth	r2, r3
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	3b01      	subs	r3, #1
 80030aa:	b29a      	uxth	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f47f aec2 	bne.w	8002e3e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2220      	movs	r2, #32
 80030be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2200      	movs	r2, #0
 80030c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80030d2:	2300      	movs	r3, #0
 80030d4:	e000      	b.n	80030d8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80030d6:	2302      	movs	r3, #2
  }
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3728      	adds	r7, #40	; 0x28
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	00010004 	.word	0x00010004

080030e4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b088      	sub	sp, #32
 80030e8:	af02      	add	r7, sp, #8
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	4608      	mov	r0, r1
 80030ee:	4611      	mov	r1, r2
 80030f0:	461a      	mov	r2, r3
 80030f2:	4603      	mov	r3, r0
 80030f4:	817b      	strh	r3, [r7, #10]
 80030f6:	460b      	mov	r3, r1
 80030f8:	813b      	strh	r3, [r7, #8]
 80030fa:	4613      	mov	r3, r2
 80030fc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800310c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800310e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003110:	9300      	str	r3, [sp, #0]
 8003112:	6a3b      	ldr	r3, [r7, #32]
 8003114:	2200      	movs	r2, #0
 8003116:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800311a:	68f8      	ldr	r0, [r7, #12]
 800311c:	f000 f960 	bl	80033e0 <I2C_WaitOnFlagUntilTimeout>
 8003120:	4603      	mov	r3, r0
 8003122:	2b00      	cmp	r3, #0
 8003124:	d00d      	beq.n	8003142 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003130:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003134:	d103      	bne.n	800313e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	f44f 7200 	mov.w	r2, #512	; 0x200
 800313c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e05f      	b.n	8003202 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003142:	897b      	ldrh	r3, [r7, #10]
 8003144:	b2db      	uxtb	r3, r3
 8003146:	461a      	mov	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003150:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003154:	6a3a      	ldr	r2, [r7, #32]
 8003156:	492d      	ldr	r1, [pc, #180]	; (800320c <I2C_RequestMemoryWrite+0x128>)
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f000 f998 	bl	800348e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e04c      	b.n	8003202 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003168:	2300      	movs	r3, #0
 800316a:	617b      	str	r3, [r7, #20]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	617b      	str	r3, [r7, #20]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	617b      	str	r3, [r7, #20]
 800317c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800317e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003180:	6a39      	ldr	r1, [r7, #32]
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f000 fa02 	bl	800358c <I2C_WaitOnTXEFlagUntilTimeout>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00d      	beq.n	80031aa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003192:	2b04      	cmp	r3, #4
 8003194:	d107      	bne.n	80031a6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031a4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e02b      	b.n	8003202 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80031aa:	88fb      	ldrh	r3, [r7, #6]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d105      	bne.n	80031bc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80031b0:	893b      	ldrh	r3, [r7, #8]
 80031b2:	b2da      	uxtb	r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	611a      	str	r2, [r3, #16]
 80031ba:	e021      	b.n	8003200 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80031bc:	893b      	ldrh	r3, [r7, #8]
 80031be:	0a1b      	lsrs	r3, r3, #8
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	b2da      	uxtb	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031cc:	6a39      	ldr	r1, [r7, #32]
 80031ce:	68f8      	ldr	r0, [r7, #12]
 80031d0:	f000 f9dc 	bl	800358c <I2C_WaitOnTXEFlagUntilTimeout>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00d      	beq.n	80031f6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031de:	2b04      	cmp	r3, #4
 80031e0:	d107      	bne.n	80031f2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031f0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e005      	b.n	8003202 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80031f6:	893b      	ldrh	r3, [r7, #8]
 80031f8:	b2da      	uxtb	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	3718      	adds	r7, #24
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	00010002 	.word	0x00010002

08003210 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b088      	sub	sp, #32
 8003214:	af02      	add	r7, sp, #8
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	4608      	mov	r0, r1
 800321a:	4611      	mov	r1, r2
 800321c:	461a      	mov	r2, r3
 800321e:	4603      	mov	r3, r0
 8003220:	817b      	strh	r3, [r7, #10]
 8003222:	460b      	mov	r3, r1
 8003224:	813b      	strh	r3, [r7, #8]
 8003226:	4613      	mov	r3, r2
 8003228:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003238:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003248:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800324a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324c:	9300      	str	r3, [sp, #0]
 800324e:	6a3b      	ldr	r3, [r7, #32]
 8003250:	2200      	movs	r2, #0
 8003252:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	f000 f8c2 	bl	80033e0 <I2C_WaitOnFlagUntilTimeout>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00d      	beq.n	800327e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003270:	d103      	bne.n	800327a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003278:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e0aa      	b.n	80033d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800327e:	897b      	ldrh	r3, [r7, #10]
 8003280:	b2db      	uxtb	r3, r3
 8003282:	461a      	mov	r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800328c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800328e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003290:	6a3a      	ldr	r2, [r7, #32]
 8003292:	4952      	ldr	r1, [pc, #328]	; (80033dc <I2C_RequestMemoryRead+0x1cc>)
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f000 f8fa 	bl	800348e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d001      	beq.n	80032a4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e097      	b.n	80033d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032a4:	2300      	movs	r3, #0
 80032a6:	617b      	str	r3, [r7, #20]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	617b      	str	r3, [r7, #20]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	699b      	ldr	r3, [r3, #24]
 80032b6:	617b      	str	r3, [r7, #20]
 80032b8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032bc:	6a39      	ldr	r1, [r7, #32]
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f000 f964 	bl	800358c <I2C_WaitOnTXEFlagUntilTimeout>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00d      	beq.n	80032e6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ce:	2b04      	cmp	r3, #4
 80032d0:	d107      	bne.n	80032e2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032e0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e076      	b.n	80033d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80032e6:	88fb      	ldrh	r3, [r7, #6]
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d105      	bne.n	80032f8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80032ec:	893b      	ldrh	r3, [r7, #8]
 80032ee:	b2da      	uxtb	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	611a      	str	r2, [r3, #16]
 80032f6:	e021      	b.n	800333c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80032f8:	893b      	ldrh	r3, [r7, #8]
 80032fa:	0a1b      	lsrs	r3, r3, #8
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	b2da      	uxtb	r2, r3
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003306:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003308:	6a39      	ldr	r1, [r7, #32]
 800330a:	68f8      	ldr	r0, [r7, #12]
 800330c:	f000 f93e 	bl	800358c <I2C_WaitOnTXEFlagUntilTimeout>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d00d      	beq.n	8003332 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331a:	2b04      	cmp	r3, #4
 800331c:	d107      	bne.n	800332e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800332c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e050      	b.n	80033d4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003332:	893b      	ldrh	r3, [r7, #8]
 8003334:	b2da      	uxtb	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800333c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800333e:	6a39      	ldr	r1, [r7, #32]
 8003340:	68f8      	ldr	r0, [r7, #12]
 8003342:	f000 f923 	bl	800358c <I2C_WaitOnTXEFlagUntilTimeout>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d00d      	beq.n	8003368 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003350:	2b04      	cmp	r3, #4
 8003352:	d107      	bne.n	8003364 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003362:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e035      	b.n	80033d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003376:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337a:	9300      	str	r3, [sp, #0]
 800337c:	6a3b      	ldr	r3, [r7, #32]
 800337e:	2200      	movs	r2, #0
 8003380:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f000 f82b 	bl	80033e0 <I2C_WaitOnFlagUntilTimeout>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d00d      	beq.n	80033ac <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800339a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800339e:	d103      	bne.n	80033a8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033a6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e013      	b.n	80033d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80033ac:	897b      	ldrh	r3, [r7, #10]
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	f043 0301 	orr.w	r3, r3, #1
 80033b4:	b2da      	uxtb	r2, r3
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033be:	6a3a      	ldr	r2, [r7, #32]
 80033c0:	4906      	ldr	r1, [pc, #24]	; (80033dc <I2C_RequestMemoryRead+0x1cc>)
 80033c2:	68f8      	ldr	r0, [r7, #12]
 80033c4:	f000 f863 	bl	800348e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3718      	adds	r7, #24
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	00010002 	.word	0x00010002

080033e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	603b      	str	r3, [r7, #0]
 80033ec:	4613      	mov	r3, r2
 80033ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033f0:	e025      	b.n	800343e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f8:	d021      	beq.n	800343e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033fa:	f7fe ff25 	bl	8002248 <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	683a      	ldr	r2, [r7, #0]
 8003406:	429a      	cmp	r2, r3
 8003408:	d302      	bcc.n	8003410 <I2C_WaitOnFlagUntilTimeout+0x30>
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d116      	bne.n	800343e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2200      	movs	r2, #0
 8003414:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2220      	movs	r2, #32
 800341a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342a:	f043 0220 	orr.w	r2, r3, #32
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e023      	b.n	8003486 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	0c1b      	lsrs	r3, r3, #16
 8003442:	b2db      	uxtb	r3, r3
 8003444:	2b01      	cmp	r3, #1
 8003446:	d10d      	bne.n	8003464 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	43da      	mvns	r2, r3
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	4013      	ands	r3, r2
 8003454:	b29b      	uxth	r3, r3
 8003456:	2b00      	cmp	r3, #0
 8003458:	bf0c      	ite	eq
 800345a:	2301      	moveq	r3, #1
 800345c:	2300      	movne	r3, #0
 800345e:	b2db      	uxtb	r3, r3
 8003460:	461a      	mov	r2, r3
 8003462:	e00c      	b.n	800347e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	43da      	mvns	r2, r3
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	4013      	ands	r3, r2
 8003470:	b29b      	uxth	r3, r3
 8003472:	2b00      	cmp	r3, #0
 8003474:	bf0c      	ite	eq
 8003476:	2301      	moveq	r3, #1
 8003478:	2300      	movne	r3, #0
 800347a:	b2db      	uxtb	r3, r3
 800347c:	461a      	mov	r2, r3
 800347e:	79fb      	ldrb	r3, [r7, #7]
 8003480:	429a      	cmp	r2, r3
 8003482:	d0b6      	beq.n	80033f2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b084      	sub	sp, #16
 8003492:	af00      	add	r7, sp, #0
 8003494:	60f8      	str	r0, [r7, #12]
 8003496:	60b9      	str	r1, [r7, #8]
 8003498:	607a      	str	r2, [r7, #4]
 800349a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800349c:	e051      	b.n	8003542 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	695b      	ldr	r3, [r3, #20]
 80034a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034ac:	d123      	bne.n	80034f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034bc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80034c6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2220      	movs	r2, #32
 80034d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e2:	f043 0204 	orr.w	r2, r3, #4
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e046      	b.n	8003584 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034fc:	d021      	beq.n	8003542 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034fe:	f7fe fea3 	bl	8002248 <HAL_GetTick>
 8003502:	4602      	mov	r2, r0
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	429a      	cmp	r2, r3
 800350c:	d302      	bcc.n	8003514 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d116      	bne.n	8003542 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2220      	movs	r2, #32
 800351e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352e:	f043 0220 	orr.w	r2, r3, #32
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e020      	b.n	8003584 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	0c1b      	lsrs	r3, r3, #16
 8003546:	b2db      	uxtb	r3, r3
 8003548:	2b01      	cmp	r3, #1
 800354a:	d10c      	bne.n	8003566 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	43da      	mvns	r2, r3
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	4013      	ands	r3, r2
 8003558:	b29b      	uxth	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	bf14      	ite	ne
 800355e:	2301      	movne	r3, #1
 8003560:	2300      	moveq	r3, #0
 8003562:	b2db      	uxtb	r3, r3
 8003564:	e00b      	b.n	800357e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	43da      	mvns	r2, r3
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	4013      	ands	r3, r2
 8003572:	b29b      	uxth	r3, r3
 8003574:	2b00      	cmp	r3, #0
 8003576:	bf14      	ite	ne
 8003578:	2301      	movne	r3, #1
 800357a:	2300      	moveq	r3, #0
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d18d      	bne.n	800349e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003582:	2300      	movs	r3, #0
}
 8003584:	4618      	mov	r0, r3
 8003586:	3710      	adds	r7, #16
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}

0800358c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	60b9      	str	r1, [r7, #8]
 8003596:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003598:	e02d      	b.n	80035f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f000 f8ce 	bl	800373c <I2C_IsAcknowledgeFailed>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e02d      	b.n	8003606 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b0:	d021      	beq.n	80035f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035b2:	f7fe fe49 	bl	8002248 <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	68ba      	ldr	r2, [r7, #8]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d302      	bcc.n	80035c8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d116      	bne.n	80035f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2200      	movs	r2, #0
 80035cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2220      	movs	r2, #32
 80035d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e2:	f043 0220 	orr.w	r2, r3, #32
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e007      	b.n	8003606 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	695b      	ldr	r3, [r3, #20]
 80035fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003600:	2b80      	cmp	r3, #128	; 0x80
 8003602:	d1ca      	bne.n	800359a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}

0800360e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b084      	sub	sp, #16
 8003612:	af00      	add	r7, sp, #0
 8003614:	60f8      	str	r0, [r7, #12]
 8003616:	60b9      	str	r1, [r7, #8]
 8003618:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800361a:	e02d      	b.n	8003678 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f000 f88d 	bl	800373c <I2C_IsAcknowledgeFailed>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d001      	beq.n	800362c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e02d      	b.n	8003688 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003632:	d021      	beq.n	8003678 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003634:	f7fe fe08 	bl	8002248 <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	429a      	cmp	r2, r3
 8003642:	d302      	bcc.n	800364a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d116      	bne.n	8003678 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2220      	movs	r2, #32
 8003654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003664:	f043 0220 	orr.w	r2, r3, #32
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e007      	b.n	8003688 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	f003 0304 	and.w	r3, r3, #4
 8003682:	2b04      	cmp	r3, #4
 8003684:	d1ca      	bne.n	800361c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	3710      	adds	r7, #16
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800369c:	e042      	b.n	8003724 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	695b      	ldr	r3, [r3, #20]
 80036a4:	f003 0310 	and.w	r3, r3, #16
 80036a8:	2b10      	cmp	r3, #16
 80036aa:	d119      	bne.n	80036e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f06f 0210 	mvn.w	r2, #16
 80036b4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2200      	movs	r2, #0
 80036ba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2220      	movs	r2, #32
 80036c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e029      	b.n	8003734 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036e0:	f7fe fdb2 	bl	8002248 <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	68ba      	ldr	r2, [r7, #8]
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d302      	bcc.n	80036f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d116      	bne.n	8003724 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2220      	movs	r2, #32
 8003700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2200      	movs	r2, #0
 8003708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003710:	f043 0220 	orr.w	r2, r3, #32
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e007      	b.n	8003734 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	695b      	ldr	r3, [r3, #20]
 800372a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800372e:	2b40      	cmp	r3, #64	; 0x40
 8003730:	d1b5      	bne.n	800369e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003732:	2300      	movs	r3, #0
}
 8003734:	4618      	mov	r0, r3
 8003736:	3710      	adds	r7, #16
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800374e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003752:	d11b      	bne.n	800378c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800375c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2220      	movs	r2, #32
 8003768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003778:	f043 0204 	orr.w	r2, r3, #4
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e000      	b.n	800378e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800378c:	2300      	movs	r3, #0
}
 800378e:	4618      	mov	r0, r3
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	bc80      	pop	{r7}
 8003796:	4770      	bx	lr

08003798 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b088      	sub	sp, #32
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e31d      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037aa:	4b94      	ldr	r3, [pc, #592]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	f003 030c 	and.w	r3, r3, #12
 80037b2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037b4:	4b91      	ldr	r3, [pc, #580]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037bc:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d07b      	beq.n	80038c2 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	2b08      	cmp	r3, #8
 80037ce:	d006      	beq.n	80037de <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	2b0c      	cmp	r3, #12
 80037d4:	d10f      	bne.n	80037f6 <HAL_RCC_OscConfig+0x5e>
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037dc:	d10b      	bne.n	80037f6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037de:	4b87      	ldr	r3, [pc, #540]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d06a      	beq.n	80038c0 <HAL_RCC_OscConfig+0x128>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d166      	bne.n	80038c0 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e2f7      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d106      	bne.n	800380c <HAL_RCC_OscConfig+0x74>
 80037fe:	4b7f      	ldr	r3, [pc, #508]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a7e      	ldr	r2, [pc, #504]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003804:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003808:	6013      	str	r3, [r2, #0]
 800380a:	e02d      	b.n	8003868 <HAL_RCC_OscConfig+0xd0>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d10c      	bne.n	800382e <HAL_RCC_OscConfig+0x96>
 8003814:	4b79      	ldr	r3, [pc, #484]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a78      	ldr	r2, [pc, #480]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 800381a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800381e:	6013      	str	r3, [r2, #0]
 8003820:	4b76      	ldr	r3, [pc, #472]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a75      	ldr	r2, [pc, #468]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003826:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800382a:	6013      	str	r3, [r2, #0]
 800382c:	e01c      	b.n	8003868 <HAL_RCC_OscConfig+0xd0>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	2b05      	cmp	r3, #5
 8003834:	d10c      	bne.n	8003850 <HAL_RCC_OscConfig+0xb8>
 8003836:	4b71      	ldr	r3, [pc, #452]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a70      	ldr	r2, [pc, #448]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 800383c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003840:	6013      	str	r3, [r2, #0]
 8003842:	4b6e      	ldr	r3, [pc, #440]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a6d      	ldr	r2, [pc, #436]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003848:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800384c:	6013      	str	r3, [r2, #0]
 800384e:	e00b      	b.n	8003868 <HAL_RCC_OscConfig+0xd0>
 8003850:	4b6a      	ldr	r3, [pc, #424]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a69      	ldr	r2, [pc, #420]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003856:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800385a:	6013      	str	r3, [r2, #0]
 800385c:	4b67      	ldr	r3, [pc, #412]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a66      	ldr	r2, [pc, #408]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003862:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003866:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d013      	beq.n	8003898 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003870:	f7fe fcea 	bl	8002248 <HAL_GetTick>
 8003874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003876:	e008      	b.n	800388a <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003878:	f7fe fce6 	bl	8002248 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	2b64      	cmp	r3, #100	; 0x64
 8003884:	d901      	bls.n	800388a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e2ad      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800388a:	4b5c      	ldr	r3, [pc, #368]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d0f0      	beq.n	8003878 <HAL_RCC_OscConfig+0xe0>
 8003896:	e014      	b.n	80038c2 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003898:	f7fe fcd6 	bl	8002248 <HAL_GetTick>
 800389c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800389e:	e008      	b.n	80038b2 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038a0:	f7fe fcd2 	bl	8002248 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	2b64      	cmp	r3, #100	; 0x64
 80038ac:	d901      	bls.n	80038b2 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e299      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80038b2:	4b52      	ldr	r3, [pc, #328]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d1f0      	bne.n	80038a0 <HAL_RCC_OscConfig+0x108>
 80038be:	e000      	b.n	80038c2 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d05a      	beq.n	8003984 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	2b04      	cmp	r3, #4
 80038d2:	d005      	beq.n	80038e0 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	2b0c      	cmp	r3, #12
 80038d8:	d119      	bne.n	800390e <HAL_RCC_OscConfig+0x176>
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d116      	bne.n	800390e <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038e0:	4b46      	ldr	r3, [pc, #280]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d005      	beq.n	80038f8 <HAL_RCC_OscConfig+0x160>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d001      	beq.n	80038f8 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e276      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038f8:	4b40      	ldr	r3, [pc, #256]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	691b      	ldr	r3, [r3, #16]
 8003904:	021b      	lsls	r3, r3, #8
 8003906:	493d      	ldr	r1, [pc, #244]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003908:	4313      	orrs	r3, r2
 800390a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800390c:	e03a      	b.n	8003984 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	68db      	ldr	r3, [r3, #12]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d020      	beq.n	8003958 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003916:	4b3a      	ldr	r3, [pc, #232]	; (8003a00 <HAL_RCC_OscConfig+0x268>)
 8003918:	2201      	movs	r2, #1
 800391a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800391c:	f7fe fc94 	bl	8002248 <HAL_GetTick>
 8003920:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003922:	e008      	b.n	8003936 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003924:	f7fe fc90 	bl	8002248 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	2b02      	cmp	r3, #2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e257      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003936:	4b31      	ldr	r3, [pc, #196]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d0f0      	beq.n	8003924 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003942:	4b2e      	ldr	r3, [pc, #184]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	021b      	lsls	r3, r3, #8
 8003950:	492a      	ldr	r1, [pc, #168]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 8003952:	4313      	orrs	r3, r2
 8003954:	604b      	str	r3, [r1, #4]
 8003956:	e015      	b.n	8003984 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003958:	4b29      	ldr	r3, [pc, #164]	; (8003a00 <HAL_RCC_OscConfig+0x268>)
 800395a:	2200      	movs	r2, #0
 800395c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800395e:	f7fe fc73 	bl	8002248 <HAL_GetTick>
 8003962:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003964:	e008      	b.n	8003978 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003966:	f7fe fc6f 	bl	8002248 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d901      	bls.n	8003978 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e236      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003978:	4b20      	ldr	r3, [pc, #128]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1f0      	bne.n	8003966 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0310 	and.w	r3, r3, #16
 800398c:	2b00      	cmp	r3, #0
 800398e:	f000 80b8 	beq.w	8003b02 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d170      	bne.n	8003a7a <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003998:	4b18      	ldr	r3, [pc, #96]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d005      	beq.n	80039b0 <HAL_RCC_OscConfig+0x218>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d101      	bne.n	80039b0 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e21a      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a1a      	ldr	r2, [r3, #32]
 80039b4:	4b11      	ldr	r3, [pc, #68]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80039bc:	429a      	cmp	r2, r3
 80039be:	d921      	bls.n	8003a04 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6a1b      	ldr	r3, [r3, #32]
 80039c4:	4618      	mov	r0, r3
 80039c6:	f000 fc23 	bl	8004210 <RCC_SetFlashLatencyFromMSIRange>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d001      	beq.n	80039d4 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e208      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039d4:	4b09      	ldr	r3, [pc, #36]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a1b      	ldr	r3, [r3, #32]
 80039e0:	4906      	ldr	r1, [pc, #24]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 80039e2:	4313      	orrs	r3, r2
 80039e4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039e6:	4b05      	ldr	r3, [pc, #20]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	69db      	ldr	r3, [r3, #28]
 80039f2:	061b      	lsls	r3, r3, #24
 80039f4:	4901      	ldr	r1, [pc, #4]	; (80039fc <HAL_RCC_OscConfig+0x264>)
 80039f6:	4313      	orrs	r3, r2
 80039f8:	604b      	str	r3, [r1, #4]
 80039fa:	e020      	b.n	8003a3e <HAL_RCC_OscConfig+0x2a6>
 80039fc:	40023800 	.word	0x40023800
 8003a00:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a04:	4ba4      	ldr	r3, [pc, #656]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a1b      	ldr	r3, [r3, #32]
 8003a10:	49a1      	ldr	r1, [pc, #644]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a16:	4ba0      	ldr	r3, [pc, #640]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69db      	ldr	r3, [r3, #28]
 8003a22:	061b      	lsls	r3, r3, #24
 8003a24:	499c      	ldr	r1, [pc, #624]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a1b      	ldr	r3, [r3, #32]
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f000 fbee 	bl	8004210 <RCC_SetFlashLatencyFromMSIRange>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e1d3      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a1b      	ldr	r3, [r3, #32]
 8003a42:	0b5b      	lsrs	r3, r3, #13
 8003a44:	3301      	adds	r3, #1
 8003a46:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003a4a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003a4e:	4a92      	ldr	r2, [pc, #584]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003a50:	6892      	ldr	r2, [r2, #8]
 8003a52:	0912      	lsrs	r2, r2, #4
 8003a54:	f002 020f 	and.w	r2, r2, #15
 8003a58:	4990      	ldr	r1, [pc, #576]	; (8003c9c <HAL_RCC_OscConfig+0x504>)
 8003a5a:	5c8a      	ldrb	r2, [r1, r2]
 8003a5c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003a5e:	4a90      	ldr	r2, [pc, #576]	; (8003ca0 <HAL_RCC_OscConfig+0x508>)
 8003a60:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003a62:	4b90      	ldr	r3, [pc, #576]	; (8003ca4 <HAL_RCC_OscConfig+0x50c>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fe fba2 	bl	80021b0 <HAL_InitTick>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003a70:	7bfb      	ldrb	r3, [r7, #15]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d045      	beq.n	8003b02 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8003a76:	7bfb      	ldrb	r3, [r7, #15]
 8003a78:	e1b5      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d029      	beq.n	8003ad6 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003a82:	4b89      	ldr	r3, [pc, #548]	; (8003ca8 <HAL_RCC_OscConfig+0x510>)
 8003a84:	2201      	movs	r2, #1
 8003a86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a88:	f7fe fbde 	bl	8002248 <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003a8e:	e008      	b.n	8003aa2 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a90:	f7fe fbda 	bl	8002248 <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d901      	bls.n	8003aa2 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e1a1      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003aa2:	4b7d      	ldr	r3, [pc, #500]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d0f0      	beq.n	8003a90 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003aae:	4b7a      	ldr	r3, [pc, #488]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a1b      	ldr	r3, [r3, #32]
 8003aba:	4977      	ldr	r1, [pc, #476]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003abc:	4313      	orrs	r3, r2
 8003abe:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ac0:	4b75      	ldr	r3, [pc, #468]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	69db      	ldr	r3, [r3, #28]
 8003acc:	061b      	lsls	r3, r3, #24
 8003ace:	4972      	ldr	r1, [pc, #456]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	604b      	str	r3, [r1, #4]
 8003ad4:	e015      	b.n	8003b02 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003ad6:	4b74      	ldr	r3, [pc, #464]	; (8003ca8 <HAL_RCC_OscConfig+0x510>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003adc:	f7fe fbb4 	bl	8002248 <HAL_GetTick>
 8003ae0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003ae2:	e008      	b.n	8003af6 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ae4:	f7fe fbb0 	bl	8002248 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	2b02      	cmp	r3, #2
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e177      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003af6:	4b68      	ldr	r3, [pc, #416]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d1f0      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0308 	and.w	r3, r3, #8
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d030      	beq.n	8003b70 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d016      	beq.n	8003b44 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b16:	4b65      	ldr	r3, [pc, #404]	; (8003cac <HAL_RCC_OscConfig+0x514>)
 8003b18:	2201      	movs	r2, #1
 8003b1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b1c:	f7fe fb94 	bl	8002248 <HAL_GetTick>
 8003b20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003b22:	e008      	b.n	8003b36 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b24:	f7fe fb90 	bl	8002248 <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e157      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003b36:	4b58      	ldr	r3, [pc, #352]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d0f0      	beq.n	8003b24 <HAL_RCC_OscConfig+0x38c>
 8003b42:	e015      	b.n	8003b70 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b44:	4b59      	ldr	r3, [pc, #356]	; (8003cac <HAL_RCC_OscConfig+0x514>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b4a:	f7fe fb7d 	bl	8002248 <HAL_GetTick>
 8003b4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003b50:	e008      	b.n	8003b64 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b52:	f7fe fb79 	bl	8002248 <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d901      	bls.n	8003b64 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e140      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003b64:	4b4c      	ldr	r3, [pc, #304]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b68:	f003 0302 	and.w	r3, r3, #2
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d1f0      	bne.n	8003b52 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0304 	and.w	r3, r3, #4
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	f000 80b5 	beq.w	8003ce8 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b82:	4b45      	ldr	r3, [pc, #276]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d10d      	bne.n	8003baa <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b8e:	4b42      	ldr	r3, [pc, #264]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b92:	4a41      	ldr	r2, [pc, #260]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003b94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b98:	6253      	str	r3, [r2, #36]	; 0x24
 8003b9a:	4b3f      	ldr	r3, [pc, #252]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ba2:	60bb      	str	r3, [r7, #8]
 8003ba4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003baa:	4b41      	ldr	r3, [pc, #260]	; (8003cb0 <HAL_RCC_OscConfig+0x518>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d118      	bne.n	8003be8 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bb6:	4b3e      	ldr	r3, [pc, #248]	; (8003cb0 <HAL_RCC_OscConfig+0x518>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a3d      	ldr	r2, [pc, #244]	; (8003cb0 <HAL_RCC_OscConfig+0x518>)
 8003bbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bc2:	f7fe fb41 	bl	8002248 <HAL_GetTick>
 8003bc6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bc8:	e008      	b.n	8003bdc <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bca:	f7fe fb3d 	bl	8002248 <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	2b64      	cmp	r3, #100	; 0x64
 8003bd6:	d901      	bls.n	8003bdc <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003bd8:	2303      	movs	r3, #3
 8003bda:	e104      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bdc:	4b34      	ldr	r3, [pc, #208]	; (8003cb0 <HAL_RCC_OscConfig+0x518>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d0f0      	beq.n	8003bca <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d106      	bne.n	8003bfe <HAL_RCC_OscConfig+0x466>
 8003bf0:	4b29      	ldr	r3, [pc, #164]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003bf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bf4:	4a28      	ldr	r2, [pc, #160]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003bf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bfa:	6353      	str	r3, [r2, #52]	; 0x34
 8003bfc:	e02d      	b.n	8003c5a <HAL_RCC_OscConfig+0x4c2>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d10c      	bne.n	8003c20 <HAL_RCC_OscConfig+0x488>
 8003c06:	4b24      	ldr	r3, [pc, #144]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c0a:	4a23      	ldr	r2, [pc, #140]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003c0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c10:	6353      	str	r3, [r2, #52]	; 0x34
 8003c12:	4b21      	ldr	r3, [pc, #132]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003c14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c16:	4a20      	ldr	r2, [pc, #128]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003c18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c1c:	6353      	str	r3, [r2, #52]	; 0x34
 8003c1e:	e01c      	b.n	8003c5a <HAL_RCC_OscConfig+0x4c2>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	2b05      	cmp	r3, #5
 8003c26:	d10c      	bne.n	8003c42 <HAL_RCC_OscConfig+0x4aa>
 8003c28:	4b1b      	ldr	r3, [pc, #108]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003c2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c2c:	4a1a      	ldr	r2, [pc, #104]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003c2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c32:	6353      	str	r3, [r2, #52]	; 0x34
 8003c34:	4b18      	ldr	r3, [pc, #96]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003c36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c38:	4a17      	ldr	r2, [pc, #92]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003c3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c3e:	6353      	str	r3, [r2, #52]	; 0x34
 8003c40:	e00b      	b.n	8003c5a <HAL_RCC_OscConfig+0x4c2>
 8003c42:	4b15      	ldr	r3, [pc, #84]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003c44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c46:	4a14      	ldr	r2, [pc, #80]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003c48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c4c:	6353      	str	r3, [r2, #52]	; 0x34
 8003c4e:	4b12      	ldr	r3, [pc, #72]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c52:	4a11      	ldr	r2, [pc, #68]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003c54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c58:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d015      	beq.n	8003c8e <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c62:	f7fe faf1 	bl	8002248 <HAL_GetTick>
 8003c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c68:	e00a      	b.n	8003c80 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c6a:	f7fe faed 	bl	8002248 <HAL_GetTick>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d901      	bls.n	8003c80 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e0b2      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c80:	4b05      	ldr	r3, [pc, #20]	; (8003c98 <HAL_RCC_OscConfig+0x500>)
 8003c82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d0ee      	beq.n	8003c6a <HAL_RCC_OscConfig+0x4d2>
 8003c8c:	e023      	b.n	8003cd6 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c8e:	f7fe fadb 	bl	8002248 <HAL_GetTick>
 8003c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003c94:	e019      	b.n	8003cca <HAL_RCC_OscConfig+0x532>
 8003c96:	bf00      	nop
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	080069b8 	.word	0x080069b8
 8003ca0:	2000000c 	.word	0x2000000c
 8003ca4:	20000010 	.word	0x20000010
 8003ca8:	42470020 	.word	0x42470020
 8003cac:	42470680 	.word	0x42470680
 8003cb0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cb4:	f7fe fac8 	bl	8002248 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e08d      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003cca:	4b49      	ldr	r3, [pc, #292]	; (8003df0 <HAL_RCC_OscConfig+0x658>)
 8003ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d1ee      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003cd6:	7ffb      	ldrb	r3, [r7, #31]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d105      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cdc:	4b44      	ldr	r3, [pc, #272]	; (8003df0 <HAL_RCC_OscConfig+0x658>)
 8003cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce0:	4a43      	ldr	r2, [pc, #268]	; (8003df0 <HAL_RCC_OscConfig+0x658>)
 8003ce2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ce6:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d079      	beq.n	8003de4 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	2b0c      	cmp	r3, #12
 8003cf4:	d056      	beq.n	8003da4 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d13b      	bne.n	8003d76 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cfe:	4b3d      	ldr	r3, [pc, #244]	; (8003df4 <HAL_RCC_OscConfig+0x65c>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d04:	f7fe faa0 	bl	8002248 <HAL_GetTick>
 8003d08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d0a:	e008      	b.n	8003d1e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d0c:	f7fe fa9c 	bl	8002248 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e063      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d1e:	4b34      	ldr	r3, [pc, #208]	; (8003df0 <HAL_RCC_OscConfig+0x658>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d1f0      	bne.n	8003d0c <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d2a:	4b31      	ldr	r3, [pc, #196]	; (8003df0 <HAL_RCC_OscConfig+0x658>)
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d3a:	4319      	orrs	r1, r3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d40:	430b      	orrs	r3, r1
 8003d42:	492b      	ldr	r1, [pc, #172]	; (8003df0 <HAL_RCC_OscConfig+0x658>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d48:	4b2a      	ldr	r3, [pc, #168]	; (8003df4 <HAL_RCC_OscConfig+0x65c>)
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d4e:	f7fe fa7b 	bl	8002248 <HAL_GetTick>
 8003d52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d54:	e008      	b.n	8003d68 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d56:	f7fe fa77 	bl	8002248 <HAL_GetTick>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d901      	bls.n	8003d68 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	e03e      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d68:	4b21      	ldr	r3, [pc, #132]	; (8003df0 <HAL_RCC_OscConfig+0x658>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d0f0      	beq.n	8003d56 <HAL_RCC_OscConfig+0x5be>
 8003d74:	e036      	b.n	8003de4 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d76:	4b1f      	ldr	r3, [pc, #124]	; (8003df4 <HAL_RCC_OscConfig+0x65c>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d7c:	f7fe fa64 	bl	8002248 <HAL_GetTick>
 8003d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d82:	e008      	b.n	8003d96 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d84:	f7fe fa60 	bl	8002248 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d901      	bls.n	8003d96 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e027      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d96:	4b16      	ldr	r3, [pc, #88]	; (8003df0 <HAL_RCC_OscConfig+0x658>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1f0      	bne.n	8003d84 <HAL_RCC_OscConfig+0x5ec>
 8003da2:	e01f      	b.n	8003de4 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d101      	bne.n	8003db0 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e01a      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003db0:	4b0f      	ldr	r3, [pc, #60]	; (8003df0 <HAL_RCC_OscConfig+0x658>)
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d10d      	bne.n	8003de0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d106      	bne.n	8003de0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d001      	beq.n	8003de4 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e000      	b.n	8003de6 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3720      	adds	r7, #32
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	40023800 	.word	0x40023800
 8003df4:	42470060 	.word	0x42470060

08003df8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e11a      	b.n	8004042 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e0c:	4b8f      	ldr	r3, [pc, #572]	; (800404c <HAL_RCC_ClockConfig+0x254>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0301 	and.w	r3, r3, #1
 8003e14:	683a      	ldr	r2, [r7, #0]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d919      	bls.n	8003e4e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d105      	bne.n	8003e2c <HAL_RCC_ClockConfig+0x34>
 8003e20:	4b8a      	ldr	r3, [pc, #552]	; (800404c <HAL_RCC_ClockConfig+0x254>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a89      	ldr	r2, [pc, #548]	; (800404c <HAL_RCC_ClockConfig+0x254>)
 8003e26:	f043 0304 	orr.w	r3, r3, #4
 8003e2a:	6013      	str	r3, [r2, #0]
 8003e2c:	4b87      	ldr	r3, [pc, #540]	; (800404c <HAL_RCC_ClockConfig+0x254>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f023 0201 	bic.w	r2, r3, #1
 8003e34:	4985      	ldr	r1, [pc, #532]	; (800404c <HAL_RCC_ClockConfig+0x254>)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e3c:	4b83      	ldr	r3, [pc, #524]	; (800404c <HAL_RCC_ClockConfig+0x254>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0301 	and.w	r3, r3, #1
 8003e44:	683a      	ldr	r2, [r7, #0]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d001      	beq.n	8003e4e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e0f9      	b.n	8004042 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d008      	beq.n	8003e6c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e5a:	4b7d      	ldr	r3, [pc, #500]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	497a      	ldr	r1, [pc, #488]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0301 	and.w	r3, r3, #1
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	f000 808e 	beq.w	8003f96 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d107      	bne.n	8003e92 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e82:	4b73      	ldr	r3, [pc, #460]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d121      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e0d7      	b.n	8004042 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	2b03      	cmp	r3, #3
 8003e98:	d107      	bne.n	8003eaa <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e9a:	4b6d      	ldr	r3, [pc, #436]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d115      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e0cb      	b.n	8004042 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d107      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003eb2:	4b67      	ldr	r3, [pc, #412]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d109      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e0bf      	b.n	8004042 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003ec2:	4b63      	ldr	r3, [pc, #396]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e0b7      	b.n	8004042 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ed2:	4b5f      	ldr	r3, [pc, #380]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f023 0203 	bic.w	r2, r3, #3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	495c      	ldr	r1, [pc, #368]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ee4:	f7fe f9b0 	bl	8002248 <HAL_GetTick>
 8003ee8:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d112      	bne.n	8003f18 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ef2:	e00a      	b.n	8003f0a <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ef4:	f7fe f9a8 	bl	8002248 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e09b      	b.n	8004042 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f0a:	4b51      	ldr	r3, [pc, #324]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f003 030c 	and.w	r3, r3, #12
 8003f12:	2b08      	cmp	r3, #8
 8003f14:	d1ee      	bne.n	8003ef4 <HAL_RCC_ClockConfig+0xfc>
 8003f16:	e03e      	b.n	8003f96 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	2b03      	cmp	r3, #3
 8003f1e:	d112      	bne.n	8003f46 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f20:	e00a      	b.n	8003f38 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f22:	f7fe f991 	bl	8002248 <HAL_GetTick>
 8003f26:	4602      	mov	r2, r0
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d901      	bls.n	8003f38 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e084      	b.n	8004042 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f38:	4b45      	ldr	r3, [pc, #276]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f003 030c 	and.w	r3, r3, #12
 8003f40:	2b0c      	cmp	r3, #12
 8003f42:	d1ee      	bne.n	8003f22 <HAL_RCC_ClockConfig+0x12a>
 8003f44:	e027      	b.n	8003f96 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d11d      	bne.n	8003f8a <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f4e:	e00a      	b.n	8003f66 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f50:	f7fe f97a 	bl	8002248 <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d901      	bls.n	8003f66 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e06d      	b.n	8004042 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f66:	4b3a      	ldr	r3, [pc, #232]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f003 030c 	and.w	r3, r3, #12
 8003f6e:	2b04      	cmp	r3, #4
 8003f70:	d1ee      	bne.n	8003f50 <HAL_RCC_ClockConfig+0x158>
 8003f72:	e010      	b.n	8003f96 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f74:	f7fe f968 	bl	8002248 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e05b      	b.n	8004042 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003f8a:	4b31      	ldr	r3, [pc, #196]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f003 030c 	and.w	r3, r3, #12
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1ee      	bne.n	8003f74 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f96:	4b2d      	ldr	r3, [pc, #180]	; (800404c <HAL_RCC_ClockConfig+0x254>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d219      	bcs.n	8003fd8 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d105      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0x1be>
 8003faa:	4b28      	ldr	r3, [pc, #160]	; (800404c <HAL_RCC_ClockConfig+0x254>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a27      	ldr	r2, [pc, #156]	; (800404c <HAL_RCC_ClockConfig+0x254>)
 8003fb0:	f043 0304 	orr.w	r3, r3, #4
 8003fb4:	6013      	str	r3, [r2, #0]
 8003fb6:	4b25      	ldr	r3, [pc, #148]	; (800404c <HAL_RCC_ClockConfig+0x254>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f023 0201 	bic.w	r2, r3, #1
 8003fbe:	4923      	ldr	r1, [pc, #140]	; (800404c <HAL_RCC_ClockConfig+0x254>)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fc6:	4b21      	ldr	r3, [pc, #132]	; (800404c <HAL_RCC_ClockConfig+0x254>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	683a      	ldr	r2, [r7, #0]
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d001      	beq.n	8003fd8 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e034      	b.n	8004042 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0304 	and.w	r3, r3, #4
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d008      	beq.n	8003ff6 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fe4:	4b1a      	ldr	r3, [pc, #104]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	4917      	ldr	r1, [pc, #92]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0308 	and.w	r3, r3, #8
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d009      	beq.n	8004016 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004002:	4b13      	ldr	r3, [pc, #76]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	490f      	ldr	r1, [pc, #60]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 8004012:	4313      	orrs	r3, r2
 8004014:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004016:	f000 f823 	bl	8004060 <HAL_RCC_GetSysClockFreq>
 800401a:	4602      	mov	r2, r0
 800401c:	4b0c      	ldr	r3, [pc, #48]	; (8004050 <HAL_RCC_ClockConfig+0x258>)
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	091b      	lsrs	r3, r3, #4
 8004022:	f003 030f 	and.w	r3, r3, #15
 8004026:	490b      	ldr	r1, [pc, #44]	; (8004054 <HAL_RCC_ClockConfig+0x25c>)
 8004028:	5ccb      	ldrb	r3, [r1, r3]
 800402a:	fa22 f303 	lsr.w	r3, r2, r3
 800402e:	4a0a      	ldr	r2, [pc, #40]	; (8004058 <HAL_RCC_ClockConfig+0x260>)
 8004030:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004032:	4b0a      	ldr	r3, [pc, #40]	; (800405c <HAL_RCC_ClockConfig+0x264>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4618      	mov	r0, r3
 8004038:	f7fe f8ba 	bl	80021b0 <HAL_InitTick>
 800403c:	4603      	mov	r3, r0
 800403e:	72fb      	strb	r3, [r7, #11]

  return status;
 8004040:	7afb      	ldrb	r3, [r7, #11]
}
 8004042:	4618      	mov	r0, r3
 8004044:	3710      	adds	r7, #16
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	40023c00 	.word	0x40023c00
 8004050:	40023800 	.word	0x40023800
 8004054:	080069b8 	.word	0x080069b8
 8004058:	2000000c 	.word	0x2000000c
 800405c:	20000010 	.word	0x20000010

08004060 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004060:	b5b0      	push	{r4, r5, r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8004066:	4b4d      	ldr	r3, [pc, #308]	; (800419c <HAL_RCC_GetSysClockFreq+0x13c>)
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f003 030c 	and.w	r3, r3, #12
 8004072:	2b0c      	cmp	r3, #12
 8004074:	d00c      	beq.n	8004090 <HAL_RCC_GetSysClockFreq+0x30>
 8004076:	2b0c      	cmp	r3, #12
 8004078:	d87c      	bhi.n	8004174 <HAL_RCC_GetSysClockFreq+0x114>
 800407a:	2b04      	cmp	r3, #4
 800407c:	d002      	beq.n	8004084 <HAL_RCC_GetSysClockFreq+0x24>
 800407e:	2b08      	cmp	r3, #8
 8004080:	d003      	beq.n	800408a <HAL_RCC_GetSysClockFreq+0x2a>
 8004082:	e077      	b.n	8004174 <HAL_RCC_GetSysClockFreq+0x114>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004084:	4b46      	ldr	r3, [pc, #280]	; (80041a0 <HAL_RCC_GetSysClockFreq+0x140>)
 8004086:	613b      	str	r3, [r7, #16]
      break;
 8004088:	e082      	b.n	8004190 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800408a:	4b46      	ldr	r3, [pc, #280]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x144>)
 800408c:	613b      	str	r3, [r7, #16]
      break;
 800408e:	e07f      	b.n	8004190 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	0c9b      	lsrs	r3, r3, #18
 8004094:	f003 030f 	and.w	r3, r3, #15
 8004098:	4a43      	ldr	r2, [pc, #268]	; (80041a8 <HAL_RCC_GetSysClockFreq+0x148>)
 800409a:	5cd3      	ldrb	r3, [r2, r3]
 800409c:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	0d9b      	lsrs	r3, r3, #22
 80040a2:	f003 0303 	and.w	r3, r3, #3
 80040a6:	3301      	adds	r3, #1
 80040a8:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040aa:	4b3c      	ldr	r3, [pc, #240]	; (800419c <HAL_RCC_GetSysClockFreq+0x13c>)
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d01a      	beq.n	80040ec <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	461a      	mov	r2, r3
 80040ba:	f04f 0300 	mov.w	r3, #0
 80040be:	4939      	ldr	r1, [pc, #228]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x144>)
 80040c0:	fb01 f003 	mul.w	r0, r1, r3
 80040c4:	2100      	movs	r1, #0
 80040c6:	fb01 f102 	mul.w	r1, r1, r2
 80040ca:	1844      	adds	r4, r0, r1
 80040cc:	4935      	ldr	r1, [pc, #212]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x144>)
 80040ce:	fba2 0101 	umull	r0, r1, r2, r1
 80040d2:	1863      	adds	r3, r4, r1
 80040d4:	4619      	mov	r1, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	461a      	mov	r2, r3
 80040da:	f04f 0300 	mov.w	r3, #0
 80040de:	f7fc fd4b 	bl	8000b78 <__aeabi_uldivmod>
 80040e2:	4602      	mov	r2, r0
 80040e4:	460b      	mov	r3, r1
 80040e6:	4613      	mov	r3, r2
 80040e8:	617b      	str	r3, [r7, #20]
 80040ea:	e040      	b.n	800416e <HAL_RCC_GetSysClockFreq+0x10e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	461c      	mov	r4, r3
 80040f0:	f04f 0500 	mov.w	r5, #0
 80040f4:	4620      	mov	r0, r4
 80040f6:	4629      	mov	r1, r5
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	f04f 0300 	mov.w	r3, #0
 8004100:	014b      	lsls	r3, r1, #5
 8004102:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004106:	0142      	lsls	r2, r0, #5
 8004108:	4610      	mov	r0, r2
 800410a:	4619      	mov	r1, r3
 800410c:	1b00      	subs	r0, r0, r4
 800410e:	eb61 0105 	sbc.w	r1, r1, r5
 8004112:	f04f 0200 	mov.w	r2, #0
 8004116:	f04f 0300 	mov.w	r3, #0
 800411a:	018b      	lsls	r3, r1, #6
 800411c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004120:	0182      	lsls	r2, r0, #6
 8004122:	1a12      	subs	r2, r2, r0
 8004124:	eb63 0301 	sbc.w	r3, r3, r1
 8004128:	f04f 0000 	mov.w	r0, #0
 800412c:	f04f 0100 	mov.w	r1, #0
 8004130:	00d9      	lsls	r1, r3, #3
 8004132:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004136:	00d0      	lsls	r0, r2, #3
 8004138:	4602      	mov	r2, r0
 800413a:	460b      	mov	r3, r1
 800413c:	1912      	adds	r2, r2, r4
 800413e:	eb45 0303 	adc.w	r3, r5, r3
 8004142:	f04f 0000 	mov.w	r0, #0
 8004146:	f04f 0100 	mov.w	r1, #0
 800414a:	0299      	lsls	r1, r3, #10
 800414c:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004150:	0290      	lsls	r0, r2, #10
 8004152:	4602      	mov	r2, r0
 8004154:	460b      	mov	r3, r1
 8004156:	4610      	mov	r0, r2
 8004158:	4619      	mov	r1, r3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	461a      	mov	r2, r3
 800415e:	f04f 0300 	mov.w	r3, #0
 8004162:	f7fc fd09 	bl	8000b78 <__aeabi_uldivmod>
 8004166:	4602      	mov	r2, r0
 8004168:	460b      	mov	r3, r1
 800416a:	4613      	mov	r3, r2
 800416c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	613b      	str	r3, [r7, #16]
      break;
 8004172:	e00d      	b.n	8004190 <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004174:	4b09      	ldr	r3, [pc, #36]	; (800419c <HAL_RCC_GetSysClockFreq+0x13c>)
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	0b5b      	lsrs	r3, r3, #13
 800417a:	f003 0307 	and.w	r3, r3, #7
 800417e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	3301      	adds	r3, #1
 8004184:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004188:	fa02 f303 	lsl.w	r3, r2, r3
 800418c:	613b      	str	r3, [r7, #16]
      break;
 800418e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004190:	693b      	ldr	r3, [r7, #16]
}
 8004192:	4618      	mov	r0, r3
 8004194:	3718      	adds	r7, #24
 8004196:	46bd      	mov	sp, r7
 8004198:	bdb0      	pop	{r4, r5, r7, pc}
 800419a:	bf00      	nop
 800419c:	40023800 	.word	0x40023800
 80041a0:	00f42400 	.word	0x00f42400
 80041a4:	016e3600 	.word	0x016e3600
 80041a8:	080069ac 	.word	0x080069ac

080041ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041ac:	b480      	push	{r7}
 80041ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041b0:	4b02      	ldr	r3, [pc, #8]	; (80041bc <HAL_RCC_GetHCLKFreq+0x10>)
 80041b2:	681b      	ldr	r3, [r3, #0]
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bc80      	pop	{r7}
 80041ba:	4770      	bx	lr
 80041bc:	2000000c 	.word	0x2000000c

080041c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041c4:	f7ff fff2 	bl	80041ac <HAL_RCC_GetHCLKFreq>
 80041c8:	4602      	mov	r2, r0
 80041ca:	4b05      	ldr	r3, [pc, #20]	; (80041e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	0a1b      	lsrs	r3, r3, #8
 80041d0:	f003 0307 	and.w	r3, r3, #7
 80041d4:	4903      	ldr	r1, [pc, #12]	; (80041e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041d6:	5ccb      	ldrb	r3, [r1, r3]
 80041d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041dc:	4618      	mov	r0, r3
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	40023800 	.word	0x40023800
 80041e4:	080069c8 	.word	0x080069c8

080041e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041ec:	f7ff ffde 	bl	80041ac <HAL_RCC_GetHCLKFreq>
 80041f0:	4602      	mov	r2, r0
 80041f2:	4b05      	ldr	r3, [pc, #20]	; (8004208 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	0adb      	lsrs	r3, r3, #11
 80041f8:	f003 0307 	and.w	r3, r3, #7
 80041fc:	4903      	ldr	r1, [pc, #12]	; (800420c <HAL_RCC_GetPCLK2Freq+0x24>)
 80041fe:	5ccb      	ldrb	r3, [r1, r3]
 8004200:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004204:	4618      	mov	r0, r3
 8004206:	bd80      	pop	{r7, pc}
 8004208:	40023800 	.word	0x40023800
 800420c:	080069c8 	.word	0x080069c8

08004210 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8004210:	b480      	push	{r7}
 8004212:	b087      	sub	sp, #28
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004218:	2300      	movs	r3, #0
 800421a:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800421c:	4b29      	ldr	r3, [pc, #164]	; (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d12c      	bne.n	8004282 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004228:	4b26      	ldr	r3, [pc, #152]	; (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800422a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d005      	beq.n	8004240 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004234:	4b24      	ldr	r3, [pc, #144]	; (80042c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800423c:	617b      	str	r3, [r7, #20]
 800423e:	e016      	b.n	800426e <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004240:	4b20      	ldr	r3, [pc, #128]	; (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004244:	4a1f      	ldr	r2, [pc, #124]	; (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004246:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800424a:	6253      	str	r3, [r2, #36]	; 0x24
 800424c:	4b1d      	ldr	r3, [pc, #116]	; (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800424e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004250:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004254:	60fb      	str	r3, [r7, #12]
 8004256:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004258:	4b1b      	ldr	r3, [pc, #108]	; (80042c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8004260:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8004262:	4b18      	ldr	r3, [pc, #96]	; (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004266:	4a17      	ldr	r2, [pc, #92]	; (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004268:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800426c:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004274:	d105      	bne.n	8004282 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800427c:	d101      	bne.n	8004282 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800427e:	2301      	movs	r3, #1
 8004280:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d105      	bne.n	8004294 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8004288:	4b10      	ldr	r3, [pc, #64]	; (80042cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a0f      	ldr	r2, [pc, #60]	; (80042cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800428e:	f043 0304 	orr.w	r3, r3, #4
 8004292:	6013      	str	r3, [r2, #0]
 8004294:	4b0d      	ldr	r3, [pc, #52]	; (80042cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f023 0201 	bic.w	r2, r3, #1
 800429c:	490b      	ldr	r1, [pc, #44]	; (80042cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80042a4:	4b09      	ldr	r3, [pc, #36]	; (80042cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0301 	and.w	r3, r3, #1
 80042ac:	693a      	ldr	r2, [r7, #16]
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d001      	beq.n	80042b6 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e000      	b.n	80042b8 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80042b6:	2300      	movs	r3, #0
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	371c      	adds	r7, #28
 80042bc:	46bd      	mov	sp, r7
 80042be:	bc80      	pop	{r7}
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	40023800 	.word	0x40023800
 80042c8:	40007000 	.word	0x40007000
 80042cc:	40023c00 	.word	0x40023c00

080042d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d101      	bne.n	80042e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e031      	b.n	8004346 <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d106      	bne.n	80042fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7fd fe32 	bl	8001f60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2202      	movs	r2, #2
 8004300:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	3304      	adds	r3, #4
 800430c:	4619      	mov	r1, r3
 800430e:	4610      	mov	r0, r2
 8004310:	f000 fa5a 	bl	80047c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	3708      	adds	r7, #8
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
	...

08004350 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b01      	cmp	r3, #1
 8004362:	d001      	beq.n	8004368 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e03a      	b.n	80043de <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68da      	ldr	r2, [r3, #12]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f042 0201 	orr.w	r2, r2, #1
 800437e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004388:	d00e      	beq.n	80043a8 <HAL_TIM_Base_Start_IT+0x58>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a16      	ldr	r2, [pc, #88]	; (80043e8 <HAL_TIM_Base_Start_IT+0x98>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d009      	beq.n	80043a8 <HAL_TIM_Base_Start_IT+0x58>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a14      	ldr	r2, [pc, #80]	; (80043ec <HAL_TIM_Base_Start_IT+0x9c>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d004      	beq.n	80043a8 <HAL_TIM_Base_Start_IT+0x58>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a13      	ldr	r2, [pc, #76]	; (80043f0 <HAL_TIM_Base_Start_IT+0xa0>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d111      	bne.n	80043cc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f003 0307 	and.w	r3, r3, #7
 80043b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2b06      	cmp	r3, #6
 80043b8:	d010      	beq.n	80043dc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f042 0201 	orr.w	r2, r2, #1
 80043c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043ca:	e007      	b.n	80043dc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f042 0201 	orr.w	r2, r2, #1
 80043da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3714      	adds	r7, #20
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bc80      	pop	{r7}
 80043e6:	4770      	bx	lr
 80043e8:	40000400 	.word	0x40000400
 80043ec:	40000800 	.word	0x40000800
 80043f0:	40010800 	.word	0x40010800

080043f4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68da      	ldr	r2, [r3, #12]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f022 0201 	bic.w	r2, r2, #1
 800440a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	6a1a      	ldr	r2, [r3, #32]
 8004412:	f241 1311 	movw	r3, #4369	; 0x1111
 8004416:	4013      	ands	r3, r2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d107      	bne.n	800442c <HAL_TIM_Base_Stop_IT+0x38>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f022 0201 	bic.w	r2, r2, #1
 800442a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Return function status */
  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	370c      	adds	r7, #12
 800443a:	46bd      	mov	sp, r7
 800443c:	bc80      	pop	{r7}
 800443e:	4770      	bx	lr

08004440 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b082      	sub	sp, #8
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b02      	cmp	r3, #2
 8004454:	d122      	bne.n	800449c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	f003 0302 	and.w	r3, r3, #2
 8004460:	2b02      	cmp	r3, #2
 8004462:	d11b      	bne.n	800449c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f06f 0202 	mvn.w	r2, #2
 800446c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	f003 0303 	and.w	r3, r3, #3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d003      	beq.n	800448a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 f985 	bl	8004792 <HAL_TIM_IC_CaptureCallback>
 8004488:	e005      	b.n	8004496 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 f978 	bl	8004780 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 f987 	bl	80047a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	f003 0304 	and.w	r3, r3, #4
 80044a6:	2b04      	cmp	r3, #4
 80044a8:	d122      	bne.n	80044f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	f003 0304 	and.w	r3, r3, #4
 80044b4:	2b04      	cmp	r3, #4
 80044b6:	d11b      	bne.n	80044f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f06f 0204 	mvn.w	r2, #4
 80044c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2202      	movs	r2, #2
 80044c6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 f95b 	bl	8004792 <HAL_TIM_IC_CaptureCallback>
 80044dc:	e005      	b.n	80044ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f000 f94e 	bl	8004780 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f000 f95d 	bl	80047a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	f003 0308 	and.w	r3, r3, #8
 80044fa:	2b08      	cmp	r3, #8
 80044fc:	d122      	bne.n	8004544 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	f003 0308 	and.w	r3, r3, #8
 8004508:	2b08      	cmp	r3, #8
 800450a:	d11b      	bne.n	8004544 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f06f 0208 	mvn.w	r2, #8
 8004514:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2204      	movs	r2, #4
 800451a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	69db      	ldr	r3, [r3, #28]
 8004522:	f003 0303 	and.w	r3, r3, #3
 8004526:	2b00      	cmp	r3, #0
 8004528:	d003      	beq.n	8004532 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f931 	bl	8004792 <HAL_TIM_IC_CaptureCallback>
 8004530:	e005      	b.n	800453e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f924 	bl	8004780 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f000 f933 	bl	80047a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	691b      	ldr	r3, [r3, #16]
 800454a:	f003 0310 	and.w	r3, r3, #16
 800454e:	2b10      	cmp	r3, #16
 8004550:	d122      	bne.n	8004598 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	f003 0310 	and.w	r3, r3, #16
 800455c:	2b10      	cmp	r3, #16
 800455e:	d11b      	bne.n	8004598 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f06f 0210 	mvn.w	r2, #16
 8004568:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2208      	movs	r2, #8
 800456e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	69db      	ldr	r3, [r3, #28]
 8004576:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800457a:	2b00      	cmp	r3, #0
 800457c:	d003      	beq.n	8004586 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f000 f907 	bl	8004792 <HAL_TIM_IC_CaptureCallback>
 8004584:	e005      	b.n	8004592 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 f8fa 	bl	8004780 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f000 f909 	bl	80047a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d10e      	bne.n	80045c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d107      	bne.n	80045c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f06f 0201 	mvn.w	r2, #1
 80045bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f7fd f840 	bl	8001644 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045ce:	2b40      	cmp	r3, #64	; 0x40
 80045d0:	d10e      	bne.n	80045f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045dc:	2b40      	cmp	r3, #64	; 0x40
 80045de:	d107      	bne.n	80045f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80045e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 f8e3 	bl	80047b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045f0:	bf00      	nop
 80045f2:	3708      	adds	r7, #8
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004608:	2b01      	cmp	r3, #1
 800460a:	d101      	bne.n	8004610 <HAL_TIM_ConfigClockSource+0x18>
 800460c:	2302      	movs	r3, #2
 800460e:	e0b3      	b.n	8004778 <HAL_TIM_ConfigClockSource+0x180>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2202      	movs	r2, #2
 800461c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800462e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004636:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	68fa      	ldr	r2, [r7, #12]
 800463e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004648:	d03e      	beq.n	80046c8 <HAL_TIM_ConfigClockSource+0xd0>
 800464a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800464e:	f200 8087 	bhi.w	8004760 <HAL_TIM_ConfigClockSource+0x168>
 8004652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004656:	f000 8085 	beq.w	8004764 <HAL_TIM_ConfigClockSource+0x16c>
 800465a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800465e:	d87f      	bhi.n	8004760 <HAL_TIM_ConfigClockSource+0x168>
 8004660:	2b70      	cmp	r3, #112	; 0x70
 8004662:	d01a      	beq.n	800469a <HAL_TIM_ConfigClockSource+0xa2>
 8004664:	2b70      	cmp	r3, #112	; 0x70
 8004666:	d87b      	bhi.n	8004760 <HAL_TIM_ConfigClockSource+0x168>
 8004668:	2b60      	cmp	r3, #96	; 0x60
 800466a:	d050      	beq.n	800470e <HAL_TIM_ConfigClockSource+0x116>
 800466c:	2b60      	cmp	r3, #96	; 0x60
 800466e:	d877      	bhi.n	8004760 <HAL_TIM_ConfigClockSource+0x168>
 8004670:	2b50      	cmp	r3, #80	; 0x50
 8004672:	d03c      	beq.n	80046ee <HAL_TIM_ConfigClockSource+0xf6>
 8004674:	2b50      	cmp	r3, #80	; 0x50
 8004676:	d873      	bhi.n	8004760 <HAL_TIM_ConfigClockSource+0x168>
 8004678:	2b40      	cmp	r3, #64	; 0x40
 800467a:	d058      	beq.n	800472e <HAL_TIM_ConfigClockSource+0x136>
 800467c:	2b40      	cmp	r3, #64	; 0x40
 800467e:	d86f      	bhi.n	8004760 <HAL_TIM_ConfigClockSource+0x168>
 8004680:	2b30      	cmp	r3, #48	; 0x30
 8004682:	d064      	beq.n	800474e <HAL_TIM_ConfigClockSource+0x156>
 8004684:	2b30      	cmp	r3, #48	; 0x30
 8004686:	d86b      	bhi.n	8004760 <HAL_TIM_ConfigClockSource+0x168>
 8004688:	2b20      	cmp	r3, #32
 800468a:	d060      	beq.n	800474e <HAL_TIM_ConfigClockSource+0x156>
 800468c:	2b20      	cmp	r3, #32
 800468e:	d867      	bhi.n	8004760 <HAL_TIM_ConfigClockSource+0x168>
 8004690:	2b00      	cmp	r3, #0
 8004692:	d05c      	beq.n	800474e <HAL_TIM_ConfigClockSource+0x156>
 8004694:	2b10      	cmp	r3, #16
 8004696:	d05a      	beq.n	800474e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004698:	e062      	b.n	8004760 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6818      	ldr	r0, [r3, #0]
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	6899      	ldr	r1, [r3, #8]
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	685a      	ldr	r2, [r3, #4]
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	f000 f974 	bl	8004996 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80046bc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	609a      	str	r2, [r3, #8]
      break;
 80046c6:	e04e      	b.n	8004766 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6818      	ldr	r0, [r3, #0]
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	6899      	ldr	r1, [r3, #8]
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	685a      	ldr	r2, [r3, #4]
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	f000 f95d 	bl	8004996 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	689a      	ldr	r2, [r3, #8]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046ea:	609a      	str	r2, [r3, #8]
      break;
 80046ec:	e03b      	b.n	8004766 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6818      	ldr	r0, [r3, #0]
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	6859      	ldr	r1, [r3, #4]
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	461a      	mov	r2, r3
 80046fc:	f000 f8d4 	bl	80048a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2150      	movs	r1, #80	; 0x50
 8004706:	4618      	mov	r0, r3
 8004708:	f000 f92b 	bl	8004962 <TIM_ITRx_SetConfig>
      break;
 800470c:	e02b      	b.n	8004766 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6818      	ldr	r0, [r3, #0]
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	6859      	ldr	r1, [r3, #4]
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	461a      	mov	r2, r3
 800471c:	f000 f8f2 	bl	8004904 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	2160      	movs	r1, #96	; 0x60
 8004726:	4618      	mov	r0, r3
 8004728:	f000 f91b 	bl	8004962 <TIM_ITRx_SetConfig>
      break;
 800472c:	e01b      	b.n	8004766 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6818      	ldr	r0, [r3, #0]
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	6859      	ldr	r1, [r3, #4]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	461a      	mov	r2, r3
 800473c:	f000 f8b4 	bl	80048a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	2140      	movs	r1, #64	; 0x40
 8004746:	4618      	mov	r0, r3
 8004748:	f000 f90b 	bl	8004962 <TIM_ITRx_SetConfig>
      break;
 800474c:	e00b      	b.n	8004766 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4619      	mov	r1, r3
 8004758:	4610      	mov	r0, r2
 800475a:	f000 f902 	bl	8004962 <TIM_ITRx_SetConfig>
        break;
 800475e:	e002      	b.n	8004766 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004760:	bf00      	nop
 8004762:	e000      	b.n	8004766 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004764:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004776:	2300      	movs	r3, #0
}
 8004778:	4618      	mov	r0, r3
 800477a:	3710      	adds	r7, #16
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}

08004780 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	bc80      	pop	{r7}
 8004790:	4770      	bx	lr

08004792 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004792:	b480      	push	{r7}
 8004794:	b083      	sub	sp, #12
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800479a:	bf00      	nop
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	bc80      	pop	{r7}
 80047a2:	4770      	bx	lr

080047a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b083      	sub	sp, #12
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047ac:	bf00      	nop
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bc80      	pop	{r7}
 80047b4:	4770      	bx	lr

080047b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047b6:	b480      	push	{r7}
 80047b8:	b083      	sub	sp, #12
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047be:	bf00      	nop
 80047c0:	370c      	adds	r7, #12
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bc80      	pop	{r7}
 80047c6:	4770      	bx	lr

080047c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b085      	sub	sp, #20
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047de:	d00f      	beq.n	8004800 <TIM_Base_SetConfig+0x38>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a2b      	ldr	r2, [pc, #172]	; (8004890 <TIM_Base_SetConfig+0xc8>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d00b      	beq.n	8004800 <TIM_Base_SetConfig+0x38>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a2a      	ldr	r2, [pc, #168]	; (8004894 <TIM_Base_SetConfig+0xcc>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d007      	beq.n	8004800 <TIM_Base_SetConfig+0x38>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a29      	ldr	r2, [pc, #164]	; (8004898 <TIM_Base_SetConfig+0xd0>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d003      	beq.n	8004800 <TIM_Base_SetConfig+0x38>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a28      	ldr	r2, [pc, #160]	; (800489c <TIM_Base_SetConfig+0xd4>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d108      	bne.n	8004812 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	68fa      	ldr	r2, [r7, #12]
 800480e:	4313      	orrs	r3, r2
 8004810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004818:	d017      	beq.n	800484a <TIM_Base_SetConfig+0x82>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a1c      	ldr	r2, [pc, #112]	; (8004890 <TIM_Base_SetConfig+0xc8>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d013      	beq.n	800484a <TIM_Base_SetConfig+0x82>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a1b      	ldr	r2, [pc, #108]	; (8004894 <TIM_Base_SetConfig+0xcc>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d00f      	beq.n	800484a <TIM_Base_SetConfig+0x82>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a1a      	ldr	r2, [pc, #104]	; (8004898 <TIM_Base_SetConfig+0xd0>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d00b      	beq.n	800484a <TIM_Base_SetConfig+0x82>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a19      	ldr	r2, [pc, #100]	; (800489c <TIM_Base_SetConfig+0xd4>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d007      	beq.n	800484a <TIM_Base_SetConfig+0x82>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a18      	ldr	r2, [pc, #96]	; (80048a0 <TIM_Base_SetConfig+0xd8>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d003      	beq.n	800484a <TIM_Base_SetConfig+0x82>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a17      	ldr	r2, [pc, #92]	; (80048a4 <TIM_Base_SetConfig+0xdc>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d108      	bne.n	800485c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004850:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	68fa      	ldr	r2, [r7, #12]
 8004858:	4313      	orrs	r3, r2
 800485a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	4313      	orrs	r3, r2
 8004868:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	68fa      	ldr	r2, [r7, #12]
 800486e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	689a      	ldr	r2, [r3, #8]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	615a      	str	r2, [r3, #20]
}
 8004886:	bf00      	nop
 8004888:	3714      	adds	r7, #20
 800488a:	46bd      	mov	sp, r7
 800488c:	bc80      	pop	{r7}
 800488e:	4770      	bx	lr
 8004890:	40000400 	.word	0x40000400
 8004894:	40000800 	.word	0x40000800
 8004898:	40000c00 	.word	0x40000c00
 800489c:	40010800 	.word	0x40010800
 80048a0:	40010c00 	.word	0x40010c00
 80048a4:	40011000 	.word	0x40011000

080048a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b087      	sub	sp, #28
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	f023 0201 	bic.w	r2, r3, #1
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	699b      	ldr	r3, [r3, #24]
 80048ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	011b      	lsls	r3, r3, #4
 80048d8:	693a      	ldr	r2, [r7, #16]
 80048da:	4313      	orrs	r3, r2
 80048dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	f023 030a 	bic.w	r3, r3, #10
 80048e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80048e6:	697a      	ldr	r2, [r7, #20]
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	693a      	ldr	r2, [r7, #16]
 80048f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	621a      	str	r2, [r3, #32]
}
 80048fa:	bf00      	nop
 80048fc:	371c      	adds	r7, #28
 80048fe:	46bd      	mov	sp, r7
 8004900:	bc80      	pop	{r7}
 8004902:	4770      	bx	lr

08004904 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004904:	b480      	push	{r7}
 8004906:	b087      	sub	sp, #28
 8004908:	af00      	add	r7, sp, #0
 800490a:	60f8      	str	r0, [r7, #12]
 800490c:	60b9      	str	r1, [r7, #8]
 800490e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6a1b      	ldr	r3, [r3, #32]
 8004914:	f023 0210 	bic.w	r2, r3, #16
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800492e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	031b      	lsls	r3, r3, #12
 8004934:	697a      	ldr	r2, [r7, #20]
 8004936:	4313      	orrs	r3, r2
 8004938:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004940:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	011b      	lsls	r3, r3, #4
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	4313      	orrs	r3, r2
 800494a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	621a      	str	r2, [r3, #32]
}
 8004958:	bf00      	nop
 800495a:	371c      	adds	r7, #28
 800495c:	46bd      	mov	sp, r7
 800495e:	bc80      	pop	{r7}
 8004960:	4770      	bx	lr

08004962 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004962:	b480      	push	{r7}
 8004964:	b085      	sub	sp, #20
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
 800496a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004978:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800497a:	683a      	ldr	r2, [r7, #0]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	4313      	orrs	r3, r2
 8004980:	f043 0307 	orr.w	r3, r3, #7
 8004984:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	68fa      	ldr	r2, [r7, #12]
 800498a:	609a      	str	r2, [r3, #8]
}
 800498c:	bf00      	nop
 800498e:	3714      	adds	r7, #20
 8004990:	46bd      	mov	sp, r7
 8004992:	bc80      	pop	{r7}
 8004994:	4770      	bx	lr

08004996 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004996:	b480      	push	{r7}
 8004998:	b087      	sub	sp, #28
 800499a:	af00      	add	r7, sp, #0
 800499c:	60f8      	str	r0, [r7, #12]
 800499e:	60b9      	str	r1, [r7, #8]
 80049a0:	607a      	str	r2, [r7, #4]
 80049a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80049b0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	021a      	lsls	r2, r3, #8
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	431a      	orrs	r2, r3
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	4313      	orrs	r3, r2
 80049be:	697a      	ldr	r2, [r7, #20]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	609a      	str	r2, [r3, #8]
}
 80049ca:	bf00      	nop
 80049cc:	371c      	adds	r7, #28
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bc80      	pop	{r7}
 80049d2:	4770      	bx	lr

080049d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b085      	sub	sp, #20
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d101      	bne.n	80049ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049e8:	2302      	movs	r3, #2
 80049ea:	e046      	b.n	8004a7a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2202      	movs	r2, #2
 80049f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	68fa      	ldr	r2, [r7, #12]
 8004a24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a2e:	d00e      	beq.n	8004a4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a13      	ldr	r2, [pc, #76]	; (8004a84 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d009      	beq.n	8004a4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a12      	ldr	r2, [pc, #72]	; (8004a88 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d004      	beq.n	8004a4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a10      	ldr	r2, [pc, #64]	; (8004a8c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d10c      	bne.n	8004a68 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	68ba      	ldr	r2, [r7, #8]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68ba      	ldr	r2, [r7, #8]
 8004a66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004a78:	2300      	movs	r3, #0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3714      	adds	r7, #20
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bc80      	pop	{r7}
 8004a82:	4770      	bx	lr
 8004a84:	40000400 	.word	0x40000400
 8004a88:	40000800 	.word	0x40000800
 8004a8c:	40010800 	.word	0x40010800

08004a90 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d101      	bne.n	8004aa2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e03f      	b.n	8004b22 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d106      	bne.n	8004abc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f7fd fa76 	bl	8001fa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2224      	movs	r2, #36	; 0x24
 8004ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68da      	ldr	r2, [r3, #12]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ad2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f000 f829 	bl	8004b2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	691a      	ldr	r2, [r3, #16]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ae8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	695a      	ldr	r2, [r3, #20]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004af8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68da      	ldr	r2, [r3, #12]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2220      	movs	r2, #32
 8004b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2220      	movs	r2, #32
 8004b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004b20:	2300      	movs	r3, #0
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3708      	adds	r7, #8
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
	...

08004b2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	68da      	ldr	r2, [r3, #12]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	430a      	orrs	r2, r1
 8004b48:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	689a      	ldr	r2, [r3, #8]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	691b      	ldr	r3, [r3, #16]
 8004b52:	431a      	orrs	r2, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	695b      	ldr	r3, [r3, #20]
 8004b58:	431a      	orrs	r2, r3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	69db      	ldr	r3, [r3, #28]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004b6c:	f023 030c 	bic.w	r3, r3, #12
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	6812      	ldr	r2, [r2, #0]
 8004b74:	68b9      	ldr	r1, [r7, #8]
 8004b76:	430b      	orrs	r3, r1
 8004b78:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	699a      	ldr	r2, [r3, #24]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	430a      	orrs	r2, r1
 8004b8e:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a55      	ldr	r2, [pc, #340]	; (8004cec <UART_SetConfig+0x1c0>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d103      	bne.n	8004ba2 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004b9a:	f7ff fb25 	bl	80041e8 <HAL_RCC_GetPCLK2Freq>
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	e002      	b.n	8004ba8 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004ba2:	f7ff fb0d 	bl	80041c0 <HAL_RCC_GetPCLK1Freq>
 8004ba6:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	69db      	ldr	r3, [r3, #28]
 8004bac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bb0:	d14c      	bne.n	8004c4c <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004bb2:	68fa      	ldr	r2, [r7, #12]
 8004bb4:	4613      	mov	r3, r2
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	4413      	add	r3, r2
 8004bba:	009a      	lsls	r2, r3, #2
 8004bbc:	441a      	add	r2, r3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	005b      	lsls	r3, r3, #1
 8004bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc8:	4a49      	ldr	r2, [pc, #292]	; (8004cf0 <UART_SetConfig+0x1c4>)
 8004bca:	fba2 2303 	umull	r2, r3, r2, r3
 8004bce:	095b      	lsrs	r3, r3, #5
 8004bd0:	0119      	lsls	r1, r3, #4
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	4413      	add	r3, r2
 8004bda:	009a      	lsls	r2, r3, #2
 8004bdc:	441a      	add	r2, r3
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	005b      	lsls	r3, r3, #1
 8004be4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004be8:	4b41      	ldr	r3, [pc, #260]	; (8004cf0 <UART_SetConfig+0x1c4>)
 8004bea:	fba3 0302 	umull	r0, r3, r3, r2
 8004bee:	095b      	lsrs	r3, r3, #5
 8004bf0:	2064      	movs	r0, #100	; 0x64
 8004bf2:	fb00 f303 	mul.w	r3, r0, r3
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	00db      	lsls	r3, r3, #3
 8004bfa:	3332      	adds	r3, #50	; 0x32
 8004bfc:	4a3c      	ldr	r2, [pc, #240]	; (8004cf0 <UART_SetConfig+0x1c4>)
 8004bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8004c02:	095b      	lsrs	r3, r3, #5
 8004c04:	005b      	lsls	r3, r3, #1
 8004c06:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004c0a:	4419      	add	r1, r3
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	4413      	add	r3, r2
 8004c14:	009a      	lsls	r2, r3, #2
 8004c16:	441a      	add	r2, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	005b      	lsls	r3, r3, #1
 8004c1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c22:	4b33      	ldr	r3, [pc, #204]	; (8004cf0 <UART_SetConfig+0x1c4>)
 8004c24:	fba3 0302 	umull	r0, r3, r3, r2
 8004c28:	095b      	lsrs	r3, r3, #5
 8004c2a:	2064      	movs	r0, #100	; 0x64
 8004c2c:	fb00 f303 	mul.w	r3, r0, r3
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	00db      	lsls	r3, r3, #3
 8004c34:	3332      	adds	r3, #50	; 0x32
 8004c36:	4a2e      	ldr	r2, [pc, #184]	; (8004cf0 <UART_SetConfig+0x1c4>)
 8004c38:	fba2 2303 	umull	r2, r3, r2, r3
 8004c3c:	095b      	lsrs	r3, r3, #5
 8004c3e:	f003 0207 	and.w	r2, r3, #7
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	440a      	add	r2, r1
 8004c48:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c4a:	e04a      	b.n	8004ce2 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c4c:	68fa      	ldr	r2, [r7, #12]
 8004c4e:	4613      	mov	r3, r2
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	4413      	add	r3, r2
 8004c54:	009a      	lsls	r2, r3, #2
 8004c56:	441a      	add	r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c62:	4a23      	ldr	r2, [pc, #140]	; (8004cf0 <UART_SetConfig+0x1c4>)
 8004c64:	fba2 2303 	umull	r2, r3, r2, r3
 8004c68:	095b      	lsrs	r3, r3, #5
 8004c6a:	0119      	lsls	r1, r3, #4
 8004c6c:	68fa      	ldr	r2, [r7, #12]
 8004c6e:	4613      	mov	r3, r2
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	4413      	add	r3, r2
 8004c74:	009a      	lsls	r2, r3, #2
 8004c76:	441a      	add	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c82:	4b1b      	ldr	r3, [pc, #108]	; (8004cf0 <UART_SetConfig+0x1c4>)
 8004c84:	fba3 0302 	umull	r0, r3, r3, r2
 8004c88:	095b      	lsrs	r3, r3, #5
 8004c8a:	2064      	movs	r0, #100	; 0x64
 8004c8c:	fb00 f303 	mul.w	r3, r0, r3
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	011b      	lsls	r3, r3, #4
 8004c94:	3332      	adds	r3, #50	; 0x32
 8004c96:	4a16      	ldr	r2, [pc, #88]	; (8004cf0 <UART_SetConfig+0x1c4>)
 8004c98:	fba2 2303 	umull	r2, r3, r2, r3
 8004c9c:	095b      	lsrs	r3, r3, #5
 8004c9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ca2:	4419      	add	r1, r3
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	4413      	add	r3, r2
 8004cac:	009a      	lsls	r2, r3, #2
 8004cae:	441a      	add	r2, r3
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cba:	4b0d      	ldr	r3, [pc, #52]	; (8004cf0 <UART_SetConfig+0x1c4>)
 8004cbc:	fba3 0302 	umull	r0, r3, r3, r2
 8004cc0:	095b      	lsrs	r3, r3, #5
 8004cc2:	2064      	movs	r0, #100	; 0x64
 8004cc4:	fb00 f303 	mul.w	r3, r0, r3
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	011b      	lsls	r3, r3, #4
 8004ccc:	3332      	adds	r3, #50	; 0x32
 8004cce:	4a08      	ldr	r2, [pc, #32]	; (8004cf0 <UART_SetConfig+0x1c4>)
 8004cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8004cd4:	095b      	lsrs	r3, r3, #5
 8004cd6:	f003 020f 	and.w	r2, r3, #15
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	440a      	add	r2, r1
 8004ce0:	609a      	str	r2, [r3, #8]
}
 8004ce2:	bf00      	nop
 8004ce4:	3710      	adds	r7, #16
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	40013800 	.word	0x40013800
 8004cf0:	51eb851f 	.word	0x51eb851f

08004cf4 <__errno>:
 8004cf4:	4b01      	ldr	r3, [pc, #4]	; (8004cfc <__errno+0x8>)
 8004cf6:	6818      	ldr	r0, [r3, #0]
 8004cf8:	4770      	bx	lr
 8004cfa:	bf00      	nop
 8004cfc:	20000018 	.word	0x20000018

08004d00 <__libc_init_array>:
 8004d00:	b570      	push	{r4, r5, r6, lr}
 8004d02:	2600      	movs	r6, #0
 8004d04:	4d0c      	ldr	r5, [pc, #48]	; (8004d38 <__libc_init_array+0x38>)
 8004d06:	4c0d      	ldr	r4, [pc, #52]	; (8004d3c <__libc_init_array+0x3c>)
 8004d08:	1b64      	subs	r4, r4, r5
 8004d0a:	10a4      	asrs	r4, r4, #2
 8004d0c:	42a6      	cmp	r6, r4
 8004d0e:	d109      	bne.n	8004d24 <__libc_init_array+0x24>
 8004d10:	f000 fc5c 	bl	80055cc <_init>
 8004d14:	2600      	movs	r6, #0
 8004d16:	4d0a      	ldr	r5, [pc, #40]	; (8004d40 <__libc_init_array+0x40>)
 8004d18:	4c0a      	ldr	r4, [pc, #40]	; (8004d44 <__libc_init_array+0x44>)
 8004d1a:	1b64      	subs	r4, r4, r5
 8004d1c:	10a4      	asrs	r4, r4, #2
 8004d1e:	42a6      	cmp	r6, r4
 8004d20:	d105      	bne.n	8004d2e <__libc_init_array+0x2e>
 8004d22:	bd70      	pop	{r4, r5, r6, pc}
 8004d24:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d28:	4798      	blx	r3
 8004d2a:	3601      	adds	r6, #1
 8004d2c:	e7ee      	b.n	8004d0c <__libc_init_array+0xc>
 8004d2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d32:	4798      	blx	r3
 8004d34:	3601      	adds	r6, #1
 8004d36:	e7f2      	b.n	8004d1e <__libc_init_array+0x1e>
 8004d38:	08006a0c 	.word	0x08006a0c
 8004d3c:	08006a0c 	.word	0x08006a0c
 8004d40:	08006a0c 	.word	0x08006a0c
 8004d44:	08006a10 	.word	0x08006a10

08004d48 <memcpy>:
 8004d48:	440a      	add	r2, r1
 8004d4a:	4291      	cmp	r1, r2
 8004d4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d50:	d100      	bne.n	8004d54 <memcpy+0xc>
 8004d52:	4770      	bx	lr
 8004d54:	b510      	push	{r4, lr}
 8004d56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d5a:	4291      	cmp	r1, r2
 8004d5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d60:	d1f9      	bne.n	8004d56 <memcpy+0xe>
 8004d62:	bd10      	pop	{r4, pc}

08004d64 <memmove>:
 8004d64:	4288      	cmp	r0, r1
 8004d66:	b510      	push	{r4, lr}
 8004d68:	eb01 0402 	add.w	r4, r1, r2
 8004d6c:	d902      	bls.n	8004d74 <memmove+0x10>
 8004d6e:	4284      	cmp	r4, r0
 8004d70:	4623      	mov	r3, r4
 8004d72:	d807      	bhi.n	8004d84 <memmove+0x20>
 8004d74:	1e43      	subs	r3, r0, #1
 8004d76:	42a1      	cmp	r1, r4
 8004d78:	d008      	beq.n	8004d8c <memmove+0x28>
 8004d7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004d82:	e7f8      	b.n	8004d76 <memmove+0x12>
 8004d84:	4601      	mov	r1, r0
 8004d86:	4402      	add	r2, r0
 8004d88:	428a      	cmp	r2, r1
 8004d8a:	d100      	bne.n	8004d8e <memmove+0x2a>
 8004d8c:	bd10      	pop	{r4, pc}
 8004d8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004d96:	e7f7      	b.n	8004d88 <memmove+0x24>

08004d98 <memset>:
 8004d98:	4603      	mov	r3, r0
 8004d9a:	4402      	add	r2, r0
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d100      	bne.n	8004da2 <memset+0xa>
 8004da0:	4770      	bx	lr
 8004da2:	f803 1b01 	strb.w	r1, [r3], #1
 8004da6:	e7f9      	b.n	8004d9c <memset+0x4>

08004da8 <siprintf>:
 8004da8:	b40e      	push	{r1, r2, r3}
 8004daa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004dae:	b500      	push	{lr}
 8004db0:	b09c      	sub	sp, #112	; 0x70
 8004db2:	ab1d      	add	r3, sp, #116	; 0x74
 8004db4:	9002      	str	r0, [sp, #8]
 8004db6:	9006      	str	r0, [sp, #24]
 8004db8:	9107      	str	r1, [sp, #28]
 8004dba:	9104      	str	r1, [sp, #16]
 8004dbc:	4808      	ldr	r0, [pc, #32]	; (8004de0 <siprintf+0x38>)
 8004dbe:	4909      	ldr	r1, [pc, #36]	; (8004de4 <siprintf+0x3c>)
 8004dc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004dc4:	9105      	str	r1, [sp, #20]
 8004dc6:	6800      	ldr	r0, [r0, #0]
 8004dc8:	a902      	add	r1, sp, #8
 8004dca:	9301      	str	r3, [sp, #4]
 8004dcc:	f000 f868 	bl	8004ea0 <_svfiprintf_r>
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	9b02      	ldr	r3, [sp, #8]
 8004dd4:	701a      	strb	r2, [r3, #0]
 8004dd6:	b01c      	add	sp, #112	; 0x70
 8004dd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ddc:	b003      	add	sp, #12
 8004dde:	4770      	bx	lr
 8004de0:	20000018 	.word	0x20000018
 8004de4:	ffff0208 	.word	0xffff0208

08004de8 <__ssputs_r>:
 8004de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dec:	688e      	ldr	r6, [r1, #8]
 8004dee:	4682      	mov	sl, r0
 8004df0:	429e      	cmp	r6, r3
 8004df2:	460c      	mov	r4, r1
 8004df4:	4690      	mov	r8, r2
 8004df6:	461f      	mov	r7, r3
 8004df8:	d838      	bhi.n	8004e6c <__ssputs_r+0x84>
 8004dfa:	898a      	ldrh	r2, [r1, #12]
 8004dfc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004e00:	d032      	beq.n	8004e68 <__ssputs_r+0x80>
 8004e02:	6825      	ldr	r5, [r4, #0]
 8004e04:	6909      	ldr	r1, [r1, #16]
 8004e06:	3301      	adds	r3, #1
 8004e08:	eba5 0901 	sub.w	r9, r5, r1
 8004e0c:	6965      	ldr	r5, [r4, #20]
 8004e0e:	444b      	add	r3, r9
 8004e10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004e18:	106d      	asrs	r5, r5, #1
 8004e1a:	429d      	cmp	r5, r3
 8004e1c:	bf38      	it	cc
 8004e1e:	461d      	movcc	r5, r3
 8004e20:	0553      	lsls	r3, r2, #21
 8004e22:	d531      	bpl.n	8004e88 <__ssputs_r+0xa0>
 8004e24:	4629      	mov	r1, r5
 8004e26:	f000 fb2b 	bl	8005480 <_malloc_r>
 8004e2a:	4606      	mov	r6, r0
 8004e2c:	b950      	cbnz	r0, 8004e44 <__ssputs_r+0x5c>
 8004e2e:	230c      	movs	r3, #12
 8004e30:	f04f 30ff 	mov.w	r0, #4294967295
 8004e34:	f8ca 3000 	str.w	r3, [sl]
 8004e38:	89a3      	ldrh	r3, [r4, #12]
 8004e3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e3e:	81a3      	strh	r3, [r4, #12]
 8004e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e44:	464a      	mov	r2, r9
 8004e46:	6921      	ldr	r1, [r4, #16]
 8004e48:	f7ff ff7e 	bl	8004d48 <memcpy>
 8004e4c:	89a3      	ldrh	r3, [r4, #12]
 8004e4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004e52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e56:	81a3      	strh	r3, [r4, #12]
 8004e58:	6126      	str	r6, [r4, #16]
 8004e5a:	444e      	add	r6, r9
 8004e5c:	6026      	str	r6, [r4, #0]
 8004e5e:	463e      	mov	r6, r7
 8004e60:	6165      	str	r5, [r4, #20]
 8004e62:	eba5 0509 	sub.w	r5, r5, r9
 8004e66:	60a5      	str	r5, [r4, #8]
 8004e68:	42be      	cmp	r6, r7
 8004e6a:	d900      	bls.n	8004e6e <__ssputs_r+0x86>
 8004e6c:	463e      	mov	r6, r7
 8004e6e:	4632      	mov	r2, r6
 8004e70:	4641      	mov	r1, r8
 8004e72:	6820      	ldr	r0, [r4, #0]
 8004e74:	f7ff ff76 	bl	8004d64 <memmove>
 8004e78:	68a3      	ldr	r3, [r4, #8]
 8004e7a:	6822      	ldr	r2, [r4, #0]
 8004e7c:	1b9b      	subs	r3, r3, r6
 8004e7e:	4432      	add	r2, r6
 8004e80:	2000      	movs	r0, #0
 8004e82:	60a3      	str	r3, [r4, #8]
 8004e84:	6022      	str	r2, [r4, #0]
 8004e86:	e7db      	b.n	8004e40 <__ssputs_r+0x58>
 8004e88:	462a      	mov	r2, r5
 8004e8a:	f000 fb53 	bl	8005534 <_realloc_r>
 8004e8e:	4606      	mov	r6, r0
 8004e90:	2800      	cmp	r0, #0
 8004e92:	d1e1      	bne.n	8004e58 <__ssputs_r+0x70>
 8004e94:	4650      	mov	r0, sl
 8004e96:	6921      	ldr	r1, [r4, #16]
 8004e98:	f000 faa6 	bl	80053e8 <_free_r>
 8004e9c:	e7c7      	b.n	8004e2e <__ssputs_r+0x46>
	...

08004ea0 <_svfiprintf_r>:
 8004ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ea4:	4698      	mov	r8, r3
 8004ea6:	898b      	ldrh	r3, [r1, #12]
 8004ea8:	4607      	mov	r7, r0
 8004eaa:	061b      	lsls	r3, r3, #24
 8004eac:	460d      	mov	r5, r1
 8004eae:	4614      	mov	r4, r2
 8004eb0:	b09d      	sub	sp, #116	; 0x74
 8004eb2:	d50e      	bpl.n	8004ed2 <_svfiprintf_r+0x32>
 8004eb4:	690b      	ldr	r3, [r1, #16]
 8004eb6:	b963      	cbnz	r3, 8004ed2 <_svfiprintf_r+0x32>
 8004eb8:	2140      	movs	r1, #64	; 0x40
 8004eba:	f000 fae1 	bl	8005480 <_malloc_r>
 8004ebe:	6028      	str	r0, [r5, #0]
 8004ec0:	6128      	str	r0, [r5, #16]
 8004ec2:	b920      	cbnz	r0, 8004ece <_svfiprintf_r+0x2e>
 8004ec4:	230c      	movs	r3, #12
 8004ec6:	603b      	str	r3, [r7, #0]
 8004ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ecc:	e0d1      	b.n	8005072 <_svfiprintf_r+0x1d2>
 8004ece:	2340      	movs	r3, #64	; 0x40
 8004ed0:	616b      	str	r3, [r5, #20]
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	9309      	str	r3, [sp, #36]	; 0x24
 8004ed6:	2320      	movs	r3, #32
 8004ed8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004edc:	2330      	movs	r3, #48	; 0x30
 8004ede:	f04f 0901 	mov.w	r9, #1
 8004ee2:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ee6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800508c <_svfiprintf_r+0x1ec>
 8004eea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004eee:	4623      	mov	r3, r4
 8004ef0:	469a      	mov	sl, r3
 8004ef2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ef6:	b10a      	cbz	r2, 8004efc <_svfiprintf_r+0x5c>
 8004ef8:	2a25      	cmp	r2, #37	; 0x25
 8004efa:	d1f9      	bne.n	8004ef0 <_svfiprintf_r+0x50>
 8004efc:	ebba 0b04 	subs.w	fp, sl, r4
 8004f00:	d00b      	beq.n	8004f1a <_svfiprintf_r+0x7a>
 8004f02:	465b      	mov	r3, fp
 8004f04:	4622      	mov	r2, r4
 8004f06:	4629      	mov	r1, r5
 8004f08:	4638      	mov	r0, r7
 8004f0a:	f7ff ff6d 	bl	8004de8 <__ssputs_r>
 8004f0e:	3001      	adds	r0, #1
 8004f10:	f000 80aa 	beq.w	8005068 <_svfiprintf_r+0x1c8>
 8004f14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004f16:	445a      	add	r2, fp
 8004f18:	9209      	str	r2, [sp, #36]	; 0x24
 8004f1a:	f89a 3000 	ldrb.w	r3, [sl]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f000 80a2 	beq.w	8005068 <_svfiprintf_r+0x1c8>
 8004f24:	2300      	movs	r3, #0
 8004f26:	f04f 32ff 	mov.w	r2, #4294967295
 8004f2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f2e:	f10a 0a01 	add.w	sl, sl, #1
 8004f32:	9304      	str	r3, [sp, #16]
 8004f34:	9307      	str	r3, [sp, #28]
 8004f36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004f3a:	931a      	str	r3, [sp, #104]	; 0x68
 8004f3c:	4654      	mov	r4, sl
 8004f3e:	2205      	movs	r2, #5
 8004f40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f44:	4851      	ldr	r0, [pc, #324]	; (800508c <_svfiprintf_r+0x1ec>)
 8004f46:	f000 fa41 	bl	80053cc <memchr>
 8004f4a:	9a04      	ldr	r2, [sp, #16]
 8004f4c:	b9d8      	cbnz	r0, 8004f86 <_svfiprintf_r+0xe6>
 8004f4e:	06d0      	lsls	r0, r2, #27
 8004f50:	bf44      	itt	mi
 8004f52:	2320      	movmi	r3, #32
 8004f54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004f58:	0711      	lsls	r1, r2, #28
 8004f5a:	bf44      	itt	mi
 8004f5c:	232b      	movmi	r3, #43	; 0x2b
 8004f5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004f62:	f89a 3000 	ldrb.w	r3, [sl]
 8004f66:	2b2a      	cmp	r3, #42	; 0x2a
 8004f68:	d015      	beq.n	8004f96 <_svfiprintf_r+0xf6>
 8004f6a:	4654      	mov	r4, sl
 8004f6c:	2000      	movs	r0, #0
 8004f6e:	f04f 0c0a 	mov.w	ip, #10
 8004f72:	9a07      	ldr	r2, [sp, #28]
 8004f74:	4621      	mov	r1, r4
 8004f76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f7a:	3b30      	subs	r3, #48	; 0x30
 8004f7c:	2b09      	cmp	r3, #9
 8004f7e:	d94e      	bls.n	800501e <_svfiprintf_r+0x17e>
 8004f80:	b1b0      	cbz	r0, 8004fb0 <_svfiprintf_r+0x110>
 8004f82:	9207      	str	r2, [sp, #28]
 8004f84:	e014      	b.n	8004fb0 <_svfiprintf_r+0x110>
 8004f86:	eba0 0308 	sub.w	r3, r0, r8
 8004f8a:	fa09 f303 	lsl.w	r3, r9, r3
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	46a2      	mov	sl, r4
 8004f92:	9304      	str	r3, [sp, #16]
 8004f94:	e7d2      	b.n	8004f3c <_svfiprintf_r+0x9c>
 8004f96:	9b03      	ldr	r3, [sp, #12]
 8004f98:	1d19      	adds	r1, r3, #4
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	9103      	str	r1, [sp, #12]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	bfbb      	ittet	lt
 8004fa2:	425b      	neglt	r3, r3
 8004fa4:	f042 0202 	orrlt.w	r2, r2, #2
 8004fa8:	9307      	strge	r3, [sp, #28]
 8004faa:	9307      	strlt	r3, [sp, #28]
 8004fac:	bfb8      	it	lt
 8004fae:	9204      	strlt	r2, [sp, #16]
 8004fb0:	7823      	ldrb	r3, [r4, #0]
 8004fb2:	2b2e      	cmp	r3, #46	; 0x2e
 8004fb4:	d10c      	bne.n	8004fd0 <_svfiprintf_r+0x130>
 8004fb6:	7863      	ldrb	r3, [r4, #1]
 8004fb8:	2b2a      	cmp	r3, #42	; 0x2a
 8004fba:	d135      	bne.n	8005028 <_svfiprintf_r+0x188>
 8004fbc:	9b03      	ldr	r3, [sp, #12]
 8004fbe:	3402      	adds	r4, #2
 8004fc0:	1d1a      	adds	r2, r3, #4
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	9203      	str	r2, [sp, #12]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	bfb8      	it	lt
 8004fca:	f04f 33ff 	movlt.w	r3, #4294967295
 8004fce:	9305      	str	r3, [sp, #20]
 8004fd0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800509c <_svfiprintf_r+0x1fc>
 8004fd4:	2203      	movs	r2, #3
 8004fd6:	4650      	mov	r0, sl
 8004fd8:	7821      	ldrb	r1, [r4, #0]
 8004fda:	f000 f9f7 	bl	80053cc <memchr>
 8004fde:	b140      	cbz	r0, 8004ff2 <_svfiprintf_r+0x152>
 8004fe0:	2340      	movs	r3, #64	; 0x40
 8004fe2:	eba0 000a 	sub.w	r0, r0, sl
 8004fe6:	fa03 f000 	lsl.w	r0, r3, r0
 8004fea:	9b04      	ldr	r3, [sp, #16]
 8004fec:	3401      	adds	r4, #1
 8004fee:	4303      	orrs	r3, r0
 8004ff0:	9304      	str	r3, [sp, #16]
 8004ff2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ff6:	2206      	movs	r2, #6
 8004ff8:	4825      	ldr	r0, [pc, #148]	; (8005090 <_svfiprintf_r+0x1f0>)
 8004ffa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004ffe:	f000 f9e5 	bl	80053cc <memchr>
 8005002:	2800      	cmp	r0, #0
 8005004:	d038      	beq.n	8005078 <_svfiprintf_r+0x1d8>
 8005006:	4b23      	ldr	r3, [pc, #140]	; (8005094 <_svfiprintf_r+0x1f4>)
 8005008:	bb1b      	cbnz	r3, 8005052 <_svfiprintf_r+0x1b2>
 800500a:	9b03      	ldr	r3, [sp, #12]
 800500c:	3307      	adds	r3, #7
 800500e:	f023 0307 	bic.w	r3, r3, #7
 8005012:	3308      	adds	r3, #8
 8005014:	9303      	str	r3, [sp, #12]
 8005016:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005018:	4433      	add	r3, r6
 800501a:	9309      	str	r3, [sp, #36]	; 0x24
 800501c:	e767      	b.n	8004eee <_svfiprintf_r+0x4e>
 800501e:	460c      	mov	r4, r1
 8005020:	2001      	movs	r0, #1
 8005022:	fb0c 3202 	mla	r2, ip, r2, r3
 8005026:	e7a5      	b.n	8004f74 <_svfiprintf_r+0xd4>
 8005028:	2300      	movs	r3, #0
 800502a:	f04f 0c0a 	mov.w	ip, #10
 800502e:	4619      	mov	r1, r3
 8005030:	3401      	adds	r4, #1
 8005032:	9305      	str	r3, [sp, #20]
 8005034:	4620      	mov	r0, r4
 8005036:	f810 2b01 	ldrb.w	r2, [r0], #1
 800503a:	3a30      	subs	r2, #48	; 0x30
 800503c:	2a09      	cmp	r2, #9
 800503e:	d903      	bls.n	8005048 <_svfiprintf_r+0x1a8>
 8005040:	2b00      	cmp	r3, #0
 8005042:	d0c5      	beq.n	8004fd0 <_svfiprintf_r+0x130>
 8005044:	9105      	str	r1, [sp, #20]
 8005046:	e7c3      	b.n	8004fd0 <_svfiprintf_r+0x130>
 8005048:	4604      	mov	r4, r0
 800504a:	2301      	movs	r3, #1
 800504c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005050:	e7f0      	b.n	8005034 <_svfiprintf_r+0x194>
 8005052:	ab03      	add	r3, sp, #12
 8005054:	9300      	str	r3, [sp, #0]
 8005056:	462a      	mov	r2, r5
 8005058:	4638      	mov	r0, r7
 800505a:	4b0f      	ldr	r3, [pc, #60]	; (8005098 <_svfiprintf_r+0x1f8>)
 800505c:	a904      	add	r1, sp, #16
 800505e:	f3af 8000 	nop.w
 8005062:	1c42      	adds	r2, r0, #1
 8005064:	4606      	mov	r6, r0
 8005066:	d1d6      	bne.n	8005016 <_svfiprintf_r+0x176>
 8005068:	89ab      	ldrh	r3, [r5, #12]
 800506a:	065b      	lsls	r3, r3, #25
 800506c:	f53f af2c 	bmi.w	8004ec8 <_svfiprintf_r+0x28>
 8005070:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005072:	b01d      	add	sp, #116	; 0x74
 8005074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005078:	ab03      	add	r3, sp, #12
 800507a:	9300      	str	r3, [sp, #0]
 800507c:	462a      	mov	r2, r5
 800507e:	4638      	mov	r0, r7
 8005080:	4b05      	ldr	r3, [pc, #20]	; (8005098 <_svfiprintf_r+0x1f8>)
 8005082:	a904      	add	r1, sp, #16
 8005084:	f000 f87c 	bl	8005180 <_printf_i>
 8005088:	e7eb      	b.n	8005062 <_svfiprintf_r+0x1c2>
 800508a:	bf00      	nop
 800508c:	080069d0 	.word	0x080069d0
 8005090:	080069da 	.word	0x080069da
 8005094:	00000000 	.word	0x00000000
 8005098:	08004de9 	.word	0x08004de9
 800509c:	080069d6 	.word	0x080069d6

080050a0 <_printf_common>:
 80050a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050a4:	4616      	mov	r6, r2
 80050a6:	4699      	mov	r9, r3
 80050a8:	688a      	ldr	r2, [r1, #8]
 80050aa:	690b      	ldr	r3, [r1, #16]
 80050ac:	4607      	mov	r7, r0
 80050ae:	4293      	cmp	r3, r2
 80050b0:	bfb8      	it	lt
 80050b2:	4613      	movlt	r3, r2
 80050b4:	6033      	str	r3, [r6, #0]
 80050b6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80050ba:	460c      	mov	r4, r1
 80050bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80050c0:	b10a      	cbz	r2, 80050c6 <_printf_common+0x26>
 80050c2:	3301      	adds	r3, #1
 80050c4:	6033      	str	r3, [r6, #0]
 80050c6:	6823      	ldr	r3, [r4, #0]
 80050c8:	0699      	lsls	r1, r3, #26
 80050ca:	bf42      	ittt	mi
 80050cc:	6833      	ldrmi	r3, [r6, #0]
 80050ce:	3302      	addmi	r3, #2
 80050d0:	6033      	strmi	r3, [r6, #0]
 80050d2:	6825      	ldr	r5, [r4, #0]
 80050d4:	f015 0506 	ands.w	r5, r5, #6
 80050d8:	d106      	bne.n	80050e8 <_printf_common+0x48>
 80050da:	f104 0a19 	add.w	sl, r4, #25
 80050de:	68e3      	ldr	r3, [r4, #12]
 80050e0:	6832      	ldr	r2, [r6, #0]
 80050e2:	1a9b      	subs	r3, r3, r2
 80050e4:	42ab      	cmp	r3, r5
 80050e6:	dc28      	bgt.n	800513a <_printf_common+0x9a>
 80050e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80050ec:	1e13      	subs	r3, r2, #0
 80050ee:	6822      	ldr	r2, [r4, #0]
 80050f0:	bf18      	it	ne
 80050f2:	2301      	movne	r3, #1
 80050f4:	0692      	lsls	r2, r2, #26
 80050f6:	d42d      	bmi.n	8005154 <_printf_common+0xb4>
 80050f8:	4649      	mov	r1, r9
 80050fa:	4638      	mov	r0, r7
 80050fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005100:	47c0      	blx	r8
 8005102:	3001      	adds	r0, #1
 8005104:	d020      	beq.n	8005148 <_printf_common+0xa8>
 8005106:	6823      	ldr	r3, [r4, #0]
 8005108:	68e5      	ldr	r5, [r4, #12]
 800510a:	f003 0306 	and.w	r3, r3, #6
 800510e:	2b04      	cmp	r3, #4
 8005110:	bf18      	it	ne
 8005112:	2500      	movne	r5, #0
 8005114:	6832      	ldr	r2, [r6, #0]
 8005116:	f04f 0600 	mov.w	r6, #0
 800511a:	68a3      	ldr	r3, [r4, #8]
 800511c:	bf08      	it	eq
 800511e:	1aad      	subeq	r5, r5, r2
 8005120:	6922      	ldr	r2, [r4, #16]
 8005122:	bf08      	it	eq
 8005124:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005128:	4293      	cmp	r3, r2
 800512a:	bfc4      	itt	gt
 800512c:	1a9b      	subgt	r3, r3, r2
 800512e:	18ed      	addgt	r5, r5, r3
 8005130:	341a      	adds	r4, #26
 8005132:	42b5      	cmp	r5, r6
 8005134:	d11a      	bne.n	800516c <_printf_common+0xcc>
 8005136:	2000      	movs	r0, #0
 8005138:	e008      	b.n	800514c <_printf_common+0xac>
 800513a:	2301      	movs	r3, #1
 800513c:	4652      	mov	r2, sl
 800513e:	4649      	mov	r1, r9
 8005140:	4638      	mov	r0, r7
 8005142:	47c0      	blx	r8
 8005144:	3001      	adds	r0, #1
 8005146:	d103      	bne.n	8005150 <_printf_common+0xb0>
 8005148:	f04f 30ff 	mov.w	r0, #4294967295
 800514c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005150:	3501      	adds	r5, #1
 8005152:	e7c4      	b.n	80050de <_printf_common+0x3e>
 8005154:	2030      	movs	r0, #48	; 0x30
 8005156:	18e1      	adds	r1, r4, r3
 8005158:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800515c:	1c5a      	adds	r2, r3, #1
 800515e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005162:	4422      	add	r2, r4
 8005164:	3302      	adds	r3, #2
 8005166:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800516a:	e7c5      	b.n	80050f8 <_printf_common+0x58>
 800516c:	2301      	movs	r3, #1
 800516e:	4622      	mov	r2, r4
 8005170:	4649      	mov	r1, r9
 8005172:	4638      	mov	r0, r7
 8005174:	47c0      	blx	r8
 8005176:	3001      	adds	r0, #1
 8005178:	d0e6      	beq.n	8005148 <_printf_common+0xa8>
 800517a:	3601      	adds	r6, #1
 800517c:	e7d9      	b.n	8005132 <_printf_common+0x92>
	...

08005180 <_printf_i>:
 8005180:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005184:	460c      	mov	r4, r1
 8005186:	7e27      	ldrb	r7, [r4, #24]
 8005188:	4691      	mov	r9, r2
 800518a:	2f78      	cmp	r7, #120	; 0x78
 800518c:	4680      	mov	r8, r0
 800518e:	469a      	mov	sl, r3
 8005190:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005192:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005196:	d807      	bhi.n	80051a8 <_printf_i+0x28>
 8005198:	2f62      	cmp	r7, #98	; 0x62
 800519a:	d80a      	bhi.n	80051b2 <_printf_i+0x32>
 800519c:	2f00      	cmp	r7, #0
 800519e:	f000 80d9 	beq.w	8005354 <_printf_i+0x1d4>
 80051a2:	2f58      	cmp	r7, #88	; 0x58
 80051a4:	f000 80a4 	beq.w	80052f0 <_printf_i+0x170>
 80051a8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80051ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80051b0:	e03a      	b.n	8005228 <_printf_i+0xa8>
 80051b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80051b6:	2b15      	cmp	r3, #21
 80051b8:	d8f6      	bhi.n	80051a8 <_printf_i+0x28>
 80051ba:	a001      	add	r0, pc, #4	; (adr r0, 80051c0 <_printf_i+0x40>)
 80051bc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80051c0:	08005219 	.word	0x08005219
 80051c4:	0800522d 	.word	0x0800522d
 80051c8:	080051a9 	.word	0x080051a9
 80051cc:	080051a9 	.word	0x080051a9
 80051d0:	080051a9 	.word	0x080051a9
 80051d4:	080051a9 	.word	0x080051a9
 80051d8:	0800522d 	.word	0x0800522d
 80051dc:	080051a9 	.word	0x080051a9
 80051e0:	080051a9 	.word	0x080051a9
 80051e4:	080051a9 	.word	0x080051a9
 80051e8:	080051a9 	.word	0x080051a9
 80051ec:	0800533b 	.word	0x0800533b
 80051f0:	0800525d 	.word	0x0800525d
 80051f4:	0800531d 	.word	0x0800531d
 80051f8:	080051a9 	.word	0x080051a9
 80051fc:	080051a9 	.word	0x080051a9
 8005200:	0800535d 	.word	0x0800535d
 8005204:	080051a9 	.word	0x080051a9
 8005208:	0800525d 	.word	0x0800525d
 800520c:	080051a9 	.word	0x080051a9
 8005210:	080051a9 	.word	0x080051a9
 8005214:	08005325 	.word	0x08005325
 8005218:	680b      	ldr	r3, [r1, #0]
 800521a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800521e:	1d1a      	adds	r2, r3, #4
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	600a      	str	r2, [r1, #0]
 8005224:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005228:	2301      	movs	r3, #1
 800522a:	e0a4      	b.n	8005376 <_printf_i+0x1f6>
 800522c:	6825      	ldr	r5, [r4, #0]
 800522e:	6808      	ldr	r0, [r1, #0]
 8005230:	062e      	lsls	r6, r5, #24
 8005232:	f100 0304 	add.w	r3, r0, #4
 8005236:	d50a      	bpl.n	800524e <_printf_i+0xce>
 8005238:	6805      	ldr	r5, [r0, #0]
 800523a:	600b      	str	r3, [r1, #0]
 800523c:	2d00      	cmp	r5, #0
 800523e:	da03      	bge.n	8005248 <_printf_i+0xc8>
 8005240:	232d      	movs	r3, #45	; 0x2d
 8005242:	426d      	negs	r5, r5
 8005244:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005248:	230a      	movs	r3, #10
 800524a:	485e      	ldr	r0, [pc, #376]	; (80053c4 <_printf_i+0x244>)
 800524c:	e019      	b.n	8005282 <_printf_i+0x102>
 800524e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005252:	6805      	ldr	r5, [r0, #0]
 8005254:	600b      	str	r3, [r1, #0]
 8005256:	bf18      	it	ne
 8005258:	b22d      	sxthne	r5, r5
 800525a:	e7ef      	b.n	800523c <_printf_i+0xbc>
 800525c:	680b      	ldr	r3, [r1, #0]
 800525e:	6825      	ldr	r5, [r4, #0]
 8005260:	1d18      	adds	r0, r3, #4
 8005262:	6008      	str	r0, [r1, #0]
 8005264:	0628      	lsls	r0, r5, #24
 8005266:	d501      	bpl.n	800526c <_printf_i+0xec>
 8005268:	681d      	ldr	r5, [r3, #0]
 800526a:	e002      	b.n	8005272 <_printf_i+0xf2>
 800526c:	0669      	lsls	r1, r5, #25
 800526e:	d5fb      	bpl.n	8005268 <_printf_i+0xe8>
 8005270:	881d      	ldrh	r5, [r3, #0]
 8005272:	2f6f      	cmp	r7, #111	; 0x6f
 8005274:	bf0c      	ite	eq
 8005276:	2308      	moveq	r3, #8
 8005278:	230a      	movne	r3, #10
 800527a:	4852      	ldr	r0, [pc, #328]	; (80053c4 <_printf_i+0x244>)
 800527c:	2100      	movs	r1, #0
 800527e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005282:	6866      	ldr	r6, [r4, #4]
 8005284:	2e00      	cmp	r6, #0
 8005286:	bfa8      	it	ge
 8005288:	6821      	ldrge	r1, [r4, #0]
 800528a:	60a6      	str	r6, [r4, #8]
 800528c:	bfa4      	itt	ge
 800528e:	f021 0104 	bicge.w	r1, r1, #4
 8005292:	6021      	strge	r1, [r4, #0]
 8005294:	b90d      	cbnz	r5, 800529a <_printf_i+0x11a>
 8005296:	2e00      	cmp	r6, #0
 8005298:	d04d      	beq.n	8005336 <_printf_i+0x1b6>
 800529a:	4616      	mov	r6, r2
 800529c:	fbb5 f1f3 	udiv	r1, r5, r3
 80052a0:	fb03 5711 	mls	r7, r3, r1, r5
 80052a4:	5dc7      	ldrb	r7, [r0, r7]
 80052a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80052aa:	462f      	mov	r7, r5
 80052ac:	42bb      	cmp	r3, r7
 80052ae:	460d      	mov	r5, r1
 80052b0:	d9f4      	bls.n	800529c <_printf_i+0x11c>
 80052b2:	2b08      	cmp	r3, #8
 80052b4:	d10b      	bne.n	80052ce <_printf_i+0x14e>
 80052b6:	6823      	ldr	r3, [r4, #0]
 80052b8:	07df      	lsls	r7, r3, #31
 80052ba:	d508      	bpl.n	80052ce <_printf_i+0x14e>
 80052bc:	6923      	ldr	r3, [r4, #16]
 80052be:	6861      	ldr	r1, [r4, #4]
 80052c0:	4299      	cmp	r1, r3
 80052c2:	bfde      	ittt	le
 80052c4:	2330      	movle	r3, #48	; 0x30
 80052c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80052ca:	f106 36ff 	addle.w	r6, r6, #4294967295
 80052ce:	1b92      	subs	r2, r2, r6
 80052d0:	6122      	str	r2, [r4, #16]
 80052d2:	464b      	mov	r3, r9
 80052d4:	4621      	mov	r1, r4
 80052d6:	4640      	mov	r0, r8
 80052d8:	f8cd a000 	str.w	sl, [sp]
 80052dc:	aa03      	add	r2, sp, #12
 80052de:	f7ff fedf 	bl	80050a0 <_printf_common>
 80052e2:	3001      	adds	r0, #1
 80052e4:	d14c      	bne.n	8005380 <_printf_i+0x200>
 80052e6:	f04f 30ff 	mov.w	r0, #4294967295
 80052ea:	b004      	add	sp, #16
 80052ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052f0:	4834      	ldr	r0, [pc, #208]	; (80053c4 <_printf_i+0x244>)
 80052f2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80052f6:	680e      	ldr	r6, [r1, #0]
 80052f8:	6823      	ldr	r3, [r4, #0]
 80052fa:	f856 5b04 	ldr.w	r5, [r6], #4
 80052fe:	061f      	lsls	r7, r3, #24
 8005300:	600e      	str	r6, [r1, #0]
 8005302:	d514      	bpl.n	800532e <_printf_i+0x1ae>
 8005304:	07d9      	lsls	r1, r3, #31
 8005306:	bf44      	itt	mi
 8005308:	f043 0320 	orrmi.w	r3, r3, #32
 800530c:	6023      	strmi	r3, [r4, #0]
 800530e:	b91d      	cbnz	r5, 8005318 <_printf_i+0x198>
 8005310:	6823      	ldr	r3, [r4, #0]
 8005312:	f023 0320 	bic.w	r3, r3, #32
 8005316:	6023      	str	r3, [r4, #0]
 8005318:	2310      	movs	r3, #16
 800531a:	e7af      	b.n	800527c <_printf_i+0xfc>
 800531c:	6823      	ldr	r3, [r4, #0]
 800531e:	f043 0320 	orr.w	r3, r3, #32
 8005322:	6023      	str	r3, [r4, #0]
 8005324:	2378      	movs	r3, #120	; 0x78
 8005326:	4828      	ldr	r0, [pc, #160]	; (80053c8 <_printf_i+0x248>)
 8005328:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800532c:	e7e3      	b.n	80052f6 <_printf_i+0x176>
 800532e:	065e      	lsls	r6, r3, #25
 8005330:	bf48      	it	mi
 8005332:	b2ad      	uxthmi	r5, r5
 8005334:	e7e6      	b.n	8005304 <_printf_i+0x184>
 8005336:	4616      	mov	r6, r2
 8005338:	e7bb      	b.n	80052b2 <_printf_i+0x132>
 800533a:	680b      	ldr	r3, [r1, #0]
 800533c:	6826      	ldr	r6, [r4, #0]
 800533e:	1d1d      	adds	r5, r3, #4
 8005340:	6960      	ldr	r0, [r4, #20]
 8005342:	600d      	str	r5, [r1, #0]
 8005344:	0635      	lsls	r5, r6, #24
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	d501      	bpl.n	800534e <_printf_i+0x1ce>
 800534a:	6018      	str	r0, [r3, #0]
 800534c:	e002      	b.n	8005354 <_printf_i+0x1d4>
 800534e:	0671      	lsls	r1, r6, #25
 8005350:	d5fb      	bpl.n	800534a <_printf_i+0x1ca>
 8005352:	8018      	strh	r0, [r3, #0]
 8005354:	2300      	movs	r3, #0
 8005356:	4616      	mov	r6, r2
 8005358:	6123      	str	r3, [r4, #16]
 800535a:	e7ba      	b.n	80052d2 <_printf_i+0x152>
 800535c:	680b      	ldr	r3, [r1, #0]
 800535e:	1d1a      	adds	r2, r3, #4
 8005360:	600a      	str	r2, [r1, #0]
 8005362:	681e      	ldr	r6, [r3, #0]
 8005364:	2100      	movs	r1, #0
 8005366:	4630      	mov	r0, r6
 8005368:	6862      	ldr	r2, [r4, #4]
 800536a:	f000 f82f 	bl	80053cc <memchr>
 800536e:	b108      	cbz	r0, 8005374 <_printf_i+0x1f4>
 8005370:	1b80      	subs	r0, r0, r6
 8005372:	6060      	str	r0, [r4, #4]
 8005374:	6863      	ldr	r3, [r4, #4]
 8005376:	6123      	str	r3, [r4, #16]
 8005378:	2300      	movs	r3, #0
 800537a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800537e:	e7a8      	b.n	80052d2 <_printf_i+0x152>
 8005380:	4632      	mov	r2, r6
 8005382:	4649      	mov	r1, r9
 8005384:	4640      	mov	r0, r8
 8005386:	6923      	ldr	r3, [r4, #16]
 8005388:	47d0      	blx	sl
 800538a:	3001      	adds	r0, #1
 800538c:	d0ab      	beq.n	80052e6 <_printf_i+0x166>
 800538e:	6823      	ldr	r3, [r4, #0]
 8005390:	079b      	lsls	r3, r3, #30
 8005392:	d413      	bmi.n	80053bc <_printf_i+0x23c>
 8005394:	68e0      	ldr	r0, [r4, #12]
 8005396:	9b03      	ldr	r3, [sp, #12]
 8005398:	4298      	cmp	r0, r3
 800539a:	bfb8      	it	lt
 800539c:	4618      	movlt	r0, r3
 800539e:	e7a4      	b.n	80052ea <_printf_i+0x16a>
 80053a0:	2301      	movs	r3, #1
 80053a2:	4632      	mov	r2, r6
 80053a4:	4649      	mov	r1, r9
 80053a6:	4640      	mov	r0, r8
 80053a8:	47d0      	blx	sl
 80053aa:	3001      	adds	r0, #1
 80053ac:	d09b      	beq.n	80052e6 <_printf_i+0x166>
 80053ae:	3501      	adds	r5, #1
 80053b0:	68e3      	ldr	r3, [r4, #12]
 80053b2:	9903      	ldr	r1, [sp, #12]
 80053b4:	1a5b      	subs	r3, r3, r1
 80053b6:	42ab      	cmp	r3, r5
 80053b8:	dcf2      	bgt.n	80053a0 <_printf_i+0x220>
 80053ba:	e7eb      	b.n	8005394 <_printf_i+0x214>
 80053bc:	2500      	movs	r5, #0
 80053be:	f104 0619 	add.w	r6, r4, #25
 80053c2:	e7f5      	b.n	80053b0 <_printf_i+0x230>
 80053c4:	080069e1 	.word	0x080069e1
 80053c8:	080069f2 	.word	0x080069f2

080053cc <memchr>:
 80053cc:	4603      	mov	r3, r0
 80053ce:	b510      	push	{r4, lr}
 80053d0:	b2c9      	uxtb	r1, r1
 80053d2:	4402      	add	r2, r0
 80053d4:	4293      	cmp	r3, r2
 80053d6:	4618      	mov	r0, r3
 80053d8:	d101      	bne.n	80053de <memchr+0x12>
 80053da:	2000      	movs	r0, #0
 80053dc:	e003      	b.n	80053e6 <memchr+0x1a>
 80053de:	7804      	ldrb	r4, [r0, #0]
 80053e0:	3301      	adds	r3, #1
 80053e2:	428c      	cmp	r4, r1
 80053e4:	d1f6      	bne.n	80053d4 <memchr+0x8>
 80053e6:	bd10      	pop	{r4, pc}

080053e8 <_free_r>:
 80053e8:	b538      	push	{r3, r4, r5, lr}
 80053ea:	4605      	mov	r5, r0
 80053ec:	2900      	cmp	r1, #0
 80053ee:	d043      	beq.n	8005478 <_free_r+0x90>
 80053f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053f4:	1f0c      	subs	r4, r1, #4
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	bfb8      	it	lt
 80053fa:	18e4      	addlt	r4, r4, r3
 80053fc:	f000 f8d0 	bl	80055a0 <__malloc_lock>
 8005400:	4a1e      	ldr	r2, [pc, #120]	; (800547c <_free_r+0x94>)
 8005402:	6813      	ldr	r3, [r2, #0]
 8005404:	4610      	mov	r0, r2
 8005406:	b933      	cbnz	r3, 8005416 <_free_r+0x2e>
 8005408:	6063      	str	r3, [r4, #4]
 800540a:	6014      	str	r4, [r2, #0]
 800540c:	4628      	mov	r0, r5
 800540e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005412:	f000 b8cb 	b.w	80055ac <__malloc_unlock>
 8005416:	42a3      	cmp	r3, r4
 8005418:	d90a      	bls.n	8005430 <_free_r+0x48>
 800541a:	6821      	ldr	r1, [r4, #0]
 800541c:	1862      	adds	r2, r4, r1
 800541e:	4293      	cmp	r3, r2
 8005420:	bf01      	itttt	eq
 8005422:	681a      	ldreq	r2, [r3, #0]
 8005424:	685b      	ldreq	r3, [r3, #4]
 8005426:	1852      	addeq	r2, r2, r1
 8005428:	6022      	streq	r2, [r4, #0]
 800542a:	6063      	str	r3, [r4, #4]
 800542c:	6004      	str	r4, [r0, #0]
 800542e:	e7ed      	b.n	800540c <_free_r+0x24>
 8005430:	461a      	mov	r2, r3
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	b10b      	cbz	r3, 800543a <_free_r+0x52>
 8005436:	42a3      	cmp	r3, r4
 8005438:	d9fa      	bls.n	8005430 <_free_r+0x48>
 800543a:	6811      	ldr	r1, [r2, #0]
 800543c:	1850      	adds	r0, r2, r1
 800543e:	42a0      	cmp	r0, r4
 8005440:	d10b      	bne.n	800545a <_free_r+0x72>
 8005442:	6820      	ldr	r0, [r4, #0]
 8005444:	4401      	add	r1, r0
 8005446:	1850      	adds	r0, r2, r1
 8005448:	4283      	cmp	r3, r0
 800544a:	6011      	str	r1, [r2, #0]
 800544c:	d1de      	bne.n	800540c <_free_r+0x24>
 800544e:	6818      	ldr	r0, [r3, #0]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	4401      	add	r1, r0
 8005454:	6011      	str	r1, [r2, #0]
 8005456:	6053      	str	r3, [r2, #4]
 8005458:	e7d8      	b.n	800540c <_free_r+0x24>
 800545a:	d902      	bls.n	8005462 <_free_r+0x7a>
 800545c:	230c      	movs	r3, #12
 800545e:	602b      	str	r3, [r5, #0]
 8005460:	e7d4      	b.n	800540c <_free_r+0x24>
 8005462:	6820      	ldr	r0, [r4, #0]
 8005464:	1821      	adds	r1, r4, r0
 8005466:	428b      	cmp	r3, r1
 8005468:	bf01      	itttt	eq
 800546a:	6819      	ldreq	r1, [r3, #0]
 800546c:	685b      	ldreq	r3, [r3, #4]
 800546e:	1809      	addeq	r1, r1, r0
 8005470:	6021      	streq	r1, [r4, #0]
 8005472:	6063      	str	r3, [r4, #4]
 8005474:	6054      	str	r4, [r2, #4]
 8005476:	e7c9      	b.n	800540c <_free_r+0x24>
 8005478:	bd38      	pop	{r3, r4, r5, pc}
 800547a:	bf00      	nop
 800547c:	200002ac 	.word	0x200002ac

08005480 <_malloc_r>:
 8005480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005482:	1ccd      	adds	r5, r1, #3
 8005484:	f025 0503 	bic.w	r5, r5, #3
 8005488:	3508      	adds	r5, #8
 800548a:	2d0c      	cmp	r5, #12
 800548c:	bf38      	it	cc
 800548e:	250c      	movcc	r5, #12
 8005490:	2d00      	cmp	r5, #0
 8005492:	4606      	mov	r6, r0
 8005494:	db01      	blt.n	800549a <_malloc_r+0x1a>
 8005496:	42a9      	cmp	r1, r5
 8005498:	d903      	bls.n	80054a2 <_malloc_r+0x22>
 800549a:	230c      	movs	r3, #12
 800549c:	6033      	str	r3, [r6, #0]
 800549e:	2000      	movs	r0, #0
 80054a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054a2:	f000 f87d 	bl	80055a0 <__malloc_lock>
 80054a6:	4921      	ldr	r1, [pc, #132]	; (800552c <_malloc_r+0xac>)
 80054a8:	680a      	ldr	r2, [r1, #0]
 80054aa:	4614      	mov	r4, r2
 80054ac:	b99c      	cbnz	r4, 80054d6 <_malloc_r+0x56>
 80054ae:	4f20      	ldr	r7, [pc, #128]	; (8005530 <_malloc_r+0xb0>)
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	b923      	cbnz	r3, 80054be <_malloc_r+0x3e>
 80054b4:	4621      	mov	r1, r4
 80054b6:	4630      	mov	r0, r6
 80054b8:	f000 f862 	bl	8005580 <_sbrk_r>
 80054bc:	6038      	str	r0, [r7, #0]
 80054be:	4629      	mov	r1, r5
 80054c0:	4630      	mov	r0, r6
 80054c2:	f000 f85d 	bl	8005580 <_sbrk_r>
 80054c6:	1c43      	adds	r3, r0, #1
 80054c8:	d123      	bne.n	8005512 <_malloc_r+0x92>
 80054ca:	230c      	movs	r3, #12
 80054cc:	4630      	mov	r0, r6
 80054ce:	6033      	str	r3, [r6, #0]
 80054d0:	f000 f86c 	bl	80055ac <__malloc_unlock>
 80054d4:	e7e3      	b.n	800549e <_malloc_r+0x1e>
 80054d6:	6823      	ldr	r3, [r4, #0]
 80054d8:	1b5b      	subs	r3, r3, r5
 80054da:	d417      	bmi.n	800550c <_malloc_r+0x8c>
 80054dc:	2b0b      	cmp	r3, #11
 80054de:	d903      	bls.n	80054e8 <_malloc_r+0x68>
 80054e0:	6023      	str	r3, [r4, #0]
 80054e2:	441c      	add	r4, r3
 80054e4:	6025      	str	r5, [r4, #0]
 80054e6:	e004      	b.n	80054f2 <_malloc_r+0x72>
 80054e8:	6863      	ldr	r3, [r4, #4]
 80054ea:	42a2      	cmp	r2, r4
 80054ec:	bf0c      	ite	eq
 80054ee:	600b      	streq	r3, [r1, #0]
 80054f0:	6053      	strne	r3, [r2, #4]
 80054f2:	4630      	mov	r0, r6
 80054f4:	f000 f85a 	bl	80055ac <__malloc_unlock>
 80054f8:	f104 000b 	add.w	r0, r4, #11
 80054fc:	1d23      	adds	r3, r4, #4
 80054fe:	f020 0007 	bic.w	r0, r0, #7
 8005502:	1ac2      	subs	r2, r0, r3
 8005504:	d0cc      	beq.n	80054a0 <_malloc_r+0x20>
 8005506:	1a1b      	subs	r3, r3, r0
 8005508:	50a3      	str	r3, [r4, r2]
 800550a:	e7c9      	b.n	80054a0 <_malloc_r+0x20>
 800550c:	4622      	mov	r2, r4
 800550e:	6864      	ldr	r4, [r4, #4]
 8005510:	e7cc      	b.n	80054ac <_malloc_r+0x2c>
 8005512:	1cc4      	adds	r4, r0, #3
 8005514:	f024 0403 	bic.w	r4, r4, #3
 8005518:	42a0      	cmp	r0, r4
 800551a:	d0e3      	beq.n	80054e4 <_malloc_r+0x64>
 800551c:	1a21      	subs	r1, r4, r0
 800551e:	4630      	mov	r0, r6
 8005520:	f000 f82e 	bl	8005580 <_sbrk_r>
 8005524:	3001      	adds	r0, #1
 8005526:	d1dd      	bne.n	80054e4 <_malloc_r+0x64>
 8005528:	e7cf      	b.n	80054ca <_malloc_r+0x4a>
 800552a:	bf00      	nop
 800552c:	200002ac 	.word	0x200002ac
 8005530:	200002b0 	.word	0x200002b0

08005534 <_realloc_r>:
 8005534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005536:	4607      	mov	r7, r0
 8005538:	4614      	mov	r4, r2
 800553a:	460e      	mov	r6, r1
 800553c:	b921      	cbnz	r1, 8005548 <_realloc_r+0x14>
 800553e:	4611      	mov	r1, r2
 8005540:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005544:	f7ff bf9c 	b.w	8005480 <_malloc_r>
 8005548:	b922      	cbnz	r2, 8005554 <_realloc_r+0x20>
 800554a:	f7ff ff4d 	bl	80053e8 <_free_r>
 800554e:	4625      	mov	r5, r4
 8005550:	4628      	mov	r0, r5
 8005552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005554:	f000 f830 	bl	80055b8 <_malloc_usable_size_r>
 8005558:	42a0      	cmp	r0, r4
 800555a:	d20f      	bcs.n	800557c <_realloc_r+0x48>
 800555c:	4621      	mov	r1, r4
 800555e:	4638      	mov	r0, r7
 8005560:	f7ff ff8e 	bl	8005480 <_malloc_r>
 8005564:	4605      	mov	r5, r0
 8005566:	2800      	cmp	r0, #0
 8005568:	d0f2      	beq.n	8005550 <_realloc_r+0x1c>
 800556a:	4631      	mov	r1, r6
 800556c:	4622      	mov	r2, r4
 800556e:	f7ff fbeb 	bl	8004d48 <memcpy>
 8005572:	4631      	mov	r1, r6
 8005574:	4638      	mov	r0, r7
 8005576:	f7ff ff37 	bl	80053e8 <_free_r>
 800557a:	e7e9      	b.n	8005550 <_realloc_r+0x1c>
 800557c:	4635      	mov	r5, r6
 800557e:	e7e7      	b.n	8005550 <_realloc_r+0x1c>

08005580 <_sbrk_r>:
 8005580:	b538      	push	{r3, r4, r5, lr}
 8005582:	2300      	movs	r3, #0
 8005584:	4d05      	ldr	r5, [pc, #20]	; (800559c <_sbrk_r+0x1c>)
 8005586:	4604      	mov	r4, r0
 8005588:	4608      	mov	r0, r1
 800558a:	602b      	str	r3, [r5, #0]
 800558c:	f7fc fd96 	bl	80020bc <_sbrk>
 8005590:	1c43      	adds	r3, r0, #1
 8005592:	d102      	bne.n	800559a <_sbrk_r+0x1a>
 8005594:	682b      	ldr	r3, [r5, #0]
 8005596:	b103      	cbz	r3, 800559a <_sbrk_r+0x1a>
 8005598:	6023      	str	r3, [r4, #0]
 800559a:	bd38      	pop	{r3, r4, r5, pc}
 800559c:	200003a8 	.word	0x200003a8

080055a0 <__malloc_lock>:
 80055a0:	4801      	ldr	r0, [pc, #4]	; (80055a8 <__malloc_lock+0x8>)
 80055a2:	f000 b811 	b.w	80055c8 <__retarget_lock_acquire_recursive>
 80055a6:	bf00      	nop
 80055a8:	200003b0 	.word	0x200003b0

080055ac <__malloc_unlock>:
 80055ac:	4801      	ldr	r0, [pc, #4]	; (80055b4 <__malloc_unlock+0x8>)
 80055ae:	f000 b80c 	b.w	80055ca <__retarget_lock_release_recursive>
 80055b2:	bf00      	nop
 80055b4:	200003b0 	.word	0x200003b0

080055b8 <_malloc_usable_size_r>:
 80055b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055bc:	1f18      	subs	r0, r3, #4
 80055be:	2b00      	cmp	r3, #0
 80055c0:	bfbc      	itt	lt
 80055c2:	580b      	ldrlt	r3, [r1, r0]
 80055c4:	18c0      	addlt	r0, r0, r3
 80055c6:	4770      	bx	lr

080055c8 <__retarget_lock_acquire_recursive>:
 80055c8:	4770      	bx	lr

080055ca <__retarget_lock_release_recursive>:
 80055ca:	4770      	bx	lr

080055cc <_init>:
 80055cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ce:	bf00      	nop
 80055d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055d2:	bc08      	pop	{r3}
 80055d4:	469e      	mov	lr, r3
 80055d6:	4770      	bx	lr

080055d8 <_fini>:
 80055d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055da:	bf00      	nop
 80055dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055de:	bc08      	pop	{r3}
 80055e0:	469e      	mov	lr, r3
 80055e2:	4770      	bx	lr
