git clone --depth 1 --no-tags https://github.com/gamxu/CPLD-maze-game.git f:/verilog_sva_gh_scraper/data/full_repos/773970262
git clone --depth 1 --no-tags https://github.com/sai-0922/OIPUF-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/773987360
git clone --depth 1 --no-tags https://github.com/NikhilRout/FFT-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/774726454
git clone --depth 1 --no-tags https://github.com/Asilvaj1234/asilva.git f:/verilog_sva_gh_scraper/data/full_repos/776244440
git clone --depth 1 --no-tags https://github.com/yh2der/DigitalLogicLearning.git f:/verilog_sva_gh_scraper/data/full_repos/773769171
git clone --depth 1 --no-tags https://github.com/DhananjayRao123/MIPS_Multicycle.git f:/verilog_sva_gh_scraper/data/full_repos/776132821
git clone --depth 1 --no-tags https://github.com/samueltannous174/RISC-processor-design-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/776862490
git clone --depth 1 --no-tags https://github.com/JennyMarip/MIPS-core.git f:/verilog_sva_gh_scraper/data/full_repos/774893249
git clone --depth 1 --no-tags https://github.com/VijayN53/Full_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/775781010
git clone --depth 1 --no-tags https://github.com/jalakjk13/SIMD-Processor-using-OpenLane.git f:/verilog_sva_gh_scraper/data/full_repos/774290851
git clone --depth 1 --no-tags https://github.com/jijihuny/2024-1-Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/773676792
git clone --depth 1 --no-tags https://github.com/duyen2016/ASIC-Verification-Methodology.git f:/verilog_sva_gh_scraper/data/full_repos/776432878
git clone --depth 1 --no-tags https://github.com/SergeyMashkin/046880-wet02.git f:/verilog_sva_gh_scraper/data/full_repos/773662414
git clone --depth 1 --no-tags https://github.com/fifteenhex/dgprtl.git f:/verilog_sva_gh_scraper/data/full_repos/776293238
git clone --depth 1 --no-tags https://github.com/panziping/LearnFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/773322323
git clone --depth 1 --no-tags https://github.com/tsalvo/openfpga-varvara.git f:/verilog_sva_gh_scraper/data/full_repos/782820356
git clone --depth 1 --no-tags https://github.com/obsidian-dot-dev/openFPGA-Gaplus.git f:/verilog_sva_gh_scraper/data/full_repos/781702365
git clone --depth 1 --no-tags https://github.com/ICscholar/Video-Stream-Scaler.git f:/verilog_sva_gh_scraper/data/full_repos/778780685
git clone --depth 1 --no-tags https://github.com/robin1001/verilog_learning.git f:/verilog_sva_gh_scraper/data/full_repos/778218061
git clone --depth 1 --no-tags https://github.com/adam-maj/tiny-gpu.git f:/verilog_sva_gh_scraper/data/full_repos/784425174
git clone --depth 1 --no-tags https://github.com/fayizferosh/advanced-pd-using-openlane-sky130.git f:/verilog_sva_gh_scraper/data/full_repos/778366155
git clone --depth 1 --no-tags https://github.com/Xinyang-ZHANG/window_slide.git f:/verilog_sva_gh_scraper/data/full_repos/780942695
git clone --depth 1 --no-tags https://github.com/p-ariza/tfg-2324.git f:/verilog_sva_gh_scraper/data/full_repos/783793279
git clone --depth 1 --no-tags https://github.com/CPT-Dawn/DD-Alarm-Clock-Project.git f:/verilog_sva_gh_scraper/data/full_repos/784165686
git clone --depth 1 --no-tags https://github.com/SeanWang0027/CPU-54.git f:/verilog_sva_gh_scraper/data/full_repos/778224632
git clone --depth 1 --no-tags https://github.com/Abhirecket/Square-Shape-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/779227195
git clone --depth 1 --no-tags https://github.com/Svanidze1/Full-adder-code-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/780467119
git clone --depth 1 --no-tags https://github.com/pavan-deretard/Rissy.git f:/verilog_sva_gh_scraper/data/full_repos/782118652
git clone --depth 1 --no-tags https://github.com/FPGAmaster-wyc/ov5640_HLR12-6SS.git f:/verilog_sva_gh_scraper/data/full_repos/780765325
git clone --depth 1 --no-tags https://github.com/rejunity/tiny-asic-4bit-matrix-mul.git f:/verilog_sva_gh_scraper/data/full_repos/779836623
git clone --depth 1 --no-tags https://github.com/JHAO-YU-WEI/K-means_Clustering_Algorithm_Low-Power_optimization.git f:/verilog_sva_gh_scraper/data/full_repos/784845829
git clone --depth 1 --no-tags https://github.com/jenin144/a-Four-Way-Traffic-Light-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/780099597
git clone --depth 1 --no-tags https://github.com/Junkotron/Flurp_Zx81.git f:/verilog_sva_gh_scraper/data/full_repos/778435743
git clone --depth 1 --no-tags https://github.com/Abhirecket/Single_Cycle_Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/780360359
git clone --depth 1 --no-tags https://github.com/Nedal-haltam/2-stage-pipeline-Risc-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/781592692
git clone --depth 1 --no-tags https://github.com/fayizferosh/KWS-ha.git f:/verilog_sva_gh_scraper/data/full_repos/784146077
git clone --depth 1 --no-tags https://github.com/NargesHaeri/Computer-Architecture-Course-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/779677202
git clone --depth 1 --no-tags https://github.com/Abhirecket/Restoring-Division.git f:/verilog_sva_gh_scraper/data/full_repos/778743174
git clone --depth 1 --no-tags https://github.com/Svanidze1/Mux-code-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/782841388
git clone --depth 1 --no-tags https://github.com/Svanidze1/Counter-code-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/782841797
git clone --depth 1 --no-tags https://github.com/jtmcx/verilog-monitor.git f:/verilog_sva_gh_scraper/data/full_repos/783444858
git clone --depth 1 --no-tags https://github.com/EPTansuo/vcs_verdi_template.git f:/verilog_sva_gh_scraper/data/full_repos/783737735
git clone --depth 1 --no-tags https://github.com/ABHIMR1502/Digital-SoC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/778356680
git clone --depth 1 --no-tags https://github.com/udayaKavinda/Single-Cycle-CPU-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/783230618
git clone --depth 1 --no-tags https://github.com/sanchuanhehe/MIPSproject_nexys.git f:/verilog_sva_gh_scraper/data/full_repos/783593994
git clone --depth 1 --no-tags https://github.com/glacc/untitled_verilog_microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/785557477
git clone --depth 1 --no-tags https://github.com/Lin-Yu-Ming/Image-Demosaicing.git f:/verilog_sva_gh_scraper/data/full_repos/777857587
git clone --depth 1 --no-tags https://github.com/Svanidze1/Model-of-ROM-code-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/782842894
git clone --depth 1 --no-tags https://github.com/gustavo95/DOC_PP1_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/778845670
git clone --depth 1 --no-tags https://github.com/Lin-Yu-Ming/Median-filter.git f:/verilog_sva_gh_scraper/data/full_repos/780002908
git clone --depth 1 --no-tags https://github.com/Svanidze1/3-bit-counter-code-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/782842555
git clone --depth 1 --no-tags https://github.com/Svanidze1/Decoder-code-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/780469094
git clone --depth 1 --no-tags https://github.com/MahdiMch/Pipelined-RISC-V-Core.git f:/verilog_sva_gh_scraper/data/full_repos/777445193
git clone --depth 1 --no-tags https://github.com/Lin-Yu-Ming/Atrous-Convolution.git f:/verilog_sva_gh_scraper/data/full_repos/777846787
git clone --depth 1 --no-tags https://github.com/Svanidze1/Encoder-code-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/780469850
git clone --depth 1 --no-tags https://github.com/JHAO-YU-WEI/All-Digital-Phase-Locked-Loop.git f:/verilog_sva_gh_scraper/data/full_repos/780116222
git clone --depth 1 --no-tags https://github.com/tuandat2206/NoC_Project2.git f:/verilog_sva_gh_scraper/data/full_repos/777194315
git clone --depth 1 --no-tags https://github.com/sdyzjx/fpga-stm32-spi.git f:/verilog_sva_gh_scraper/data/full_repos/778433356
git clone --depth 1 --no-tags https://github.com/marceldobehere/goofy-cpu-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/780654202
git clone --depth 1 --no-tags https://github.com/vardhan3003/LCD_Interface.git f:/verilog_sva_gh_scraper/data/full_repos/777618265
git clone --depth 1 --no-tags https://github.com/AzlierSCP/RISC-processor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/779837468
git clone --depth 1 --no-tags https://github.com/Lin-Yu-Ming/AES-128-Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/777823867
git clone --depth 1 --no-tags https://github.com/ICscholar/H264_decoder-verilog-Cpp.git f:/verilog_sva_gh_scraper/data/full_repos/780208492
git clone --depth 1 --no-tags https://github.com/paychorn/Bitmap-Pattern.git f:/verilog_sva_gh_scraper/data/full_repos/777167508
git clone --depth 1 --no-tags https://github.com/Svanidze1/-Clock-divider-code-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/782843474
git clone --depth 1 --no-tags https://github.com/Svanidze1/Full-subtractor-code-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/780471892
git clone --depth 1 --no-tags https://github.com/vossi1/v8502.git f:/verilog_sva_gh_scraper/data/full_repos/785584668
git clone --depth 1 --no-tags https://github.com/ShahdAli88/Pipelined-RISC-Processor-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/781173788
git clone --depth 1 --no-tags https://github.com/khalilbrikTN/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/778950731
git clone --depth 1 --no-tags https://github.com/Abhirecket/Clock_gating_cell.git f:/verilog_sva_gh_scraper/data/full_repos/777306384
git clone --depth 1 --no-tags https://github.com/ramdasjagtap/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/777345888
git clone --depth 1 --no-tags https://github.com/Logic-Bai/fpga_i2c_slave.git f:/verilog_sva_gh_scraper/data/full_repos/777170161
git clone --depth 1 --no-tags https://github.com/Abhirecket/Performance_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/781917941
git clone --depth 1 --no-tags https://github.com/rejunity/asic-keyword-spotting-sky130.git f:/verilog_sva_gh_scraper/data/full_repos/785890299
git clone --depth 1 --no-tags https://github.com/MohammadJarrar1201726/ComputerArchetictureProject.git f:/verilog_sva_gh_scraper/data/full_repos/777194162
git clone --depth 1 --no-tags https://github.com/Svanidze1/Half-subtractor-code-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/780471139
git clone --depth 1 --no-tags https://github.com/Svanidze1/Half-adder-code-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/780468319
git clone --depth 1 --no-tags https://github.com/Abhirecket/Perfect_Square.git f:/verilog_sva_gh_scraper/data/full_repos/779738226
git clone --depth 1 --no-tags https://github.com/Saisurya11/BCD_TO_7SEGMENT.git f:/verilog_sva_gh_scraper/data/full_repos/777275505
git clone --depth 1 --no-tags https://github.com/ISMY-NOT/FPGA-based-Image-Processing.git f:/verilog_sva_gh_scraper/data/full_repos/779971855
git clone --depth 1 --no-tags https://github.com/EricLiu1602/ECE350-midisynth.git f:/verilog_sva_gh_scraper/data/full_repos/777932782
git clone --depth 1 --no-tags https://github.com/cxcx9491/HDLbits_Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/779029685
git clone --depth 1 --no-tags https://github.com/kamalesh-alien/VLSI-Exp1_Fulladder.v.git f:/verilog_sva_gh_scraper/data/full_repos/777056933
git clone --depth 1 --no-tags https://github.com/nilzilla03/CS_F342.git f:/verilog_sva_gh_scraper/data/full_repos/777596691
git clone --depth 1 --no-tags https://github.com/DenisaxF/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/778672011
git clone --depth 1 --no-tags https://github.com/stupidbikini/4_road_responder.git f:/verilog_sva_gh_scraper/data/full_repos/779191463
git clone --depth 1 --no-tags https://github.com/EnderturtleOrz/5-Stage-Pipelined-CPU-MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/778171811
git clone --depth 1 --no-tags https://github.com/ArminChiu/2023-fall-DC.git f:/verilog_sva_gh_scraper/data/full_repos/778159167
git clone --depth 1 --no-tags https://github.com/maryaam23/-COMPUTER-ARCHITECTURE-Project-2.git f:/verilog_sva_gh_scraper/data/full_repos/777973744
git clone --depth 1 --no-tags https://github.com/ComputerarchitectureCPU/CPU_NPL_40Insts.git f:/verilog_sva_gh_scraper/data/full_repos/777949055
git clone --depth 1 --no-tags https://github.com/yasinxyz/odbem.git f:/verilog_sva_gh_scraper/data/full_repos/779596863
git clone --depth 1 --no-tags https://github.com/Dukeelian/Dual-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/779725190
git clone --depth 1 --no-tags https://github.com/00xu/da_drive.git f:/verilog_sva_gh_scraper/data/full_repos/779932357
git clone --depth 1 --no-tags https://github.com/danielgomes29/ENGG52.git f:/verilog_sva_gh_scraper/data/full_repos/780652957
git clone --depth 1 --no-tags https://github.com/shun6-6/AURORA8B10B.git f:/verilog_sva_gh_scraper/data/full_repos/780843625
git clone --depth 1 --no-tags https://github.com/Chiragumretiya24/Half-adder.git f:/verilog_sva_gh_scraper/data/full_repos/780842604
git clone --depth 1 --no-tags https://github.com/Saisurya11/Saisurya11-hamming_code_genrator_7bit_.git f:/verilog_sva_gh_scraper/data/full_repos/780949773
git clone --depth 1 --no-tags https://github.com/MCR748/circular-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/781914484
git clone --depth 1 --no-tags https://github.com/YiminGao0113/SIMD_Multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/781130846
git clone --depth 1 --no-tags https://github.com/enginewares/test_efabless_caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/781392664
