// Seed: 2058197040
module module_0 (
    input tri1 id_0,
    input wor  id_1
    , id_3
);
  tri1 id_4;
  assign id_3 = 1;
  assign id_4 = {id_3, 1'd0, id_3, -1};
endmodule
module module_1 #(
    parameter id_2 = 32'd33
) (
    input uwire id_0,
    output tri id_1,
    input supply0 _id_2
);
  wire [id_2  ==  id_2 : -1 'b0] id_4;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 #(
    parameter id_2 = 32'd40
) (
    input tri0 id_0,
    input wand id_1,
    input supply0 _id_2
);
  logic [id_2 : ""] id_4;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_3 = 0;
  always_ff @(-1) id_4 <= 1;
endmodule
