static struct V_1 * F_1 ( int V_2 )\r\n{\r\nstruct V_1 * V_3 ;\r\nif ( V_2 < 0 )\r\nreturn NULL ;\r\nF_2 (module, &modules_list, list) {\r\nif ( V_3 -> V_2 == V_2 )\r\nreturn V_3 ;\r\n}\r\nreturn NULL ;\r\n}\r\nint F_3 ( struct V_4 * V_5 )\r\n{\r\nstruct V_1 * V_3 ;\r\nint V_2 ;\r\nint V_6 ;\r\nV_2 = F_4 ( & V_7 , 0 , 0 , V_8 ) ;\r\nV_6 = F_5 ( & V_3 , V_9 ,\r\nV_2 , V_5 ) ;\r\nif ( V_6 ) {\r\nF_6 ( & V_7 , V_2 ) ;\r\nreturn V_6 ;\r\n}\r\nF_7 ( & V_10 ) ;\r\nF_8 ( & V_3 -> V_11 , & V_12 ) ;\r\nF_9 ( & V_10 ) ;\r\nreturn V_3 -> V_2 ;\r\n}\r\nint F_10 ( int V_2 )\r\n{\r\nstruct V_1 * V_3 ;\r\nF_7 ( & V_10 ) ;\r\nV_3 = F_1 ( V_2 ) ;\r\nif ( ! V_3 ) {\r\nF_9 ( & V_10 ) ;\r\nreturn - V_13 ;\r\n}\r\nF_11 ( & V_3 -> V_11 ) ;\r\nF_12 ( & V_3 -> V_14 ) ;\r\nF_9 ( & V_10 ) ;\r\nF_6 ( & V_7 , V_2 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_13 ( void )\r\n{\r\nstruct V_1 * V_3 , * V_15 ;\r\nint V_16 = 1 ;\r\nF_7 ( & V_10 ) ;\r\nF_14 (module, next, &modules_list, list) {\r\nF_11 ( & V_3 -> V_11 ) ;\r\nF_12 ( & V_3 -> V_14 ) ;\r\nF_6 ( & V_7 , V_3 -> V_2 ) ;\r\n}\r\nV_16 = F_15 ( & V_12 ) ;\r\nF_9 ( & V_10 ) ;\r\nif ( ! V_16 )\r\nF_16 ( L_1 ) ;\r\n}\r\nstruct V_1 * F_17 ( int V_2 )\r\n{\r\nstruct V_1 * V_3 ;\r\nF_18 ( & V_10 ) ;\r\nV_3 = F_1 ( V_2 ) ;\r\nF_19 ( & V_3 -> V_14 ) ;\r\nF_20 ( & V_10 ) ;\r\nreturn V_3 ;\r\n}\r\nvoid F_21 ( struct V_1 * V_3 )\r\n{\r\nF_12 ( & V_3 -> V_14 ) ;\r\n}\r\nint F_22 ( int V_2 )\r\n{\r\nstruct V_1 * V_3 ;\r\nF_18 ( & V_10 ) ;\r\nV_3 = F_1 ( V_2 ) ;\r\nF_20 ( & V_10 ) ;\r\nif ( ! V_3 )\r\nreturn - V_13 ;\r\nF_23 ( V_3 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_24 ( void )\r\n{\r\nstruct V_1 * V_3 ;\r\nint V_17 = 0 ;\r\nF_18 ( & V_10 ) ;\r\nF_2 (module, &modules_list, list) {\r\nF_23 ( V_3 ) ;\r\nV_17 ++ ;\r\n}\r\nF_20 ( & V_10 ) ;\r\nF_25 ( L_2 , V_17 ) ;\r\n}\r\nstatic int T_1 F_26 ( void )\r\n{\r\nV_9 = F_27 ( V_18 , NULL ,\r\nV_19 ) ;\r\nif ( ! V_9 )\r\nreturn - V_20 ;\r\n#ifdef F_28\r\nF_29 ( & V_9 -> V_14 ) ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic void T_2 F_30 ( void )\r\n{\r\nF_13 () ;\r\nF_31 ( V_9 ) ;\r\nF_32 ( & V_7 ) ;\r\n}
