<def f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='68' ll='71' type='llvm::LaneBitmask &amp; llvm::LaneBitmask::operator&amp;=(llvm::LaneBitmask M)'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='204' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='318' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='325' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='329' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='348' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='950' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='448' u='c' c='_ZN4llvm17MachineBasicBlock12removeLiveInEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='321' u='c' c='_ZN4llvm10LiveRegSet5eraseENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1385' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2610' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2634' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2809' u='c' c='_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='399' u='c' c='_ZL14removeRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1219' u='c' c='_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='429' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='621' u='c' c='_ZN4llvm11SplitEditor9buildCopyEjjNS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='337' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='381' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='189' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1521' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
