Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct  7 02:41:35 2025
| Host         : DESKTOP-2GF0LO4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     10 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             134 |           27 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             254 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------+---------------------------+------------------+----------------+
|   Clock Signal   |           Enable Signal           |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------+---------------------------+------------------+----------------+
| ~scr_clk_BUFG    |                                   |                           |                1 |              2 |
|  CLOCK_IBUF_BUFG |                                   | scr/COUNT[4]_i_1_n_0      |                1 |             10 |
| ~scr_clk_BUFG    |                                   | sw_rst_IBUF               |                5 |             34 |
| ~scr_clk_BUFG    | oled/delay[0]_i_1_n_0             | sw_rst_IBUF               |                5 |             40 |
|  CLOCK_IBUF_BUFG |                                   |                           |               10 |             44 |
|  CLOCK_IBUF_BUFG | bC/count[0]_i_2_n_0               | bC/count                  |                7 |             50 |
|  CLOCK_IBUF_BUFG | bL/count[0]_i_2__0_n_0            | bL/count                  |                7 |             50 |
|  CLOCK_IBUF_BUFG | bR/count[0]_i_2__1_n_0            | bR/count                  |                7 |             50 |
| ~scr_clk_BUFG    | oled/FSM_onehot_state[31]_i_1_n_0 | sw_rst_IBUF               |                8 |             64 |
| ~scr_clk_BUFG    |                                   | oled/spi_word[39]_i_1_n_0 |               21 |             90 |
+------------------+-----------------------------------+---------------------------+------------------+----------------+


