Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 14:27:39 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   227 |
|    Minimum number of control sets                        |   227 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   227 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   209 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             153 |           29 |
| Yes          | No                    | No                     |            6593 |         1412 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------+-------------------+------------------+----------------+
| Clock Signal |           Enable Signal          |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+----------------------------------+-------------------+------------------+----------------+
|  clk         | fsm4/fsm4_write_en               |                   |                1 |              2 |
|  clk         | fsm6/fsm6_write_en               |                   |                1 |              2 |
|  clk         | fsm7/fsm7_write_en               |                   |                1 |              2 |
|  clk         | fsm1/out[1]_i_1__6_n_0           |                   |                2 |              2 |
|  clk         | fsm0/out[1]_i_1__3_n_0           |                   |                1 |              2 |
|  clk         | fsm8/fsm8_write_en               |                   |                2 |              3 |
|  clk         | fsm3/fsm3_write_en               |                   |                1 |              3 |
|  clk         | fsm/fsm_write_en                 |                   |                1 |              3 |
|  clk         | fsm5/fsm5_write_en               |                   |                1 |              3 |
|  clk         | fsm2/fsm2_write_en               |                   |                1 |              3 |
|  clk         | fsm0/E[0]                        |                   |                3 |              4 |
|  clk         | fsm1/i0_write_en                 | i0/out[3]_i_1_n_0 |                1 |              4 |
|  clk         | fsm8/i1_write_en                 | i1/out[3]_i_1_n_0 |                2 |              4 |
|  clk         | fsm4/done_reg                    | fsm4/done_reg_0   |                2 |              4 |
|  clk         | fsm7/j3_write_en                 | fsm7/done_reg     |                2 |              4 |
|  clk         | fsm5/E[0]                        |                   |                2 |              4 |
|  clk         | fsm5/j2_write_en                 | fsm5/done_reg     |                2 |              4 |
|  clk         | fsm8/i2_write_en                 | fsm8/done_reg     |                2 |              4 |
|  clk         | fsm3/v_0_write_en                |                   |                8 |             32 |
|  clk         | fsm3/B_read0_0_write_en          |                   |               15 |             32 |
|  clk         | fsm3/bin_read2_0_write_en        |                   |                9 |             32 |
|  clk         | fsm3/bin_read1_0_write_en        |                   |                7 |             32 |
|  clk         | fsm6/out_reg[0]_20[0]            |                   |               17 |             32 |
|  clk         | fsm6/C_sh_read0_0_write_en       |                   |               12 |             32 |
|  clk         | fsm6/out_reg[0]_0[0]             |                   |               23 |             32 |
|  clk         | fsm6/out_reg[0]_10[0]            |                   |               21 |             32 |
|  clk         | fsm6/out_reg[0]_13[0]            |                   |               18 |             32 |
|  clk         | fsm6/out_reg[0]_11[0]            |                   |               23 |             32 |
|  clk         | fsm6/out_reg[0]_12[0]            |                   |               23 |             32 |
|  clk         | fsm6/out_reg[0]_15[0]            |                   |               19 |             32 |
|  clk         | fsm6/out_reg[0]_16[0]            |                   |               22 |             32 |
|  clk         | fsm6/out_reg[0]_17[0]            |                   |               23 |             32 |
|  clk         | fsm6/out_reg[0]_18[0]            |                   |               18 |             32 |
|  clk         | fsm6/out_reg[0]_19[0]            |                   |               24 |             32 |
|  clk         | fsm6/out_reg[0]_2[0]             |                   |               20 |             32 |
|  clk         | fsm6/out_reg[0]_24[0]            |                   |               17 |             32 |
|  clk         | fsm/out_reg[3]_41                |                   |               27 |             32 |
|  clk         | fsm/out_reg[3]_31                |                   |               28 |             32 |
|  clk         | fsm/out_reg[3]_32                |                   |               29 |             32 |
|  clk         | fsm/out_reg[3]_33                |                   |               28 |             32 |
|  clk         | fsm/out_reg[3]_34                |                   |               29 |             32 |
|  clk         | fsm/out_reg[3]_35                |                   |               27 |             32 |
|  clk         | fsm/out_reg[3]_36                |                   |               30 |             32 |
|  clk         | fsm/out_reg[3]_37                |                   |               30 |             32 |
|  clk         | fsm/out_reg[3]_38                |                   |               26 |             32 |
|  clk         | fsm/out_reg[3]_39                |                   |               25 |             32 |
|  clk         | fsm/out_reg[3]_4                 |                   |               28 |             32 |
|  clk         | fsm/out_reg[3]_40                |                   |               29 |             32 |
|  clk         | fsm3/A_read0_0_write_en          |                   |               12 |             32 |
|  clk         | fsm/out_reg[3]_42                |                   |               31 |             32 |
|  clk         | fsm/out_reg[3]_43                |                   |               29 |             32 |
|  clk         | fsm/out_reg[3]_44                |                   |               28 |             32 |
|  clk         | fsm/out_reg[3]_45                |                   |               28 |             32 |
|  clk         | fsm/out_reg[3]_46                |                   |               27 |             32 |
|  clk         | fsm/out_reg[3]_5                 |                   |               27 |             32 |
|  clk         | fsm/out_reg[3]_6                 |                   |               28 |             32 |
|  clk         | fsm/out_reg[3]_7                 |                   |               29 |             32 |
|  clk         | fsm/out_reg[3]_8                 |                   |               28 |             32 |
|  clk         | fsm/out_reg[3]_9                 |                   |               28 |             32 |
|  clk         | fsm2/C_i_j_0_write_en            |                   |               12 |             32 |
|  clk         | i0/out_reg[2]_10[0]              |                   |               23 |             32 |
|  clk         | fsm6/out_reg[1]_25[0]            |                   |               16 |             32 |
|  clk         | fsm6/out_reg[1]_3[0]             |                   |               24 |             32 |
|  clk         | fsm6/out_reg[1]_4[0]             |                   |               25 |             32 |
|  clk         | fsm6/out_reg[1]_5[0]             |                   |               20 |             32 |
|  clk         | fsm6/out_reg[1]_6[0]             |                   |               20 |             32 |
|  clk         | fsm6/out_reg[1]_7[0]             |                   |               21 |             32 |
|  clk         | fsm6/out_reg[1]_8[0]             |                   |               19 |             32 |
|  clk         | fsm6/out_reg[1]_9[0]             |                   |               22 |             32 |
|  clk         | fsm8/alpha__0_write_en           |                   |               12 |             32 |
|  clk         | fsm8/beta__0_write_en            |                   |               13 |             32 |
|  clk         | i0/E[0]                          |                   |               24 |             32 |
|  clk         | i0/out_reg[2]_11[0]              |                   |               21 |             32 |
|  clk         | i0/out_reg[2]_1[0]               |                   |               21 |             32 |
|  clk         | fsm6/out_reg[1]_24[0]            |                   |               17 |             32 |
|  clk         | i0/out_reg[2]_12[0]              |                   |               18 |             32 |
|  clk         | i0/out_reg[2]_13[0]              |                   |               24 |             32 |
|  clk         | i0/out_reg[2]_14[0]              |                   |               20 |             32 |
|  clk         | i0/out_reg[2]_15[0]              |                   |               23 |             32 |
|  clk         | i0/out_reg[2]_2[0]               |                   |               18 |             32 |
|  clk         | i0/out_reg[2]_3[0]               |                   |               23 |             32 |
|  clk         | i0/out_reg[2]_4[0]               |                   |               20 |             32 |
|  clk         | i0/out_reg[2]_5[0]               |                   |               18 |             32 |
|  clk         | i0/out_reg[2]_6[0]               |                   |               21 |             32 |
|  clk         | i0/out_reg[2]_7[0]               |                   |               27 |             32 |
|  clk         | i0/out_reg[2]_8[0]               |                   |               20 |             32 |
|  clk         | i0/out_reg[2]_9[0]               |                   |               19 |             32 |
|  clk         | fsm6/out_reg[1]_11[0]            |                   |               23 |             32 |
|  clk         | fsm6/out_reg[0]_22[0]            |                   |               21 |             32 |
|  clk         | fsm6/out_reg[0]_23[0]            |                   |               25 |             32 |
|  clk         | fsm/out_reg[3]_3                 |                   |               29 |             32 |
|  clk         | fsm6/out_reg[0]_25[0]            |                   |               18 |             32 |
|  clk         | fsm6/out_reg[0]_3[0]             |                   |               17 |             32 |
|  clk         | fsm6/out_reg[0]_4[0]             |                   |               23 |             32 |
|  clk         | fsm6/out_reg[0]_5[0]             |                   |               22 |             32 |
|  clk         | fsm6/out_reg[0]_6[0]             |                   |               25 |             32 |
|  clk         | fsm6/out_reg[0]_7[0]             |                   |               24 |             32 |
|  clk         | fsm6/out_reg[0]_8[0]             |                   |               21 |             32 |
|  clk         | fsm6/out_reg[0]_9[0]             |                   |               22 |             32 |
|  clk         | fsm6/out_reg[1]_1[0]             |                   |               21 |             32 |
|  clk         | fsm6/out_reg[1]_10[0]            |                   |               19 |             32 |
|  clk         | fsm6/out_reg[0]_21[0]            |                   |               17 |             32 |
|  clk         | fsm6/out_reg[1]_12[0]            |                   |               21 |             32 |
|  clk         | fsm6/out_reg[1]_14[0]            |                   |               25 |             32 |
|  clk         | fsm6/out_reg[1]_15[0]            |                   |               19 |             32 |
|  clk         | fsm6/out_reg[1]_16[0]            |                   |               23 |             32 |
|  clk         | fsm6/out_reg[1]_17[0]            |                   |               23 |             32 |
|  clk         | fsm6/out_reg[1]_18[0]            |                   |               23 |             32 |
|  clk         | fsm6/out_reg[1]_19[0]            |                   |               22 |             32 |
|  clk         | fsm6/out_reg[1]_2[0]             |                   |               18 |             32 |
|  clk         | fsm6/out_reg[1]_20[0]            |                   |               18 |             32 |
|  clk         | fsm6/out_reg[1]_21[0]            |                   |               23 |             32 |
|  clk         | fsm6/out_reg[1]_22[0]            |                   |               21 |             32 |
|  clk         | fsm6/out_reg[1]_23[0]            |                   |               26 |             32 |
|  clk         | fsm/out_reg[0]_47                |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_35                |                   |               29 |             32 |
|  clk         | fsm/out_reg[0]_36                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_37                |                   |               27 |             32 |
|  clk         | fsm/out_reg[0]_38                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_39                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_4                 |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_40                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_41                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_42                |                   |               26 |             32 |
|  clk         | fsm/out_reg[0]_43                |                   |               27 |             32 |
|  clk         | fsm/out_reg[0]_44                |                   |               26 |             32 |
|  clk         | fsm/out_reg[0]_45                |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_46                |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_34                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_48                |                   |               23 |             32 |
|  clk         | fsm/out_reg[0]_49                |                   |               23 |             32 |
|  clk         | fsm/out_reg[0]_5                 |                   |               26 |             32 |
|  clk         | fsm/out_reg[0]_50                |                   |               23 |             32 |
|  clk         | fsm/out_reg[0]_51                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_52                |                   |               29 |             32 |
|  clk         | fsm/out_reg[0]_53                |                   |               29 |             32 |
|  clk         | fsm/out_reg[0]_6                 |                   |               26 |             32 |
|  clk         | fsm/out_reg[0]_7                 |                   |               27 |             32 |
|  clk         | fsm/out_reg[0]_8                 |                   |               29 |             32 |
|  clk         | fsm/out_reg[0]_9                 |                   |               29 |             32 |
|  clk         | fsm/out_reg[2]_10                |                   |               29 |             32 |
|  clk         | fsm/out_reg[2]_11                |                   |               27 |             32 |
|  clk         | fsm/out_reg[0]_20                |                   |               26 |             32 |
|  clk         | bin_read0_0/bin_read0_0_write_en |                   |                9 |             32 |
|  clk         | fsm/A_int_read0_0_write_en       |                   |               16 |             32 |
|  clk         | fsm/B_int_read0_0_write_en       |                   |               20 |             32 |
|  clk         | fsm/C_int_read0_0_write_en       |                   |               11 |             32 |
|  clk         | fsm/out_reg[0]_0                 |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_10                |                   |               29 |             32 |
|  clk         | fsm/out_reg[0]_11                |                   |               27 |             32 |
|  clk         | fsm/out_reg[0]_12                |                   |               26 |             32 |
|  clk         | fsm/out_reg[0]_13                |                   |               27 |             32 |
|  clk         | fsm/out_reg[0]_14                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_17                |                   |               29 |             32 |
|  clk         | fsm/out_reg[0]_18                |                   |               29 |             32 |
|  clk         | fsm/out_reg[0]_19                |                   |               28 |             32 |
|  clk         | fsm/out_reg[3]_30                |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_21                |                   |               27 |             32 |
|  clk         | fsm/out_reg[0]_22                |                   |               27 |             32 |
|  clk         | fsm/out_reg[0]_23                |                   |               27 |             32 |
|  clk         | fsm/out_reg[0]_24                |                   |               26 |             32 |
|  clk         | fsm/out_reg[0]_25                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_26                |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_27                |                   |               26 |             32 |
|  clk         | fsm/out_reg[0]_28                |                   |               32 |             32 |
|  clk         | fsm/out_reg[0]_3                 |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_31                |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_32                |                   |               32 |             32 |
|  clk         | fsm/out_reg[0]_33                |                   |               29 |             32 |
|  clk         | fsm/out_reg[3]_18                |                   |               25 |             32 |
|  clk         | fsm/out_reg[2]_8                 |                   |               29 |             32 |
|  clk         | fsm/out_reg[2]_9                 |                   |               30 |             32 |
|  clk         | fsm/out_reg[3]                   |                   |               27 |             32 |
|  clk         | fsm/out_reg[3]_0                 |                   |               30 |             32 |
|  clk         | fsm/out_reg[3]_1                 |                   |               29 |             32 |
|  clk         | fsm/out_reg[3]_10                |                   |               29 |             32 |
|  clk         | fsm/out_reg[3]_11                |                   |               27 |             32 |
|  clk         | fsm/out_reg[3]_12                |                   |               30 |             32 |
|  clk         | fsm/out_reg[3]_13                |                   |               31 |             32 |
|  clk         | fsm/out_reg[3]_14                |                   |               27 |             32 |
|  clk         | fsm/out_reg[3]_15                |                   |               29 |             32 |
|  clk         | fsm/out_reg[3]_16                |                   |               23 |             32 |
|  clk         | fsm/out_reg[3]_17                |                   |               31 |             32 |
|  clk         | fsm/out_reg[2]_13                |                   |               29 |             32 |
|  clk         | fsm/out_reg[3]_19                |                   |               29 |             32 |
|  clk         | fsm/out_reg[3]_2                 |                   |               26 |             32 |
|  clk         | fsm/out_reg[3]_20                |                   |               27 |             32 |
|  clk         | fsm/out_reg[3]_21                |                   |               29 |             32 |
|  clk         | fsm/out_reg[3]_22                |                   |               32 |             32 |
|  clk         | fsm/out_reg[3]_23                |                   |               27 |             32 |
|  clk         | fsm/out_reg[3]_24                |                   |               27 |             32 |
|  clk         | fsm/out_reg[3]_25                |                   |               27 |             32 |
|  clk         | fsm/out_reg[3]_26                |                   |               29 |             32 |
|  clk         | fsm/out_reg[3]_27                |                   |               29 |             32 |
|  clk         | fsm/out_reg[3]_28                |                   |               29 |             32 |
|  clk         | fsm/out_reg[3]_29                |                   |               27 |             32 |
|  clk         | fsm/out_reg[2]_6                 |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_12                |                   |               29 |             32 |
|  clk         | fsm/out_reg[2]_14                |                   |               28 |             32 |
|  clk         | fsm/out_reg[2]_15                |                   |               27 |             32 |
|  clk         | fsm/out_reg[2]_16                |                   |               29 |             32 |
|  clk         | fsm/out_reg[2]_17                |                   |               28 |             32 |
|  clk         | fsm/out_reg[2]_18                |                   |               28 |             32 |
|  clk         | fsm/out_reg[2]_19                |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_20                |                   |               25 |             32 |
|  clk         | fsm/out_reg[2]_21                |                   |               29 |             32 |
|  clk         | fsm/out_reg[2]_22                |                   |               27 |             32 |
|  clk         | fsm/out_reg[2]_23                |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_24                |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_25                |                   |               28 |             32 |
|  clk         | fsm/out_reg[2]_26                |                   |               26 |             32 |
|  clk         | fsm/out_reg[2]_27                |                   |               28 |             32 |
|  clk         | fsm/out_reg[2]_28                |                   |               28 |             32 |
|  clk         | fsm/out_reg[2]_29                |                   |               27 |             32 |
|  clk         | fsm/out_reg[2]_30                |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_31                |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_32                |                   |               28 |             32 |
|  clk         | fsm/out_reg[2]_33                |                   |               29 |             32 |
|  clk         | fsm/out_reg[2]_34                |                   |               25 |             32 |
|  clk         | fsm/out_reg[2]_35                |                   |               28 |             32 |
|  clk         | fsm/out_reg[2]_4                 |                   |               25 |             32 |
|  clk         | fsm/out_reg[2]_5                 |                   |               27 |             32 |
|  clk         | fsm/out_reg[2]_7                 |                   |               30 |             32 |
|  clk         |                                  | bin_read0_0/RSTP  |               11 |             51 |
|  clk         |                                  | fsm3/RSTP         |                9 |             51 |
|  clk         |                                  | fsm3/done_reg_2   |                9 |             51 |
|  clk         |                                  |                   |               33 |             64 |
+--------------+----------------------------------+-------------------+------------------+----------------+


