// Seed: 244884004
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  output wire id_30;
  output wire id_29;
  output wire id_28;
  output wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_19 = 1'h0;
  always @(posedge 1) begin
    if (id_6 == id_24 && 1) begin
      id_30 = 1;
    end
  end
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    output tri1 id_3,
    output wand id_4,
    input wire id_5,
    output wire id_6
    , id_26,
    output tri1 id_7,
    output uwire id_8,
    input wand id_9,
    output tri1 id_10,
    input tri id_11,
    input wand id_12,
    output wor id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri1 id_16,
    inout wire id_17,
    output tri1 id_18,
    output supply0 id_19,
    input tri0 id_20,
    input supply0 id_21,
    input uwire id_22,
    output wire id_23,
    input tri1 id_24
);
  wire id_27;
  task automatic id_28();
    id_3 = id_5;
  endtask
  wire id_29, id_30 = id_29;
  nand (
      id_8,
      id_28,
      id_24,
      id_11,
      id_26,
      id_15,
      id_30,
      id_1,
      id_21,
      id_20,
      id_14,
      id_16,
      id_17,
      id_29,
      id_27,
      id_22
  );
  module_0(
      id_28,
      id_28,
      id_27,
      id_26,
      id_28,
      id_26,
      id_26,
      id_27,
      id_29,
      id_27,
      id_29,
      id_30,
      id_29,
      id_28,
      id_28,
      id_29,
      id_27,
      id_27,
      id_30,
      id_26,
      id_28,
      id_26,
      id_30,
      id_27,
      id_27,
      id_26,
      id_27,
      id_29,
      id_28,
      id_27,
      id_28,
      id_29,
      id_28
  );
  wand id_31 = id_28 ? 1 : id_9;
  wire id_32;
  wire id_33;
  wire id_34;
  wire id_35;
  id_36(
      .id_0(id_19), .id_1(1), .id_2(id_13), .id_3(id_0)
  );
endmodule
