

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-05f580c7905fc52bb148710e317ae0d16a687199_modified_383] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:rfc     128:128:8,L:B:m:N:L,A:2:32,4 # shader register file cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2e2a2126a76712faffefaccb9120491a  /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/wp/WP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=wsm5_gpu.f.cu
self exe links to: /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/wp/WP
Running md5sum using "md5sum /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/wp/WP "
Parsing file _cuobjdump_complete_output_1GQDlq
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii : hostFun 0x0x41b110, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zplf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zplf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zplf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zplf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zplf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmlf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmlf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmlf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmlf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmlf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zdvf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zdvf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zdvf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zdvf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zdvf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmif6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmif6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmif6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmif6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmif6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3maxf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3maxf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3maxf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3maxf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3maxf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3minf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3minf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3minf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3minf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3minf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z5trunc6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z5trunc6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5trunc6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z5trunc6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z5trunc6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5trunc6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3log6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3log6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3log6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3log6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3log6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3log6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3exp6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3exp6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3exp6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3exp6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3exp6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3exp6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z4sqrt6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z4sqrt6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z4sqrt6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sqrt6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sqrt6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot14" from 0x0 to 0x8c0
GPGPU-Sim PTX: instruction assembly for function '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8a0 (_1.ptx:614) @%p14 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x910 (_1.ptx:631) @%p15 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9b0 (_1.ptx:663) @%p16 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9d0 (_1.ptx:670) @%p17 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9e0 (_1.ptx:674) @%p18 bra BB14_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9f0 (_1.ptx:679) @%p19 bra BB14_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa38 (_1.ptx:695) @%p20 bra BB14_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa68 (_1.ptx:712) @%p21 bra BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa70 (_1.ptx:713) bra.uni BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xad0 (_1.ptx:742) @%p22 bra BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xad8 (_1.ptx:743) bra.uni BB14_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe20 (_1.ptx:938) @%p26 bra BB14_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe58 (_1.ptx:949) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf60 (_1.ptx:1003) @%p29 bra BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xfc8 (_1.ptx:1023) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xff8 (_1.ptx:1036) @%p31 bra BB14_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1000 (_1.ptx:1037) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1010 (_1.ptx:1042) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1040 (_1.ptx:1053) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1058 (_1.ptx:1059) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1078 (_1.ptx:1070) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x10b8 (_1.ptx:1086) @%p34 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x10d8 (_1.ptx:1093) @%p35 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10e8 (_1.ptx:1097) @%p36 bra BB14_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1102) @%p37 bra BB14_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1140 (_1.ptx:1118) @%p38 bra BB14_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1170 (_1.ptx:1135) @%p39 bra BB14_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1178 (_1.ptx:1136) bra.uni BB14_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x11d8 (_1.ptx:1165) @%p40 bra BB14_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x11e0 (_1.ptx:1166) bra.uni BB14_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1528 (_1.ptx:1361) @%p44 bra BB14_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1560 (_1.ptx:1372) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1668 (_1.ptx:1426) @%p47 bra BB14_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x16d0 (_1.ptx:1446) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1700 (_1.ptx:1459) @%p49 bra BB14_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1708 (_1.ptx:1460) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1718 (_1.ptx:1465) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1748 (_1.ptx:1476) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1760 (_1.ptx:1482) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1780 (_1.ptx:1493) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1800 (_1.ptx:1522) @%p53 bra BB14_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1848 (_1.ptx:1539) @%p55 bra BB14_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1880 (_1.ptx:1549) @%p3 bra BB14_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1960 (_1.ptx:1587) @%p56 bra BB14_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1621) @%p57 bra BB14_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (_1.ptx:1629) shl.b64 %rl113, %rl23, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1634) @%p58 bra BB14_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (_1.ptx:1642) add.s64 %rl26, %rl18, %rl113;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1a90 (_1.ptx:1646) @%p59 bra BB14_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_1.ptx:1654) add.s64 %rl27, %rl17, %rl113;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1658) @%p60 bra BB14_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae0 (_1.ptx:1666) add.s32 %r1129, %r1129, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1af0 (_1.ptx:1669) @%p61 bra BB14_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1c50 (_1.ptx:1732) @%p62 bra BB14_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1755) @%p64 bra BB14_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1e80 (_1.ptx:1841) @%p65 bra BB14_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1fc0 (_1.ptx:1899) @%p4 bra BB14_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1ff8 (_1.ptx:1910) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2100 (_1.ptx:1964) @%p70 bra BB14_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2168 (_1.ptx:1984) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2260 (_1.ptx:2036) @%p72 bra BB14_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2268 (_1.ptx:2039) @%p4 bra BB14_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x22a0 (_1.ptx:2050) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x23a8 (_1.ptx:2104) @%p75 bra BB14_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2410 (_1.ptx:2124) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2430 (_1.ptx:2132) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2470 (_1.ptx:2149) @%p79 bra BB14_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x24a8 (_1.ptx:2160) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x25b0 (_1.ptx:2214) @%p82 bra BB14_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2618 (_1.ptx:2234) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2281) @%p84 bra BB14_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2720 (_1.ptx:2290) @%p85 bra BB14_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2780 (_1.ptx:2308) @%p86 bra BB14_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x27b0 (_1.ptx:2317) @%p87 bra BB14_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x28c8 (_1.ptx:2365) @%p90 bra BB14_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2900 (_1.ptx:2376) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2a08 (_1.ptx:2430) @%p93 bra BB14_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2a70 (_1.ptx:2450) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2b88 (_1.ptx:2499) @%p95 bra BB14_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2bc8 (_1.ptx:2512) bra.uni BB14_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2546) @%p98 bra BB14_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2c98 (_1.ptx:2557) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2da0 (_1.ptx:2611) @%p101 bra BB14_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2e08 (_1.ptx:2631) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2ee0 (_1.ptx:2671) @%p103 bra BB14_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f28 (_1.ptx:2685) bra.uni BB14_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2720) @%p106 bra BB14_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3000 (_1.ptx:2731) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3108 (_1.ptx:2785) @%p109 bra BB14_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3170 (_1.ptx:2805) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x33a0 (_1.ptx:2917) @%p111 bra BB14_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x33d8 (_1.ptx:2930) @%p112 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3670 (_1.ptx:3045) @%p6 bra BB14_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (_1.ptx:3144) mov.f32 %f689, %f688;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x38a0 (_1.ptx:3138) @%p113 bra BB14_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_1.ptx:3140) mov.f32 %f676, %f44;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x38c8 (_1.ptx:3147) @%p5 bra BB14_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3930 (_1.ptx:3165) @%p114 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x39b8 (_1.ptx:3187) @%p115 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3a68 (_1.ptx:3224) @%p118 bra BB14_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3aa0 (_1.ptx:3235) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3ba8 (_1.ptx:3289) @%p121 bra BB14_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3c10 (_1.ptx:3309) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3c98 (_1.ptx:3344) @%p125 bra BB14_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3cb0 (_1.ptx:3350) @%p126 bra BB14_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3cc0 (_1.ptx:3354) @%p127 bra BB14_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3cd0 (_1.ptx:3358) @%p128 bra BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3ce0 (_1.ptx:3361) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3cf0 (_1.ptx:3366) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3d00 (_1.ptx:3371) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x3d10 (_1.ptx:3376) @%p129 bra BB14_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x3d20 (_1.ptx:3379) bra.uni BB14_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3d78 (_1.ptx:3407) @%p130 bra BB14_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3d80 (_1.ptx:3408) bra.uni BB14_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3f40 (_1.ptx:3522) @%p133 bra BB14_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3f78 (_1.ptx:3533) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4080 (_1.ptx:3587) @%p136 bra BB14_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x40e8 (_1.ptx:3607) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4370 (_1.ptx:3726) @%p138 bra BB14_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4380 (_1.ptx:3731) @%p139 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x43b0 (_1.ptx:3738) bra.uni BB14_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (_1.ptx:3003) mov.f32 %f680, %f687;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x43f0 (_1.ptx:3750) @%p140 bra BB14_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x44c8 (_1.ptx:3785) @%p141 bra BB14_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x44e0 (_1.ptx:3790) bra.uni BB14_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x45c8 (_1.ptx:3838) @%p144 bra BB14_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4600 (_1.ptx:3849) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4708 (_1.ptx:3903) @%p147 bra BB14_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4770 (_1.ptx:3923) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4860 (_1.ptx:3971) @%p149 bra BB14_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4898 (_1.ptx:3984) @%p150 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4a70 (_1.ptx:4069) @%p7 bra BB14_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4bf0 (_1.ptx:4139) @%p151 bra BB14_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4c00 (_1.ptx:4144) @%p152 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4c10 (_1.ptx:4147) bra.uni BB14_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a00 (_1.ptx:4046) ld.global.f32 %f408, [%rl70];
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4cf8 (_1.ptx:4188) @%p153 bra BB14_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (_1.ptx:4265) ld.param.u64 %rl409, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_14];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f60 (_1.ptx:4294) @%p154 bra BB14_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5120 (_1.ptx:4372) ld.param.u64 %rl406, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_12];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x51c0 (_1.ptx:4399) @!%p8 bra BB14_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5350 (_1.ptx:4472) ld.param.u32 %r1085, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5378 (_1.ptx:4478) @%p155 bra BB14_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5568 (_1.ptx:4561) @%p156 bra BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5580 (_1.ptx:4565) @%p157 bra BB14_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5588 (_1.ptx:4566) bra.uni BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x55c0 (_1.ptx:4581) @%p158 bra BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x55d8 (_1.ptx:4585) @%p159 bra BB14_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x55e0 (_1.ptx:4586) bra.uni BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5638 (_1.ptx:4606) @%p160 bra BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5650 (_1.ptx:4610) @%p161 bra BB14_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5658 (_1.ptx:4611) bra.uni BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5688 (_1.ptx:4626) @%p164 bra BB14_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x56c0 (_1.ptx:4637) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x57c8 (_1.ptx:4691) @%p167 bra BB14_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5830 (_1.ptx:4711) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x58f0 (_1.ptx:4753) @!%p10 bra BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5908 (_1.ptx:4757) @%p169 bra BB14_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5910 (_1.ptx:4758) bra.uni BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5998 (_1.ptx:4788) @%p172 bra BB14_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x59d0 (_1.ptx:4799) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5ad8 (_1.ptx:4853) @%p175 bra BB14_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5b40 (_1.ptx:4873) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5be0 (_1.ptx:4915) @%p179 bra BB14_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5c18 (_1.ptx:4926) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5d20 (_1.ptx:4980) @%p182 bra BB14_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5d88 (_1.ptx:5000) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5e38 (_1.ptx:5034) @%p184 bra BB14_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5e88 (_1.ptx:5051) bra.uni BB14_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5f20 (_1.ptx:5085) @%p187 bra BB14_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5f58 (_1.ptx:5096) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x6060 (_1.ptx:5150) @%p190 bra BB14_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x60c8 (_1.ptx:5170) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x61a8 (_1.ptx:5211) @%p192 bra BB14_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6218 (_1.ptx:5232) bra.uni BB14_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x62b8 (_1.ptx:5267) @%p195 bra BB14_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x62f0 (_1.ptx:5278) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x63f8 (_1.ptx:5332) @%p198 bra BB14_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6460 (_1.ptx:5352) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x65c0 (_1.ptx:5426) @%p11 bra BB14_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x65f8 (_1.ptx:5437) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6700 (_1.ptx:5491) @%p204 bra BB14_222;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6768 (_1.ptx:5511) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6800 (_1.ptx:5543) @%p11 bra BB14_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6838 (_1.ptx:5554) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6940 (_1.ptx:5608) @%p208 bra BB14_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x69a8 (_1.ptx:5628) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x69f8 (_1.ptx:5648) @%p11 bra BB14_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6a30 (_1.ptx:5659) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6b38 (_1.ptx:5713) @%p212 bra BB14_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6ba0 (_1.ptx:5733) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x6c00 (_1.ptx:5763) @%p216 bra BB14_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6c18 (_1.ptx:5769) @%p217 bra BB14_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6c28 (_1.ptx:5773) @%p218 bra BB14_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6c38 (_1.ptx:5777) @%p219 bra BB14_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6c48 (_1.ptx:5780) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c58 (_1.ptx:5784) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6c70 (_1.ptx:5790) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6c88 (_1.ptx:5796) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6c98 (_1.ptx:5801) @%p220 bra BB14_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6ca8 (_1.ptx:5804) bra.uni BB14_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6d00 (_1.ptx:5832) @%p221 bra BB14_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6d08 (_1.ptx:5833) bra.uni BB14_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ed8 (_1.ptx:5949) @%p224 bra BB14_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x6f10 (_1.ptx:5960) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7018 (_1.ptx:6014) @%p227 bra BB14_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7080 (_1.ptx:6034) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7130 (_1.ptx:6074) @%p229 bra BB14_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7140 (_1.ptx:6077) bra.uni BB14_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7188 (_1.ptx:6097) @%p232 bra BB14_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x71c0 (_1.ptx:6108) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x72c8 (_1.ptx:6162) @%p235 bra BB14_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x7330 (_1.ptx:6182) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x73a0 (_1.ptx:6209) @%p239 bra BB14_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x73b0 (_1.ptx:6212) bra.uni BB14_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7438 (_1.ptx:6240) @%p240 bra BB14_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x7448 (_1.ptx:6243) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x74e0 (_1.ptx:6272) @%p241 bra BB14_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7500 (_1.ptx:6279) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7608 (_1.ptx:6340) @%p244 bra BB14_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7640 (_1.ptx:6351) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7748 (_1.ptx:6405) @%p247 bra BB14_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x77b0 (_1.ptx:6425) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x77e8 (_1.ptx:6441) @%p250 bra BB14_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x77f8 (_1.ptx:6444) bra.uni BB14_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7878 (_1.ptx:6468) @%p251 bra BB14_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x78a8 (_1.ptx:6475) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x78c0 (_1.ptx:6482) @%p253 bra BB14_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x78d0 (_1.ptx:6485) bra.uni BB14_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7a48 (_1.ptx:6551) @%p254 bra BB14_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7a60 (_1.ptx:6555) bra.uni BB14_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7b18 (_1.ptx:6592) @%p255 bra BB14_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7b40 (_1.ptx:6602) bra.uni BB14_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7bd8 (_1.ptx:6637) @%p259 bra BB14_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x7be8 (_1.ptx:6640) bra.uni BB14_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x7ca0 (_1.ptx:6674) @%p260 bra BB14_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x7cd0 (_1.ptx:6685) bra.uni BB14_292;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x7d70 (_1.ptx:6723) @%p264 bra BB14_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x7d80 (_1.ptx:6726) bra.uni BB14_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x7dc8 (_1.ptx:6745) @%p267 bra BB14_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x7e00 (_1.ptx:6756) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x7f08 (_1.ptx:6810) @%p270 bra BB14_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x7f70 (_1.ptx:6830) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x7fe0 (_1.ptx:6860) @%p274 bra BB14_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8018 (_1.ptx:6871) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8120 (_1.ptx:6925) @%p277 bra BB14_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8188 (_1.ptx:6945) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8218 (_1.ptx:6980) @%p279 bra BB14_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8228 (_1.ptx:6983) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8280 (_1.ptx:7005) bra.uni BB14_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8290 (_1.ptx:7010) @%p280 bra BB14_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x82b0 (_1.ptx:7015) @%p281 bra BB14_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x82c0 (_1.ptx:7019) bra.uni BB14_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8348 (_1.ptx:7055) @%p282 bra BB14_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8350 (_1.ptx:7057) @%p13 bra BB14_318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8358 (_1.ptx:7058) bra.uni BB14_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x83b8 (_1.ptx:7082) @%p283 bra BB14_320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x83c0 (_1.ptx:7083) bra.uni BB14_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8420 (_1.ptx:7108) @%p284 bra BB14_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8428 (_1.ptx:7109) bra.uni BB14_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8488 (_1.ptx:7133) @%p285 bra BB14_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8490 (_1.ptx:7134) bra.uni BB14_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8608 (_1.ptx:7203) bra.uni BB14_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x8610 (_1.ptx:7206) @%p13 bra BB14_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x8618 (_1.ptx:7207) bra.uni BB14_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x8680 (_1.ptx:7232) @%p286 bra BB14_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x8688 (_1.ptx:7233) bra.uni BB14_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x86e8 (_1.ptx:7258) @%p287 bra BB14_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x86f0 (_1.ptx:7259) bra.uni BB14_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x8858 (_1.ptx:7335) @%p290 bra BB14_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x8890 (_1.ptx:7346) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x8998 (_1.ptx:7400) @%p293 bra BB14_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x89f8 (_1.ptx:7419) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x8b40 (_1.ptx:7489) @%p295 bra BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x8b58 (_1.ptx:7493) @%p296 bra BB14_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x8b60 (_1.ptx:7494) bra.uni BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x8c50 (_1.ptx:7549) @%p299 bra BB14_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x8c68 (_1.ptx:7556) @%p300 bra BB14_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x8c98 (_1.ptx:7565) @%p301 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x8dc8 (_1.ptx:7617) @%p302 bra BB14_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_5xO4Ve"
Running: cat _ptx_5xO4Ve | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_XWZAD3
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_XWZAD3 --output-file  /dev/null 2> _ptx_5xO4Veinfo"
GPGPU-Sim PTX: Kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' : regs=63, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_5xO4Ve _ptx2_XWZAD3 _ptx_5xO4Veinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=wsm5.f.cu
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 
GPGPU-Sim PTX: cudaLaunch for 0x0x41b110 (mode=performance simulation) on stream 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim PTX: pushing kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' to stream 0, gridDim= (9,8,1) blockDim = (8,8,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 4608 (ipc= 9.2) sim_rate=1536 (inst/sec) elapsed = 0:0:00:03 / Sat Apr 14 12:08:08 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 127040 (ipc=127.0) sim_rate=31760 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 14 12:08:09 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 196952 (ipc=131.3) sim_rate=39390 (inst/sec) elapsed = 0:0:00:05 / Sat Apr 14 12:08:10 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 288686 (ipc=115.5) sim_rate=48114 (inst/sec) elapsed = 0:0:00:06 / Sat Apr 14 12:08:11 2018
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 297350 (ipc=99.1) sim_rate=42478 (inst/sec) elapsed = 0:0:00:07 / Sat Apr 14 12:08:12 2018
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 316250 (ipc=79.1) sim_rate=39531 (inst/sec) elapsed = 0:0:00:08 / Sat Apr 14 12:08:13 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 399004 (ipc=79.8) sim_rate=44333 (inst/sec) elapsed = 0:0:00:09 / Sat Apr 14 12:08:14 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 544534 (ipc=99.0) sim_rate=49503 (inst/sec) elapsed = 0:0:00:11 / Sat Apr 14 12:08:16 2018
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 572828 (ipc=95.5) sim_rate=47735 (inst/sec) elapsed = 0:0:00:12 / Sat Apr 14 12:08:17 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 588452 (ipc=90.5) sim_rate=45265 (inst/sec) elapsed = 0:0:00:13 / Sat Apr 14 12:08:18 2018
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 614390 (ipc=87.8) sim_rate=43885 (inst/sec) elapsed = 0:0:00:14 / Sat Apr 14 12:08:19 2018
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 635294 (ipc=84.7) sim_rate=42352 (inst/sec) elapsed = 0:0:00:15 / Sat Apr 14 12:08:20 2018
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 661086 (ipc=82.6) sim_rate=38887 (inst/sec) elapsed = 0:0:00:17 / Sat Apr 14 12:08:22 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(2,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 687772 (ipc=80.9) sim_rate=38209 (inst/sec) elapsed = 0:0:00:18 / Sat Apr 14 12:08:23 2018
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 716388 (ipc=79.6) sim_rate=37704 (inst/sec) elapsed = 0:0:00:19 / Sat Apr 14 12:08:24 2018
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 741208 (ipc=78.0) sim_rate=35295 (inst/sec) elapsed = 0:0:00:21 / Sat Apr 14 12:08:26 2018
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 769602 (ipc=77.0) sim_rate=34981 (inst/sec) elapsed = 0:0:00:22 / Sat Apr 14 12:08:27 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(8,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 798626 (ipc=76.1) sim_rate=34722 (inst/sec) elapsed = 0:0:00:23 / Sat Apr 14 12:08:28 2018
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 828816 (ipc=75.3) sim_rate=33152 (inst/sec) elapsed = 0:0:00:25 / Sat Apr 14 12:08:30 2018
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 858026 (ipc=74.6) sim_rate=33001 (inst/sec) elapsed = 0:0:00:26 / Sat Apr 14 12:08:31 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 890206 (ipc=74.2) sim_rate=31793 (inst/sec) elapsed = 0:0:00:28 / Sat Apr 14 12:08:33 2018
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 916958 (ipc=73.4) sim_rate=31619 (inst/sec) elapsed = 0:0:00:29 / Sat Apr 14 12:08:34 2018
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 948228 (ipc=72.9) sim_rate=30588 (inst/sec) elapsed = 0:0:00:31 / Sat Apr 14 12:08:36 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(6,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 981668 (ipc=72.7) sim_rate=30677 (inst/sec) elapsed = 0:0:00:32 / Sat Apr 14 12:08:37 2018
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 1014126 (ipc=72.4) sim_rate=29827 (inst/sec) elapsed = 0:0:00:34 / Sat Apr 14 12:08:39 2018
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1047874 (ipc=72.3) sim_rate=29107 (inst/sec) elapsed = 0:0:00:36 / Sat Apr 14 12:08:41 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 1078910 (ipc=71.9) sim_rate=29159 (inst/sec) elapsed = 0:0:00:37 / Sat Apr 14 12:08:42 2018
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 1110944 (ipc=71.7) sim_rate=28485 (inst/sec) elapsed = 0:0:00:39 / Sat Apr 14 12:08:44 2018
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 1144366 (ipc=71.5) sim_rate=27911 (inst/sec) elapsed = 0:0:00:41 / Sat Apr 14 12:08:46 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(5,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 1174650 (ipc=71.2) sim_rate=27967 (inst/sec) elapsed = 0:0:00:42 / Sat Apr 14 12:08:47 2018
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 1207972 (ipc=71.1) sim_rate=27453 (inst/sec) elapsed = 0:0:00:44 / Sat Apr 14 12:08:49 2018
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 1241104 (ipc=70.9) sim_rate=26980 (inst/sec) elapsed = 0:0:00:46 / Sat Apr 14 12:08:51 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(7,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 1274996 (ipc=70.8) sim_rate=26562 (inst/sec) elapsed = 0:0:00:48 / Sat Apr 14 12:08:53 2018
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 1311222 (ipc=70.9) sim_rate=26224 (inst/sec) elapsed = 0:0:00:50 / Sat Apr 14 12:08:55 2018
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 1344762 (ipc=70.8) sim_rate=25860 (inst/sec) elapsed = 0:0:00:52 / Sat Apr 14 12:08:57 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 1376392 (ipc=70.6) sim_rate=25488 (inst/sec) elapsed = 0:0:00:54 / Sat Apr 14 12:08:59 2018
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 1408900 (ipc=70.4) sim_rate=25616 (inst/sec) elapsed = 0:0:00:55 / Sat Apr 14 12:09:00 2018
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 1446090 (ipc=70.5) sim_rate=25370 (inst/sec) elapsed = 0:0:00:57 / Sat Apr 14 12:09:02 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(7,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 1478488 (ipc=70.4) sim_rate=24641 (inst/sec) elapsed = 0:0:01:00 / Sat Apr 14 12:09:05 2018
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 1512430 (ipc=70.3) sim_rate=24394 (inst/sec) elapsed = 0:0:01:02 / Sat Apr 14 12:09:07 2018
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 1548174 (ipc=70.4) sim_rate=24190 (inst/sec) elapsed = 0:0:01:04 / Sat Apr 14 12:09:09 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(8,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 1583506 (ipc=70.4) sim_rate=23992 (inst/sec) elapsed = 0:0:01:06 / Sat Apr 14 12:09:11 2018
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 1619964 (ipc=70.4) sim_rate=23823 (inst/sec) elapsed = 0:0:01:08 / Sat Apr 14 12:09:13 2018
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 1654176 (ipc=70.4) sim_rate=23631 (inst/sec) elapsed = 0:0:01:10 / Sat Apr 14 12:09:15 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 1691262 (ipc=70.5) sim_rate=23489 (inst/sec) elapsed = 0:0:01:12 / Sat Apr 14 12:09:17 2018
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 1722614 (ipc=70.3) sim_rate=23278 (inst/sec) elapsed = 0:0:01:14 / Sat Apr 14 12:09:19 2018
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 1758164 (ipc=70.3) sim_rate=22833 (inst/sec) elapsed = 0:0:01:17 / Sat Apr 14 12:09:22 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(5,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 1791354 (ipc=70.2) sim_rate=22675 (inst/sec) elapsed = 0:0:01:19 / Sat Apr 14 12:09:24 2018
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 1824022 (ipc=70.2) sim_rate=22518 (inst/sec) elapsed = 0:0:01:21 / Sat Apr 14 12:09:26 2018
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 1856852 (ipc=70.1) sim_rate=22105 (inst/sec) elapsed = 0:0:01:24 / Sat Apr 14 12:09:29 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(8,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 1891398 (ipc=70.1) sim_rate=21993 (inst/sec) elapsed = 0:0:01:26 / Sat Apr 14 12:09:31 2018
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 1926506 (ipc=70.1) sim_rate=21892 (inst/sec) elapsed = 0:0:01:28 / Sat Apr 14 12:09:33 2018
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 1960996 (ipc=70.0) sim_rate=21549 (inst/sec) elapsed = 0:0:01:31 / Sat Apr 14 12:09:36 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(6,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 1994332 (ipc=70.0) sim_rate=21444 (inst/sec) elapsed = 0:0:01:33 / Sat Apr 14 12:09:38 2018
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 2026154 (ipc=69.9) sim_rate=21105 (inst/sec) elapsed = 0:0:01:36 / Sat Apr 14 12:09:41 2018
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 2060888 (ipc=69.9) sim_rate=21029 (inst/sec) elapsed = 0:0:01:38 / Sat Apr 14 12:09:43 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(5,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 2091836 (ipc=69.7) sim_rate=20711 (inst/sec) elapsed = 0:0:01:41 / Sat Apr 14 12:09:46 2018
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 2125960 (ipc=69.7) sim_rate=20441 (inst/sec) elapsed = 0:0:01:44 / Sat Apr 14 12:09:49 2018
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 2160508 (ipc=69.7) sim_rate=20382 (inst/sec) elapsed = 0:0:01:46 / Sat Apr 14 12:09:51 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(6,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 2193344 (ipc=69.6) sim_rate=20122 (inst/sec) elapsed = 0:0:01:49 / Sat Apr 14 12:09:54 2018
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 2231344 (ipc=69.7) sim_rate=19922 (inst/sec) elapsed = 0:0:01:52 / Sat Apr 14 12:09:57 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(7,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 2272668 (ipc=69.9) sim_rate=19762 (inst/sec) elapsed = 0:0:01:55 / Sat Apr 14 12:10:00 2018
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 2312950 (ipc=70.1) sim_rate=19601 (inst/sec) elapsed = 0:0:01:58 / Sat Apr 14 12:10:03 2018
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 2348933 (ipc=70.1) sim_rate=19412 (inst/sec) elapsed = 0:0:02:01 / Sat Apr 14 12:10:06 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 2377681 (ipc=69.9) sim_rate=19174 (inst/sec) elapsed = 0:0:02:04 / Sat Apr 14 12:10:09 2018
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 2404400 (ipc=69.7) sim_rate=18932 (inst/sec) elapsed = 0:0:02:07 / Sat Apr 14 12:10:12 2018
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 2436390 (ipc=69.6) sim_rate=18741 (inst/sec) elapsed = 0:0:02:10 / Sat Apr 14 12:10:15 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(6,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 2470084 (ipc=69.6) sim_rate=18572 (inst/sec) elapsed = 0:0:02:13 / Sat Apr 14 12:10:18 2018
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 2496690 (ipc=69.4) sim_rate=18224 (inst/sec) elapsed = 0:0:02:17 / Sat Apr 14 12:10:22 2018
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 2522013 (ipc=69.1) sim_rate=17886 (inst/sec) elapsed = 0:0:02:21 / Sat Apr 14 12:10:26 2018
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 2544959 (ipc=68.8) sim_rate=17551 (inst/sec) elapsed = 0:0:02:25 / Sat Apr 14 12:10:30 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 2566143 (ipc=68.4) sim_rate=17107 (inst/sec) elapsed = 0:0:02:30 / Sat Apr 14 12:10:35 2018
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 2591333 (ipc=68.2) sim_rate=16826 (inst/sec) elapsed = 0:0:02:34 / Sat Apr 14 12:10:39 2018
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 2619634 (ipc=68.0) sim_rate=16579 (inst/sec) elapsed = 0:0:02:38 / Sat Apr 14 12:10:43 2018
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 2643368 (ipc=67.8) sim_rate=16317 (inst/sec) elapsed = 0:0:02:42 / Sat Apr 14 12:10:47 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 2666955 (ipc=67.5) sim_rate=16065 (inst/sec) elapsed = 0:0:02:46 / Sat Apr 14 12:10:51 2018
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 2684660 (ipc=67.1) sim_rate=15792 (inst/sec) elapsed = 0:0:02:50 / Sat Apr 14 12:10:55 2018
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 2705158 (ipc=66.8) sim_rate=15546 (inst/sec) elapsed = 0:0:02:54 / Sat Apr 14 12:10:59 2018
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 2727931 (ipc=66.5) sim_rate=15325 (inst/sec) elapsed = 0:0:02:58 / Sat Apr 14 12:11:03 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(5,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 2758367 (ipc=66.5) sim_rate=15155 (inst/sec) elapsed = 0:0:03:02 / Sat Apr 14 12:11:07 2018
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 2778500 (ipc=66.2) sim_rate=14938 (inst/sec) elapsed = 0:0:03:06 / Sat Apr 14 12:11:11 2018
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 2801875 (ipc=65.9) sim_rate=14746 (inst/sec) elapsed = 0:0:03:10 / Sat Apr 14 12:11:15 2018
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 2823890 (ipc=65.7) sim_rate=14631 (inst/sec) elapsed = 0:0:03:13 / Sat Apr 14 12:11:18 2018
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 2844522 (ipc=65.4) sim_rate=14439 (inst/sec) elapsed = 0:0:03:17 / Sat Apr 14 12:11:22 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 2866313 (ipc=65.1) sim_rate=14331 (inst/sec) elapsed = 0:0:03:20 / Sat Apr 14 12:11:25 2018
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 2888535 (ipc=64.9) sim_rate=14159 (inst/sec) elapsed = 0:0:03:24 / Sat Apr 14 12:11:29 2018
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 2910213 (ipc=64.7) sim_rate=14059 (inst/sec) elapsed = 0:0:03:27 / Sat Apr 14 12:11:32 2018
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 2931104 (ipc=64.4) sim_rate=13891 (inst/sec) elapsed = 0:0:03:31 / Sat Apr 14 12:11:36 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 2953415 (ipc=64.2) sim_rate=13801 (inst/sec) elapsed = 0:0:03:34 / Sat Apr 14 12:11:39 2018
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 2974000 (ipc=64.0) sim_rate=13642 (inst/sec) elapsed = 0:0:03:38 / Sat Apr 14 12:11:43 2018
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 3001754 (ipc=63.9) sim_rate=13521 (inst/sec) elapsed = 0:0:03:42 / Sat Apr 14 12:11:47 2018
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 3024837 (ipc=63.7) sim_rate=13443 (inst/sec) elapsed = 0:0:03:45 / Sat Apr 14 12:11:50 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 3047439 (ipc=63.5) sim_rate=13307 (inst/sec) elapsed = 0:0:03:49 / Sat Apr 14 12:11:54 2018
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 3067001 (ipc=63.2) sim_rate=13163 (inst/sec) elapsed = 0:0:03:53 / Sat Apr 14 12:11:58 2018
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 3088195 (ipc=63.0) sim_rate=13030 (inst/sec) elapsed = 0:0:03:57 / Sat Apr 14 12:12:02 2018
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 3110915 (ipc=62.8) sim_rate=12908 (inst/sec) elapsed = 0:0:04:01 / Sat Apr 14 12:12:06 2018
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 3135019 (ipc=62.7) sim_rate=12848 (inst/sec) elapsed = 0:0:04:04 / Sat Apr 14 12:12:09 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(7,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 3155907 (ipc=62.5) sim_rate=12725 (inst/sec) elapsed = 0:0:04:08 / Sat Apr 14 12:12:13 2018
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 3175100 (ipc=62.3) sim_rate=12599 (inst/sec) elapsed = 0:0:04:12 / Sat Apr 14 12:12:17 2018
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 3194305 (ipc=62.0) sim_rate=12477 (inst/sec) elapsed = 0:0:04:16 / Sat Apr 14 12:12:21 2018
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 3217127 (ipc=61.9) sim_rate=12373 (inst/sec) elapsed = 0:0:04:20 / Sat Apr 14 12:12:25 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(8,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 3238811 (ipc=61.7) sim_rate=12268 (inst/sec) elapsed = 0:0:04:24 / Sat Apr 14 12:12:29 2018
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 3263391 (ipc=61.6) sim_rate=12176 (inst/sec) elapsed = 0:0:04:28 / Sat Apr 14 12:12:33 2018
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 3283553 (ipc=61.4) sim_rate=12071 (inst/sec) elapsed = 0:0:04:32 / Sat Apr 14 12:12:37 2018
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 3304406 (ipc=61.2) sim_rate=11929 (inst/sec) elapsed = 0:0:04:37 / Sat Apr 14 12:12:42 2018
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 3326396 (ipc=61.0) sim_rate=11837 (inst/sec) elapsed = 0:0:04:41 / Sat Apr 14 12:12:46 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(3,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 3348592 (ipc=60.9) sim_rate=11749 (inst/sec) elapsed = 0:0:04:45 / Sat Apr 14 12:12:50 2018
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 3371519 (ipc=60.7) sim_rate=11625 (inst/sec) elapsed = 0:0:04:50 / Sat Apr 14 12:12:55 2018
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 3397878 (ipc=60.7) sim_rate=11557 (inst/sec) elapsed = 0:0:04:54 / Sat Apr 14 12:12:59 2018
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 3418983 (ipc=60.5) sim_rate=11473 (inst/sec) elapsed = 0:0:04:58 / Sat Apr 14 12:13:03 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 3439598 (ipc=60.3) sim_rate=11351 (inst/sec) elapsed = 0:0:05:03 / Sat Apr 14 12:13:08 2018
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 3461320 (ipc=60.2) sim_rate=11274 (inst/sec) elapsed = 0:0:05:07 / Sat Apr 14 12:13:12 2018
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 3481349 (ipc=60.0) sim_rate=11158 (inst/sec) elapsed = 0:0:05:12 / Sat Apr 14 12:13:17 2018
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 3507649 (ipc=60.0) sim_rate=11065 (inst/sec) elapsed = 0:0:05:17 / Sat Apr 14 12:13:22 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 3526728 (ipc=59.8) sim_rate=10986 (inst/sec) elapsed = 0:0:05:21 / Sat Apr 14 12:13:26 2018
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 3547588 (ipc=59.6) sim_rate=10882 (inst/sec) elapsed = 0:0:05:26 / Sat Apr 14 12:13:31 2018
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 3570330 (ipc=59.5) sim_rate=10786 (inst/sec) elapsed = 0:0:05:31 / Sat Apr 14 12:13:36 2018
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 3591183 (ipc=59.4) sim_rate=10688 (inst/sec) elapsed = 0:0:05:36 / Sat Apr 14 12:13:41 2018
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 3612765 (ipc=59.2) sim_rate=10594 (inst/sec) elapsed = 0:0:05:41 / Sat Apr 14 12:13:46 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(6,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 3633107 (ipc=59.1) sim_rate=10500 (inst/sec) elapsed = 0:0:05:46 / Sat Apr 14 12:13:51 2018
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 3656458 (ipc=59.0) sim_rate=10417 (inst/sec) elapsed = 0:0:05:51 / Sat Apr 14 12:13:56 2018
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 3676532 (ipc=58.8) sim_rate=10327 (inst/sec) elapsed = 0:0:05:56 / Sat Apr 14 12:14:01 2018
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 3697072 (ipc=58.7) sim_rate=10241 (inst/sec) elapsed = 0:0:06:01 / Sat Apr 14 12:14:06 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 3719822 (ipc=58.6) sim_rate=10163 (inst/sec) elapsed = 0:0:06:06 / Sat Apr 14 12:14:11 2018
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 3741791 (ipc=58.5) sim_rate=10058 (inst/sec) elapsed = 0:0:06:12 / Sat Apr 14 12:14:17 2018
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 3765479 (ipc=58.4) sim_rate=9988 (inst/sec) elapsed = 0:0:06:17 / Sat Apr 14 12:14:22 2018
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 3788663 (ipc=58.3) sim_rate=9892 (inst/sec) elapsed = 0:0:06:23 / Sat Apr 14 12:14:28 2018
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 3809682 (ipc=58.2) sim_rate=9818 (inst/sec) elapsed = 0:0:06:28 / Sat Apr 14 12:14:33 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(3,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 3828999 (ipc=58.0) sim_rate=9718 (inst/sec) elapsed = 0:0:06:34 / Sat Apr 14 12:14:39 2018
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 3847553 (ipc=57.9) sim_rate=9618 (inst/sec) elapsed = 0:0:06:40 / Sat Apr 14 12:14:45 2018
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 3868908 (ipc=57.7) sim_rate=9552 (inst/sec) elapsed = 0:0:06:45 / Sat Apr 14 12:14:50 2018
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 3892697 (ipc=57.7) sim_rate=9471 (inst/sec) elapsed = 0:0:06:51 / Sat Apr 14 12:14:56 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(7,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 3915563 (ipc=57.6) sim_rate=9389 (inst/sec) elapsed = 0:0:06:57 / Sat Apr 14 12:15:02 2018
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 3940262 (ipc=57.5) sim_rate=9293 (inst/sec) elapsed = 0:0:07:04 / Sat Apr 14 12:15:09 2018
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 3963657 (ipc=57.4) sim_rate=9217 (inst/sec) elapsed = 0:0:07:10 / Sat Apr 14 12:15:15 2018
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 3981395 (ipc=57.3) sim_rate=9131 (inst/sec) elapsed = 0:0:07:16 / Sat Apr 14 12:15:21 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(4,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 4004963 (ipc=57.2) sim_rate=9040 (inst/sec) elapsed = 0:0:07:23 / Sat Apr 14 12:15:28 2018
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 4029861 (ipc=57.2) sim_rate=8955 (inst/sec) elapsed = 0:0:07:30 / Sat Apr 14 12:15:35 2018
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 4054637 (ipc=57.1) sim_rate=8872 (inst/sec) elapsed = 0:0:07:37 / Sat Apr 14 12:15:42 2018
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 4077184 (ipc=57.0) sim_rate=8787 (inst/sec) elapsed = 0:0:07:44 / Sat Apr 14 12:15:49 2018
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 4097369 (ipc=56.9) sim_rate=8699 (inst/sec) elapsed = 0:0:07:51 / Sat Apr 14 12:15:56 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(4,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 4118053 (ipc=56.8) sim_rate=8615 (inst/sec) elapsed = 0:0:07:58 / Sat Apr 14 12:16:03 2018
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 4142036 (ipc=56.7) sim_rate=8540 (inst/sec) elapsed = 0:0:08:05 / Sat Apr 14 12:16:10 2018
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 4166476 (ipc=56.7) sim_rate=8451 (inst/sec) elapsed = 0:0:08:13 / Sat Apr 14 12:16:18 2018
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 4188814 (ipc=56.6) sim_rate=8360 (inst/sec) elapsed = 0:0:08:21 / Sat Apr 14 12:16:26 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(1,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 4211207 (ipc=56.5) sim_rate=8273 (inst/sec) elapsed = 0:0:08:29 / Sat Apr 14 12:16:34 2018
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 4231413 (ipc=56.4) sim_rate=8184 (inst/sec) elapsed = 0:0:08:37 / Sat Apr 14 12:16:42 2018
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 4254388 (ipc=56.3) sim_rate=8088 (inst/sec) elapsed = 0:0:08:46 / Sat Apr 14 12:16:51 2018
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 4279738 (ipc=56.3) sim_rate=8014 (inst/sec) elapsed = 0:0:08:54 / Sat Apr 14 12:16:59 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(7,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 4303663 (ipc=56.3) sim_rate=7925 (inst/sec) elapsed = 0:0:09:03 / Sat Apr 14 12:17:08 2018
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 4328453 (ipc=56.2) sim_rate=7841 (inst/sec) elapsed = 0:0:09:12 / Sat Apr 14 12:17:17 2018
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 4350473 (ipc=56.1) sim_rate=7754 (inst/sec) elapsed = 0:0:09:21 / Sat Apr 14 12:17:26 2018
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 4375536 (ipc=56.1) sim_rate=7676 (inst/sec) elapsed = 0:0:09:30 / Sat Apr 14 12:17:35 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 4399338 (ipc=56.0) sim_rate=7585 (inst/sec) elapsed = 0:0:09:40 / Sat Apr 14 12:17:45 2018
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 4423789 (ipc=56.0) sim_rate=7510 (inst/sec) elapsed = 0:0:09:49 / Sat Apr 14 12:17:54 2018
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 4448658 (ipc=56.0) sim_rate=7426 (inst/sec) elapsed = 0:0:09:59 / Sat Apr 14 12:18:04 2018
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 4472941 (ipc=55.9) sim_rate=7332 (inst/sec) elapsed = 0:0:10:10 / Sat Apr 14 12:18:15 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 4496149 (ipc=55.9) sim_rate=7240 (inst/sec) elapsed = 0:0:10:21 / Sat Apr 14 12:18:26 2018
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 4522684 (ipc=55.8) sim_rate=7144 (inst/sec) elapsed = 0:0:10:33 / Sat Apr 14 12:18:38 2018
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 4547067 (ipc=55.8) sim_rate=7049 (inst/sec) elapsed = 0:0:10:45 / Sat Apr 14 12:18:50 2018
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 4570567 (ipc=55.7) sim_rate=6956 (inst/sec) elapsed = 0:0:10:57 / Sat Apr 14 12:19:02 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(3,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 4595595 (ipc=55.7) sim_rate=6859 (inst/sec) elapsed = 0:0:11:10 / Sat Apr 14 12:19:15 2018
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 4620222 (ipc=55.7) sim_rate=6774 (inst/sec) elapsed = 0:0:11:22 / Sat Apr 14 12:19:27 2018
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 4643015 (ipc=55.6) sim_rate=6709 (inst/sec) elapsed = 0:0:11:32 / Sat Apr 14 12:19:37 2018
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 4665985 (ipc=55.5) sim_rate=6637 (inst/sec) elapsed = 0:0:11:43 / Sat Apr 14 12:19:48 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(5,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 4691361 (ipc=55.5) sim_rate=6570 (inst/sec) elapsed = 0:0:11:54 / Sat Apr 14 12:19:59 2018
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 4715718 (ipc=55.5) sim_rate=6504 (inst/sec) elapsed = 0:0:12:05 / Sat Apr 14 12:20:10 2018
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 4740767 (ipc=55.4) sim_rate=6441 (inst/sec) elapsed = 0:0:12:16 / Sat Apr 14 12:20:21 2018
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 4766594 (ipc=55.4) sim_rate=6372 (inst/sec) elapsed = 0:0:12:28 / Sat Apr 14 12:20:33 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(3,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 4789387 (ipc=55.4) sim_rate=6301 (inst/sec) elapsed = 0:0:12:40 / Sat Apr 14 12:20:45 2018
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 4814410 (ipc=55.3) sim_rate=6236 (inst/sec) elapsed = 0:0:12:52 / Sat Apr 14 12:20:57 2018
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 4839170 (ipc=55.3) sim_rate=6172 (inst/sec) elapsed = 0:0:13:04 / Sat Apr 14 12:21:09 2018
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 4862141 (ipc=55.3) sim_rate=6108 (inst/sec) elapsed = 0:0:13:16 / Sat Apr 14 12:21:21 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 4886190 (ipc=55.2) sim_rate=6047 (inst/sec) elapsed = 0:0:13:28 / Sat Apr 14 12:21:33 2018
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 4909252 (ipc=55.2) sim_rate=5986 (inst/sec) elapsed = 0:0:13:40 / Sat Apr 14 12:21:45 2018
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 4934607 (ipc=55.1) sim_rate=5931 (inst/sec) elapsed = 0:0:13:52 / Sat Apr 14 12:21:57 2018
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 4962942 (ipc=55.1) sim_rate=5873 (inst/sec) elapsed = 0:0:14:05 / Sat Apr 14 12:22:10 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(6,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 4991123 (ipc=55.2) sim_rate=5823 (inst/sec) elapsed = 0:0:14:17 / Sat Apr 14 12:22:22 2018
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 5015595 (ipc=55.1) sim_rate=5765 (inst/sec) elapsed = 0:0:14:30 / Sat Apr 14 12:22:35 2018
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 5041835 (ipc=55.1) sim_rate=5716 (inst/sec) elapsed = 0:0:14:42 / Sat Apr 14 12:22:47 2018
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 5065930 (ipc=55.1) sim_rate=5660 (inst/sec) elapsed = 0:0:14:55 / Sat Apr 14 12:23:00 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 5092989 (ipc=55.1) sim_rate=5615 (inst/sec) elapsed = 0:0:15:07 / Sat Apr 14 12:23:12 2018
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 5119618 (ipc=55.0) sim_rate=5570 (inst/sec) elapsed = 0:0:15:19 / Sat Apr 14 12:23:24 2018
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 5141317 (ipc=55.0) sim_rate=5522 (inst/sec) elapsed = 0:0:15:31 / Sat Apr 14 12:23:36 2018
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 5171442 (ipc=55.0) sim_rate=5484 (inst/sec) elapsed = 0:0:15:43 / Sat Apr 14 12:23:48 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(5,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 5192607 (ipc=54.9) sim_rate=5437 (inst/sec) elapsed = 0:0:15:55 / Sat Apr 14 12:24:00 2018
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 5215096 (ipc=54.9) sim_rate=5393 (inst/sec) elapsed = 0:0:16:07 / Sat Apr 14 12:24:12 2018
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 5241098 (ipc=54.9) sim_rate=5353 (inst/sec) elapsed = 0:0:16:19 / Sat Apr 14 12:24:24 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 5271750 (ipc=54.9) sim_rate=5314 (inst/sec) elapsed = 0:0:16:32 / Sat Apr 14 12:24:37 2018
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 5296262 (ipc=54.9) sim_rate=5269 (inst/sec) elapsed = 0:0:16:45 / Sat Apr 14 12:24:50 2018
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 5316366 (ipc=54.8) sim_rate=5217 (inst/sec) elapsed = 0:0:16:59 / Sat Apr 14 12:25:04 2018
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 5345184 (ipc=54.8) sim_rate=5179 (inst/sec) elapsed = 0:0:17:12 / Sat Apr 14 12:25:17 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 5374132 (ipc=54.8) sim_rate=5132 (inst/sec) elapsed = 0:0:17:27 / Sat Apr 14 12:25:32 2018
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 5403072 (ipc=54.9) sim_rate=5087 (inst/sec) elapsed = 0:0:17:42 / Sat Apr 14 12:25:47 2018
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 5427420 (ipc=54.8) sim_rate=5039 (inst/sec) elapsed = 0:0:17:57 / Sat Apr 14 12:26:02 2018
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 5450422 (ipc=54.8) sim_rate=4991 (inst/sec) elapsed = 0:0:18:12 / Sat Apr 14 12:26:17 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(4,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 5478864 (ipc=54.8) sim_rate=4949 (inst/sec) elapsed = 0:0:18:27 / Sat Apr 14 12:26:32 2018
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 5507930 (ipc=54.8) sim_rate=4909 (inst/sec) elapsed = 0:0:18:42 / Sat Apr 14 12:26:47 2018
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 5537937 (ipc=54.8) sim_rate=4866 (inst/sec) elapsed = 0:0:18:58 / Sat Apr 14 12:27:03 2018
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 5560753 (ipc=54.8) sim_rate=4822 (inst/sec) elapsed = 0:0:19:13 / Sat Apr 14 12:27:18 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 5590278 (ipc=54.8) sim_rate=4782 (inst/sec) elapsed = 0:0:19:29 / Sat Apr 14 12:27:34 2018
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 5616965 (ipc=54.8) sim_rate=4744 (inst/sec) elapsed = 0:0:19:44 / Sat Apr 14 12:27:49 2018
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 5644083 (ipc=54.8) sim_rate=4703 (inst/sec) elapsed = 0:0:20:00 / Sat Apr 14 12:28:05 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(2,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 5672492 (ipc=54.8) sim_rate=4664 (inst/sec) elapsed = 0:0:20:16 / Sat Apr 14 12:28:21 2018
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 5701226 (ipc=54.8) sim_rate=4627 (inst/sec) elapsed = 0:0:20:32 / Sat Apr 14 12:28:37 2018
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 5731483 (ipc=54.8) sim_rate=4592 (inst/sec) elapsed = 0:0:20:48 / Sat Apr 14 12:28:53 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(6,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 5768136 (ipc=54.9) sim_rate=4563 (inst/sec) elapsed = 0:0:21:04 / Sat Apr 14 12:29:09 2018
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 5807704 (ipc=55.0) sim_rate=4537 (inst/sec) elapsed = 0:0:21:20 / Sat Apr 14 12:29:25 2018
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 5837133 (ipc=55.1) sim_rate=4503 (inst/sec) elapsed = 0:0:21:36 / Sat Apr 14 12:29:41 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(5,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 5873100 (ipc=55.1) sim_rate=4473 (inst/sec) elapsed = 0:0:21:53 / Sat Apr 14 12:29:58 2018
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 5912888 (ipc=55.3) sim_rate=4449 (inst/sec) elapsed = 0:0:22:09 / Sat Apr 14 12:30:14 2018
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 5951752 (ipc=55.4) sim_rate=4421 (inst/sec) elapsed = 0:0:22:26 / Sat Apr 14 12:30:31 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(2,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 5996412 (ipc=55.5) sim_rate=4402 (inst/sec) elapsed = 0:0:22:42 / Sat Apr 14 12:30:47 2018
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 6049997 (ipc=55.8) sim_rate=4387 (inst/sec) elapsed = 0:0:22:59 / Sat Apr 14 12:31:04 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(2,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 6106605 (ipc=56.0) sim_rate=4374 (inst/sec) elapsed = 0:0:23:16 / Sat Apr 14 12:31:21 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(8,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 6161125 (ipc=56.3) sim_rate=4357 (inst/sec) elapsed = 0:0:23:34 / Sat Apr 14 12:31:39 2018
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 6225308 (ipc=56.6) sim_rate=4350 (inst/sec) elapsed = 0:0:23:51 / Sat Apr 14 12:31:56 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 6284675 (ipc=56.9) sim_rate=4340 (inst/sec) elapsed = 0:0:24:08 / Sat Apr 14 12:32:13 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(7,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 6354551 (ipc=57.2) sim_rate=4334 (inst/sec) elapsed = 0:0:24:26 / Sat Apr 14 12:32:31 2018
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 6420958 (ipc=57.6) sim_rate=4326 (inst/sec) elapsed = 0:0:24:44 / Sat Apr 14 12:32:49 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(4,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 6486422 (ipc=57.9) sim_rate=4315 (inst/sec) elapsed = 0:0:25:03 / Sat Apr 14 12:33:08 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(4,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 6557232 (ipc=58.3) sim_rate=4311 (inst/sec) elapsed = 0:0:25:21 / Sat Apr 14 12:33:26 2018
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 6622372 (ipc=58.6) sim_rate=4300 (inst/sec) elapsed = 0:0:25:40 / Sat Apr 14 12:33:45 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(2,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 6695417 (ipc=59.0) sim_rate=4294 (inst/sec) elapsed = 0:0:25:59 / Sat Apr 14 12:34:04 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 6763774 (ipc=59.3) sim_rate=4286 (inst/sec) elapsed = 0:0:26:18 / Sat Apr 14 12:34:23 2018
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 6838389 (ipc=59.7) sim_rate=4282 (inst/sec) elapsed = 0:0:26:37 / Sat Apr 14 12:34:42 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(1,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 6909380 (ipc=60.1) sim_rate=4275 (inst/sec) elapsed = 0:0:26:56 / Sat Apr 14 12:35:01 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 6985259 (ipc=60.5) sim_rate=4269 (inst/sec) elapsed = 0:0:27:16 / Sat Apr 14 12:35:21 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 7057740 (ipc=60.8) sim_rate=4261 (inst/sec) elapsed = 0:0:27:36 / Sat Apr 14 12:35:41 2018
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 7136471 (ipc=61.3) sim_rate=4255 (inst/sec) elapsed = 0:0:27:57 / Sat Apr 14 12:36:02 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 7208636 (ipc=61.6) sim_rate=4245 (inst/sec) elapsed = 0:0:28:18 / Sat Apr 14 12:36:23 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(5,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 7282724 (ipc=62.0) sim_rate=4236 (inst/sec) elapsed = 0:0:28:39 / Sat Apr 14 12:36:44 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(3,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 7359963 (ipc=62.4) sim_rate=4227 (inst/sec) elapsed = 0:0:29:01 / Sat Apr 14 12:37:06 2018
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 7435741 (ipc=62.7) sim_rate=4220 (inst/sec) elapsed = 0:0:29:22 / Sat Apr 14 12:37:27 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(4,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 7514329 (ipc=63.1) sim_rate=4212 (inst/sec) elapsed = 0:0:29:44 / Sat Apr 14 12:37:49 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 7588137 (ipc=63.5) sim_rate=4201 (inst/sec) elapsed = 0:0:30:06 / Sat Apr 14 12:38:11 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(2,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 7666001 (ipc=63.9) sim_rate=4193 (inst/sec) elapsed = 0:0:30:28 / Sat Apr 14 12:38:33 2018
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 7737735 (ipc=64.2) sim_rate=4182 (inst/sec) elapsed = 0:0:30:50 / Sat Apr 14 12:38:55 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 7820817 (ipc=64.6) sim_rate=4175 (inst/sec) elapsed = 0:0:31:13 / Sat Apr 14 12:39:18 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 7897555 (ipc=65.0) sim_rate=4165 (inst/sec) elapsed = 0:0:31:36 / Sat Apr 14 12:39:41 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(6,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 7976007 (ipc=65.4) sim_rate=4156 (inst/sec) elapsed = 0:0:31:59 / Sat Apr 14 12:40:04 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(2,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 8052031 (ipc=65.7) sim_rate=4146 (inst/sec) elapsed = 0:0:32:22 / Sat Apr 14 12:40:27 2018
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 8135441 (ipc=66.1) sim_rate=4140 (inst/sec) elapsed = 0:0:32:45 / Sat Apr 14 12:40:50 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(8,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 8209505 (ipc=66.5) sim_rate=4129 (inst/sec) elapsed = 0:0:33:08 / Sat Apr 14 12:41:13 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(0,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 8288583 (ipc=66.8) sim_rate=4119 (inst/sec) elapsed = 0:0:33:32 / Sat Apr 14 12:41:37 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(5,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 8359467 (ipc=67.1) sim_rate=4105 (inst/sec) elapsed = 0:0:33:56 / Sat Apr 14 12:42:01 2018
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 8441469 (ipc=67.5) sim_rate=4097 (inst/sec) elapsed = 0:0:34:20 / Sat Apr 14 12:42:25 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(3,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 8513935 (ipc=67.8) sim_rate=4083 (inst/sec) elapsed = 0:0:34:45 / Sat Apr 14 12:42:50 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 8596583 (ipc=68.2) sim_rate=4076 (inst/sec) elapsed = 0:0:35:09 / Sat Apr 14 12:43:14 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(3,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 8672517 (ipc=68.6) sim_rate=4063 (inst/sec) elapsed = 0:0:35:34 / Sat Apr 14 12:43:39 2018
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 8748445 (ipc=68.9) sim_rate=4052 (inst/sec) elapsed = 0:0:35:59 / Sat Apr 14 12:44:04 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(3,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 8830307 (ipc=69.3) sim_rate=4043 (inst/sec) elapsed = 0:0:36:24 / Sat Apr 14 12:44:29 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(6,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 8895023 (ipc=69.5) sim_rate=4024 (inst/sec) elapsed = 0:0:36:50 / Sat Apr 14 12:44:55 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 8975329 (ipc=69.8) sim_rate=4015 (inst/sec) elapsed = 0:0:37:15 / Sat Apr 14 12:45:20 2018
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 9049467 (ipc=70.2) sim_rate=4002 (inst/sec) elapsed = 0:0:37:41 / Sat Apr 14 12:45:46 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(6,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 9129309 (ipc=70.5) sim_rate=3991 (inst/sec) elapsed = 0:0:38:07 / Sat Apr 14 12:46:12 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(5,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 9201827 (ipc=70.8) sim_rate=3978 (inst/sec) elapsed = 0:0:38:33 / Sat Apr 14 12:46:38 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(2,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 9280281 (ipc=71.1) sim_rate=3965 (inst/sec) elapsed = 0:0:39:00 / Sat Apr 14 12:47:05 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(1,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 9351171 (ipc=71.4) sim_rate=3952 (inst/sec) elapsed = 0:0:39:26 / Sat Apr 14 12:47:31 2018
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 9413155 (ipc=71.6) sim_rate=3933 (inst/sec) elapsed = 0:0:39:53 / Sat Apr 14 12:47:58 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim PTX: WARNING (_1.ptx:1828) ** reading undefined register '%f276' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 9476357 (ipc=71.8) sim_rate=3915 (inst/sec) elapsed = 0:0:40:20 / Sat Apr 14 12:48:25 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 9545901 (ipc=72.0) sim_rate=3901 (inst/sec) elapsed = 0:0:40:47 / Sat Apr 14 12:48:52 2018
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 9604685 (ipc=72.2) sim_rate=3882 (inst/sec) elapsed = 0:0:41:14 / Sat Apr 14 12:49:19 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(4,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 9665387 (ipc=72.4) sim_rate=3864 (inst/sec) elapsed = 0:0:41:41 / Sat Apr 14 12:49:46 2018
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 9740271 (ipc=72.7) sim_rate=3852 (inst/sec) elapsed = 0:0:42:08 / Sat Apr 14 12:50:13 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 9801869 (ipc=72.9) sim_rate=3834 (inst/sec) elapsed = 0:0:42:36 / Sat Apr 14 12:50:41 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(7,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 9859499 (ipc=73.0) sim_rate=3815 (inst/sec) elapsed = 0:0:43:04 / Sat Apr 14 12:51:09 2018
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 9916647 (ipc=73.2) sim_rate=3798 (inst/sec) elapsed = 0:0:43:31 / Sat Apr 14 12:51:36 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(8,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 9980006 (ipc=73.4) sim_rate=3781 (inst/sec) elapsed = 0:0:43:59 / Sat Apr 14 12:52:04 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 10061955 (ipc=73.7) sim_rate=3774 (inst/sec) elapsed = 0:0:44:26 / Sat Apr 14 12:52:31 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(7,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 10154937 (ipc=74.1) sim_rate=3769 (inst/sec) elapsed = 0:0:44:54 / Sat Apr 14 12:52:59 2018
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 10236209 (ipc=74.4) sim_rate=3759 (inst/sec) elapsed = 0:0:45:23 / Sat Apr 14 12:53:28 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(3,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 10285366 (ipc=74.5) sim_rate=3738 (inst/sec) elapsed = 0:0:45:51 / Sat Apr 14 12:53:56 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(3,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 10344339 (ipc=74.7) sim_rate=3722 (inst/sec) elapsed = 0:0:46:19 / Sat Apr 14 12:54:24 2018
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 10415155 (ipc=74.9) sim_rate=3709 (inst/sec) elapsed = 0:0:46:48 / Sat Apr 14 12:54:53 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(5,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 10516137 (ipc=75.4) sim_rate=3706 (inst/sec) elapsed = 0:0:47:17 / Sat Apr 14 12:55:22 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(3,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 10593854 (ipc=75.7) sim_rate=3695 (inst/sec) elapsed = 0:0:47:47 / Sat Apr 14 12:55:52 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 10672077 (ipc=76.0) sim_rate=3685 (inst/sec) elapsed = 0:0:48:16 / Sat Apr 14 12:56:21 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(6,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 10756206 (ipc=76.3) sim_rate=3676 (inst/sec) elapsed = 0:0:48:46 / Sat Apr 14 12:56:51 2018
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 10823446 (ipc=76.5) sim_rate=3661 (inst/sec) elapsed = 0:0:49:16 / Sat Apr 14 12:57:21 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(7,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 10915698 (ipc=76.9) sim_rate=3654 (inst/sec) elapsed = 0:0:49:47 / Sat Apr 14 12:57:52 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(2,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 10990433 (ipc=77.1) sim_rate=3642 (inst/sec) elapsed = 0:0:50:17 / Sat Apr 14 12:58:22 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(3,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 11079256 (ipc=77.5) sim_rate=3633 (inst/sec) elapsed = 0:0:50:49 / Sat Apr 14 12:58:54 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(7,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 11151048 (ipc=77.7) sim_rate=3620 (inst/sec) elapsed = 0:0:51:20 / Sat Apr 14 12:59:25 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(8,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 11245984 (ipc=78.1) sim_rate=3614 (inst/sec) elapsed = 0:0:51:51 / Sat Apr 14 12:59:56 2018
GPGPU-Sim uArch: cycles simulated: 144500  inst.: 11330466 (ipc=78.4) sim_rate=3604 (inst/sec) elapsed = 0:0:52:23 / Sat Apr 14 13:00:28 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(4,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 11394106 (ipc=78.6) sim_rate=3588 (inst/sec) elapsed = 0:0:52:55 / Sat Apr 14 13:01:00 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(8,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 11484095 (ipc=78.9) sim_rate=3580 (inst/sec) elapsed = 0:0:53:27 / Sat Apr 14 13:01:32 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(0,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 11589414 (ipc=79.4) sim_rate=3578 (inst/sec) elapsed = 0:0:53:59 / Sat Apr 14 13:02:04 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 11656949 (ipc=79.6) sim_rate=3562 (inst/sec) elapsed = 0:0:54:32 / Sat Apr 14 13:02:37 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(5,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 11732226 (ipc=79.8) sim_rate=3550 (inst/sec) elapsed = 0:0:55:04 / Sat Apr 14 13:03:09 2018
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 11822421 (ipc=80.2) sim_rate=3540 (inst/sec) elapsed = 0:0:55:39 / Sat Apr 14 13:03:44 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(5,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 11922933 (ipc=80.6) sim_rate=3533 (inst/sec) elapsed = 0:0:56:14 / Sat Apr 14 13:04:19 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(8,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 11986502 (ipc=80.7) sim_rate=3514 (inst/sec) elapsed = 0:0:56:51 / Sat Apr 14 13:04:56 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(6,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 12061151 (ipc=80.9) sim_rate=3496 (inst/sec) elapsed = 0:0:57:29 / Sat Apr 14 13:05:34 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(5,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 12158966 (ipc=81.3) sim_rate=3487 (inst/sec) elapsed = 0:0:58:06 / Sat Apr 14 13:06:11 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(5,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 12262326 (ipc=81.7) sim_rate=3479 (inst/sec) elapsed = 0:0:58:44 / Sat Apr 14 13:06:49 2018
GPGPU-Sim uArch: cycles simulated: 150500  inst.: 12313618 (ipc=81.8) sim_rate=3456 (inst/sec) elapsed = 0:0:59:22 / Sat Apr 14 13:07:27 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 12415045 (ipc=82.2) sim_rate=3447 (inst/sec) elapsed = 0:1:00:01 / Sat Apr 14 13:08:06 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(8,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 12498503 (ipc=82.5) sim_rate=3434 (inst/sec) elapsed = 0:1:00:39 / Sat Apr 14 13:08:44 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 12577680 (ipc=82.7) sim_rate=3419 (inst/sec) elapsed = 0:1:01:18 / Sat Apr 14 13:09:23 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(0,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 12667385 (ipc=83.1) sim_rate=3407 (inst/sec) elapsed = 0:1:01:57 / Sat Apr 14 13:10:02 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 12746593 (ipc=83.3) sim_rate=3393 (inst/sec) elapsed = 0:1:02:36 / Sat Apr 14 13:10:41 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(0,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 12848571 (ipc=83.7) sim_rate=3384 (inst/sec) elapsed = 0:1:03:16 / Sat Apr 14 13:11:21 2018
GPGPU-Sim uArch: cycles simulated: 154000  inst.: 12918473 (ipc=83.9) sim_rate=3367 (inst/sec) elapsed = 0:1:03:56 / Sat Apr 14 13:12:01 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 12993643 (ipc=84.1) sim_rate=3352 (inst/sec) elapsed = 0:1:04:36 / Sat Apr 14 13:12:41 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(0,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 155000  inst.: 13081612 (ipc=84.4) sim_rate=3340 (inst/sec) elapsed = 0:1:05:16 / Sat Apr 14 13:13:21 2018
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 13162698 (ipc=84.6) sim_rate=3326 (inst/sec) elapsed = 0:1:05:57 / Sat Apr 14 13:14:02 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 13255003 (ipc=85.0) sim_rate=3315 (inst/sec) elapsed = 0:1:06:38 / Sat Apr 14 13:14:43 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(8,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 13332588 (ipc=85.2) sim_rate=3300 (inst/sec) elapsed = 0:1:07:20 / Sat Apr 14 13:15:25 2018
GPGPU-Sim uArch: cycles simulated: 157000  inst.: 13404464 (ipc=85.4) sim_rate=3283 (inst/sec) elapsed = 0:1:08:02 / Sat Apr 14 13:16:07 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(6,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 13501319 (ipc=85.7) sim_rate=3273 (inst/sec) elapsed = 0:1:08:45 / Sat Apr 14 13:16:50 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(6,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 13589263 (ipc=86.0) sim_rate=3261 (inst/sec) elapsed = 0:1:09:27 / Sat Apr 14 13:17:32 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(8,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 13669586 (ipc=86.2) sim_rate=3248 (inst/sec) elapsed = 0:1:10:08 / Sat Apr 14 13:18:13 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(8,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 13754350 (ipc=86.5) sim_rate=3235 (inst/sec) elapsed = 0:1:10:51 / Sat Apr 14 13:18:56 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 159500  inst.: 13837369 (ipc=86.8) sim_rate=3223 (inst/sec) elapsed = 0:1:11:33 / Sat Apr 14 13:19:38 2018
GPGPU-Sim uArch: cycles simulated: 160000  inst.: 13918149 (ipc=87.0) sim_rate=3210 (inst/sec) elapsed = 0:1:12:15 / Sat Apr 14 13:20:20 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(2,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 13996040 (ipc=87.2) sim_rate=3196 (inst/sec) elapsed = 0:1:12:58 / Sat Apr 14 13:21:03 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(3,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 14092113 (ipc=87.5) sim_rate=3186 (inst/sec) elapsed = 0:1:13:42 / Sat Apr 14 13:21:47 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(4,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 161500  inst.: 14162251 (ipc=87.7) sim_rate=3171 (inst/sec) elapsed = 0:1:14:25 / Sat Apr 14 13:22:30 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 14246579 (ipc=87.9) sim_rate=3158 (inst/sec) elapsed = 0:1:15:10 / Sat Apr 14 13:23:15 2018
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 14319653 (ipc=88.1) sim_rate=3144 (inst/sec) elapsed = 0:1:15:54 / Sat Apr 14 13:23:59 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 14416259 (ipc=88.4) sim_rate=3134 (inst/sec) elapsed = 0:1:16:39 / Sat Apr 14 13:24:44 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(5,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 163500  inst.: 14512819 (ipc=88.8) sim_rate=3125 (inst/sec) elapsed = 0:1:17:24 / Sat Apr 14 13:25:29 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(6,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 14577040 (ipc=88.9) sim_rate=3108 (inst/sec) elapsed = 0:1:18:09 / Sat Apr 14 13:26:14 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(6,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 14663955 (ipc=89.1) sim_rate=3097 (inst/sec) elapsed = 0:1:18:54 / Sat Apr 14 13:26:59 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(8,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 165000  inst.: 14766225 (ipc=89.5) sim_rate=3089 (inst/sec) elapsed = 0:1:19:40 / Sat Apr 14 13:27:45 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(5,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 165500  inst.: 14833171 (ipc=89.6) sim_rate=3074 (inst/sec) elapsed = 0:1:20:25 / Sat Apr 14 13:28:30 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(3,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 14919793 (ipc=89.9) sim_rate=3062 (inst/sec) elapsed = 0:1:21:11 / Sat Apr 14 13:29:16 2018
GPGPU-Sim uArch: cycles simulated: 166500  inst.: 15001688 (ipc=90.1) sim_rate=3050 (inst/sec) elapsed = 0:1:21:58 / Sat Apr 14 13:30:03 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(3,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 15083645 (ipc=90.3) sim_rate=3038 (inst/sec) elapsed = 0:1:22:44 / Sat Apr 14 13:30:49 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(6,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 15187672 (ipc=90.7) sim_rate=3030 (inst/sec) elapsed = 0:1:23:31 / Sat Apr 14 13:31:36 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(0,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 15250156 (ipc=90.8) sim_rate=3015 (inst/sec) elapsed = 0:1:24:18 / Sat Apr 14 13:32:23 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 168500  inst.: 15351590 (ipc=91.1) sim_rate=3006 (inst/sec) elapsed = 0:1:25:06 / Sat Apr 14 13:33:11 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(2,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 15438730 (ipc=91.4) sim_rate=2996 (inst/sec) elapsed = 0:1:25:53 / Sat Apr 14 13:33:58 2018
GPGPU-Sim uArch: cycles simulated: 169500  inst.: 15509066 (ipc=91.5) sim_rate=2981 (inst/sec) elapsed = 0:1:26:41 / Sat Apr 14 13:34:46 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(7,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 15609349 (ipc=91.8) sim_rate=2973 (inst/sec) elapsed = 0:1:27:29 / Sat Apr 14 13:35:34 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(0,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 170500  inst.: 15675863 (ipc=91.9) sim_rate=2959 (inst/sec) elapsed = 0:1:28:17 / Sat Apr 14 13:36:22 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(3,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 15761598 (ipc=92.2) sim_rate=2948 (inst/sec) elapsed = 0:1:29:06 / Sat Apr 14 13:37:11 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(7,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 171500  inst.: 15859541 (ipc=92.5) sim_rate=2940 (inst/sec) elapsed = 0:1:29:54 / Sat Apr 14 13:37:59 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 15933487 (ipc=92.6) sim_rate=2927 (inst/sec) elapsed = 0:1:30:43 / Sat Apr 14 13:38:48 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(6,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 172500  inst.: 16016887 (ipc=92.9) sim_rate=2915 (inst/sec) elapsed = 0:1:31:33 / Sat Apr 14 13:39:38 2018
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 16108715 (ipc=93.1) sim_rate=2906 (inst/sec) elapsed = 0:1:32:22 / Sat Apr 14 13:40:27 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(7,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 16190645 (ipc=93.3) sim_rate=2895 (inst/sec) elapsed = 0:1:33:12 / Sat Apr 14 13:41:17 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(3,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 174000  inst.: 16285103 (ipc=93.6) sim_rate=2886 (inst/sec) elapsed = 0:1:34:02 / Sat Apr 14 13:42:07 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(5,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 16363987 (ipc=93.8) sim_rate=2874 (inst/sec) elapsed = 0:1:34:52 / Sat Apr 14 13:42:57 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 175000  inst.: 16447653 (ipc=94.0) sim_rate=2864 (inst/sec) elapsed = 0:1:35:42 / Sat Apr 14 13:43:47 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 175500  inst.: 16537933 (ipc=94.2) sim_rate=2854 (inst/sec) elapsed = 0:1:36:33 / Sat Apr 14 13:44:38 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(4,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 16640322 (ipc=94.5) sim_rate=2847 (inst/sec) elapsed = 0:1:37:24 / Sat Apr 14 13:45:29 2018
GPGPU-Sim uArch: cycles simulated: 176500  inst.: 16711784 (ipc=94.7) sim_rate=2833 (inst/sec) elapsed = 0:1:38:18 / Sat Apr 14 13:46:23 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(0,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 16803087 (ipc=94.9) sim_rate=2822 (inst/sec) elapsed = 0:1:39:13 / Sat Apr 14 13:47:18 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 177500  inst.: 16884512 (ipc=95.1) sim_rate=2810 (inst/sec) elapsed = 0:1:40:08 / Sat Apr 14 13:48:13 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 16972567 (ipc=95.4) sim_rate=2798 (inst/sec) elapsed = 0:1:41:04 / Sat Apr 14 13:49:09 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(7,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 178500  inst.: 17057339 (ipc=95.6) sim_rate=2787 (inst/sec) elapsed = 0:1:41:59 / Sat Apr 14 13:50:04 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(6,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 17142537 (ipc=95.8) sim_rate=2776 (inst/sec) elapsed = 0:1:42:55 / Sat Apr 14 13:51:00 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 179500  inst.: 17239867 (ipc=96.0) sim_rate=2766 (inst/sec) elapsed = 0:1:43:51 / Sat Apr 14 13:51:56 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 180000  inst.: 17345041 (ipc=96.4) sim_rate=2758 (inst/sec) elapsed = 0:1:44:48 / Sat Apr 14 13:52:53 2018
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(7,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 17419069 (ipc=96.5) sim_rate=2745 (inst/sec) elapsed = 0:1:45:45 / Sat Apr 14 13:53:50 2018
GPGPU-Sim uArch: cycles simulated: 181000  inst.: 17507629 (ipc=96.7) sim_rate=2734 (inst/sec) elapsed = 0:1:46:42 / Sat Apr 14 13:54:47 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(8,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 17601970 (ipc=97.0) sim_rate=2725 (inst/sec) elapsed = 0:1:47:39 / Sat Apr 14 13:55:44 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(2,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 182000  inst.: 17693462 (ipc=97.2) sim_rate=2715 (inst/sec) elapsed = 0:1:48:36 / Sat Apr 14 13:56:41 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(3,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 182500  inst.: 17766668 (ipc=97.4) sim_rate=2702 (inst/sec) elapsed = 0:1:49:34 / Sat Apr 14 13:57:39 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(4,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 17858022 (ipc=97.6) sim_rate=2692 (inst/sec) elapsed = 0:1:50:32 / Sat Apr 14 13:58:37 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(4,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 17952794 (ipc=97.8) sim_rate=2683 (inst/sec) elapsed = 0:1:51:30 / Sat Apr 14 13:59:35 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(0,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 184000  inst.: 18031184 (ipc=98.0) sim_rate=2672 (inst/sec) elapsed = 0:1:52:28 / Sat Apr 14 14:00:33 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(6,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 184500  inst.: 18136922 (ipc=98.3) sim_rate=2664 (inst/sec) elapsed = 0:1:53:27 / Sat Apr 14 14:01:32 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(3,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 18235474 (ipc=98.6) sim_rate=2655 (inst/sec) elapsed = 0:1:54:26 / Sat Apr 14 14:02:31 2018
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 18311944 (ipc=98.7) sim_rate=2644 (inst/sec) elapsed = 0:1:55:25 / Sat Apr 14 14:03:30 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(4,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 186000  inst.: 18389273 (ipc=98.9) sim_rate=2632 (inst/sec) elapsed = 0:1:56:25 / Sat Apr 14 14:04:30 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(5,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 18487441 (ipc=99.1) sim_rate=2624 (inst/sec) elapsed = 0:1:57:25 / Sat Apr 14 14:05:30 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(4,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 18590257 (ipc=99.4) sim_rate=2616 (inst/sec) elapsed = 0:1:58:26 / Sat Apr 14 14:06:31 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 187500  inst.: 18669675 (ipc=99.6) sim_rate=2604 (inst/sec) elapsed = 0:1:59:27 / Sat Apr 14 14:07:32 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(6,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 18740947 (ipc=99.7) sim_rate=2592 (inst/sec) elapsed = 0:2:00:28 / Sat Apr 14 14:08:33 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(1,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 188500  inst.: 18845537 (ipc=100.0) sim_rate=2585 (inst/sec) elapsed = 0:2:01:29 / Sat Apr 14 14:09:34 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(7,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 18957683 (ipc=100.3) sim_rate=2578 (inst/sec) elapsed = 0:2:02:31 / Sat Apr 14 14:10:36 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(8,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 19033547 (ipc=100.4) sim_rate=2567 (inst/sec) elapsed = 0:2:03:33 / Sat Apr 14 14:11:38 2018
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 19106765 (ipc=100.6) sim_rate=2556 (inst/sec) elapsed = 0:2:04:35 / Sat Apr 14 14:12:40 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(0,2,0) tid=(3,5,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 190500  inst.: 19216887 (ipc=100.9) sim_rate=2549 (inst/sec) elapsed = 0:2:05:38 / Sat Apr 14 14:13:43 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(4,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 191000  inst.: 19321339 (ipc=101.2) sim_rate=2541 (inst/sec) elapsed = 0:2:06:41 / Sat Apr 14 14:14:46 2018
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 19409259 (ipc=101.4) sim_rate=2532 (inst/sec) elapsed = 0:2:07:45 / Sat Apr 14 14:15:50 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(5,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 192000  inst.: 19491727 (ipc=101.5) sim_rate=2522 (inst/sec) elapsed = 0:2:08:48 / Sat Apr 14 14:16:53 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 19588685 (ipc=101.8) sim_rate=2513 (inst/sec) elapsed = 0:2:09:52 / Sat Apr 14 14:17:57 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 19675237 (ipc=101.9) sim_rate=2504 (inst/sec) elapsed = 0:2:10:57 / Sat Apr 14 14:19:02 2018
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(6,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 193500  inst.: 19775563 (ipc=102.2) sim_rate=2496 (inst/sec) elapsed = 0:2:12:01 / Sat Apr 14 14:20:06 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(7,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 194000  inst.: 19872071 (ipc=102.4) sim_rate=2488 (inst/sec) elapsed = 0:2:13:05 / Sat Apr 14 14:21:10 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(3,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 19951339 (ipc=102.6) sim_rate=2478 (inst/sec) elapsed = 0:2:14:09 / Sat Apr 14 14:22:14 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(8,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 195000  inst.: 20064619 (ipc=102.9) sim_rate=2473 (inst/sec) elapsed = 0:2:15:13 / Sat Apr 14 14:23:18 2018
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(0,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 20158807 (ipc=103.1) sim_rate=2465 (inst/sec) elapsed = 0:2:16:18 / Sat Apr 14 14:24:23 2018
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 20231125 (ipc=103.2) sim_rate=2454 (inst/sec) elapsed = 0:2:17:23 / Sat Apr 14 14:25:28 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 196500  inst.: 20329745 (ipc=103.5) sim_rate=2446 (inst/sec) elapsed = 0:2:18:29 / Sat Apr 14 14:26:34 2018
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 20401389 (ipc=103.6) sim_rate=2435 (inst/sec) elapsed = 0:2:19:36 / Sat Apr 14 14:27:41 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(7,2,0) tid=(3,3,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(2,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 20536907 (ipc=104.0) sim_rate=2432 (inst/sec) elapsed = 0:2:20:44 / Sat Apr 14 14:28:49 2018
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 20609755 (ipc=104.1) sim_rate=2421 (inst/sec) elapsed = 0:2:21:52 / Sat Apr 14 14:29:57 2018
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(6,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 198500  inst.: 20697581 (ipc=104.3) sim_rate=2412 (inst/sec) elapsed = 0:2:23:00 / Sat Apr 14 14:31:05 2018
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(8,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 20804647 (ipc=104.5) sim_rate=2405 (inst/sec) elapsed = 0:2:24:08 / Sat Apr 14 14:32:13 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(6,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 20901811 (ipc=104.8) sim_rate=2397 (inst/sec) elapsed = 0:2:25:17 / Sat Apr 14 14:33:22 2018
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 200000  inst.: 20982083 (ipc=104.9) sim_rate=2388 (inst/sec) elapsed = 0:2:26:25 / Sat Apr 14 14:34:30 2018
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(8,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 21060355 (ipc=105.0) sim_rate=2378 (inst/sec) elapsed = 0:2:27:34 / Sat Apr 14 14:35:39 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 201000  inst.: 21177463 (ipc=105.4) sim_rate=2373 (inst/sec) elapsed = 0:2:28:44 / Sat Apr 14 14:36:49 2018
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 201500  inst.: 21266063 (ipc=105.5) sim_rate=2364 (inst/sec) elapsed = 0:2:29:54 / Sat Apr 14 14:37:59 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 21357967 (ipc=105.7) sim_rate=2356 (inst/sec) elapsed = 0:2:31:04 / Sat Apr 14 14:39:09 2018
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(4,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 21463151 (ipc=106.0) sim_rate=2349 (inst/sec) elapsed = 0:2:32:14 / Sat Apr 14 14:40:19 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(5,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 203000  inst.: 21529959 (ipc=106.1) sim_rate=2338 (inst/sec) elapsed = 0:2:33:25 / Sat Apr 14 14:41:30 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 203500  inst.: 21647499 (ipc=106.4) sim_rate=2333 (inst/sec) elapsed = 0:2:34:35 / Sat Apr 14 14:42:40 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 21738771 (ipc=106.6) sim_rate=2325 (inst/sec) elapsed = 0:2:35:47 / Sat Apr 14 14:43:52 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(2,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 21828727 (ipc=106.7) sim_rate=2317 (inst/sec) elapsed = 0:2:36:58 / Sat Apr 14 14:45:03 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 205000  inst.: 21925747 (ipc=107.0) sim_rate=2310 (inst/sec) elapsed = 0:2:38:09 / Sat Apr 14 14:46:14 2018
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 22004535 (ipc=107.1) sim_rate=2301 (inst/sec) elapsed = 0:2:39:21 / Sat Apr 14 14:47:26 2018
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(4,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 206000  inst.: 22132227 (ipc=107.4) sim_rate=2297 (inst/sec) elapsed = 0:2:40:33 / Sat Apr 14 14:48:38 2018
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 22205231 (ipc=107.5) sim_rate=2288 (inst/sec) elapsed = 0:2:41:45 / Sat Apr 14 14:49:50 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(3,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 22299571 (ipc=107.7) sim_rate=2280 (inst/sec) elapsed = 0:2:42:58 / Sat Apr 14 14:51:03 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(8,1,0) tid=(4,5,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(3,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 207500  inst.: 22416717 (ipc=108.0) sim_rate=2275 (inst/sec) elapsed = 0:2:44:11 / Sat Apr 14 14:52:16 2018
GPGPU-Sim uArch: cycles simulated: 208000  inst.: 22505077 (ipc=108.2) sim_rate=2267 (inst/sec) elapsed = 0:2:45:24 / Sat Apr 14 14:53:29 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(5,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 22588683 (ipc=108.3) sim_rate=2259 (inst/sec) elapsed = 0:2:46:38 / Sat Apr 14 14:54:43 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(6,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 22691443 (ipc=108.6) sim_rate=2253 (inst/sec) elapsed = 0:2:47:51 / Sat Apr 14 14:55:56 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(0,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 209500  inst.: 22773329 (ipc=108.7) sim_rate=2244 (inst/sec) elapsed = 0:2:49:05 / Sat Apr 14 14:57:10 2018
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(0,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 210000  inst.: 22876255 (ipc=108.9) sim_rate=2238 (inst/sec) elapsed = 0:2:50:19 / Sat Apr 14 14:58:24 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(6,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 22971451 (ipc=109.1) sim_rate=2231 (inst/sec) elapsed = 0:2:51:33 / Sat Apr 14 14:59:38 2018
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 211000  inst.: 23070997 (ipc=109.3) sim_rate=2225 (inst/sec) elapsed = 0:2:52:48 / Sat Apr 14 15:00:53 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 23161429 (ipc=109.5) sim_rate=2218 (inst/sec) elapsed = 0:2:54:02 / Sat Apr 14 15:02:07 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(4,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 23274391 (ipc=109.8) sim_rate=2212 (inst/sec) elapsed = 0:2:55:18 / Sat Apr 14 15:03:23 2018
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 23351155 (ipc=109.9) sim_rate=2204 (inst/sec) elapsed = 0:2:56:33 / Sat Apr 14 15:04:38 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(8,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 213000  inst.: 23435547 (ipc=110.0) sim_rate=2196 (inst/sec) elapsed = 0:2:57:48 / Sat Apr 14 15:05:53 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(6,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 23545167 (ipc=110.3) sim_rate=2191 (inst/sec) elapsed = 0:2:59:04 / Sat Apr 14 15:07:09 2018
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 214000  inst.: 23639555 (ipc=110.5) sim_rate=2184 (inst/sec) elapsed = 0:3:00:20 / Sat Apr 14 15:08:25 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 23725503 (ipc=110.6) sim_rate=2177 (inst/sec) elapsed = 0:3:01:36 / Sat Apr 14 15:09:41 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 215000  inst.: 23831663 (ipc=110.8) sim_rate=2171 (inst/sec) elapsed = 0:3:02:53 / Sat Apr 14 15:10:58 2018
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(6,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 23916061 (ipc=111.0) sim_rate=2163 (inst/sec) elapsed = 0:3:04:13 / Sat Apr 14 15:12:18 2018
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 24014715 (ipc=111.2) sim_rate=2157 (inst/sec) elapsed = 0:3:05:32 / Sat Apr 14 15:13:37 2018
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 216500  inst.: 24101397 (ipc=111.3) sim_rate=2149 (inst/sec) elapsed = 0:3:06:52 / Sat Apr 14 15:14:57 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 217000  inst.: 24198351 (ipc=111.5) sim_rate=2142 (inst/sec) elapsed = 0:3:08:12 / Sat Apr 14 15:16:17 2018
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(1,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 24299099 (ipc=111.7) sim_rate=2136 (inst/sec) elapsed = 0:3:09:33 / Sat Apr 14 15:17:38 2018
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 218000  inst.: 24397717 (ipc=111.9) sim_rate=2130 (inst/sec) elapsed = 0:3:10:54 / Sat Apr 14 15:18:59 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 24476521 (ipc=112.0) sim_rate=2121 (inst/sec) elapsed = 0:3:12:15 / Sat Apr 14 15:20:20 2018
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(1,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 24587435 (ipc=112.3) sim_rate=2116 (inst/sec) elapsed = 0:3:13:37 / Sat Apr 14 15:21:42 2018
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(7,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 219500  inst.: 24663211 (ipc=112.4) sim_rate=2108 (inst/sec) elapsed = 0:3:14:59 / Sat Apr 14 15:23:04 2018
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(0,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 24752183 (ipc=112.5) sim_rate=2101 (inst/sec) elapsed = 0:3:16:21 / Sat Apr 14 15:24:26 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 24854267 (ipc=112.7) sim_rate=2095 (inst/sec) elapsed = 0:3:17:43 / Sat Apr 14 15:25:48 2018
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 221000  inst.: 24951063 (ipc=112.9) sim_rate=2088 (inst/sec) elapsed = 0:3:19:05 / Sat Apr 14 15:27:10 2018
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(8,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 25052571 (ipc=113.1) sim_rate=2082 (inst/sec) elapsed = 0:3:20:29 / Sat Apr 14 15:28:34 2018
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(0,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 222000  inst.: 25132141 (ipc=113.2) sim_rate=2074 (inst/sec) elapsed = 0:3:21:52 / Sat Apr 14 15:29:57 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 222500  inst.: 25244207 (ipc=113.5) sim_rate=2069 (inst/sec) elapsed = 0:3:23:16 / Sat Apr 14 15:31:21 2018
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 25337887 (ipc=113.6) sim_rate=2063 (inst/sec) elapsed = 0:3:24:40 / Sat Apr 14 15:32:45 2018
GPGPU-Sim uArch: cycles simulated: 223500  inst.: 25413789 (ipc=113.7) sim_rate=2055 (inst/sec) elapsed = 0:3:26:03 / Sat Apr 14 15:34:08 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 224000  inst.: 25487131 (ipc=113.8) sim_rate=2047 (inst/sec) elapsed = 0:3:27:27 / Sat Apr 14 15:35:32 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 25624151 (ipc=114.1) sim_rate=2044 (inst/sec) elapsed = 0:3:28:52 / Sat Apr 14 15:36:57 2018
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 25708213 (ipc=114.3) sim_rate=2037 (inst/sec) elapsed = 0:3:30:16 / Sat Apr 14 15:38:21 2018
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(3,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 25828997 (ipc=114.5) sim_rate=2033 (inst/sec) elapsed = 0:3:31:41 / Sat Apr 14 15:39:46 2018
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(1,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 226000  inst.: 25961055 (ipc=114.9) sim_rate=2030 (inst/sec) elapsed = 0:3:33:07 / Sat Apr 14 15:41:12 2018
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(4,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 26090759 (ipc=115.2) sim_rate=2026 (inst/sec) elapsed = 0:3:34:32 / Sat Apr 14 15:42:37 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(2,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 26187755 (ipc=115.4) sim_rate=2020 (inst/sec) elapsed = 0:3:35:59 / Sat Apr 14 15:44:04 2018
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(5,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 227500  inst.: 26294719 (ipc=115.6) sim_rate=2015 (inst/sec) elapsed = 0:3:37:25 / Sat Apr 14 15:45:30 2018
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(7,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 26417055 (ipc=115.9) sim_rate=2011 (inst/sec) elapsed = 0:3:38:52 / Sat Apr 14 15:46:57 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(2,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 228500  inst.: 26525255 (ipc=116.1) sim_rate=2006 (inst/sec) elapsed = 0:3:40:18 / Sat Apr 14 15:48:23 2018
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(6,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 26637231 (ipc=116.3) sim_rate=2002 (inst/sec) elapsed = 0:3:41:45 / Sat Apr 14 15:49:50 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 26753919 (ipc=116.6) sim_rate=1997 (inst/sec) elapsed = 0:3:43:12 / Sat Apr 14 15:51:17 2018
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(5,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 26828768 (ipc=116.6) sim_rate=1990 (inst/sec) elapsed = 0:3:44:39 / Sat Apr 14 15:52:44 2018
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(4,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 230500  inst.: 26918033 (ipc=116.8) sim_rate=1984 (inst/sec) elapsed = 0:3:46:06 / Sat Apr 14 15:54:11 2018
GPGPU-Sim uArch: cycles simulated: 231000  inst.: 27002992 (ipc=116.9) sim_rate=1977 (inst/sec) elapsed = 0:3:47:34 / Sat Apr 14 15:55:39 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(3,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 231500  inst.: 27071867 (ipc=116.9) sim_rate=1970 (inst/sec) elapsed = 0:3:49:02 / Sat Apr 14 15:57:07 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 27157365 (ipc=117.1) sim_rate=1963 (inst/sec) elapsed = 0:3:50:31 / Sat Apr 14 15:58:36 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(3,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 27227480 (ipc=117.1) sim_rate=1955 (inst/sec) elapsed = 0:3:52:02 / Sat Apr 14 16:00:07 2018
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(1,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 233000  inst.: 27310571 (ipc=117.2) sim_rate=1948 (inst/sec) elapsed = 0:3:53:33 / Sat Apr 14 16:01:38 2018
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 27391270 (ipc=117.3) sim_rate=1941 (inst/sec) elapsed = 0:3:55:05 / Sat Apr 14 16:03:10 2018
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(7,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 234000  inst.: 27486027 (ipc=117.5) sim_rate=1936 (inst/sec) elapsed = 0:3:56:37 / Sat Apr 14 16:04:42 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(2,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 234500  inst.: 27585220 (ipc=117.6) sim_rate=1930 (inst/sec) elapsed = 0:3:58:09 / Sat Apr 14 16:06:14 2018
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(4,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 27690958 (ipc=117.8) sim_rate=1925 (inst/sec) elapsed = 0:3:59:43 / Sat Apr 14 16:07:48 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(5,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 235500  inst.: 27797258 (ipc=118.0) sim_rate=1920 (inst/sec) elapsed = 0:4:01:15 / Sat Apr 14 16:09:20 2018
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 236000  inst.: 27879698 (ipc=118.1) sim_rate=1913 (inst/sec) elapsed = 0:4:02:49 / Sat Apr 14 16:10:54 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(2,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 27983771 (ipc=118.3) sim_rate=1908 (inst/sec) elapsed = 0:4:04:22 / Sat Apr 14 16:12:27 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(4,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 28065291 (ipc=118.4) sim_rate=1902 (inst/sec) elapsed = 0:4:05:55 / Sat Apr 14 16:14:00 2018
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(5,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 237500  inst.: 28160205 (ipc=118.6) sim_rate=1896 (inst/sec) elapsed = 0:4:07:28 / Sat Apr 14 16:15:33 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(1,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 28242757 (ipc=118.7) sim_rate=1890 (inst/sec) elapsed = 0:4:09:02 / Sat Apr 14 16:17:07 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(6,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 238500  inst.: 28307809 (ipc=118.7) sim_rate=1882 (inst/sec) elapsed = 0:4:10:36 / Sat Apr 14 16:18:41 2018
GPGPU-Sim uArch: cycles simulated: 239000  inst.: 28374281 (ipc=118.7) sim_rate=1875 (inst/sec) elapsed = 0:4:12:10 / Sat Apr 14 16:20:15 2018
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(0,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 28429698 (ipc=118.7) sim_rate=1867 (inst/sec) elapsed = 0:4:13:44 / Sat Apr 14 16:21:49 2018
GPGPU-Sim uArch: cycles simulated: 240000  inst.: 28492083 (ipc=118.7) sim_rate=1860 (inst/sec) elapsed = 0:4:15:18 / Sat Apr 14 16:23:23 2018
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 28540405 (ipc=118.7) sim_rate=1851 (inst/sec) elapsed = 0:4:16:52 / Sat Apr 14 16:24:57 2018
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 28598140 (ipc=118.7) sim_rate=1844 (inst/sec) elapsed = 0:4:18:27 / Sat Apr 14 16:26:32 2018
GPGPU-Sim uArch: cycles simulated: 241500  inst.: 28654362 (ipc=118.7) sim_rate=1836 (inst/sec) elapsed = 0:4:20:01 / Sat Apr 14 16:28:06 2018
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(4,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 28710087 (ipc=118.6) sim_rate=1829 (inst/sec) elapsed = 0:4:21:36 / Sat Apr 14 16:29:41 2018
GPGPU-Sim uArch: cycles simulated: 242500  inst.: 28779988 (ipc=118.7) sim_rate=1822 (inst/sec) elapsed = 0:4:23:11 / Sat Apr 14 16:31:16 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(0,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 243000  inst.: 28841437 (ipc=118.7) sim_rate=1815 (inst/sec) elapsed = 0:4:24:46 / Sat Apr 14 16:32:51 2018
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(0,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 243500  inst.: 28933385 (ipc=118.8) sim_rate=1810 (inst/sec) elapsed = 0:4:26:21 / Sat Apr 14 16:34:26 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 29011175 (ipc=118.9) sim_rate=1804 (inst/sec) elapsed = 0:4:27:56 / Sat Apr 14 16:36:01 2018
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(6,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 244500  inst.: 29101758 (ipc=119.0) sim_rate=1799 (inst/sec) elapsed = 0:4:29:30 / Sat Apr 14 16:37:35 2018
GPGPU-Sim uArch: cycles simulated: 245000  inst.: 29189930 (ipc=119.1) sim_rate=1794 (inst/sec) elapsed = 0:4:31:05 / Sat Apr 14 16:39:10 2018
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(0,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 29253467 (ipc=119.2) sim_rate=1787 (inst/sec) elapsed = 0:4:32:41 / Sat Apr 14 16:40:46 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(0,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 246000  inst.: 29313463 (ipc=119.2) sim_rate=1781 (inst/sec) elapsed = 0:4:34:18 / Sat Apr 14 16:42:23 2018
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 29384903 (ipc=119.2) sim_rate=1774 (inst/sec) elapsed = 0:4:35:55 / Sat Apr 14 16:44:00 2018
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 247000  inst.: 29445223 (ipc=119.2) sim_rate=1768 (inst/sec) elapsed = 0:4:37:33 / Sat Apr 14 16:45:38 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(0,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 247500  inst.: 29512218 (ipc=119.2) sim_rate=1761 (inst/sec) elapsed = 0:4:39:11 / Sat Apr 14 16:47:16 2018
GPGPU-Sim uArch: cycles simulated: 248000  inst.: 29582777 (ipc=119.3) sim_rate=1755 (inst/sec) elapsed = 0:4:40:50 / Sat Apr 14 16:48:55 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(0,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 29638044 (ipc=119.3) sim_rate=1748 (inst/sec) elapsed = 0:4:42:30 / Sat Apr 14 16:50:35 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(5,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 249000  inst.: 29704193 (ipc=119.3) sim_rate=1742 (inst/sec) elapsed = 0:4:44:09 / Sat Apr 14 16:52:14 2018
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 29760469 (ipc=119.3) sim_rate=1735 (inst/sec) elapsed = 0:4:45:48 / Sat Apr 14 16:53:53 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(6,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 250000  inst.: 29830581 (ipc=119.3) sim_rate=1729 (inst/sec) elapsed = 0:4:47:30 / Sat Apr 14 16:55:35 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 250500  inst.: 29903075 (ipc=119.4) sim_rate=1723 (inst/sec) elapsed = 0:4:49:11 / Sat Apr 14 16:57:16 2018
GPGPU-Sim uArch: cycles simulated: 251000  inst.: 29975890 (ipc=119.4) sim_rate=1717 (inst/sec) elapsed = 0:4:50:52 / Sat Apr 14 16:58:57 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(7,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 30041679 (ipc=119.5) sim_rate=1711 (inst/sec) elapsed = 0:4:52:33 / Sat Apr 14 17:00:38 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(0,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 252000  inst.: 30114967 (ipc=119.5) sim_rate=1705 (inst/sec) elapsed = 0:4:54:13 / Sat Apr 14 17:02:18 2018
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 30175405 (ipc=119.5) sim_rate=1699 (inst/sec) elapsed = 0:4:55:54 / Sat Apr 14 17:03:59 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(1,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 253000  inst.: 30231664 (ipc=119.5) sim_rate=1693 (inst/sec) elapsed = 0:4:57:34 / Sat Apr 14 17:05:39 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(2,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 253500  inst.: 30292859 (ipc=119.5) sim_rate=1687 (inst/sec) elapsed = 0:4:59:15 / Sat Apr 14 17:07:20 2018
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 30344825 (ipc=119.5) sim_rate=1680 (inst/sec) elapsed = 0:5:00:56 / Sat Apr 14 17:09:01 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(8,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 30398453 (ipc=119.4) sim_rate=1674 (inst/sec) elapsed = 0:5:02:37 / Sat Apr 14 17:10:42 2018
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 30448674 (ipc=119.4) sim_rate=1667 (inst/sec) elapsed = 0:5:04:19 / Sat Apr 14 17:12:24 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(6,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 255500  inst.: 30501719 (ipc=119.4) sim_rate=1661 (inst/sec) elapsed = 0:5:06:00 / Sat Apr 14 17:14:05 2018
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 30562407 (ipc=119.4) sim_rate=1655 (inst/sec) elapsed = 0:5:07:43 / Sat Apr 14 17:15:48 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(7,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 256500  inst.: 30625397 (ipc=119.4) sim_rate=1649 (inst/sec) elapsed = 0:5:09:26 / Sat Apr 14 17:17:31 2018
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(5,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 257000  inst.: 30691603 (ipc=119.4) sim_rate=1643 (inst/sec) elapsed = 0:5:11:10 / Sat Apr 14 17:19:15 2018
GPGPU-Sim uArch: cycles simulated: 257500  inst.: 30764274 (ipc=119.5) sim_rate=1638 (inst/sec) elapsed = 0:5:12:54 / Sat Apr 14 17:20:59 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(2,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 30831256 (ipc=119.5) sim_rate=1633 (inst/sec) elapsed = 0:5:14:38 / Sat Apr 14 17:22:43 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(6,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 258500  inst.: 30903231 (ipc=119.5) sim_rate=1628 (inst/sec) elapsed = 0:5:16:22 / Sat Apr 14 17:24:27 2018
GPGPU-Sim uArch: cycles simulated: 259000  inst.: 30958756 (ipc=119.5) sim_rate=1622 (inst/sec) elapsed = 0:5:18:04 / Sat Apr 14 17:26:09 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(7,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 259500  inst.: 31015034 (ipc=119.5) sim_rate=1616 (inst/sec) elapsed = 0:5:19:46 / Sat Apr 14 17:27:51 2018
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 31072127 (ipc=119.5) sim_rate=1610 (inst/sec) elapsed = 0:5:21:31 / Sat Apr 14 17:29:36 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(4,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 260500  inst.: 31131485 (ipc=119.5) sim_rate=1605 (inst/sec) elapsed = 0:5:23:16 / Sat Apr 14 17:31:21 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 31189586 (ipc=119.5) sim_rate=1599 (inst/sec) elapsed = 0:5:25:02 / Sat Apr 14 17:33:07 2018
GPGPU-Sim uArch: cycles simulated: 261500  inst.: 31249785 (ipc=119.5) sim_rate=1593 (inst/sec) elapsed = 0:5:26:49 / Sat Apr 14 17:34:54 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(8,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 262000  inst.: 31309750 (ipc=119.5) sim_rate=1588 (inst/sec) elapsed = 0:5:28:34 / Sat Apr 14 17:36:39 2018
GPGPU-Sim uArch: cycles simulated: 262500  inst.: 31359872 (ipc=119.5) sim_rate=1582 (inst/sec) elapsed = 0:5:30:19 / Sat Apr 14 17:38:24 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(3,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 263000  inst.: 31418312 (ipc=119.5) sim_rate=1576 (inst/sec) elapsed = 0:5:32:05 / Sat Apr 14 17:40:10 2018
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 31463758 (ipc=119.4) sim_rate=1570 (inst/sec) elapsed = 0:5:33:50 / Sat Apr 14 17:41:55 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(4,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 264000  inst.: 31514922 (ipc=119.4) sim_rate=1565 (inst/sec) elapsed = 0:5:35:36 / Sat Apr 14 17:43:41 2018
GPGPU-Sim uArch: cycles simulated: 264500  inst.: 31568698 (ipc=119.4) sim_rate=1559 (inst/sec) elapsed = 0:5:37:22 / Sat Apr 14 17:45:27 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(6,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 265000  inst.: 31625432 (ipc=119.3) sim_rate=1554 (inst/sec) elapsed = 0:5:39:08 / Sat Apr 14 17:47:13 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(7,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 31679448 (ipc=119.3) sim_rate=1548 (inst/sec) elapsed = 0:5:40:53 / Sat Apr 14 17:48:58 2018
GPGPU-Sim uArch: cycles simulated: 266000  inst.: 31735774 (ipc=119.3) sim_rate=1543 (inst/sec) elapsed = 0:5:42:38 / Sat Apr 14 17:50:43 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(5,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 266500  inst.: 31803861 (ipc=119.3) sim_rate=1539 (inst/sec) elapsed = 0:5:44:23 / Sat Apr 14 17:52:28 2018
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(4,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 267000  inst.: 31880848 (ipc=119.4) sim_rate=1535 (inst/sec) elapsed = 0:5:46:08 / Sat Apr 14 17:54:13 2018
GPGPU-Sim uArch: cycles simulated: 267500  inst.: 31948710 (ipc=119.4) sim_rate=1530 (inst/sec) elapsed = 0:5:47:54 / Sat Apr 14 17:55:59 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(3,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 268000  inst.: 32006121 (ipc=119.4) sim_rate=1525 (inst/sec) elapsed = 0:5:49:39 / Sat Apr 14 17:57:44 2018
GPGPU-Sim uArch: cycles simulated: 268500  inst.: 32051769 (ipc=119.4) sim_rate=1520 (inst/sec) elapsed = 0:5:51:25 / Sat Apr 14 17:59:30 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(0,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 269000  inst.: 32097758 (ipc=119.3) sim_rate=1514 (inst/sec) elapsed = 0:5:53:11 / Sat Apr 14 18:01:16 2018
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 32139264 (ipc=119.3) sim_rate=1509 (inst/sec) elapsed = 0:5:54:57 / Sat Apr 14 18:03:02 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(6,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 270000  inst.: 32181812 (ipc=119.2) sim_rate=1503 (inst/sec) elapsed = 0:5:56:44 / Sat Apr 14 18:04:49 2018
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 32232886 (ipc=119.2) sim_rate=1498 (inst/sec) elapsed = 0:5:58:31 / Sat Apr 14 18:06:36 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 271000  inst.: 32287947 (ipc=119.1) sim_rate=1493 (inst/sec) elapsed = 0:6:00:18 / Sat Apr 14 18:08:23 2018
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 32357579 (ipc=119.2) sim_rate=1489 (inst/sec) elapsed = 0:6:02:04 / Sat Apr 14 18:10:09 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(1,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 272000  inst.: 32419974 (ipc=119.2) sim_rate=1485 (inst/sec) elapsed = 0:6:03:48 / Sat Apr 14 18:11:53 2018
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(8,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 272500  inst.: 32476993 (ipc=119.2) sim_rate=1480 (inst/sec) elapsed = 0:6:05:33 / Sat Apr 14 18:13:38 2018
GPGPU-Sim uArch: cycles simulated: 273000  inst.: 32539853 (ipc=119.2) sim_rate=1476 (inst/sec) elapsed = 0:6:07:18 / Sat Apr 14 18:15:23 2018
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(6,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 273500  inst.: 32607158 (ipc=119.2) sim_rate=1472 (inst/sec) elapsed = 0:6:09:04 / Sat Apr 14 18:17:09 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 274000  inst.: 32669107 (ipc=119.2) sim_rate=1468 (inst/sec) elapsed = 0:6:10:50 / Sat Apr 14 18:18:55 2018
GPGPU-Sim uArch: cycles simulated: 274500  inst.: 32734716 (ipc=119.3) sim_rate=1464 (inst/sec) elapsed = 0:6:12:37 / Sat Apr 14 18:20:42 2018
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(0,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 275000  inst.: 32787743 (ipc=119.2) sim_rate=1459 (inst/sec) elapsed = 0:6:14:24 / Sat Apr 14 18:22:29 2018
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 32844204 (ipc=119.2) sim_rate=1455 (inst/sec) elapsed = 0:6:16:10 / Sat Apr 14 18:24:15 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(6,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 276000  inst.: 32897501 (ipc=119.2) sim_rate=1450 (inst/sec) elapsed = 0:6:17:56 / Sat Apr 14 18:26:01 2018
GPGPU-Sim uArch: cycles simulated: 276500  inst.: 32942563 (ipc=119.1) sim_rate=1445 (inst/sec) elapsed = 0:6:19:43 / Sat Apr 14 18:27:48 2018
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(6,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 277000  inst.: 32996415 (ipc=119.1) sim_rate=1441 (inst/sec) elapsed = 0:6:21:30 / Sat Apr 14 18:29:35 2018
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 33048868 (ipc=119.1) sim_rate=1437 (inst/sec) elapsed = 0:6:23:17 / Sat Apr 14 18:31:22 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(4,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 278000  inst.: 33094066 (ipc=119.0) sim_rate=1432 (inst/sec) elapsed = 0:6:25:05 / Sat Apr 14 18:33:10 2018
GPGPU-Sim uArch: cycles simulated: 278500  inst.: 33146517 (ipc=119.0) sim_rate=1427 (inst/sec) elapsed = 0:6:26:53 / Sat Apr 14 18:34:58 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(3,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 279000  inst.: 33201857 (ipc=119.0) sim_rate=1424 (inst/sec) elapsed = 0:6:28:29 / Sat Apr 14 18:36:34 2018
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(3,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 279500  inst.: 33268541 (ipc=119.0) sim_rate=1421 (inst/sec) elapsed = 0:6:30:11 / Sat Apr 14 18:38:16 2018
GPGPU-Sim uArch: cycles simulated: 280000  inst.: 33339805 (ipc=119.1) sim_rate=1418 (inst/sec) elapsed = 0:6:31:40 / Sat Apr 14 18:39:45 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(4,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 33410853 (ipc=119.1) sim_rate=1415 (inst/sec) elapsed = 0:6:33:29 / Sat Apr 14 18:41:34 2018
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(0,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 281000  inst.: 33470380 (ipc=119.1) sim_rate=1411 (inst/sec) elapsed = 0:6:35:14 / Sat Apr 14 18:43:19 2018
GPGPU-Sim uArch: cycles simulated: 281500  inst.: 33527648 (ipc=119.1) sim_rate=1407 (inst/sec) elapsed = 0:6:37:03 / Sat Apr 14 18:45:08 2018
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(5,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 33587774 (ipc=119.1) sim_rate=1403 (inst/sec) elapsed = 0:6:38:53 / Sat Apr 14 18:46:58 2018
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 33653037 (ipc=119.1) sim_rate=1399 (inst/sec) elapsed = 0:6:40:41 / Sat Apr 14 18:48:46 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(2,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 283000  inst.: 33708370 (ipc=119.1) sim_rate=1395 (inst/sec) elapsed = 0:6:42:32 / Sat Apr 14 18:50:37 2018
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(6,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 283500  inst.: 33758126 (ipc=119.1) sim_rate=1391 (inst/sec) elapsed = 0:6:44:21 / Sat Apr 14 18:52:26 2018
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 33811188 (ipc=119.1) sim_rate=1387 (inst/sec) elapsed = 0:6:46:13 / Sat Apr 14 18:54:18 2018
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(0,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 284500  inst.: 33853212 (ipc=119.0) sim_rate=1382 (inst/sec) elapsed = 0:6:48:04 / Sat Apr 14 18:56:09 2018
GPGPU-Sim uArch: cycles simulated: 285000  inst.: 33896302 (ipc=118.9) sim_rate=1378 (inst/sec) elapsed = 0:6:49:55 / Sat Apr 14 18:58:00 2018
GPGPU-Sim uArch: cycles simulated: 285500  inst.: 33948753 (ipc=118.9) sim_rate=1374 (inst/sec) elapsed = 0:6:51:46 / Sat Apr 14 18:59:51 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(8,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 34006787 (ipc=118.9) sim_rate=1370 (inst/sec) elapsed = 0:6:53:33 / Sat Apr 14 19:01:38 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(3,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 286500  inst.: 34071404 (ipc=118.9) sim_rate=1367 (inst/sec) elapsed = 0:6:55:21 / Sat Apr 14 19:03:26 2018
GPGPU-Sim uArch: cycles simulated: 287000  inst.: 34131056 (ipc=118.9) sim_rate=1363 (inst/sec) elapsed = 0:6:57:07 / Sat Apr 14 19:05:12 2018
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 287500  inst.: 34201208 (ipc=119.0) sim_rate=1360 (inst/sec) elapsed = 0:6:58:55 / Sat Apr 14 19:07:00 2018
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(7,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 288000  inst.: 34274565 (ipc=119.0) sim_rate=1357 (inst/sec) elapsed = 0:7:00:44 / Sat Apr 14 19:08:49 2018
GPGPU-Sim uArch: cycles simulated: 288500  inst.: 34341657 (ipc=119.0) sim_rate=1354 (inst/sec) elapsed = 0:7:02:33 / Sat Apr 14 19:10:38 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(6,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 34415301 (ipc=119.1) sim_rate=1351 (inst/sec) elapsed = 0:7:04:20 / Sat Apr 14 19:12:25 2018
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(3,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 289500  inst.: 34474815 (ipc=119.1) sim_rate=1348 (inst/sec) elapsed = 0:7:06:09 / Sat Apr 14 19:14:14 2018
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 34520647 (ipc=119.0) sim_rate=1344 (inst/sec) elapsed = 0:7:07:58 / Sat Apr 14 19:16:03 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(1,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 290500  inst.: 34562464 (ipc=119.0) sim_rate=1340 (inst/sec) elapsed = 0:7:09:47 / Sat Apr 14 19:17:52 2018
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 34616868 (ipc=119.0) sim_rate=1336 (inst/sec) elapsed = 0:7:11:38 / Sat Apr 14 19:19:43 2018
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(8,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 291500  inst.: 34670256 (ipc=118.9) sim_rate=1333 (inst/sec) elapsed = 0:7:13:26 / Sat Apr 14 19:21:31 2018
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 34736653 (ipc=119.0) sim_rate=1330 (inst/sec) elapsed = 0:7:15:16 / Sat Apr 14 19:23:21 2018
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(0,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 292500  inst.: 34796869 (ipc=119.0) sim_rate=1326 (inst/sec) elapsed = 0:7:17:06 / Sat Apr 14 19:25:11 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(8,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 293000  inst.: 34862960 (ipc=119.0) sim_rate=1323 (inst/sec) elapsed = 0:7:18:54 / Sat Apr 14 19:26:59 2018
GPGPU-Sim uArch: cycles simulated: 293500  inst.: 34930944 (ipc=119.0) sim_rate=1320 (inst/sec) elapsed = 0:7:20:44 / Sat Apr 14 19:28:49 2018
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(1,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 294000  inst.: 34989775 (ipc=119.0) sim_rate=1317 (inst/sec) elapsed = 0:7:22:34 / Sat Apr 14 19:30:39 2018
GPGPU-Sim uArch: cycles simulated: 294500  inst.: 35040889 (ipc=119.0) sim_rate=1314 (inst/sec) elapsed = 0:7:24:23 / Sat Apr 14 19:32:28 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(8,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 295000  inst.: 35101266 (ipc=119.0) sim_rate=1311 (inst/sec) elapsed = 0:7:26:04 / Sat Apr 14 19:34:09 2018
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(0,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 35164021 (ipc=119.0) sim_rate=1308 (inst/sec) elapsed = 0:7:27:47 / Sat Apr 14 19:35:52 2018
GPGPU-Sim uArch: cycles simulated: 296000  inst.: 35215931 (ipc=119.0) sim_rate=1305 (inst/sec) elapsed = 0:7:29:38 / Sat Apr 14 19:37:43 2018
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(5,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 296500  inst.: 35265012 (ipc=118.9) sim_rate=1301 (inst/sec) elapsed = 0:7:31:28 / Sat Apr 14 19:39:33 2018
GPGPU-Sim uArch: cycles simulated: 297000  inst.: 35318920 (ipc=118.9) sim_rate=1298 (inst/sec) elapsed = 0:7:33:18 / Sat Apr 14 19:41:23 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(1,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 297500  inst.: 35363817 (ipc=118.9) sim_rate=1294 (inst/sec) elapsed = 0:7:35:09 / Sat Apr 14 19:43:14 2018
GPGPU-Sim uArch: cycles simulated: 298000  inst.: 35422936 (ipc=118.9) sim_rate=1291 (inst/sec) elapsed = 0:7:37:01 / Sat Apr 14 19:45:06 2018
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(2,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 298500  inst.: 35487940 (ipc=118.9) sim_rate=1288 (inst/sec) elapsed = 0:7:38:55 / Sat Apr 14 19:47:00 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(0,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 299000  inst.: 35548093 (ipc=118.9) sim_rate=1285 (inst/sec) elapsed = 0:7:40:50 / Sat Apr 14 19:48:55 2018
GPGPU-Sim uArch: cycles simulated: 299500  inst.: 35618481 (ipc=118.9) sim_rate=1282 (inst/sec) elapsed = 0:7:42:44 / Sat Apr 14 19:50:49 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(1,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 300000  inst.: 35682760 (ipc=118.9) sim_rate=1279 (inst/sec) elapsed = 0:7:44:38 / Sat Apr 14 19:52:43 2018
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(5,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 300500  inst.: 35739897 (ipc=118.9) sim_rate=1276 (inst/sec) elapsed = 0:7:46:34 / Sat Apr 14 19:54:39 2018
GPGPU-Sim uArch: cycles simulated: 301000  inst.: 35786428 (ipc=118.9) sim_rate=1273 (inst/sec) elapsed = 0:7:48:29 / Sat Apr 14 19:56:34 2018
GPGPU-Sim uArch: cycles simulated: 301500  inst.: 35832026 (ipc=118.8) sim_rate=1269 (inst/sec) elapsed = 0:7:50:24 / Sat Apr 14 19:58:29 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 302000  inst.: 35882250 (ipc=118.8) sim_rate=1266 (inst/sec) elapsed = 0:7:52:20 / Sat Apr 14 20:00:25 2018
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(5,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 35939968 (ipc=118.8) sim_rate=1262 (inst/sec) elapsed = 0:7:54:17 / Sat Apr 14 20:02:22 2018
GPGPU-Sim uArch: cycles simulated: 303000  inst.: 35992373 (ipc=118.8) sim_rate=1259 (inst/sec) elapsed = 0:7:56:12 / Sat Apr 14 20:04:17 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(3,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 36065639 (ipc=118.8) sim_rate=1257 (inst/sec) elapsed = 0:7:58:09 / Sat Apr 14 20:06:14 2018
GPGPU-Sim uArch: cycles simulated: 304000  inst.: 36129777 (ipc=118.8) sim_rate=1254 (inst/sec) elapsed = 0:8:00:05 / Sat Apr 14 20:08:10 2018
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(3,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 304500  inst.: 36197511 (ipc=118.9) sim_rate=1251 (inst/sec) elapsed = 0:8:02:02 / Sat Apr 14 20:10:07 2018
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(6,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 305000  inst.: 36268373 (ipc=118.9) sim_rate=1248 (inst/sec) elapsed = 0:8:03:59 / Sat Apr 14 20:12:04 2018
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(1,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 305500  inst.: 36343429 (ipc=119.0) sim_rate=1246 (inst/sec) elapsed = 0:8:05:58 / Sat Apr 14 20:14:03 2018
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 36399522 (ipc=119.0) sim_rate=1243 (inst/sec) elapsed = 0:8:07:55 / Sat Apr 14 20:16:00 2018
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(0,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 306500  inst.: 36453636 (ipc=118.9) sim_rate=1240 (inst/sec) elapsed = 0:8:09:51 / Sat Apr 14 20:17:56 2018
GPGPU-Sim uArch: cycles simulated: 307000  inst.: 36497367 (ipc=118.9) sim_rate=1236 (inst/sec) elapsed = 0:8:11:49 / Sat Apr 14 20:19:54 2018
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 307500  inst.: 36544436 (ipc=118.8) sim_rate=1233 (inst/sec) elapsed = 0:8:13:49 / Sat Apr 14 20:21:54 2018
GPGPU-Sim uArch: cycles simulated: 308000  inst.: 36596491 (ipc=118.8) sim_rate=1230 (inst/sec) elapsed = 0:8:15:48 / Sat Apr 14 20:23:53 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(8,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 308500  inst.: 36648321 (ipc=118.8) sim_rate=1227 (inst/sec) elapsed = 0:8:17:46 / Sat Apr 14 20:25:51 2018
GPGPU-Sim uArch: cycles simulated: 309000  inst.: 36699277 (ipc=118.8) sim_rate=1223 (inst/sec) elapsed = 0:8:19:44 / Sat Apr 14 20:27:49 2018
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(0,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 309500  inst.: 36761064 (ipc=118.8) sim_rate=1221 (inst/sec) elapsed = 0:8:21:42 / Sat Apr 14 20:29:47 2018
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 36822869 (ipc=118.8) sim_rate=1218 (inst/sec) elapsed = 0:8:23:41 / Sat Apr 14 20:31:46 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(1,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 310500  inst.: 36898998 (ipc=118.8) sim_rate=1216 (inst/sec) elapsed = 0:8:25:40 / Sat Apr 14 20:33:45 2018
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(8,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 36978491 (ipc=118.9) sim_rate=1213 (inst/sec) elapsed = 0:8:27:41 / Sat Apr 14 20:35:46 2018
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(1,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 311500  inst.: 37058354 (ipc=119.0) sim_rate=1211 (inst/sec) elapsed = 0:8:29:42 / Sat Apr 14 20:37:47 2018
GPGPU-Sim uArch: cycles simulated: 312000  inst.: 37120252 (ipc=119.0) sim_rate=1209 (inst/sec) elapsed = 0:8:31:42 / Sat Apr 14 20:39:47 2018
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(6,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 312500  inst.: 37169973 (ipc=118.9) sim_rate=1205 (inst/sec) elapsed = 0:8:33:41 / Sat Apr 14 20:41:46 2018
GPGPU-Sim uArch: cycles simulated: 313000  inst.: 37216882 (ipc=118.9) sim_rate=1202 (inst/sec) elapsed = 0:8:35:41 / Sat Apr 14 20:43:46 2018
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 313500  inst.: 37257519 (ipc=118.8) sim_rate=1199 (inst/sec) elapsed = 0:8:37:41 / Sat Apr 14 20:45:46 2018
GPGPU-Sim uArch: cycles simulated: 314000  inst.: 37304645 (ipc=118.8) sim_rate=1196 (inst/sec) elapsed = 0:8:39:42 / Sat Apr 14 20:47:47 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(4,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 314500  inst.: 37352232 (ipc=118.8) sim_rate=1193 (inst/sec) elapsed = 0:8:41:44 / Sat Apr 14 20:49:49 2018
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 37410582 (ipc=118.8) sim_rate=1190 (inst/sec) elapsed = 0:8:43:44 / Sat Apr 14 20:51:49 2018
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(1,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 315500  inst.: 37470680 (ipc=118.8) sim_rate=1187 (inst/sec) elapsed = 0:8:45:45 / Sat Apr 14 20:53:50 2018
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(1,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 37528958 (ipc=118.8) sim_rate=1185 (inst/sec) elapsed = 0:8:47:45 / Sat Apr 14 20:55:50 2018
GPGPU-Sim uArch: cycles simulated: 316500  inst.: 37600277 (ipc=118.8) sim_rate=1182 (inst/sec) elapsed = 0:8:49:46 / Sat Apr 14 20:57:51 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(7,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 37667192 (ipc=118.8) sim_rate=1180 (inst/sec) elapsed = 0:8:51:47 / Sat Apr 14 20:59:52 2018
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(3,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 317500  inst.: 37743048 (ipc=118.9) sim_rate=1178 (inst/sec) elapsed = 0:8:53:49 / Sat Apr 14 21:01:54 2018
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 37810328 (ipc=118.9) sim_rate=1176 (inst/sec) elapsed = 0:8:55:51 / Sat Apr 14 21:03:56 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(0,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 318500  inst.: 37859361 (ipc=118.9) sim_rate=1173 (inst/sec) elapsed = 0:8:57:53 / Sat Apr 14 21:05:58 2018
GPGPU-Sim uArch: cycles simulated: 319000  inst.: 37909139 (ipc=118.8) sim_rate=1170 (inst/sec) elapsed = 0:8:59:55 / Sat Apr 14 21:08:00 2018
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(3,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 319500  inst.: 37954322 (ipc=118.8) sim_rate=1167 (inst/sec) elapsed = 0:9:01:57 / Sat Apr 14 21:10:02 2018
GPGPU-Sim uArch: cycles simulated: 320000  inst.: 38008039 (ipc=118.8) sim_rate=1164 (inst/sec) elapsed = 0:9:04:00 / Sat Apr 14 21:12:05 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(3,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 320500  inst.: 38063388 (ipc=118.8) sim_rate=1161 (inst/sec) elapsed = 0:9:06:03 / Sat Apr 14 21:14:08 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(2,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 321000  inst.: 38120236 (ipc=118.8) sim_rate=1159 (inst/sec) elapsed = 0:9:08:06 / Sat Apr 14 21:16:11 2018
GPGPU-Sim uArch: cycles simulated: 321500  inst.: 38180257 (ipc=118.8) sim_rate=1156 (inst/sec) elapsed = 0:9:10:10 / Sat Apr 14 21:18:15 2018
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(5,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 322000  inst.: 38236767 (ipc=118.7) sim_rate=1154 (inst/sec) elapsed = 0:9:12:14 / Sat Apr 14 21:20:19 2018
GPGPU-Sim uArch: cycles simulated: 322500  inst.: 38294845 (ipc=118.7) sim_rate=1151 (inst/sec) elapsed = 0:9:14:19 / Sat Apr 14 21:22:24 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(0,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 323000  inst.: 38366705 (ipc=118.8) sim_rate=1149 (inst/sec) elapsed = 0:9:16:25 / Sat Apr 14 21:24:30 2018
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(1,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 323500  inst.: 38420584 (ipc=118.8) sim_rate=1146 (inst/sec) elapsed = 0:9:18:29 / Sat Apr 14 21:26:34 2018
GPGPU-Sim uArch: cycles simulated: 324000  inst.: 38479999 (ipc=118.8) sim_rate=1144 (inst/sec) elapsed = 0:9:20:36 / Sat Apr 14 21:28:41 2018
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(1,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 324500  inst.: 38560712 (ipc=118.8) sim_rate=1142 (inst/sec) elapsed = 0:9:22:43 / Sat Apr 14 21:30:48 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(2,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 325000  inst.: 38621840 (ipc=118.8) sim_rate=1140 (inst/sec) elapsed = 0:9:24:32 / Sat Apr 14 21:32:37 2018
GPGPU-Sim uArch: cycles simulated: 325500  inst.: 38677361 (ipc=118.8) sim_rate=1138 (inst/sec) elapsed = 0:9:26:20 / Sat Apr 14 21:34:25 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 326000  inst.: 38736552 (ipc=118.8) sim_rate=1135 (inst/sec) elapsed = 0:9:28:22 / Sat Apr 14 21:36:27 2018
GPGPU-Sim uArch: cycles simulated: 326500  inst.: 38783734 (ipc=118.8) sim_rate=1133 (inst/sec) elapsed = 0:9:30:17 / Sat Apr 14 21:38:22 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 38830614 (ipc=118.7) sim_rate=1130 (inst/sec) elapsed = 0:9:32:16 / Sat Apr 14 21:40:21 2018
GPGPU-Sim uArch: cycles simulated: 327500  inst.: 38890241 (ipc=118.7) sim_rate=1128 (inst/sec) elapsed = 0:9:34:20 / Sat Apr 14 21:42:25 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(4,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 328000  inst.: 38939056 (ipc=118.7) sim_rate=1125 (inst/sec) elapsed = 0:9:36:25 / Sat Apr 14 21:44:30 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(4,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 328500  inst.: 39005941 (ipc=118.7) sim_rate=1123 (inst/sec) elapsed = 0:9:38:28 / Sat Apr 14 21:46:33 2018
GPGPU-Sim uArch: cycles simulated: 329000  inst.: 39072794 (ipc=118.8) sim_rate=1121 (inst/sec) elapsed = 0:9:40:34 / Sat Apr 14 21:48:39 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(0,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 329500  inst.: 39136706 (ipc=118.8) sim_rate=1119 (inst/sec) elapsed = 0:9:42:38 / Sat Apr 14 21:50:43 2018
GPGPU-Sim uArch: cycles simulated: 330000  inst.: 39196535 (ipc=118.8) sim_rate=1117 (inst/sec) elapsed = 0:9:44:44 / Sat Apr 14 21:52:49 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(7,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 39264318 (ipc=118.8) sim_rate=1115 (inst/sec) elapsed = 0:9:46:52 / Sat Apr 14 21:54:57 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(1,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 331000  inst.: 39326066 (ipc=118.8) sim_rate=1112 (inst/sec) elapsed = 0:9:48:59 / Sat Apr 14 21:57:04 2018
GPGPU-Sim uArch: cycles simulated: 331500  inst.: 39391506 (ipc=118.8) sim_rate=1110 (inst/sec) elapsed = 0:9:51:05 / Sat Apr 14 21:59:10 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(5,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 332000  inst.: 39445554 (ipc=118.8) sim_rate=1108 (inst/sec) elapsed = 0:9:53:11 / Sat Apr 14 22:01:16 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(5,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 332500  inst.: 39513199 (ipc=118.8) sim_rate=1106 (inst/sec) elapsed = 0:9:55:17 / Sat Apr 14 22:03:22 2018
GPGPU-Sim uArch: cycles simulated: 333000  inst.: 39573795 (ipc=118.8) sim_rate=1104 (inst/sec) elapsed = 0:9:57:23 / Sat Apr 14 22:05:28 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(2,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 333500  inst.: 39624509 (ipc=118.8) sim_rate=1101 (inst/sec) elapsed = 0:9:59:32 / Sat Apr 14 22:07:37 2018
GPGPU-Sim uArch: cycles simulated: 334000  inst.: 39678008 (ipc=118.8) sim_rate=1099 (inst/sec) elapsed = 0:10:01:40 / Sat Apr 14 22:09:45 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(8,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 334500  inst.: 39738363 (ipc=118.8) sim_rate=1096 (inst/sec) elapsed = 0:10:03:51 / Sat Apr 14 22:11:56 2018
GPGPU-Sim uArch: cycles simulated: 335000  inst.: 39792697 (ipc=118.8) sim_rate=1094 (inst/sec) elapsed = 0:10:05:58 / Sat Apr 14 22:14:03 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(6,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 335500  inst.: 39856350 (ipc=118.8) sim_rate=1092 (inst/sec) elapsed = 0:10:08:05 / Sat Apr 14 22:16:10 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(8,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 336000  inst.: 39904242 (ipc=118.8) sim_rate=1089 (inst/sec) elapsed = 0:10:10:13 / Sat Apr 14 22:18:18 2018
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 39965144 (ipc=118.8) sim_rate=1087 (inst/sec) elapsed = 0:10:12:21 / Sat Apr 14 22:20:26 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(8,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 337000  inst.: 40034169 (ipc=118.8) sim_rate=1085 (inst/sec) elapsed = 0:10:14:27 / Sat Apr 14 22:22:32 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(8,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 337500  inst.: 40108255 (ipc=118.8) sim_rate=1084 (inst/sec) elapsed = 0:10:16:35 / Sat Apr 14 22:24:40 2018
GPGPU-Sim uArch: cycles simulated: 338000  inst.: 40178404 (ipc=118.9) sim_rate=1082 (inst/sec) elapsed = 0:10:18:41 / Sat Apr 14 22:26:46 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(1,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 338500  inst.: 40246028 (ipc=118.9) sim_rate=1080 (inst/sec) elapsed = 0:10:20:43 / Sat Apr 14 22:28:48 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(0,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 339000  inst.: 40323155 (ipc=118.9) sim_rate=1079 (inst/sec) elapsed = 0:10:22:38 / Sat Apr 14 22:30:43 2018
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 40381978 (ipc=118.9) sim_rate=1077 (inst/sec) elapsed = 0:10:24:24 / Sat Apr 14 22:32:29 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 340000  inst.: 40430272 (ipc=118.9) sim_rate=1076 (inst/sec) elapsed = 0:10:26:10 / Sat Apr 14 22:34:15 2018
GPGPU-Sim uArch: cycles simulated: 340500  inst.: 40477613 (ipc=118.9) sim_rate=1074 (inst/sec) elapsed = 0:10:27:57 / Sat Apr 14 22:36:02 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(0,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 341000  inst.: 40523754 (ipc=118.8) sim_rate=1072 (inst/sec) elapsed = 0:10:29:45 / Sat Apr 14 22:37:50 2018
GPGPU-Sim uArch: cycles simulated: 341500  inst.: 40573652 (ipc=118.8) sim_rate=1070 (inst/sec) elapsed = 0:10:31:33 / Sat Apr 14 22:39:38 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(8,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 342000  inst.: 40625725 (ipc=118.8) sim_rate=1069 (inst/sec) elapsed = 0:10:33:21 / Sat Apr 14 22:41:26 2018
GPGPU-Sim uArch: cycles simulated: 342500  inst.: 40678952 (ipc=118.8) sim_rate=1067 (inst/sec) elapsed = 0:10:35:10 / Sat Apr 14 22:43:15 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(6,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 40734674 (ipc=118.8) sim_rate=1065 (inst/sec) elapsed = 0:10:36:58 / Sat Apr 14 22:45:03 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 343500  inst.: 40806608 (ipc=118.8) sim_rate=1064 (inst/sec) elapsed = 0:10:38:45 / Sat Apr 14 22:46:50 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(1,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 344000  inst.: 40892543 (ipc=118.9) sim_rate=1064 (inst/sec) elapsed = 0:10:40:32 / Sat Apr 14 22:48:37 2018
GPGPU-Sim uArch: cycles simulated: 344500  inst.: 40963933 (ipc=118.9) sim_rate=1062 (inst/sec) elapsed = 0:10:42:19 / Sat Apr 14 22:50:24 2018
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(4,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 41058343 (ipc=119.0) sim_rate=1062 (inst/sec) elapsed = 0:10:44:07 / Sat Apr 14 22:52:12 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(3,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 345500  inst.: 41123077 (ipc=119.0) sim_rate=1061 (inst/sec) elapsed = 0:10:45:56 / Sat Apr 14 22:54:01 2018
GPGPU-Sim uArch: cycles simulated: 346000  inst.: 41175551 (ipc=119.0) sim_rate=1059 (inst/sec) elapsed = 0:10:47:43 / Sat Apr 14 22:55:48 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(1,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 346500  inst.: 41240701 (ipc=119.0) sim_rate=1058 (inst/sec) elapsed = 0:10:49:36 / Sat Apr 14 22:57:41 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(6,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 347000  inst.: 41287619 (ipc=119.0) sim_rate=1056 (inst/sec) elapsed = 0:10:51:25 / Sat Apr 14 22:59:30 2018
GPGPU-Sim uArch: cycles simulated: 347500  inst.: 41334805 (ipc=118.9) sim_rate=1054 (inst/sec) elapsed = 0:10:53:15 / Sat Apr 14 23:01:20 2018
GPGPU-Sim uArch: cycles simulated: 348000  inst.: 41380858 (ipc=118.9) sim_rate=1052 (inst/sec) elapsed = 0:10:55:04 / Sat Apr 14 23:03:09 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(8,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 348500  inst.: 41438842 (ipc=118.9) sim_rate=1051 (inst/sec) elapsed = 0:10:56:54 / Sat Apr 14 23:04:59 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(3,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 41491758 (ipc=118.9) sim_rate=1049 (inst/sec) elapsed = 0:10:58:49 / Sat Apr 14 23:06:54 2018
GPGPU-Sim uArch: cycles simulated: 349500  inst.: 41551651 (ipc=118.9) sim_rate=1047 (inst/sec) elapsed = 0:11:00:59 / Sat Apr 14 23:09:04 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(8,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 41625329 (ipc=118.9) sim_rate=1046 (inst/sec) elapsed = 0:11:03:10 / Sat Apr 14 23:11:15 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(4,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 350500  inst.: 41696122 (ipc=119.0) sim_rate=1044 (inst/sec) elapsed = 0:11:05:11 / Sat Apr 14 23:13:16 2018
GPGPU-Sim uArch: cycles simulated: 351000  inst.: 41777373 (ipc=119.0) sim_rate=1043 (inst/sec) elapsed = 0:11:07:17 / Sat Apr 14 23:15:22 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 351500  inst.: 41843038 (ipc=119.0) sim_rate=1041 (inst/sec) elapsed = 0:11:09:26 / Sat Apr 14 23:17:31 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(8,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 352000  inst.: 41912874 (ipc=119.1) sim_rate=1040 (inst/sec) elapsed = 0:11:11:27 / Sat Apr 14 23:19:32 2018
GPGPU-Sim uArch: cycles simulated: 352500  inst.: 41971177 (ipc=119.1) sim_rate=1038 (inst/sec) elapsed = 0:11:13:17 / Sat Apr 14 23:21:22 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(0,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 353000  inst.: 42025574 (ipc=119.1) sim_rate=1037 (inst/sec) elapsed = 0:11:15:07 / Sat Apr 14 23:23:12 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(1,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 353500  inst.: 42086658 (ipc=119.1) sim_rate=1036 (inst/sec) elapsed = 0:11:16:57 / Sat Apr 14 23:25:02 2018
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 42139404 (ipc=119.0) sim_rate=1034 (inst/sec) elapsed = 0:11:18:47 / Sat Apr 14 23:26:52 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(6,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 354500  inst.: 42189212 (ipc=119.0) sim_rate=1032 (inst/sec) elapsed = 0:11:20:58 / Sat Apr 14 23:29:03 2018
GPGPU-Sim uArch: cycles simulated: 355000  inst.: 42238420 (ipc=119.0) sim_rate=1030 (inst/sec) elapsed = 0:11:23:05 / Sat Apr 14 23:31:10 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(3,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 355500  inst.: 42276359 (ipc=118.9) sim_rate=1028 (inst/sec) elapsed = 0:11:25:17 / Sat Apr 14 23:33:22 2018
GPGPU-Sim uArch: cycles simulated: 356000  inst.: 42336677 (ipc=118.9) sim_rate=1026 (inst/sec) elapsed = 0:11:27:30 / Sat Apr 14 23:35:35 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(7,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 356500  inst.: 42396669 (ipc=118.9) sim_rate=1024 (inst/sec) elapsed = 0:11:29:43 / Sat Apr 14 23:37:48 2018
GPGPU-Sim uArch: cycles simulated: 357000  inst.: 42466645 (ipc=119.0) sim_rate=1023 (inst/sec) elapsed = 0:11:31:46 / Sat Apr 14 23:39:51 2018
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(6,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 42550963 (ipc=119.0) sim_rate=1021 (inst/sec) elapsed = 0:11:34:01 / Sat Apr 14 23:42:06 2018
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(5,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 358000  inst.: 42637175 (ipc=119.1) sim_rate=1020 (inst/sec) elapsed = 0:11:36:16 / Sat Apr 14 23:44:21 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(7,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 42709669 (ipc=119.1) sim_rate=1019 (inst/sec) elapsed = 0:11:38:29 / Sat Apr 14 23:46:34 2018
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(0,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 359000  inst.: 42777389 (ipc=119.2) sim_rate=1017 (inst/sec) elapsed = 0:11:40:43 / Sat Apr 14 23:48:48 2018
GPGPU-Sim uArch: cycles simulated: 359500  inst.: 42839856 (ipc=119.2) sim_rate=1016 (inst/sec) elapsed = 0:11:42:35 / Sat Apr 14 23:50:40 2018
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 360000  inst.: 42894533 (ipc=119.2) sim_rate=1014 (inst/sec) elapsed = 0:11:44:29 / Sat Apr 14 23:52:34 2018
GPGPU-Sim uArch: cycles simulated: 360500  inst.: 42942327 (ipc=119.1) sim_rate=1012 (inst/sec) elapsed = 0:11:46:42 / Sat Apr 14 23:54:47 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(4,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 361000  inst.: 42994088 (ipc=119.1) sim_rate=1010 (inst/sec) elapsed = 0:11:48:56 / Sat Apr 14 23:57:01 2018
GPGPU-Sim uArch: cycles simulated: 361500  inst.: 43044464 (ipc=119.1) sim_rate=1008 (inst/sec) elapsed = 0:11:51:09 / Sat Apr 14 23:59:14 2018
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(5,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 362000  inst.: 43096406 (ipc=119.1) sim_rate=1007 (inst/sec) elapsed = 0:11:53:14 / Sun Apr 15 00:01:19 2018
GPGPU-Sim uArch: cycles simulated: 362500  inst.: 43148060 (ipc=119.0) sim_rate=1005 (inst/sec) elapsed = 0:11:55:07 / Sun Apr 15 00:03:12 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(2,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 363000  inst.: 43209419 (ipc=119.0) sim_rate=1004 (inst/sec) elapsed = 0:11:57:01 / Sun Apr 15 00:05:06 2018
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(4,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 363500  inst.: 43278193 (ipc=119.1) sim_rate=1003 (inst/sec) elapsed = 0:11:59:01 / Sun Apr 15 00:07:06 2018
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 43354569 (ipc=119.1) sim_rate=1001 (inst/sec) elapsed = 0:12:01:11 / Sun Apr 15 00:09:16 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 364500  inst.: 43429052 (ipc=119.1) sim_rate=1000 (inst/sec) elapsed = 0:12:03:06 / Sun Apr 15 00:11:11 2018
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(4,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 365000  inst.: 43505170 (ipc=119.2) sim_rate=1000 (inst/sec) elapsed = 0:12:05:03 / Sun Apr 15 00:13:08 2018
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(6,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 365500  inst.: 43577960 (ipc=119.2) sim_rate=998 (inst/sec) elapsed = 0:12:07:12 / Sun Apr 15 00:15:17 2018
GPGPU-Sim uArch: cycles simulated: 366000  inst.: 43641123 (ipc=119.2) sim_rate=997 (inst/sec) elapsed = 0:12:09:18 / Sun Apr 15 00:17:23 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(6,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 366500  inst.: 43701514 (ipc=119.2) sim_rate=995 (inst/sec) elapsed = 0:12:11:34 / Sun Apr 15 00:19:39 2018
GPGPU-Sim uArch: cycles simulated: 367000  inst.: 43750662 (ipc=119.2) sim_rate=993 (inst/sec) elapsed = 0:12:13:50 / Sun Apr 15 00:21:55 2018
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(0,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 367500  inst.: 43801334 (ipc=119.2) sim_rate=991 (inst/sec) elapsed = 0:12:16:09 / Sun Apr 15 00:24:14 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(5,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 368000  inst.: 43859387 (ipc=119.2) sim_rate=989 (inst/sec) elapsed = 0:12:18:26 / Sun Apr 15 00:26:31 2018
GPGPU-Sim uArch: cycles simulated: 368500  inst.: 43911483 (ipc=119.2) sim_rate=988 (inst/sec) elapsed = 0:12:20:39 / Sun Apr 15 00:28:44 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(6,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 369000  inst.: 43968350 (ipc=119.2) sim_rate=986 (inst/sec) elapsed = 0:12:22:35 / Sun Apr 15 00:30:40 2018
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 44031411 (ipc=119.2) sim_rate=985 (inst/sec) elapsed = 0:12:24:32 / Sun Apr 15 00:32:37 2018
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(3,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 370000  inst.: 44101077 (ipc=119.2) sim_rate=984 (inst/sec) elapsed = 0:12:26:28 / Sun Apr 15 00:34:33 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(1,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 44164664 (ipc=119.2) sim_rate=983 (inst/sec) elapsed = 0:12:28:24 / Sun Apr 15 00:36:29 2018
GPGPU-Sim uArch: cycles simulated: 371000  inst.: 44237725 (ipc=119.2) sim_rate=982 (inst/sec) elapsed = 0:12:30:34 / Sun Apr 15 00:38:39 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(4,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 371500  inst.: 44317431 (ipc=119.3) sim_rate=981 (inst/sec) elapsed = 0:12:32:53 / Sun Apr 15 00:40:58 2018
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(5,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 372000  inst.: 44378244 (ipc=119.3) sim_rate=979 (inst/sec) elapsed = 0:12:35:12 / Sun Apr 15 00:43:17 2018
GPGPU-Sim uArch: cycles simulated: 372500  inst.: 44437104 (ipc=119.3) sim_rate=977 (inst/sec) elapsed = 0:12:37:31 / Sun Apr 15 00:45:36 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(0,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 44498619 (ipc=119.3) sim_rate=976 (inst/sec) elapsed = 0:12:39:46 / Sun Apr 15 00:47:51 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(4,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 373500  inst.: 44553146 (ipc=119.3) sim_rate=974 (inst/sec) elapsed = 0:12:41:43 / Sun Apr 15 00:49:48 2018
GPGPU-Sim uArch: cycles simulated: 374000  inst.: 44602327 (ipc=119.3) sim_rate=973 (inst/sec) elapsed = 0:12:43:59 / Sun Apr 15 00:52:04 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(2,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 374500  inst.: 44657623 (ipc=119.2) sim_rate=971 (inst/sec) elapsed = 0:12:46:19 / Sun Apr 15 00:54:24 2018
GPGPU-Sim uArch: cycles simulated: 375000  inst.: 44707481 (ipc=119.2) sim_rate=969 (inst/sec) elapsed = 0:12:48:38 / Sun Apr 15 00:56:43 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 44766567 (ipc=119.2) sim_rate=967 (inst/sec) elapsed = 0:12:50:49 / Sun Apr 15 00:58:54 2018
GPGPU-Sim uArch: cycles simulated: 376000  inst.: 44831043 (ipc=119.2) sim_rate=966 (inst/sec) elapsed = 0:12:52:46 / Sun Apr 15 01:00:51 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(3,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 376500  inst.: 44910810 (ipc=119.3) sim_rate=966 (inst/sec) elapsed = 0:12:54:45 / Sun Apr 15 01:02:50 2018
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(6,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 377000  inst.: 44995653 (ipc=119.4) sim_rate=965 (inst/sec) elapsed = 0:12:56:43 / Sun Apr 15 01:04:48 2018
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 377500  inst.: 45057909 (ipc=119.4) sim_rate=964 (inst/sec) elapsed = 0:12:58:41 / Sun Apr 15 01:06:46 2018
GPGPU-Sim uArch: cycles simulated: 378000  inst.: 45128302 (ipc=119.4) sim_rate=963 (inst/sec) elapsed = 0:13:00:40 / Sun Apr 15 01:08:45 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(7,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 378500  inst.: 45193059 (ipc=119.4) sim_rate=962 (inst/sec) elapsed = 0:13:02:41 / Sun Apr 15 01:10:46 2018
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(1,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 379000  inst.: 45247909 (ipc=119.4) sim_rate=960 (inst/sec) elapsed = 0:13:04:58 / Sun Apr 15 01:13:03 2018
GPGPU-Sim uArch: cycles simulated: 379500  inst.: 45303983 (ipc=119.4) sim_rate=959 (inst/sec) elapsed = 0:13:07:18 / Sun Apr 15 01:15:23 2018
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(8,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 45357105 (ipc=119.4) sim_rate=957 (inst/sec) elapsed = 0:13:09:39 / Sun Apr 15 01:17:44 2018
GPGPU-Sim uArch: cycles simulated: 380500  inst.: 45408582 (ipc=119.3) sim_rate=955 (inst/sec) elapsed = 0:13:11:56 / Sun Apr 15 01:20:01 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(2,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 381000  inst.: 45474918 (ipc=119.4) sim_rate=954 (inst/sec) elapsed = 0:13:14:13 / Sun Apr 15 01:22:18 2018
GPGPU-Sim uArch: cycles simulated: 381500  inst.: 45528483 (ipc=119.3) sim_rate=952 (inst/sec) elapsed = 0:13:16:32 / Sun Apr 15 01:24:37 2018
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(2,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 382000  inst.: 45585272 (ipc=119.3) sim_rate=951 (inst/sec) elapsed = 0:13:18:50 / Sun Apr 15 01:26:55 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 382500  inst.: 45652623 (ipc=119.4) sim_rate=949 (inst/sec) elapsed = 0:13:20:56 / Sun Apr 15 01:29:01 2018
GPGPU-Sim uArch: cycles simulated: 383000  inst.: 45723769 (ipc=119.4) sim_rate=949 (inst/sec) elapsed = 0:13:22:56 / Sun Apr 15 01:31:01 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(4,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 45795823 (ipc=119.4) sim_rate=948 (inst/sec) elapsed = 0:13:24:56 / Sun Apr 15 01:33:01 2018
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(5,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 384000  inst.: 45872622 (ipc=119.5) sim_rate=947 (inst/sec) elapsed = 0:13:26:56 / Sun Apr 15 01:35:01 2018
GPGPU-Sim uArch: cycles simulated: 384500  inst.: 45936502 (ipc=119.5) sim_rate=946 (inst/sec) elapsed = 0:13:28:57 / Sun Apr 15 01:37:02 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(6,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 385000  inst.: 45999757 (ipc=119.5) sim_rate=945 (inst/sec) elapsed = 0:13:30:57 / Sun Apr 15 01:39:02 2018
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(0,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 385500  inst.: 46067869 (ipc=119.5) sim_rate=944 (inst/sec) elapsed = 0:13:33:10 / Sun Apr 15 01:41:15 2018
GPGPU-Sim uArch: cycles simulated: 386000  inst.: 46127837 (ipc=119.5) sim_rate=942 (inst/sec) elapsed = 0:13:35:30 / Sun Apr 15 01:43:35 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(2,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 386500  inst.: 46197407 (ipc=119.5) sim_rate=941 (inst/sec) elapsed = 0:13:37:50 / Sun Apr 15 01:45:55 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(5,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 46256841 (ipc=119.5) sim_rate=939 (inst/sec) elapsed = 0:13:40:10 / Sun Apr 15 01:48:15 2018
GPGPU-Sim uArch: cycles simulated: 387500  inst.: 46326843 (ipc=119.6) sim_rate=938 (inst/sec) elapsed = 0:13:42:31 / Sun Apr 15 01:50:36 2018
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 46400620 (ipc=119.6) sim_rate=937 (inst/sec) elapsed = 0:13:44:51 / Sun Apr 15 01:52:56 2018
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(0,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 388500  inst.: 46465391 (ipc=119.6) sim_rate=936 (inst/sec) elapsed = 0:13:47:09 / Sun Apr 15 01:55:14 2018
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(5,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 389000  inst.: 46539297 (ipc=119.6) sim_rate=935 (inst/sec) elapsed = 0:13:49:31 / Sun Apr 15 01:57:36 2018
GPGPU-Sim uArch: cycles simulated: 389500  inst.: 46608902 (ipc=119.7) sim_rate=933 (inst/sec) elapsed = 0:13:51:52 / Sun Apr 15 01:59:57 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(4,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 390000  inst.: 46670347 (ipc=119.7) sim_rate=932 (inst/sec) elapsed = 0:13:54:03 / Sun Apr 15 02:02:08 2018
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(7,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 46731505 (ipc=119.7) sim_rate=931 (inst/sec) elapsed = 0:13:56:05 / Sun Apr 15 02:04:10 2018
GPGPU-Sim uArch: cycles simulated: 391000  inst.: 46791241 (ipc=119.7) sim_rate=930 (inst/sec) elapsed = 0:13:58:07 / Sun Apr 15 02:06:12 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(4,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 391500  inst.: 46853223 (ipc=119.7) sim_rate=929 (inst/sec) elapsed = 0:14:00:10 / Sun Apr 15 02:08:15 2018
GPGPU-Sim uArch: cycles simulated: 392000  inst.: 46922023 (ipc=119.7) sim_rate=928 (inst/sec) elapsed = 0:14:02:13 / Sun Apr 15 02:10:18 2018
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(1,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 392500  inst.: 46987439 (ipc=119.7) sim_rate=927 (inst/sec) elapsed = 0:14:04:27 / Sun Apr 15 02:12:32 2018
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(3,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 393000  inst.: 47057762 (ipc=119.7) sim_rate=926 (inst/sec) elapsed = 0:14:06:50 / Sun Apr 15 02:14:55 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(4,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 393500  inst.: 47128806 (ipc=119.8) sim_rate=924 (inst/sec) elapsed = 0:14:09:15 / Sun Apr 15 02:17:20 2018
GPGPU-Sim uArch: cycles simulated: 394000  inst.: 47189394 (ipc=119.8) sim_rate=923 (inst/sec) elapsed = 0:14:11:41 / Sun Apr 15 02:19:46 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(3,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 394500  inst.: 47253840 (ipc=119.8) sim_rate=922 (inst/sec) elapsed = 0:14:14:08 / Sun Apr 15 02:22:13 2018
GPGPU-Sim uArch: cycles simulated: 395000  inst.: 47315563 (ipc=119.8) sim_rate=920 (inst/sec) elapsed = 0:14:16:41 / Sun Apr 15 02:24:46 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 395500  inst.: 47391651 (ipc=119.8) sim_rate=919 (inst/sec) elapsed = 0:14:19:08 / Sun Apr 15 02:27:13 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(1,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 396000  inst.: 47444143 (ipc=119.8) sim_rate=917 (inst/sec) elapsed = 0:14:21:40 / Sun Apr 15 02:29:45 2018
GPGPU-Sim uArch: cycles simulated: 396500  inst.: 47507411 (ipc=119.8) sim_rate=916 (inst/sec) elapsed = 0:14:24:15 / Sun Apr 15 02:32:20 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 397000  inst.: 47567664 (ipc=119.8) sim_rate=914 (inst/sec) elapsed = 0:14:26:49 / Sun Apr 15 02:34:54 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 397500  inst.: 47619589 (ipc=119.8) sim_rate=912 (inst/sec) elapsed = 0:14:29:26 / Sun Apr 15 02:37:31 2018
GPGPU-Sim uArch: cycles simulated: 398000  inst.: 47674833 (ipc=119.8) sim_rate=911 (inst/sec) elapsed = 0:14:32:02 / Sun Apr 15 02:40:07 2018
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(3,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 398500  inst.: 47724335 (ipc=119.8) sim_rate=909 (inst/sec) elapsed = 0:14:34:40 / Sun Apr 15 02:42:45 2018
GPGPU-Sim uArch: cycles simulated: 399000  inst.: 47787847 (ipc=119.8) sim_rate=907 (inst/sec) elapsed = 0:14:37:18 / Sun Apr 15 02:45:23 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(5,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 399500  inst.: 47846173 (ipc=119.8) sim_rate=906 (inst/sec) elapsed = 0:14:39:54 / Sun Apr 15 02:47:59 2018
GPGPU-Sim uArch: cycles simulated: 400000  inst.: 47898287 (ipc=119.7) sim_rate=904 (inst/sec) elapsed = 0:14:42:28 / Sun Apr 15 02:50:33 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(6,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 400500  inst.: 47961239 (ipc=119.8) sim_rate=903 (inst/sec) elapsed = 0:14:45:04 / Sun Apr 15 02:53:09 2018
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(8,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 401000  inst.: 48023449 (ipc=119.8) sim_rate=901 (inst/sec) elapsed = 0:14:47:41 / Sun Apr 15 02:55:46 2018
GPGPU-Sim uArch: cycles simulated: 401500  inst.: 48080565 (ipc=119.8) sim_rate=900 (inst/sec) elapsed = 0:14:50:16 / Sun Apr 15 02:58:21 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(2,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 402000  inst.: 48135241 (ipc=119.7) sim_rate=898 (inst/sec) elapsed = 0:14:52:52 / Sun Apr 15 03:00:57 2018
GPGPU-Sim uArch: cycles simulated: 402500  inst.: 48194147 (ipc=119.7) sim_rate=897 (inst/sec) elapsed = 0:14:55:28 / Sun Apr 15 03:03:33 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(2,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 403000  inst.: 48255810 (ipc=119.7) sim_rate=895 (inst/sec) elapsed = 0:14:58:03 / Sun Apr 15 03:06:08 2018
GPGPU-Sim uArch: cycles simulated: 403500  inst.: 48305977 (ipc=119.7) sim_rate=893 (inst/sec) elapsed = 0:15:00:39 / Sun Apr 15 03:08:44 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(3,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 404000  inst.: 48357667 (ipc=119.7) sim_rate=892 (inst/sec) elapsed = 0:15:03:15 / Sun Apr 15 03:11:20 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(1,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 404500  inst.: 48414318 (ipc=119.7) sim_rate=890 (inst/sec) elapsed = 0:15:05:52 / Sun Apr 15 03:13:57 2018
GPGPU-Sim uArch: cycles simulated: 405000  inst.: 48460944 (ipc=119.7) sim_rate=889 (inst/sec) elapsed = 0:15:08:28 / Sun Apr 15 03:16:33 2018
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(5,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 405500  inst.: 48511477 (ipc=119.6) sim_rate=887 (inst/sec) elapsed = 0:15:10:37 / Sun Apr 15 03:18:42 2018
GPGPU-Sim uArch: cycles simulated: 406000  inst.: 48564244 (ipc=119.6) sim_rate=886 (inst/sec) elapsed = 0:15:12:46 / Sun Apr 15 03:20:51 2018
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(8,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 406500  inst.: 48616731 (ipc=119.6) sim_rate=885 (inst/sec) elapsed = 0:15:14:54 / Sun Apr 15 03:22:59 2018
GPGPU-Sim uArch: cycles simulated: 407000  inst.: 48679465 (ipc=119.6) sim_rate=884 (inst/sec) elapsed = 0:15:17:03 / Sun Apr 15 03:25:08 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(1,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 407500  inst.: 48734469 (ipc=119.6) sim_rate=883 (inst/sec) elapsed = 0:15:19:17 / Sun Apr 15 03:27:22 2018
GPGPU-Sim uArch: cycles simulated: 408000  inst.: 48789708 (ipc=119.6) sim_rate=882 (inst/sec) elapsed = 0:15:21:53 / Sun Apr 15 03:29:58 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(1,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 408500  inst.: 48841128 (ipc=119.6) sim_rate=880 (inst/sec) elapsed = 0:15:24:07 / Sun Apr 15 03:32:12 2018
GPGPU-Sim uArch: cycles simulated: 409000  inst.: 48888867 (ipc=119.5) sim_rate=879 (inst/sec) elapsed = 0:15:26:17 / Sun Apr 15 03:34:22 2018
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(5,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 409500  inst.: 48935541 (ipc=119.5) sim_rate=878 (inst/sec) elapsed = 0:15:28:35 / Sun Apr 15 03:36:40 2018
GPGPU-Sim uArch: cycles simulated: 410000  inst.: 48988573 (ipc=119.5) sim_rate=877 (inst/sec) elapsed = 0:15:30:47 / Sun Apr 15 03:38:52 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(3,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 410500  inst.: 49050051 (ipc=119.5) sim_rate=876 (inst/sec) elapsed = 0:15:32:56 / Sun Apr 15 03:41:01 2018
GPGPU-Sim uArch: cycles simulated: 411000  inst.: 49100163 (ipc=119.5) sim_rate=875 (inst/sec) elapsed = 0:15:35:09 / Sun Apr 15 03:43:14 2018
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(1,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 411500  inst.: 49140837 (ipc=119.4) sim_rate=873 (inst/sec) elapsed = 0:15:37:49 / Sun Apr 15 03:45:54 2018
GPGPU-Sim uArch: cycles simulated: 412000  inst.: 49191407 (ipc=119.4) sim_rate=872 (inst/sec) elapsed = 0:15:40:09 / Sun Apr 15 03:48:14 2018
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(6,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 412500  inst.: 49235811 (ipc=119.4) sim_rate=870 (inst/sec) elapsed = 0:15:42:19 / Sun Apr 15 03:50:24 2018
GPGPU-Sim uArch: cycles simulated: 413000  inst.: 49289162 (ipc=119.3) sim_rate=869 (inst/sec) elapsed = 0:15:44:29 / Sun Apr 15 03:52:34 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(1,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 413500  inst.: 49349024 (ipc=119.3) sim_rate=868 (inst/sec) elapsed = 0:15:46:43 / Sun Apr 15 03:54:48 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(1,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 414000  inst.: 49402946 (ipc=119.3) sim_rate=867 (inst/sec) elapsed = 0:15:48:54 / Sun Apr 15 03:56:59 2018
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 49467144 (ipc=119.3) sim_rate=866 (inst/sec) elapsed = 0:15:51:06 / Sun Apr 15 03:59:11 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(1,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 415000  inst.: 49509453 (ipc=119.3) sim_rate=865 (inst/sec) elapsed = 0:15:53:17 / Sun Apr 15 04:01:22 2018
GPGPU-Sim uArch: cycles simulated: 415500  inst.: 49562257 (ipc=119.3) sim_rate=864 (inst/sec) elapsed = 0:15:55:28 / Sun Apr 15 04:03:33 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(7,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 416000  inst.: 49604977 (ipc=119.2) sim_rate=863 (inst/sec) elapsed = 0:15:57:39 / Sun Apr 15 04:05:44 2018
GPGPU-Sim uArch: cycles simulated: 416500  inst.: 49651615 (ipc=119.2) sim_rate=861 (inst/sec) elapsed = 0:16:00:05 / Sun Apr 15 04:08:10 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(8,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 417000  inst.: 49706981 (ipc=119.2) sim_rate=860 (inst/sec) elapsed = 0:16:02:35 / Sun Apr 15 04:10:40 2018
GPGPU-Sim uArch: cycles simulated: 417500  inst.: 49747803 (ipc=119.2) sim_rate=859 (inst/sec) elapsed = 0:16:04:49 / Sun Apr 15 04:12:54 2018
GPGPU-Sim uArch: cycles simulated: 418000  inst.: 49796421 (ipc=119.1) sim_rate=858 (inst/sec) elapsed = 0:16:07:00 / Sun Apr 15 04:15:05 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(5,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 418500  inst.: 49841487 (ipc=119.1) sim_rate=857 (inst/sec) elapsed = 0:16:09:12 / Sun Apr 15 04:17:17 2018
GPGPU-Sim uArch: cycles simulated: 419000  inst.: 49891179 (ipc=119.1) sim_rate=855 (inst/sec) elapsed = 0:16:11:26 / Sun Apr 15 04:19:31 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 419500  inst.: 49950383 (ipc=119.1) sim_rate=855 (inst/sec) elapsed = 0:16:13:38 / Sun Apr 15 04:21:43 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(4,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 420000  inst.: 49999455 (ipc=119.0) sim_rate=853 (inst/sec) elapsed = 0:16:15:51 / Sun Apr 15 04:23:56 2018
GPGPU-Sim uArch: cycles simulated: 420500  inst.: 50043497 (ipc=119.0) sim_rate=852 (inst/sec) elapsed = 0:16:18:04 / Sun Apr 15 04:26:09 2018
GPGPU-Sim uArch: cycles simulated: 421000  inst.: 50084077 (ipc=119.0) sim_rate=851 (inst/sec) elapsed = 0:16:20:16 / Sun Apr 15 04:28:21 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(3,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 421500  inst.: 50128329 (ipc=118.9) sim_rate=850 (inst/sec) elapsed = 0:16:22:28 / Sun Apr 15 04:30:33 2018
GPGPU-Sim uArch: cycles simulated: 422000  inst.: 50174519 (ipc=118.9) sim_rate=849 (inst/sec) elapsed = 0:16:24:41 / Sun Apr 15 04:32:46 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 422500  inst.: 50210209 (ipc=118.8) sim_rate=847 (inst/sec) elapsed = 0:16:26:53 / Sun Apr 15 04:34:58 2018
GPGPU-Sim uArch: cycles simulated: 423000  inst.: 50252817 (ipc=118.8) sim_rate=846 (inst/sec) elapsed = 0:16:29:29 / Sun Apr 15 04:37:34 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(8,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 423500  inst.: 50295943 (ipc=118.8) sim_rate=844 (inst/sec) elapsed = 0:16:32:09 / Sun Apr 15 04:40:14 2018
GPGPU-Sim uArch: cycles simulated: 424000  inst.: 50348191 (ipc=118.7) sim_rate=843 (inst/sec) elapsed = 0:16:34:32 / Sun Apr 15 04:42:37 2018
GPGPU-Sim uArch: cycles simulated: 424500  inst.: 50391853 (ipc=118.7) sim_rate=842 (inst/sec) elapsed = 0:16:36:46 / Sun Apr 15 04:44:51 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(4,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 425000  inst.: 50429473 (ipc=118.7) sim_rate=841 (inst/sec) elapsed = 0:16:39:02 / Sun Apr 15 04:47:07 2018
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 50467531 (ipc=118.6) sim_rate=840 (inst/sec) elapsed = 0:16:41:17 / Sun Apr 15 04:49:22 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(4,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 426000  inst.: 50509709 (ipc=118.6) sim_rate=838 (inst/sec) elapsed = 0:16:43:30 / Sun Apr 15 04:51:35 2018
GPGPU-Sim uArch: cycles simulated: 426500  inst.: 50555095 (ipc=118.5) sim_rate=837 (inst/sec) elapsed = 0:16:45:43 / Sun Apr 15 04:53:48 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(2,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 427000  inst.: 50598315 (ipc=118.5) sim_rate=836 (inst/sec) elapsed = 0:16:48:07 / Sun Apr 15 04:56:12 2018
GPGPU-Sim uArch: cycles simulated: 427500  inst.: 50645609 (ipc=118.5) sim_rate=835 (inst/sec) elapsed = 0:16:50:21 / Sun Apr 15 04:58:26 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(6,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 428000  inst.: 50694581 (ipc=118.4) sim_rate=834 (inst/sec) elapsed = 0:16:52:42 / Sun Apr 15 05:00:47 2018
GPGPU-Sim uArch: cycles simulated: 428500  inst.: 50735529 (ipc=118.4) sim_rate=833 (inst/sec) elapsed = 0:16:54:56 / Sun Apr 15 05:03:01 2018
GPGPU-Sim uArch: cycles simulated: 429000  inst.: 50767007 (ipc=118.3) sim_rate=831 (inst/sec) elapsed = 0:16:57:11 / Sun Apr 15 05:05:16 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 429500  inst.: 50802013 (ipc=118.3) sim_rate=830 (inst/sec) elapsed = 0:16:59:26 / Sun Apr 15 05:07:31 2018
GPGPU-Sim uArch: cycles simulated: 430000  inst.: 50849491 (ipc=118.3) sim_rate=829 (inst/sec) elapsed = 0:17:01:41 / Sun Apr 15 05:09:46 2018
GPGPU-Sim uArch: cycles simulated: 430500  inst.: 50890767 (ipc=118.2) sim_rate=828 (inst/sec) elapsed = 0:17:03:55 / Sun Apr 15 05:12:00 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 431000  inst.: 50928831 (ipc=118.2) sim_rate=827 (inst/sec) elapsed = 0:17:06:10 / Sun Apr 15 05:14:15 2018
GPGPU-Sim uArch: cycles simulated: 431500  inst.: 50970283 (ipc=118.1) sim_rate=826 (inst/sec) elapsed = 0:17:08:25 / Sun Apr 15 05:16:30 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(2,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 432000  inst.: 51010195 (ipc=118.1) sim_rate=824 (inst/sec) elapsed = 0:17:10:39 / Sun Apr 15 05:18:44 2018
GPGPU-Sim uArch: cycles simulated: 432500  inst.: 51041241 (ipc=118.0) sim_rate=823 (inst/sec) elapsed = 0:17:12:53 / Sun Apr 15 05:20:58 2018
GPGPU-Sim uArch: cycles simulated: 433000  inst.: 51083019 (ipc=118.0) sim_rate=822 (inst/sec) elapsed = 0:17:15:07 / Sun Apr 15 05:23:12 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(7,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 433500  inst.: 51130625 (ipc=117.9) sim_rate=821 (inst/sec) elapsed = 0:17:17:24 / Sun Apr 15 05:25:29 2018
GPGPU-Sim uArch: cycles simulated: 434000  inst.: 51173133 (ipc=117.9) sim_rate=820 (inst/sec) elapsed = 0:17:19:39 / Sun Apr 15 05:27:44 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 434500  inst.: 51212131 (ipc=117.9) sim_rate=819 (inst/sec) elapsed = 0:17:21:54 / Sun Apr 15 05:29:59 2018
GPGPU-Sim uArch: cycles simulated: 435000  inst.: 51249471 (ipc=117.8) sim_rate=818 (inst/sec) elapsed = 0:17:24:08 / Sun Apr 15 05:32:13 2018
GPGPU-Sim uArch: cycles simulated: 435500  inst.: 51291305 (ipc=117.8) sim_rate=816 (inst/sec) elapsed = 0:17:26:26 / Sun Apr 15 05:34:31 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(6,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 436000  inst.: 51331185 (ipc=117.7) sim_rate=815 (inst/sec) elapsed = 0:17:28:43 / Sun Apr 15 05:36:48 2018
GPGPU-Sim uArch: cycles simulated: 436500  inst.: 51372819 (ipc=117.7) sim_rate=814 (inst/sec) elapsed = 0:17:31:18 / Sun Apr 15 05:39:23 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 51411393 (ipc=117.6) sim_rate=813 (inst/sec) elapsed = 0:17:33:33 / Sun Apr 15 05:41:38 2018
GPGPU-Sim uArch: cycles simulated: 437500  inst.: 51452359 (ipc=117.6) sim_rate=812 (inst/sec) elapsed = 0:17:35:50 / Sun Apr 15 05:43:55 2018
GPGPU-Sim uArch: cycles simulated: 438000  inst.: 51490327 (ipc=117.6) sim_rate=811 (inst/sec) elapsed = 0:17:38:09 / Sun Apr 15 05:46:14 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(8,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 438500  inst.: 51532643 (ipc=117.5) sim_rate=809 (inst/sec) elapsed = 0:17:40:52 / Sun Apr 15 05:48:57 2018
GPGPU-Sim uArch: cycles simulated: 439000  inst.: 51566673 (ipc=117.5) sim_rate=808 (inst/sec) elapsed = 0:17:43:36 / Sun Apr 15 05:51:41 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 439500  inst.: 51605067 (ipc=117.4) sim_rate=806 (inst/sec) elapsed = 0:17:46:20 / Sun Apr 15 05:54:25 2018
GPGPU-Sim uArch: cycles simulated: 440000  inst.: 51644751 (ipc=117.4) sim_rate=805 (inst/sec) elapsed = 0:17:49:04 / Sun Apr 15 05:57:09 2018
GPGPU-Sim uArch: cycles simulated: 440500  inst.: 51681519 (ipc=117.3) sim_rate=803 (inst/sec) elapsed = 0:17:51:47 / Sun Apr 15 05:59:52 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(5,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 441000  inst.: 51721491 (ipc=117.3) sim_rate=802 (inst/sec) elapsed = 0:17:54:31 / Sun Apr 15 06:02:36 2018
GPGPU-Sim uArch: cycles simulated: 441500  inst.: 51762057 (ipc=117.2) sim_rate=800 (inst/sec) elapsed = 0:17:57:15 / Sun Apr 15 06:05:20 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 442000  inst.: 51802227 (ipc=117.2) sim_rate=799 (inst/sec) elapsed = 0:17:59:59 / Sun Apr 15 06:08:04 2018
GPGPU-Sim uArch: cycles simulated: 442500  inst.: 51849473 (ipc=117.2) sim_rate=798 (inst/sec) elapsed = 0:18:02:43 / Sun Apr 15 06:10:48 2018
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 443000  inst.: 51890511 (ipc=117.1) sim_rate=796 (inst/sec) elapsed = 0:18:05:27 / Sun Apr 15 06:13:32 2018
GPGPU-Sim uArch: cycles simulated: 443500  inst.: 51928987 (ipc=117.1) sim_rate=795 (inst/sec) elapsed = 0:18:08:11 / Sun Apr 15 06:16:16 2018
GPGPU-Sim uArch: cycles simulated: 444000  inst.: 51963601 (ipc=117.0) sim_rate=793 (inst/sec) elapsed = 0:18:10:55 / Sun Apr 15 06:19:00 2018
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(0,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 444500  inst.: 52000579 (ipc=117.0) sim_rate=792 (inst/sec) elapsed = 0:18:13:40 / Sun Apr 15 06:21:45 2018
GPGPU-Sim uArch: cycles simulated: 445000  inst.: 52041941 (ipc=116.9) sim_rate=791 (inst/sec) elapsed = 0:18:16:24 / Sun Apr 15 06:24:29 2018
GPGPU-Sim uArch: cycles simulated: 445500  inst.: 52083183 (ipc=116.9) sim_rate=789 (inst/sec) elapsed = 0:18:19:08 / Sun Apr 15 06:27:13 2018
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 52126327 (ipc=116.9) sim_rate=788 (inst/sec) elapsed = 0:18:21:52 / Sun Apr 15 06:29:57 2018
GPGPU-Sim uArch: cycles simulated: 446500  inst.: 52165897 (ipc=116.8) sim_rate=787 (inst/sec) elapsed = 0:18:24:36 / Sun Apr 15 06:32:41 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(6,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 447000  inst.: 52202911 (ipc=116.8) sim_rate=785 (inst/sec) elapsed = 0:18:27:21 / Sun Apr 15 06:35:26 2018
GPGPU-Sim uArch: cycles simulated: 447500  inst.: 52242417 (ipc=116.7) sim_rate=784 (inst/sec) elapsed = 0:18:29:52 / Sun Apr 15 06:37:57 2018
GPGPU-Sim uArch: cycles simulated: 448000  inst.: 52281107 (ipc=116.7) sim_rate=783 (inst/sec) elapsed = 0:18:32:21 / Sun Apr 15 06:40:26 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 448500  inst.: 52316887 (ipc=116.6) sim_rate=781 (inst/sec) elapsed = 0:18:35:06 / Sun Apr 15 06:43:11 2018
GPGPU-Sim uArch: cycles simulated: 449000  inst.: 52359343 (ipc=116.6) sim_rate=780 (inst/sec) elapsed = 0:18:37:53 / Sun Apr 15 06:45:58 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(4,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 449500  inst.: 52396437 (ipc=116.6) sim_rate=779 (inst/sec) elapsed = 0:18:40:40 / Sun Apr 15 06:48:45 2018
GPGPU-Sim uArch: cycles simulated: 450000  inst.: 52429027 (ipc=116.5) sim_rate=778 (inst/sec) elapsed = 0:18:43:08 / Sun Apr 15 06:51:13 2018
GPGPU-Sim uArch: cycles simulated: 450500  inst.: 52467947 (ipc=116.5) sim_rate=776 (inst/sec) elapsed = 0:18:45:54 / Sun Apr 15 06:53:59 2018
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(7,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 451000  inst.: 52503209 (ipc=116.4) sim_rate=775 (inst/sec) elapsed = 0:18:48:23 / Sun Apr 15 06:56:28 2018
GPGPU-Sim uArch: cycles simulated: 451500  inst.: 52551579 (ipc=116.4) sim_rate=774 (inst/sec) elapsed = 0:18:51:11 / Sun Apr 15 06:59:16 2018
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(4,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 452000  inst.: 52590199 (ipc=116.3) sim_rate=772 (inst/sec) elapsed = 0:18:53:57 / Sun Apr 15 07:02:02 2018
GPGPU-Sim uArch: cycles simulated: 452500  inst.: 52626419 (ipc=116.3) sim_rate=771 (inst/sec) elapsed = 0:18:56:45 / Sun Apr 15 07:04:50 2018
GPGPU-Sim uArch: cycles simulated: 453000  inst.: 52661343 (ipc=116.3) sim_rate=770 (inst/sec) elapsed = 0:18:59:29 / Sun Apr 15 07:07:34 2018
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(1,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 453500  inst.: 52705585 (ipc=116.2) sim_rate=768 (inst/sec) elapsed = 0:19:02:18 / Sun Apr 15 07:10:23 2018
GPGPU-Sim uArch: cycles simulated: 454000  inst.: 52738967 (ipc=116.2) sim_rate=767 (inst/sec) elapsed = 0:19:04:58 / Sun Apr 15 07:13:03 2018
GPGPU-Sim uArch: cycles simulated: 454500  inst.: 52780457 (ipc=116.1) sim_rate=766 (inst/sec) elapsed = 0:19:07:35 / Sun Apr 15 07:15:40 2018
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(6,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 455000  inst.: 52813967 (ipc=116.1) sim_rate=765 (inst/sec) elapsed = 0:19:09:57 / Sun Apr 15 07:18:02 2018
GPGPU-Sim uArch: cycles simulated: 455500  inst.: 52850399 (ipc=116.0) sim_rate=764 (inst/sec) elapsed = 0:19:12:15 / Sun Apr 15 07:20:20 2018
GPGPU-Sim uArch: cycles simulated: 456000  inst.: 52886973 (ipc=116.0) sim_rate=763 (inst/sec) elapsed = 0:19:14:33 / Sun Apr 15 07:22:38 2018
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(5,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 456500  inst.: 52923023 (ipc=115.9) sim_rate=762 (inst/sec) elapsed = 0:19:17:05 / Sun Apr 15 07:25:10 2018
GPGPU-Sim uArch: cycles simulated: 457000  inst.: 52966165 (ipc=115.9) sim_rate=761 (inst/sec) elapsed = 0:19:19:44 / Sun Apr 15 07:27:49 2018
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(5,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 457500  inst.: 53000461 (ipc=115.8) sim_rate=759 (inst/sec) elapsed = 0:19:22:24 / Sun Apr 15 07:30:29 2018
GPGPU-Sim uArch: cycles simulated: 458000  inst.: 53036691 (ipc=115.8) sim_rate=758 (inst/sec) elapsed = 0:19:24:45 / Sun Apr 15 07:32:50 2018
GPGPU-Sim uArch: cycles simulated: 458500  inst.: 53075955 (ipc=115.8) sim_rate=758 (inst/sec) elapsed = 0:19:27:00 / Sun Apr 15 07:35:05 2018
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(3,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 53111969 (ipc=115.7) sim_rate=757 (inst/sec) elapsed = 0:19:29:15 / Sun Apr 15 07:37:20 2018
GPGPU-Sim uArch: cycles simulated: 459500  inst.: 53159327 (ipc=115.7) sim_rate=756 (inst/sec) elapsed = 0:19:31:31 / Sun Apr 15 07:39:36 2018
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 53195309 (ipc=115.6) sim_rate=755 (inst/sec) elapsed = 0:19:33:47 / Sun Apr 15 07:41:52 2018
GPGPU-Sim uArch: cycles simulated: 460500  inst.: 53231933 (ipc=115.6) sim_rate=754 (inst/sec) elapsed = 0:19:36:03 / Sun Apr 15 07:44:08 2018
GPGPU-Sim uArch: cycles simulated: 461000  inst.: 53267167 (ipc=115.5) sim_rate=753 (inst/sec) elapsed = 0:19:38:19 / Sun Apr 15 07:46:24 2018
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(7,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 461500  inst.: 53306503 (ipc=115.5) sim_rate=752 (inst/sec) elapsed = 0:19:40:36 / Sun Apr 15 07:48:41 2018
GPGPU-Sim uArch: cycles simulated: 462000  inst.: 53346869 (ipc=115.5) sim_rate=751 (inst/sec) elapsed = 0:19:43:05 / Sun Apr 15 07:51:10 2018
GPGPU-Sim uArch: cycles simulated: 462500  inst.: 53382951 (ipc=115.4) sim_rate=750 (inst/sec) elapsed = 0:19:45:38 / Sun Apr 15 07:53:43 2018
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(6,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 463000  inst.: 53424389 (ipc=115.4) sim_rate=749 (inst/sec) elapsed = 0:19:47:55 / Sun Apr 15 07:56:00 2018
GPGPU-Sim uArch: cycles simulated: 463500  inst.: 53463661 (ipc=115.3) sim_rate=748 (inst/sec) elapsed = 0:19:50:15 / Sun Apr 15 07:58:20 2018
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(6,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 464000  inst.: 53496647 (ipc=115.3) sim_rate=747 (inst/sec) elapsed = 0:19:52:35 / Sun Apr 15 08:00:40 2018
GPGPU-Sim uArch: cycles simulated: 464500  inst.: 53533355 (ipc=115.2) sim_rate=746 (inst/sec) elapsed = 0:19:55:03 / Sun Apr 15 08:03:08 2018
GPGPU-Sim uArch: cycles simulated: 465000  inst.: 53578561 (ipc=115.2) sim_rate=745 (inst/sec) elapsed = 0:19:57:42 / Sun Apr 15 08:05:47 2018
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 465500  inst.: 53617247 (ipc=115.2) sim_rate=744 (inst/sec) elapsed = 0:20:00:25 / Sun Apr 15 08:08:30 2018
GPGPU-Sim uArch: cycles simulated: 466000  inst.: 53658945 (ipc=115.1) sim_rate=743 (inst/sec) elapsed = 0:20:03:07 / Sun Apr 15 08:11:12 2018
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 466500  inst.: 53704495 (ipc=115.1) sim_rate=742 (inst/sec) elapsed = 0:20:05:39 / Sun Apr 15 08:13:44 2018
GPGPU-Sim uArch: cycles simulated: 467000  inst.: 53745841 (ipc=115.1) sim_rate=741 (inst/sec) elapsed = 0:20:07:56 / Sun Apr 15 08:16:01 2018
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 467500  inst.: 53789567 (ipc=115.1) sim_rate=740 (inst/sec) elapsed = 0:20:10:36 / Sun Apr 15 08:18:41 2018
GPGPU-Sim uArch: cycles simulated: 468000  inst.: 53839461 (ipc=115.0) sim_rate=739 (inst/sec) elapsed = 0:20:13:20 / Sun Apr 15 08:21:25 2018
GPGPU-Sim uArch: cycles simulated: 468500  inst.: 53885577 (ipc=115.0) sim_rate=738 (inst/sec) elapsed = 0:20:16:02 / Sun Apr 15 08:24:07 2018
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(7,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 469000  inst.: 53924375 (ipc=115.0) sim_rate=737 (inst/sec) elapsed = 0:20:18:44 / Sun Apr 15 08:26:49 2018
GPGPU-Sim uArch: cycles simulated: 469500  inst.: 53974175 (ipc=115.0) sim_rate=736 (inst/sec) elapsed = 0:20:21:25 / Sun Apr 15 08:29:30 2018
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(6,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 470000  inst.: 54014901 (ipc=114.9) sim_rate=735 (inst/sec) elapsed = 0:20:24:05 / Sun Apr 15 08:32:10 2018
GPGPU-Sim uArch: cycles simulated: 470500  inst.: 54058775 (ipc=114.9) sim_rate=734 (inst/sec) elapsed = 0:20:26:46 / Sun Apr 15 08:34:51 2018
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(0,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 471000  inst.: 54102515 (ipc=114.9) sim_rate=733 (inst/sec) elapsed = 0:20:29:31 / Sun Apr 15 08:37:36 2018
GPGPU-Sim uArch: cycles simulated: 471500  inst.: 54148258 (ipc=114.8) sim_rate=732 (inst/sec) elapsed = 0:20:32:17 / Sun Apr 15 08:40:22 2018
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(7,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 472000  inst.: 54196624 (ipc=114.8) sim_rate=731 (inst/sec) elapsed = 0:20:35:02 / Sun Apr 15 08:43:07 2018
GPGPU-Sim uArch: cycles simulated: 472500  inst.: 54244544 (ipc=114.8) sim_rate=730 (inst/sec) elapsed = 0:20:37:39 / Sun Apr 15 08:45:44 2018
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(7,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 473000  inst.: 54290924 (ipc=114.8) sim_rate=729 (inst/sec) elapsed = 0:20:39:58 / Sun Apr 15 08:48:03 2018
GPGPU-Sim uArch: cycles simulated: 473500  inst.: 54332951 (ipc=114.7) sim_rate=728 (inst/sec) elapsed = 0:20:42:16 / Sun Apr 15 08:50:21 2018
GPGPU-Sim uArch: cycles simulated: 474000  inst.: 54378775 (ipc=114.7) sim_rate=728 (inst/sec) elapsed = 0:20:44:35 / Sun Apr 15 08:52:40 2018
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(1,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 474500  inst.: 54418448 (ipc=114.7) sim_rate=727 (inst/sec) elapsed = 0:20:46:55 / Sun Apr 15 08:55:00 2018
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 54468894 (ipc=114.7) sim_rate=726 (inst/sec) elapsed = 0:20:49:14 / Sun Apr 15 08:57:19 2018
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 475500  inst.: 54519181 (ipc=114.7) sim_rate=726 (inst/sec) elapsed = 0:20:51:33 / Sun Apr 15 08:59:38 2018
GPGPU-Sim uArch: cycles simulated: 476000  inst.: 54568960 (ipc=114.6) sim_rate=725 (inst/sec) elapsed = 0:20:54:07 / Sun Apr 15 09:02:12 2018
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(5,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 476500  inst.: 54609784 (ipc=114.6) sim_rate=724 (inst/sec) elapsed = 0:20:56:55 / Sun Apr 15 09:05:00 2018
GPGPU-Sim uArch: cycles simulated: 477000  inst.: 54653173 (ipc=114.6) sim_rate=723 (inst/sec) elapsed = 0:20:59:48 / Sun Apr 15 09:07:53 2018
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(2,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 477500  inst.: 54695243 (ipc=114.5) sim_rate=721 (inst/sec) elapsed = 0:21:02:42 / Sun Apr 15 09:10:47 2018
GPGPU-Sim uArch: cycles simulated: 478000  inst.: 54740654 (ipc=114.5) sim_rate=720 (inst/sec) elapsed = 0:21:05:36 / Sun Apr 15 09:13:41 2018
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(5,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 478500  inst.: 54793846 (ipc=114.5) sim_rate=719 (inst/sec) elapsed = 0:21:08:30 / Sun Apr 15 09:16:35 2018
GPGPU-Sim uArch: cycles simulated: 479000  inst.: 54833678 (ipc=114.5) sim_rate=718 (inst/sec) elapsed = 0:21:11:25 / Sun Apr 15 09:19:30 2018
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 479500  inst.: 54885613 (ipc=114.5) sim_rate=717 (inst/sec) elapsed = 0:21:14:20 / Sun Apr 15 09:22:25 2018
GPGPU-Sim uArch: cycles simulated: 480000  inst.: 54929409 (ipc=114.4) sim_rate=716 (inst/sec) elapsed = 0:21:17:16 / Sun Apr 15 09:25:21 2018
GPGPU-Sim uArch: cycles simulated: 480500  inst.: 54977304 (ipc=114.4) sim_rate=715 (inst/sec) elapsed = 0:21:20:11 / Sun Apr 15 09:28:16 2018
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(5,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 481000  inst.: 55025381 (ipc=114.4) sim_rate=714 (inst/sec) elapsed = 0:21:23:07 / Sun Apr 15 09:31:12 2018
GPGPU-Sim uArch: cycles simulated: 481500  inst.: 55079924 (ipc=114.4) sim_rate=713 (inst/sec) elapsed = 0:21:26:03 / Sun Apr 15 09:34:08 2018
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(7,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 482000  inst.: 55130792 (ipc=114.4) sim_rate=712 (inst/sec) elapsed = 0:21:28:59 / Sun Apr 15 09:37:04 2018
GPGPU-Sim uArch: cycles simulated: 482500  inst.: 55177175 (ipc=114.4) sim_rate=711 (inst/sec) elapsed = 0:21:31:55 / Sun Apr 15 09:40:00 2018
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(6,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 483000  inst.: 55227181 (ipc=114.3) sim_rate=710 (inst/sec) elapsed = 0:21:34:52 / Sun Apr 15 09:42:57 2018
GPGPU-Sim uArch: cycles simulated: 483500  inst.: 55279410 (ipc=114.3) sim_rate=709 (inst/sec) elapsed = 0:21:37:49 / Sun Apr 15 09:45:54 2018
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(0,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 484000  inst.: 55326752 (ipc=114.3) sim_rate=708 (inst/sec) elapsed = 0:21:40:46 / Sun Apr 15 09:48:51 2018
GPGPU-Sim uArch: cycles simulated: 484500  inst.: 55376674 (ipc=114.3) sim_rate=707 (inst/sec) elapsed = 0:21:43:42 / Sun Apr 15 09:51:47 2018
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(1,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 485000  inst.: 55424181 (ipc=114.3) sim_rate=706 (inst/sec) elapsed = 0:21:46:38 / Sun Apr 15 09:54:43 2018
GPGPU-Sim uArch: cycles simulated: 485500  inst.: 55471214 (ipc=114.3) sim_rate=705 (inst/sec) elapsed = 0:21:49:34 / Sun Apr 15 09:57:39 2018
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(0,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 486000  inst.: 55522756 (ipc=114.2) sim_rate=705 (inst/sec) elapsed = 0:21:52:30 / Sun Apr 15 10:00:35 2018
GPGPU-Sim uArch: cycles simulated: 486500  inst.: 55565026 (ipc=114.2) sim_rate=704 (inst/sec) elapsed = 0:21:55:26 / Sun Apr 15 10:03:31 2018
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(6,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 487000  inst.: 55610751 (ipc=114.2) sim_rate=703 (inst/sec) elapsed = 0:21:58:23 / Sun Apr 15 10:06:28 2018
GPGPU-Sim uArch: cycles simulated: 487500  inst.: 55658345 (ipc=114.2) sim_rate=702 (inst/sec) elapsed = 0:22:01:20 / Sun Apr 15 10:09:25 2018
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(2,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 488000  inst.: 55704670 (ipc=114.1) sim_rate=701 (inst/sec) elapsed = 0:22:04:18 / Sun Apr 15 10:12:23 2018
GPGPU-Sim uArch: cycles simulated: 488500  inst.: 55751878 (ipc=114.1) sim_rate=700 (inst/sec) elapsed = 0:22:07:15 / Sun Apr 15 10:15:20 2018
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(1,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 489000  inst.: 55803167 (ipc=114.1) sim_rate=699 (inst/sec) elapsed = 0:22:10:12 / Sun Apr 15 10:18:17 2018
GPGPU-Sim uArch: cycles simulated: 489500  inst.: 55846890 (ipc=114.1) sim_rate=698 (inst/sec) elapsed = 0:22:13:09 / Sun Apr 15 10:21:14 2018
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 490000  inst.: 55884840 (ipc=114.1) sim_rate=697 (inst/sec) elapsed = 0:22:16:06 / Sun Apr 15 10:24:11 2018
GPGPU-Sim uArch: cycles simulated: 490500  inst.: 55932381 (ipc=114.0) sim_rate=696 (inst/sec) elapsed = 0:22:19:04 / Sun Apr 15 10:27:09 2018
GPGPU-Sim uArch: cycles simulated: 491000  inst.: 55973588 (ipc=114.0) sim_rate=695 (inst/sec) elapsed = 0:22:22:03 / Sun Apr 15 10:30:08 2018
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(1,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 491500  inst.: 56016217 (ipc=114.0) sim_rate=694 (inst/sec) elapsed = 0:22:25:01 / Sun Apr 15 10:33:06 2018
GPGPU-Sim uArch: cycles simulated: 492000  inst.: 56057248 (ipc=113.9) sim_rate=693 (inst/sec) elapsed = 0:22:28:00 / Sun Apr 15 10:36:05 2018
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(6,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 492500  inst.: 56100646 (ipc=113.9) sim_rate=692 (inst/sec) elapsed = 0:22:30:58 / Sun Apr 15 10:39:03 2018
GPGPU-Sim uArch: cycles simulated: 493000  inst.: 56140907 (ipc=113.9) sim_rate=691 (inst/sec) elapsed = 0:22:33:57 / Sun Apr 15 10:42:02 2018
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(7,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 493500  inst.: 56187070 (ipc=113.9) sim_rate=690 (inst/sec) elapsed = 0:22:36:56 / Sun Apr 15 10:45:01 2018
GPGPU-Sim uArch: cycles simulated: 494000  inst.: 56222009 (ipc=113.8) sim_rate=689 (inst/sec) elapsed = 0:22:39:55 / Sun Apr 15 10:48:00 2018
GPGPU-Sim uArch: cycles simulated: 494500  inst.: 56267331 (ipc=113.8) sim_rate=688 (inst/sec) elapsed = 0:22:42:56 / Sun Apr 15 10:51:01 2018
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(1,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 495000  inst.: 56303431 (ipc=113.7) sim_rate=686 (inst/sec) elapsed = 0:22:45:58 / Sun Apr 15 10:54:03 2018
GPGPU-Sim uArch: cycles simulated: 495500  inst.: 56345787 (ipc=113.7) sim_rate=685 (inst/sec) elapsed = 0:22:48:59 / Sun Apr 15 10:57:04 2018
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(8,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 496000  inst.: 56389253 (ipc=113.7) sim_rate=685 (inst/sec) elapsed = 0:22:52:00 / Sun Apr 15 11:00:05 2018
GPGPU-Sim uArch: cycles simulated: 496500  inst.: 56428726 (ipc=113.7) sim_rate=683 (inst/sec) elapsed = 0:22:55:01 / Sun Apr 15 11:03:06 2018
GPGPU-Sim uArch: cycles simulated: 497000  inst.: 56465052 (ipc=113.6) sim_rate=682 (inst/sec) elapsed = 0:22:58:03 / Sun Apr 15 11:06:08 2018
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(0,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 497500  inst.: 56506654 (ipc=113.6) sim_rate=681 (inst/sec) elapsed = 0:23:01:05 / Sun Apr 15 11:09:10 2018
GPGPU-Sim uArch: cycles simulated: 498000  inst.: 56548539 (ipc=113.6) sim_rate=680 (inst/sec) elapsed = 0:23:04:07 / Sun Apr 15 11:12:12 2018
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(2,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 498500  inst.: 56578759 (ipc=113.5) sim_rate=679 (inst/sec) elapsed = 0:23:07:11 / Sun Apr 15 11:15:16 2018
GPGPU-Sim uArch: cycles simulated: 499000  inst.: 56620566 (ipc=113.5) sim_rate=678 (inst/sec) elapsed = 0:23:10:13 / Sun Apr 15 11:18:18 2018
GPGPU-Sim uArch: cycles simulated: 499500  inst.: 56654098 (ipc=113.4) sim_rate=677 (inst/sec) elapsed = 0:23:13:16 / Sun Apr 15 11:21:21 2018
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(6,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 500000  inst.: 56694168 (ipc=113.4) sim_rate=676 (inst/sec) elapsed = 0:23:16:19 / Sun Apr 15 11:24:24 2018
GPGPU-Sim uArch: cycles simulated: 500500  inst.: 56732628 (ipc=113.4) sim_rate=675 (inst/sec) elapsed = 0:23:19:23 / Sun Apr 15 11:27:28 2018
GPGPU-Sim uArch: cycles simulated: 501000  inst.: 56768264 (ipc=113.3) sim_rate=674 (inst/sec) elapsed = 0:23:22:25 / Sun Apr 15 11:30:30 2018
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(1,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 501500  inst.: 56801780 (ipc=113.3) sim_rate=673 (inst/sec) elapsed = 0:23:25:28 / Sun Apr 15 11:33:33 2018
GPGPU-Sim uArch: cycles simulated: 502000  inst.: 56840284 (ipc=113.2) sim_rate=672 (inst/sec) elapsed = 0:23:28:32 / Sun Apr 15 11:36:37 2018
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(5,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 502500  inst.: 56872826 (ipc=113.2) sim_rate=671 (inst/sec) elapsed = 0:23:31:36 / Sun Apr 15 11:39:41 2018
GPGPU-Sim uArch: cycles simulated: 503000  inst.: 56908677 (ipc=113.1) sim_rate=670 (inst/sec) elapsed = 0:23:34:41 / Sun Apr 15 11:42:46 2018
GPGPU-Sim uArch: cycles simulated: 503500  inst.: 56944767 (ipc=113.1) sim_rate=669 (inst/sec) elapsed = 0:23:37:47 / Sun Apr 15 11:45:52 2018
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(0,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 504000  inst.: 56982912 (ipc=113.1) sim_rate=668 (inst/sec) elapsed = 0:23:40:51 / Sun Apr 15 11:48:56 2018
GPGPU-Sim uArch: cycles simulated: 504500  inst.: 57016169 (ipc=113.0) sim_rate=667 (inst/sec) elapsed = 0:23:43:56 / Sun Apr 15 11:52:01 2018
GPGPU-Sim uArch: cycles simulated: 505000  inst.: 57057204 (ipc=113.0) sim_rate=666 (inst/sec) elapsed = 0:23:47:01 / Sun Apr 15 11:55:06 2018
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(0,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 505500  inst.: 57091355 (ipc=112.9) sim_rate=665 (inst/sec) elapsed = 0:23:50:06 / Sun Apr 15 11:58:11 2018
GPGPU-Sim uArch: cycles simulated: 506000  inst.: 57127346 (ipc=112.9) sim_rate=664 (inst/sec) elapsed = 0:23:53:11 / Sun Apr 15 12:01:16 2018
GPGPU-Sim uArch: cycles simulated: 506500  inst.: 57162583 (ipc=112.9) sim_rate=663 (inst/sec) elapsed = 0:23:56:14 / Sun Apr 15 12:04:19 2018
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(7,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 507000  inst.: 57201346 (ipc=112.8) sim_rate=662 (inst/sec) elapsed = 0:23:59:16 / Sun Apr 15 12:07:21 2018
GPGPU-Sim uArch: cycles simulated: 507500  inst.: 57236804 (ipc=112.8) sim_rate=661 (inst/sec) elapsed = 1:0:02:17 / Sun Apr 15 12:10:22 2018
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(1,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 508000  inst.: 57271976 (ipc=112.7) sim_rate=660 (inst/sec) elapsed = 1:0:05:19 / Sun Apr 15 12:13:24 2018
GPGPU-Sim uArch: cycles simulated: 508500  inst.: 57302812 (ipc=112.7) sim_rate=659 (inst/sec) elapsed = 1:0:08:21 / Sun Apr 15 12:16:26 2018
GPGPU-Sim uArch: cycles simulated: 509000  inst.: 57339965 (ipc=112.7) sim_rate=658 (inst/sec) elapsed = 1:0:11:23 / Sun Apr 15 12:19:28 2018
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(2,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 509500  inst.: 57378568 (ipc=112.6) sim_rate=657 (inst/sec) elapsed = 1:0:14:26 / Sun Apr 15 12:22:31 2018
GPGPU-Sim uArch: cycles simulated: 510000  inst.: 57412333 (ipc=112.6) sim_rate=656 (inst/sec) elapsed = 1:0:17:28 / Sun Apr 15 12:25:33 2018
GPGPU-Sim uArch: cycles simulated: 510500  inst.: 57441072 (ipc=112.5) sim_rate=655 (inst/sec) elapsed = 1:0:20:32 / Sun Apr 15 12:28:37 2018
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(1,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 511000  inst.: 57472666 (ipc=112.5) sim_rate=654 (inst/sec) elapsed = 1:0:23:35 / Sun Apr 15 12:31:40 2018
GPGPU-Sim uArch: cycles simulated: 511500  inst.: 57507628 (ipc=112.4) sim_rate=653 (inst/sec) elapsed = 1:0:26:39 / Sun Apr 15 12:34:44 2018
GPGPU-Sim uArch: cycles simulated: 512000  inst.: 57541890 (ipc=112.4) sim_rate=652 (inst/sec) elapsed = 1:0:29:44 / Sun Apr 15 12:37:49 2018
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(7,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 512500  inst.: 57573692 (ipc=112.3) sim_rate=651 (inst/sec) elapsed = 1:0:32:47 / Sun Apr 15 12:40:52 2018
GPGPU-Sim uArch: cycles simulated: 513000  inst.: 57609321 (ipc=112.3) sim_rate=650 (inst/sec) elapsed = 1:0:35:51 / Sun Apr 15 12:43:56 2018
GPGPU-Sim uArch: cycles simulated: 513500  inst.: 57638504 (ipc=112.2) sim_rate=649 (inst/sec) elapsed = 1:0:38:54 / Sun Apr 15 12:46:59 2018
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(5,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 514000  inst.: 57677752 (ipc=112.2) sim_rate=648 (inst/sec) elapsed = 1:0:41:33 / Sun Apr 15 12:49:38 2018
GPGPU-Sim uArch: cycles simulated: 514500  inst.: 57722649 (ipc=112.2) sim_rate=648 (inst/sec) elapsed = 1:0:44:04 / Sun Apr 15 12:52:09 2018
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(4,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 515000  inst.: 57762370 (ipc=112.2) sim_rate=647 (inst/sec) elapsed = 1:0:46:36 / Sun Apr 15 12:54:41 2018
GPGPU-Sim uArch: cycles simulated: 515500  inst.: 57788148 (ipc=112.1) sim_rate=646 (inst/sec) elapsed = 1:0:49:06 / Sun Apr 15 12:57:11 2018
GPGPU-Sim uArch: cycles simulated: 516000  inst.: 57824680 (ipc=112.1) sim_rate=646 (inst/sec) elapsed = 1:0:51:40 / Sun Apr 15 12:59:45 2018
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(2,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 516500  inst.: 57862664 (ipc=112.0) sim_rate=645 (inst/sec) elapsed = 1:0:54:13 / Sun Apr 15 13:02:18 2018
GPGPU-Sim uArch: cycles simulated: 517000  inst.: 57895316 (ipc=112.0) sim_rate=644 (inst/sec) elapsed = 1:0:56:45 / Sun Apr 15 13:04:50 2018
GPGPU-Sim uArch: cycles simulated: 517500  inst.: 57920080 (ipc=111.9) sim_rate=643 (inst/sec) elapsed = 1:0:59:17 / Sun Apr 15 13:07:22 2018
GPGPU-Sim uArch: cycles simulated: 518000  inst.: 57951246 (ipc=111.9) sim_rate=643 (inst/sec) elapsed = 1:1:01:52 / Sun Apr 15 13:09:57 2018
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(2,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 518500  inst.: 57989276 (ipc=111.8) sim_rate=642 (inst/sec) elapsed = 1:1:04:26 / Sun Apr 15 13:12:31 2018
GPGPU-Sim uArch: cycles simulated: 519000  inst.: 58024246 (ipc=111.8) sim_rate=641 (inst/sec) elapsed = 1:1:07:00 / Sun Apr 15 13:15:05 2018
GPGPU-Sim uArch: cycles simulated: 519500  inst.: 58050967 (ipc=111.7) sim_rate=640 (inst/sec) elapsed = 1:1:09:34 / Sun Apr 15 13:17:39 2018
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(6,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 520000  inst.: 58083301 (ipc=111.7) sim_rate=640 (inst/sec) elapsed = 1:1:12:07 / Sun Apr 15 13:20:12 2018
GPGPU-Sim uArch: cycles simulated: 520500  inst.: 58112559 (ipc=111.6) sim_rate=639 (inst/sec) elapsed = 1:1:14:41 / Sun Apr 15 13:22:46 2018
GPGPU-Sim uArch: cycles simulated: 521000  inst.: 58143885 (ipc=111.6) sim_rate=638 (inst/sec) elapsed = 1:1:17:15 / Sun Apr 15 13:25:20 2018
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(7,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 521500  inst.: 58171210 (ipc=111.5) sim_rate=637 (inst/sec) elapsed = 1:1:19:49 / Sun Apr 15 13:27:54 2018
GPGPU-Sim uArch: cycles simulated: 522000  inst.: 58199545 (ipc=111.5) sim_rate=637 (inst/sec) elapsed = 1:1:22:25 / Sun Apr 15 13:30:30 2018
GPGPU-Sim uArch: cycles simulated: 522500  inst.: 58230318 (ipc=111.4) sim_rate=636 (inst/sec) elapsed = 1:1:24:58 / Sun Apr 15 13:33:03 2018
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(6,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 523000  inst.: 58262828 (ipc=111.4) sim_rate=635 (inst/sec) elapsed = 1:1:27:47 / Sun Apr 15 13:35:52 2018
GPGPU-Sim uArch: cycles simulated: 523500  inst.: 58289636 (ipc=111.3) sim_rate=634 (inst/sec) elapsed = 1:1:30:31 / Sun Apr 15 13:38:36 2018
GPGPU-Sim uArch: cycles simulated: 524000  inst.: 58323126 (ipc=111.3) sim_rate=634 (inst/sec) elapsed = 1:1:33:05 / Sun Apr 15 13:41:10 2018
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(1,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 524500  inst.: 58360118 (ipc=111.3) sim_rate=633 (inst/sec) elapsed = 1:1:35:45 / Sun Apr 15 13:43:50 2018
GPGPU-Sim uArch: cycles simulated: 525000  inst.: 58389567 (ipc=111.2) sim_rate=632 (inst/sec) elapsed = 1:1:38:20 / Sun Apr 15 13:46:25 2018
GPGPU-Sim uArch: cycles simulated: 525500  inst.: 58420196 (ipc=111.2) sim_rate=631 (inst/sec) elapsed = 1:1:40:55 / Sun Apr 15 13:49:00 2018
GPGPU-Sim uArch: cycles simulated: 526000  inst.: 58449766 (ipc=111.1) sim_rate=631 (inst/sec) elapsed = 1:1:43:29 / Sun Apr 15 13:51:34 2018
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 526500  inst.: 58479253 (ipc=111.1) sim_rate=630 (inst/sec) elapsed = 1:1:46:03 / Sun Apr 15 13:54:08 2018
GPGPU-Sim uArch: cycles simulated: 527000  inst.: 58508607 (ipc=111.0) sim_rate=629 (inst/sec) elapsed = 1:1:48:38 / Sun Apr 15 13:56:43 2018
GPGPU-Sim uArch: cycles simulated: 527500  inst.: 58532510 (ipc=111.0) sim_rate=628 (inst/sec) elapsed = 1:1:51:13 / Sun Apr 15 13:59:18 2018
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(6,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 528000  inst.: 58564618 (ipc=110.9) sim_rate=628 (inst/sec) elapsed = 1:1:53:49 / Sun Apr 15 14:01:54 2018
GPGPU-Sim uArch: cycles simulated: 528500  inst.: 58596052 (ipc=110.9) sim_rate=627 (inst/sec) elapsed = 1:1:56:25 / Sun Apr 15 14:04:30 2018
GPGPU-Sim uArch: cycles simulated: 529000  inst.: 58623418 (ipc=110.8) sim_rate=626 (inst/sec) elapsed = 1:1:59:01 / Sun Apr 15 14:07:06 2018
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(3,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 529500  inst.: 58652968 (ipc=110.8) sim_rate=625 (inst/sec) elapsed = 1:2:01:36 / Sun Apr 15 14:09:41 2018
GPGPU-Sim uArch: cycles simulated: 530000  inst.: 58685760 (ipc=110.7) sim_rate=625 (inst/sec) elapsed = 1:2:04:16 / Sun Apr 15 14:12:21 2018
GPGPU-Sim uArch: cycles simulated: 530500  inst.: 58714061 (ipc=110.7) sim_rate=624 (inst/sec) elapsed = 1:2:07:23 / Sun Apr 15 14:15:28 2018
GPGPU-Sim uArch: cycles simulated: 531000  inst.: 58743938 (ipc=110.6) sim_rate=623 (inst/sec) elapsed = 1:2:10:30 / Sun Apr 15 14:18:35 2018
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(7,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 531500  inst.: 58773012 (ipc=110.6) sim_rate=622 (inst/sec) elapsed = 1:2:13:36 / Sun Apr 15 14:21:41 2018
GPGPU-Sim uArch: cycles simulated: 532000  inst.: 58804292 (ipc=110.5) sim_rate=621 (inst/sec) elapsed = 1:2:16:23 / Sun Apr 15 14:24:28 2018
GPGPU-Sim uArch: cycles simulated: 532500  inst.: 58834858 (ipc=110.5) sim_rate=621 (inst/sec) elapsed = 1:2:19:00 / Sun Apr 15 14:27:05 2018
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(0,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 533000  inst.: 58865039 (ipc=110.4) sim_rate=620 (inst/sec) elapsed = 1:2:21:36 / Sun Apr 15 14:29:41 2018
GPGPU-Sim uArch: cycles simulated: 533500  inst.: 58898133 (ipc=110.4) sim_rate=619 (inst/sec) elapsed = 1:2:24:13 / Sun Apr 15 14:32:18 2018
GPGPU-Sim uArch: cycles simulated: 534000  inst.: 58923195 (ipc=110.3) sim_rate=618 (inst/sec) elapsed = 1:2:26:51 / Sun Apr 15 14:34:56 2018
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(3,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 534500  inst.: 58958529 (ipc=110.3) sim_rate=618 (inst/sec) elapsed = 1:2:29:29 / Sun Apr 15 14:37:34 2018
GPGPU-Sim uArch: cycles simulated: 535000  inst.: 58990423 (ipc=110.3) sim_rate=617 (inst/sec) elapsed = 1:2:32:07 / Sun Apr 15 14:40:12 2018
GPGPU-Sim uArch: cycles simulated: 535500  inst.: 59024324 (ipc=110.2) sim_rate=616 (inst/sec) elapsed = 1:2:34:43 / Sun Apr 15 14:42:48 2018
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 536000  inst.: 59051201 (ipc=110.2) sim_rate=616 (inst/sec) elapsed = 1:2:37:19 / Sun Apr 15 14:45:24 2018
GPGPU-Sim uArch: cycles simulated: 536500  inst.: 59076838 (ipc=110.1) sim_rate=615 (inst/sec) elapsed = 1:2:39:58 / Sun Apr 15 14:48:03 2018
GPGPU-Sim uArch: cycles simulated: 537000  inst.: 59105402 (ipc=110.1) sim_rate=614 (inst/sec) elapsed = 1:2:42:33 / Sun Apr 15 14:50:38 2018
GPGPU-Sim uArch: cycles simulated: 537500  inst.: 59132867 (ipc=110.0) sim_rate=613 (inst/sec) elapsed = 1:2:45:11 / Sun Apr 15 14:53:16 2018
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(3,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 538000  inst.: 59164088 (ipc=110.0) sim_rate=613 (inst/sec) elapsed = 1:2:47:49 / Sun Apr 15 14:55:54 2018
GPGPU-Sim uArch: cycles simulated: 538500  inst.: 59190316 (ipc=109.9) sim_rate=612 (inst/sec) elapsed = 1:2:50:27 / Sun Apr 15 14:58:32 2018
GPGPU-Sim uArch: cycles simulated: 539000  inst.: 59218033 (ipc=109.9) sim_rate=611 (inst/sec) elapsed = 1:2:53:05 / Sun Apr 15 15:01:10 2018
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(4,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 539500  inst.: 59246561 (ipc=109.8) sim_rate=611 (inst/sec) elapsed = 1:2:55:42 / Sun Apr 15 15:03:47 2018
GPGPU-Sim uArch: cycles simulated: 540000  inst.: 59274688 (ipc=109.8) sim_rate=610 (inst/sec) elapsed = 1:2:58:21 / Sun Apr 15 15:06:26 2018
GPGPU-Sim uArch: cycles simulated: 540500  inst.: 59302126 (ipc=109.7) sim_rate=609 (inst/sec) elapsed = 1:3:01:08 / Sun Apr 15 15:09:13 2018
GPGPU-Sim uArch: cycles simulated: 541000  inst.: 59335526 (ipc=109.7) sim_rate=609 (inst/sec) elapsed = 1:3:03:47 / Sun Apr 15 15:11:52 2018
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(2,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 541500  inst.: 59361776 (ipc=109.6) sim_rate=608 (inst/sec) elapsed = 1:3:06:26 / Sun Apr 15 15:14:31 2018
GPGPU-Sim uArch: cycles simulated: 542000  inst.: 59394906 (ipc=109.6) sim_rate=607 (inst/sec) elapsed = 1:3:09:05 / Sun Apr 15 15:17:10 2018
GPGPU-Sim uArch: cycles simulated: 542500  inst.: 59422326 (ipc=109.5) sim_rate=606 (inst/sec) elapsed = 1:3:11:42 / Sun Apr 15 15:19:47 2018
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(2,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 543000  inst.: 59456328 (ipc=109.5) sim_rate=606 (inst/sec) elapsed = 1:3:14:22 / Sun Apr 15 15:22:27 2018
GPGPU-Sim uArch: cycles simulated: 543500  inst.: 59488769 (ipc=109.5) sim_rate=605 (inst/sec) elapsed = 1:3:17:00 / Sun Apr 15 15:25:05 2018
GPGPU-Sim uArch: cycles simulated: 544000  inst.: 59519450 (ipc=109.4) sim_rate=604 (inst/sec) elapsed = 1:3:19:40 / Sun Apr 15 15:27:45 2018
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(0,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 544500  inst.: 59550207 (ipc=109.4) sim_rate=604 (inst/sec) elapsed = 1:3:22:19 / Sun Apr 15 15:30:24 2018
GPGPU-Sim uArch: cycles simulated: 545000  inst.: 59578753 (ipc=109.3) sim_rate=603 (inst/sec) elapsed = 1:3:24:57 / Sun Apr 15 15:33:02 2018
GPGPU-Sim uArch: cycles simulated: 545500  inst.: 59616110 (ipc=109.3) sim_rate=603 (inst/sec) elapsed = 1:3:27:36 / Sun Apr 15 15:35:41 2018
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(6,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 546000  inst.: 59646878 (ipc=109.2) sim_rate=602 (inst/sec) elapsed = 1:3:30:16 / Sun Apr 15 15:38:21 2018
GPGPU-Sim uArch: cycles simulated: 546500  inst.: 59675276 (ipc=109.2) sim_rate=601 (inst/sec) elapsed = 1:3:32:54 / Sun Apr 15 15:40:59 2018
GPGPU-Sim uArch: cycles simulated: 547000  inst.: 59704628 (ipc=109.1) sim_rate=601 (inst/sec) elapsed = 1:3:35:35 / Sun Apr 15 15:43:40 2018
GPGPU-Sim uArch: cycles simulated: 547500  inst.: 59731608 (ipc=109.1) sim_rate=600 (inst/sec) elapsed = 1:3:38:15 / Sun Apr 15 15:46:20 2018
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(6,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 548000  inst.: 59754575 (ipc=109.0) sim_rate=599 (inst/sec) elapsed = 1:3:40:54 / Sun Apr 15 15:48:59 2018
GPGPU-Sim uArch: cycles simulated: 548500  inst.: 59781544 (ipc=109.0) sim_rate=598 (inst/sec) elapsed = 1:3:43:35 / Sun Apr 15 15:51:40 2018
GPGPU-Sim uArch: cycles simulated: 549000  inst.: 59812319 (ipc=108.9) sim_rate=598 (inst/sec) elapsed = 1:3:46:16 / Sun Apr 15 15:54:21 2018
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(4,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 549500  inst.: 59836149 (ipc=108.9) sim_rate=597 (inst/sec) elapsed = 1:3:48:56 / Sun Apr 15 15:57:01 2018
GPGPU-Sim uArch: cycles simulated: 550000  inst.: 59865449 (ipc=108.8) sim_rate=596 (inst/sec) elapsed = 1:3:51:37 / Sun Apr 15 15:59:42 2018
GPGPU-Sim uArch: cycles simulated: 550500  inst.: 59893943 (ipc=108.8) sim_rate=596 (inst/sec) elapsed = 1:3:54:15 / Sun Apr 15 16:02:20 2018
GPGPU-Sim uArch: cycles simulated: 551000  inst.: 59919991 (ipc=108.7) sim_rate=595 (inst/sec) elapsed = 1:3:56:56 / Sun Apr 15 16:05:01 2018
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(5,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 551500  inst.: 59950563 (ipc=108.7) sim_rate=594 (inst/sec) elapsed = 1:3:59:43 / Sun Apr 15 16:07:48 2018
GPGPU-Sim uArch: cycles simulated: 552000  inst.: 59979540 (ipc=108.7) sim_rate=594 (inst/sec) elapsed = 1:4:02:23 / Sun Apr 15 16:10:28 2018
GPGPU-Sim uArch: cycles simulated: 552500  inst.: 60007834 (ipc=108.6) sim_rate=593 (inst/sec) elapsed = 1:4:05:03 / Sun Apr 15 16:13:08 2018
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(8,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 553000  inst.: 60046478 (ipc=108.6) sim_rate=592 (inst/sec) elapsed = 1:4:07:46 / Sun Apr 15 16:15:51 2018
GPGPU-Sim uArch: cycles simulated: 553500  inst.: 60081077 (ipc=108.5) sim_rate=592 (inst/sec) elapsed = 1:4:10:30 / Sun Apr 15 16:18:35 2018
GPGPU-Sim uArch: cycles simulated: 554000  inst.: 60116139 (ipc=108.5) sim_rate=591 (inst/sec) elapsed = 1:4:13:14 / Sun Apr 15 16:21:19 2018
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(3,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 554500  inst.: 60144395 (ipc=108.5) sim_rate=591 (inst/sec) elapsed = 1:4:15:58 / Sun Apr 15 16:24:03 2018
GPGPU-Sim uArch: cycles simulated: 555000  inst.: 60178071 (ipc=108.4) sim_rate=590 (inst/sec) elapsed = 1:4:18:40 / Sun Apr 15 16:26:45 2018
GPGPU-Sim uArch: cycles simulated: 555500  inst.: 60208551 (ipc=108.4) sim_rate=589 (inst/sec) elapsed = 1:4:21:21 / Sun Apr 15 16:29:26 2018
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(6,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 556000  inst.: 60242995 (ipc=108.4) sim_rate=589 (inst/sec) elapsed = 1:4:24:06 / Sun Apr 15 16:32:11 2018
GPGPU-Sim uArch: cycles simulated: 556500  inst.: 60276539 (ipc=108.3) sim_rate=588 (inst/sec) elapsed = 1:4:26:46 / Sun Apr 15 16:34:51 2018
GPGPU-Sim uArch: cycles simulated: 557000  inst.: 60307368 (ipc=108.3) sim_rate=587 (inst/sec) elapsed = 1:4:29:27 / Sun Apr 15 16:37:32 2018
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 557500  inst.: 60334071 (ipc=108.2) sim_rate=587 (inst/sec) elapsed = 1:4:32:09 / Sun Apr 15 16:40:14 2018
GPGPU-Sim uArch: cycles simulated: 558000  inst.: 60363769 (ipc=108.2) sim_rate=586 (inst/sec) elapsed = 1:4:34:49 / Sun Apr 15 16:42:54 2018
GPGPU-Sim uArch: cycles simulated: 558500  inst.: 60393399 (ipc=108.1) sim_rate=586 (inst/sec) elapsed = 1:4:37:31 / Sun Apr 15 16:45:36 2018
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 559000  inst.: 60428714 (ipc=108.1) sim_rate=585 (inst/sec) elapsed = 1:4:40:14 / Sun Apr 15 16:48:19 2018
GPGPU-Sim uArch: cycles simulated: 559500  inst.: 60457499 (ipc=108.1) sim_rate=584 (inst/sec) elapsed = 1:4:42:55 / Sun Apr 15 16:51:00 2018
GPGPU-Sim uArch: cycles simulated: 560000  inst.: 60485841 (ipc=108.0) sim_rate=584 (inst/sec) elapsed = 1:4:45:36 / Sun Apr 15 16:53:41 2018
GPGPU-Sim uArch: cycles simulated: 560500  inst.: 60521117 (ipc=108.0) sim_rate=583 (inst/sec) elapsed = 1:4:48:16 / Sun Apr 15 16:56:21 2018
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(5,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 561000  inst.: 60553801 (ipc=107.9) sim_rate=583 (inst/sec) elapsed = 1:4:50:59 / Sun Apr 15 16:59:04 2018
GPGPU-Sim uArch: cycles simulated: 561500  inst.: 60587975 (ipc=107.9) sim_rate=582 (inst/sec) elapsed = 1:4:53:40 / Sun Apr 15 17:01:45 2018
GPGPU-Sim uArch: cycles simulated: 562000  inst.: 60624057 (ipc=107.9) sim_rate=581 (inst/sec) elapsed = 1:4:56:21 / Sun Apr 15 17:04:26 2018
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 562500  inst.: 60660411 (ipc=107.8) sim_rate=581 (inst/sec) elapsed = 1:4:59:03 / Sun Apr 15 17:07:08 2018
GPGPU-Sim uArch: cycles simulated: 563000  inst.: 60693409 (ipc=107.8) sim_rate=580 (inst/sec) elapsed = 1:5:01:44 / Sun Apr 15 17:09:49 2018
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 563500  inst.: 60725680 (ipc=107.8) sim_rate=580 (inst/sec) elapsed = 1:5:04:26 / Sun Apr 15 17:12:31 2018
GPGPU-Sim uArch: cycles simulated: 564000  inst.: 60755462 (ipc=107.7) sim_rate=579 (inst/sec) elapsed = 1:5:07:06 / Sun Apr 15 17:15:11 2018
GPGPU-Sim uArch: cycles simulated: 564500  inst.: 60789524 (ipc=107.7) sim_rate=578 (inst/sec) elapsed = 1:5:09:51 / Sun Apr 15 17:17:56 2018
GPGPU-Sim uArch: cycles simulated: 565000  inst.: 60823294 (ipc=107.7) sim_rate=578 (inst/sec) elapsed = 1:5:13:02 / Sun Apr 15 17:21:07 2018
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(8,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 565500  inst.: 60856603 (ipc=107.6) sim_rate=577 (inst/sec) elapsed = 1:5:16:14 / Sun Apr 15 17:24:19 2018
GPGPU-Sim uArch: cycles simulated: 566000  inst.: 60886923 (ipc=107.6) sim_rate=576 (inst/sec) elapsed = 1:5:19:20 / Sun Apr 15 17:27:25 2018
GPGPU-Sim uArch: cycles simulated: 566500  inst.: 60919033 (ipc=107.5) sim_rate=576 (inst/sec) elapsed = 1:5:22:27 / Sun Apr 15 17:30:32 2018
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(1,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 567000  inst.: 60947672 (ipc=107.5) sim_rate=575 (inst/sec) elapsed = 1:5:25:50 / Sun Apr 15 17:33:55 2018
GPGPU-Sim uArch: cycles simulated: 567500  inst.: 60976993 (ipc=107.4) sim_rate=574 (inst/sec) elapsed = 1:5:29:11 / Sun Apr 15 17:37:16 2018
GPGPU-Sim uArch: cycles simulated: 568000  inst.: 61012776 (ipc=107.4) sim_rate=573 (inst/sec) elapsed = 1:5:32:34 / Sun Apr 15 17:40:39 2018
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(8,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 568500  inst.: 61041068 (ipc=107.4) sim_rate=572 (inst/sec) elapsed = 1:5:35:55 / Sun Apr 15 17:44:00 2018
GPGPU-Sim uArch: cycles simulated: 569000  inst.: 61073538 (ipc=107.3) sim_rate=572 (inst/sec) elapsed = 1:5:39:17 / Sun Apr 15 17:47:22 2018
GPGPU-Sim uArch: cycles simulated: 569500  inst.: 61105951 (ipc=107.3) sim_rate=571 (inst/sec) elapsed = 1:5:42:39 / Sun Apr 15 17:50:44 2018
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(5,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 570000  inst.: 61141764 (ipc=107.3) sim_rate=570 (inst/sec) elapsed = 1:5:46:01 / Sun Apr 15 17:54:06 2018
GPGPU-Sim uArch: cycles simulated: 570500  inst.: 61176918 (ipc=107.2) sim_rate=569 (inst/sec) elapsed = 1:5:49:23 / Sun Apr 15 17:57:28 2018
GPGPU-Sim uArch: cycles simulated: 571000  inst.: 61208318 (ipc=107.2) sim_rate=569 (inst/sec) elapsed = 1:5:52:47 / Sun Apr 15 18:00:52 2018
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(5,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 571500  inst.: 61243505 (ipc=107.2) sim_rate=568 (inst/sec) elapsed = 1:5:56:09 / Sun Apr 15 18:04:14 2018
GPGPU-Sim uArch: cycles simulated: 572000  inst.: 61277253 (ipc=107.1) sim_rate=567 (inst/sec) elapsed = 1:5:59:32 / Sun Apr 15 18:07:37 2018
GPGPU-Sim uArch: cycles simulated: 572500  inst.: 61309472 (ipc=107.1) sim_rate=566 (inst/sec) elapsed = 1:6:02:55 / Sun Apr 15 18:11:00 2018
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(5,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 573000  inst.: 61349374 (ipc=107.1) sim_rate=566 (inst/sec) elapsed = 1:6:06:19 / Sun Apr 15 18:14:24 2018
GPGPU-Sim uArch: cycles simulated: 573500  inst.: 61382069 (ipc=107.0) sim_rate=565 (inst/sec) elapsed = 1:6:09:43 / Sun Apr 15 18:17:48 2018
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(4,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 574000  inst.: 61418213 (ipc=107.0) sim_rate=564 (inst/sec) elapsed = 1:6:13:07 / Sun Apr 15 18:21:12 2018
GPGPU-Sim uArch: cycles simulated: 574500  inst.: 61450281 (ipc=107.0) sim_rate=563 (inst/sec) elapsed = 1:6:16:32 / Sun Apr 15 18:24:37 2018
GPGPU-Sim uArch: cycles simulated: 575000  inst.: 61486688 (ipc=106.9) sim_rate=563 (inst/sec) elapsed = 1:6:19:56 / Sun Apr 15 18:28:01 2018
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(1,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 575500  inst.: 61522764 (ipc=106.9) sim_rate=562 (inst/sec) elapsed = 1:6:23:20 / Sun Apr 15 18:31:25 2018
GPGPU-Sim uArch: cycles simulated: 576000  inst.: 61555609 (ipc=106.9) sim_rate=561 (inst/sec) elapsed = 1:6:26:44 / Sun Apr 15 18:34:49 2018
GPGPU-Sim uArch: cycles simulated: 576500  inst.: 61590666 (ipc=106.8) sim_rate=560 (inst/sec) elapsed = 1:6:30:09 / Sun Apr 15 18:38:14 2018
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(0,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 577000  inst.: 61625289 (ipc=106.8) sim_rate=560 (inst/sec) elapsed = 1:6:33:26 / Sun Apr 15 18:41:31 2018
GPGPU-Sim uArch: cycles simulated: 577500  inst.: 61658147 (ipc=106.8) sim_rate=559 (inst/sec) elapsed = 1:6:36:42 / Sun Apr 15 18:44:47 2018
GPGPU-Sim uArch: cycles simulated: 578000  inst.: 61691191 (ipc=106.7) sim_rate=558 (inst/sec) elapsed = 1:6:39:57 / Sun Apr 15 18:48:02 2018
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(3,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 578500  inst.: 61718329 (ipc=106.7) sim_rate=558 (inst/sec) elapsed = 1:6:43:12 / Sun Apr 15 18:51:17 2018
GPGPU-Sim uArch: cycles simulated: 579000  inst.: 61748438 (ipc=106.6) sim_rate=557 (inst/sec) elapsed = 1:6:46:28 / Sun Apr 15 18:54:33 2018
GPGPU-Sim uArch: cycles simulated: 579500  inst.: 61784636 (ipc=106.6) sim_rate=556 (inst/sec) elapsed = 1:6:49:43 / Sun Apr 15 18:57:48 2018
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(4,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 580000  inst.: 61822414 (ipc=106.6) sim_rate=556 (inst/sec) elapsed = 1:6:52:48 / Sun Apr 15 19:00:53 2018
GPGPU-Sim uArch: cycles simulated: 580500  inst.: 61854733 (ipc=106.6) sim_rate=555 (inst/sec) elapsed = 1:6:55:32 / Sun Apr 15 19:03:37 2018
GPGPU-Sim uArch: cycles simulated: 581000  inst.: 61881030 (ipc=106.5) sim_rate=554 (inst/sec) elapsed = 1:6:58:19 / Sun Apr 15 19:06:24 2018
GPGPU-Sim uArch: cycles simulated: 581500  inst.: 61911719 (ipc=106.5) sim_rate=554 (inst/sec) elapsed = 1:7:01:17 / Sun Apr 15 19:09:22 2018
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(4,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 582000  inst.: 61946715 (ipc=106.4) sim_rate=553 (inst/sec) elapsed = 1:7:04:22 / Sun Apr 15 19:12:27 2018
GPGPU-Sim uArch: cycles simulated: 582500  inst.: 61978995 (ipc=106.4) sim_rate=553 (inst/sec) elapsed = 1:7:07:04 / Sun Apr 15 19:15:09 2018
GPGPU-Sim uArch: cycles simulated: 583000  inst.: 62007527 (ipc=106.4) sim_rate=552 (inst/sec) elapsed = 1:7:09:54 / Sun Apr 15 19:17:59 2018
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(5,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 583500  inst.: 62041804 (ipc=106.3) sim_rate=552 (inst/sec) elapsed = 1:7:13:10 / Sun Apr 15 19:21:15 2018
GPGPU-Sim uArch: cycles simulated: 584000  inst.: 62073954 (ipc=106.3) sim_rate=551 (inst/sec) elapsed = 1:7:16:22 / Sun Apr 15 19:24:27 2018
GPGPU-Sim uArch: cycles simulated: 584500  inst.: 62108307 (ipc=106.3) sim_rate=550 (inst/sec) elapsed = 1:7:19:36 / Sun Apr 15 19:27:41 2018
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(6,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 585000  inst.: 62133927 (ipc=106.2) sim_rate=550 (inst/sec) elapsed = 1:7:22:26 / Sun Apr 15 19:30:31 2018
GPGPU-Sim uArch: cycles simulated: 585500  inst.: 62159003 (ipc=106.2) sim_rate=549 (inst/sec) elapsed = 1:7:25:12 / Sun Apr 15 19:33:17 2018
GPGPU-Sim uArch: cycles simulated: 586000  inst.: 62188464 (ipc=106.1) sim_rate=548 (inst/sec) elapsed = 1:7:27:57 / Sun Apr 15 19:36:02 2018
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(0,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 586500  inst.: 62225242 (ipc=106.1) sim_rate=548 (inst/sec) elapsed = 1:7:30:42 / Sun Apr 15 19:38:47 2018
GPGPU-Sim uArch: cycles simulated: 587000  inst.: 62254583 (ipc=106.1) sim_rate=547 (inst/sec) elapsed = 1:7:33:27 / Sun Apr 15 19:41:32 2018
GPGPU-Sim uArch: cycles simulated: 587500  inst.: 62282728 (ipc=106.0) sim_rate=547 (inst/sec) elapsed = 1:7:36:13 / Sun Apr 15 19:44:18 2018
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 588000  inst.: 62318618 (ipc=106.0) sim_rate=546 (inst/sec) elapsed = 1:7:39:05 / Sun Apr 15 19:47:10 2018
GPGPU-Sim uArch: cycles simulated: 588500  inst.: 62352454 (ipc=106.0) sim_rate=546 (inst/sec) elapsed = 1:7:42:21 / Sun Apr 15 19:50:26 2018
GPGPU-Sim uArch: cycles simulated: 589000  inst.: 62384021 (ipc=105.9) sim_rate=545 (inst/sec) elapsed = 1:7:45:42 / Sun Apr 15 19:53:47 2018
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(8,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 589500  inst.: 62420155 (ipc=105.9) sim_rate=544 (inst/sec) elapsed = 1:7:49:11 / Sun Apr 15 19:57:16 2018
GPGPU-Sim uArch: cycles simulated: 590000  inst.: 62452531 (ipc=105.9) sim_rate=544 (inst/sec) elapsed = 1:7:52:39 / Sun Apr 15 20:00:44 2018
GPGPU-Sim uArch: cycles simulated: 590500  inst.: 62485781 (ipc=105.8) sim_rate=543 (inst/sec) elapsed = 1:7:56:03 / Sun Apr 15 20:04:08 2018
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(3,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 591000  inst.: 62522405 (ipc=105.8) sim_rate=542 (inst/sec) elapsed = 1:7:59:19 / Sun Apr 15 20:07:24 2018
GPGPU-Sim uArch: cycles simulated: 591500  inst.: 62555136 (ipc=105.8) sim_rate=542 (inst/sec) elapsed = 1:8:02:33 / Sun Apr 15 20:10:38 2018
GPGPU-Sim uArch: cycles simulated: 592000  inst.: 62591943 (ipc=105.7) sim_rate=541 (inst/sec) elapsed = 1:8:05:37 / Sun Apr 15 20:13:42 2018
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(8,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 592500  inst.: 62625980 (ipc=105.7) sim_rate=541 (inst/sec) elapsed = 1:8:08:26 / Sun Apr 15 20:16:31 2018
GPGPU-Sim uArch: cycles simulated: 593000  inst.: 62660716 (ipc=105.7) sim_rate=540 (inst/sec) elapsed = 1:8:11:15 / Sun Apr 15 20:19:20 2018
GPGPU-Sim uArch: cycles simulated: 593500  inst.: 62695187 (ipc=105.6) sim_rate=540 (inst/sec) elapsed = 1:8:14:04 / Sun Apr 15 20:22:09 2018
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(4,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 594000  inst.: 62723520 (ipc=105.6) sim_rate=539 (inst/sec) elapsed = 1:8:16:52 / Sun Apr 15 20:24:57 2018
GPGPU-Sim uArch: cycles simulated: 594500  inst.: 62754973 (ipc=105.6) sim_rate=539 (inst/sec) elapsed = 1:8:19:42 / Sun Apr 15 20:27:47 2018
GPGPU-Sim uArch: cycles simulated: 595000  inst.: 62798029 (ipc=105.5) sim_rate=538 (inst/sec) elapsed = 1:8:22:34 / Sun Apr 15 20:30:39 2018
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 595500  inst.: 62830615 (ipc=105.5) sim_rate=538 (inst/sec) elapsed = 1:8:25:25 / Sun Apr 15 20:33:30 2018
GPGPU-Sim uArch: cycles simulated: 596000  inst.: 62862655 (ipc=105.5) sim_rate=537 (inst/sec) elapsed = 1:8:28:27 / Sun Apr 15 20:36:32 2018
GPGPU-Sim uArch: cycles simulated: 596500  inst.: 62889961 (ipc=105.4) sim_rate=537 (inst/sec) elapsed = 1:8:31:37 / Sun Apr 15 20:39:42 2018
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(1,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 597000  inst.: 62917810 (ipc=105.4) sim_rate=536 (inst/sec) elapsed = 1:8:34:42 / Sun Apr 15 20:42:47 2018
GPGPU-Sim uArch: cycles simulated: 597500  inst.: 62954782 (ipc=105.4) sim_rate=535 (inst/sec) elapsed = 1:8:37:57 / Sun Apr 15 20:46:02 2018
GPGPU-Sim uArch: cycles simulated: 598000  inst.: 62990671 (ipc=105.3) sim_rate=535 (inst/sec) elapsed = 1:8:41:13 / Sun Apr 15 20:49:18 2018
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(5,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 598500  inst.: 63022389 (ipc=105.3) sim_rate=534 (inst/sec) elapsed = 1:8:44:32 / Sun Apr 15 20:52:37 2018
GPGPU-Sim uArch: cycles simulated: 599000  inst.: 63054140 (ipc=105.3) sim_rate=534 (inst/sec) elapsed = 1:8:47:51 / Sun Apr 15 20:55:56 2018
GPGPU-Sim uArch: cycles simulated: 599500  inst.: 63086548 (ipc=105.2) sim_rate=533 (inst/sec) elapsed = 1:8:51:09 / Sun Apr 15 20:59:14 2018
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(4,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 600000  inst.: 63121904 (ipc=105.2) sim_rate=532 (inst/sec) elapsed = 1:8:54:28 / Sun Apr 15 21:02:33 2018
GPGPU-Sim uArch: cycles simulated: 600500  inst.: 63159640 (ipc=105.2) sim_rate=532 (inst/sec) elapsed = 1:8:57:52 / Sun Apr 15 21:05:57 2018
GPGPU-Sim uArch: cycles simulated: 601000  inst.: 63195969 (ipc=105.2) sim_rate=531 (inst/sec) elapsed = 1:9:01:11 / Sun Apr 15 21:09:16 2018
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(2,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 601500  inst.: 63227144 (ipc=105.1) sim_rate=530 (inst/sec) elapsed = 1:9:04:35 / Sun Apr 15 21:12:40 2018
GPGPU-Sim uArch: cycles simulated: 602000  inst.: 63263053 (ipc=105.1) sim_rate=530 (inst/sec) elapsed = 1:9:08:07 / Sun Apr 15 21:16:12 2018
GPGPU-Sim uArch: cycles simulated: 602500  inst.: 63294354 (ipc=105.1) sim_rate=529 (inst/sec) elapsed = 1:9:11:41 / Sun Apr 15 21:19:46 2018
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(7,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 603000  inst.: 63325156 (ipc=105.0) sim_rate=528 (inst/sec) elapsed = 1:9:15:13 / Sun Apr 15 21:23:18 2018
GPGPU-Sim uArch: cycles simulated: 603500  inst.: 63361216 (ipc=105.0) sim_rate=528 (inst/sec) elapsed = 1:9:18:46 / Sun Apr 15 21:26:51 2018
GPGPU-Sim uArch: cycles simulated: 604000  inst.: 63395587 (ipc=105.0) sim_rate=527 (inst/sec) elapsed = 1:9:22:18 / Sun Apr 15 21:30:23 2018
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 604500  inst.: 63428034 (ipc=104.9) sim_rate=527 (inst/sec) elapsed = 1:9:25:51 / Sun Apr 15 21:33:56 2018
GPGPU-Sim uArch: cycles simulated: 605000  inst.: 63456746 (ipc=104.9) sim_rate=526 (inst/sec) elapsed = 1:9:29:25 / Sun Apr 15 21:37:30 2018
GPGPU-Sim uArch: cycles simulated: 605500  inst.: 63489130 (ipc=104.9) sim_rate=525 (inst/sec) elapsed = 1:9:33:00 / Sun Apr 15 21:41:05 2018
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(4,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 606000  inst.: 63515744 (ipc=104.8) sim_rate=524 (inst/sec) elapsed = 1:9:36:33 / Sun Apr 15 21:44:38 2018
GPGPU-Sim uArch: cycles simulated: 606500  inst.: 63554298 (ipc=104.8) sim_rate=524 (inst/sec) elapsed = 1:9:40:07 / Sun Apr 15 21:48:12 2018
GPGPU-Sim uArch: cycles simulated: 607000  inst.: 63588322 (ipc=104.8) sim_rate=523 (inst/sec) elapsed = 1:9:43:41 / Sun Apr 15 21:51:46 2018
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(7,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 607500  inst.: 63616001 (ipc=104.7) sim_rate=523 (inst/sec) elapsed = 1:9:47:14 / Sun Apr 15 21:55:19 2018
GPGPU-Sim uArch: cycles simulated: 608000  inst.: 63648204 (ipc=104.7) sim_rate=522 (inst/sec) elapsed = 1:9:50:49 / Sun Apr 15 21:58:54 2018
GPGPU-Sim uArch: cycles simulated: 608500  inst.: 63681130 (ipc=104.7) sim_rate=521 (inst/sec) elapsed = 1:9:54:23 / Sun Apr 15 22:02:28 2018
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(0,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 609000  inst.: 63707653 (ipc=104.6) sim_rate=521 (inst/sec) elapsed = 1:9:57:58 / Sun Apr 15 22:06:03 2018
GPGPU-Sim uArch: cycles simulated: 609500  inst.: 63742327 (ipc=104.6) sim_rate=520 (inst/sec) elapsed = 1:10:01:19 / Sun Apr 15 22:09:24 2018
GPGPU-Sim uArch: cycles simulated: 610000  inst.: 63767916 (ipc=104.5) sim_rate=519 (inst/sec) elapsed = 1:10:04:38 / Sun Apr 15 22:12:43 2018
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(5,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 610500  inst.: 63804494 (ipc=104.5) sim_rate=519 (inst/sec) elapsed = 1:10:08:00 / Sun Apr 15 22:16:05 2018
GPGPU-Sim uArch: cycles simulated: 611000  inst.: 63836212 (ipc=104.5) sim_rate=518 (inst/sec) elapsed = 1:10:11:18 / Sun Apr 15 22:19:23 2018
GPGPU-Sim uArch: cycles simulated: 611500  inst.: 63866185 (ipc=104.4) sim_rate=518 (inst/sec) elapsed = 1:10:14:40 / Sun Apr 15 22:22:45 2018
GPGPU-Sim uArch: cycles simulated: 612000  inst.: 63899461 (ipc=104.4) sim_rate=517 (inst/sec) elapsed = 1:10:18:04 / Sun Apr 15 22:26:09 2018
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(2,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 612500  inst.: 63927560 (ipc=104.4) sim_rate=516 (inst/sec) elapsed = 1:10:21:24 / Sun Apr 15 22:29:29 2018
GPGPU-Sim uArch: cycles simulated: 613000  inst.: 63964200 (ipc=104.3) sim_rate=516 (inst/sec) elapsed = 1:10:24:44 / Sun Apr 15 22:32:49 2018
GPGPU-Sim uArch: cycles simulated: 613500  inst.: 63993767 (ipc=104.3) sim_rate=515 (inst/sec) elapsed = 1:10:28:08 / Sun Apr 15 22:36:13 2018
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 614000  inst.: 64026108 (ipc=104.3) sim_rate=515 (inst/sec) elapsed = 1:10:31:29 / Sun Apr 15 22:39:34 2018
GPGPU-Sim uArch: cycles simulated: 614500  inst.: 64061871 (ipc=104.3) sim_rate=514 (inst/sec) elapsed = 1:10:34:42 / Sun Apr 15 22:42:47 2018
GPGPU-Sim uArch: cycles simulated: 615000  inst.: 64096634 (ipc=104.2) sim_rate=514 (inst/sec) elapsed = 1:10:37:59 / Sun Apr 15 22:46:04 2018
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(4,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 615500  inst.: 64124033 (ipc=104.2) sim_rate=513 (inst/sec) elapsed = 1:10:41:03 / Sun Apr 15 22:49:08 2018
GPGPU-Sim uArch: cycles simulated: 616000  inst.: 64152197 (ipc=104.1) sim_rate=513 (inst/sec) elapsed = 1:10:44:12 / Sun Apr 15 22:52:17 2018
GPGPU-Sim uArch: cycles simulated: 616500  inst.: 64184849 (ipc=104.1) sim_rate=512 (inst/sec) elapsed = 1:10:47:47 / Sun Apr 15 22:55:52 2018
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(5,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 617000  inst.: 64218560 (ipc=104.1) sim_rate=511 (inst/sec) elapsed = 1:10:51:24 / Sun Apr 15 22:59:29 2018
GPGPU-Sim uArch: cycles simulated: 617500  inst.: 64245614 (ipc=104.0) sim_rate=511 (inst/sec) elapsed = 1:10:55:02 / Sun Apr 15 23:03:07 2018
GPGPU-Sim uArch: cycles simulated: 618000  inst.: 64272740 (ipc=104.0) sim_rate=510 (inst/sec) elapsed = 1:10:58:40 / Sun Apr 15 23:06:45 2018
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(2,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 618500  inst.: 64304764 (ipc=104.0) sim_rate=509 (inst/sec) elapsed = 1:11:01:47 / Sun Apr 15 23:09:52 2018
GPGPU-Sim uArch: cycles simulated: 619000  inst.: 64339925 (ipc=103.9) sim_rate=509 (inst/sec) elapsed = 1:11:04:44 / Sun Apr 15 23:12:49 2018
GPGPU-Sim uArch: cycles simulated: 619500  inst.: 64367095 (ipc=103.9) sim_rate=508 (inst/sec) elapsed = 1:11:07:41 / Sun Apr 15 23:15:46 2018
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(7,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 620000  inst.: 64398259 (ipc=103.9) sim_rate=508 (inst/sec) elapsed = 1:11:10:38 / Sun Apr 15 23:18:43 2018
GPGPU-Sim uArch: cycles simulated: 620500  inst.: 64429018 (ipc=103.8) sim_rate=507 (inst/sec) elapsed = 1:11:14:13 / Sun Apr 15 23:22:18 2018
GPGPU-Sim uArch: cycles simulated: 621000  inst.: 64458124 (ipc=103.8) sim_rate=507 (inst/sec) elapsed = 1:11:17:52 / Sun Apr 15 23:25:57 2018
GPGPU-Sim uArch: cycles simulated: 621500  inst.: 64486380 (ipc=103.8) sim_rate=506 (inst/sec) elapsed = 1:11:21:32 / Sun Apr 15 23:29:37 2018
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(0,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 622000  inst.: 64520316 (ipc=103.7) sim_rate=505 (inst/sec) elapsed = 1:11:25:12 / Sun Apr 15 23:33:17 2018
GPGPU-Sim uArch: cycles simulated: 622500  inst.: 64549206 (ipc=103.7) sim_rate=505 (inst/sec) elapsed = 1:11:28:53 / Sun Apr 15 23:36:58 2018
GPGPU-Sim uArch: cycles simulated: 623000  inst.: 64579844 (ipc=103.7) sim_rate=504 (inst/sec) elapsed = 1:11:32:33 / Sun Apr 15 23:40:38 2018
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(2,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 623500  inst.: 64611144 (ipc=103.6) sim_rate=504 (inst/sec) elapsed = 1:11:36:13 / Sun Apr 15 23:44:18 2018
GPGPU-Sim uArch: cycles simulated: 624000  inst.: 64640823 (ipc=103.6) sim_rate=503 (inst/sec) elapsed = 1:11:39:53 / Sun Apr 15 23:47:58 2018
GPGPU-Sim uArch: cycles simulated: 624500  inst.: 64673921 (ipc=103.6) sim_rate=502 (inst/sec) elapsed = 1:11:43:23 / Sun Apr 15 23:51:28 2018
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 625000  inst.: 64698958 (ipc=103.5) sim_rate=502 (inst/sec) elapsed = 1:11:46:52 / Sun Apr 15 23:54:57 2018
GPGPU-Sim uArch: cycles simulated: 625500  inst.: 64733230 (ipc=103.5) sim_rate=501 (inst/sec) elapsed = 1:11:50:23 / Sun Apr 15 23:58:28 2018
GPGPU-Sim uArch: cycles simulated: 626000  inst.: 64762715 (ipc=103.5) sim_rate=501 (inst/sec) elapsed = 1:11:53:55 / Mon Apr 16 00:02:00 2018
GPGPU-Sim uArch: cycles simulated: 626500  inst.: 64794428 (ipc=103.4) sim_rate=500 (inst/sec) elapsed = 1:11:57:28 / Mon Apr 16 00:05:33 2018
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(7,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 627000  inst.: 64823867 (ipc=103.4) sim_rate=499 (inst/sec) elapsed = 1:12:01:13 / Mon Apr 16 00:09:18 2018
GPGPU-Sim uArch: cycles simulated: 627500  inst.: 64852618 (ipc=103.4) sim_rate=499 (inst/sec) elapsed = 1:12:04:57 / Mon Apr 16 00:13:02 2018
GPGPU-Sim uArch: cycles simulated: 628000  inst.: 64884893 (ipc=103.3) sim_rate=498 (inst/sec) elapsed = 1:12:08:42 / Mon Apr 16 00:16:47 2018
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(8,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 628500  inst.: 64914470 (ipc=103.3) sim_rate=498 (inst/sec) elapsed = 1:12:12:27 / Mon Apr 16 00:20:32 2018
GPGPU-Sim uArch: cycles simulated: 629000  inst.: 64942004 (ipc=103.2) sim_rate=497 (inst/sec) elapsed = 1:12:16:12 / Mon Apr 16 00:24:17 2018
GPGPU-Sim uArch: cycles simulated: 629500  inst.: 64971389 (ipc=103.2) sim_rate=496 (inst/sec) elapsed = 1:12:19:57 / Mon Apr 16 00:28:02 2018
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(0,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 630000  inst.: 65002937 (ipc=103.2) sim_rate=496 (inst/sec) elapsed = 1:12:23:43 / Mon Apr 16 00:31:48 2018
GPGPU-Sim uArch: cycles simulated: 630500  inst.: 65033088 (ipc=103.1) sim_rate=495 (inst/sec) elapsed = 1:12:27:29 / Mon Apr 16 00:35:34 2018
GPGPU-Sim uArch: cycles simulated: 631000  inst.: 65061452 (ipc=103.1) sim_rate=494 (inst/sec) elapsed = 1:12:31:13 / Mon Apr 16 00:39:18 2018
GPGPU-Sim uArch: cycles simulated: 631500  inst.: 65089334 (ipc=103.1) sim_rate=494 (inst/sec) elapsed = 1:12:34:57 / Mon Apr 16 00:43:02 2018
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(8,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 632000  inst.: 65118021 (ipc=103.0) sim_rate=493 (inst/sec) elapsed = 1:12:38:43 / Mon Apr 16 00:46:48 2018
GPGPU-Sim uArch: cycles simulated: 632500  inst.: 65146146 (ipc=103.0) sim_rate=492 (inst/sec) elapsed = 1:12:42:30 / Mon Apr 16 00:50:35 2018
GPGPU-Sim uArch: cycles simulated: 633000  inst.: 65176953 (ipc=103.0) sim_rate=492 (inst/sec) elapsed = 1:12:46:15 / Mon Apr 16 00:54:20 2018
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(0,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 633500  inst.: 65203748 (ipc=102.9) sim_rate=491 (inst/sec) elapsed = 1:12:49:58 / Mon Apr 16 00:58:03 2018
GPGPU-Sim uArch: cycles simulated: 634000  inst.: 65238099 (ipc=102.9) sim_rate=491 (inst/sec) elapsed = 1:12:53:41 / Mon Apr 16 01:01:46 2018
GPGPU-Sim uArch: cycles simulated: 634500  inst.: 65269216 (ipc=102.9) sim_rate=490 (inst/sec) elapsed = 1:12:57:22 / Mon Apr 16 01:05:27 2018
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(2,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 635000  inst.: 65295494 (ipc=102.8) sim_rate=489 (inst/sec) elapsed = 1:13:01:05 / Mon Apr 16 01:09:10 2018
GPGPU-Sim uArch: cycles simulated: 635500  inst.: 65328541 (ipc=102.8) sim_rate=489 (inst/sec) elapsed = 1:13:04:47 / Mon Apr 16 01:12:52 2018
GPGPU-Sim uArch: cycles simulated: 636000  inst.: 65352001 (ipc=102.8) sim_rate=488 (inst/sec) elapsed = 1:13:08:23 / Mon Apr 16 01:16:28 2018
GPGPU-Sim uArch: cycles simulated: 636500  inst.: 65384297 (ipc=102.7) sim_rate=488 (inst/sec) elapsed = 1:13:12:06 / Mon Apr 16 01:20:11 2018
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(5,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 637000  inst.: 65413073 (ipc=102.7) sim_rate=487 (inst/sec) elapsed = 1:13:15:50 / Mon Apr 16 01:23:55 2018
GPGPU-Sim uArch: cycles simulated: 637500  inst.: 65444103 (ipc=102.7) sim_rate=487 (inst/sec) elapsed = 1:13:19:32 / Mon Apr 16 01:27:37 2018
GPGPU-Sim uArch: cycles simulated: 638000  inst.: 65467660 (ipc=102.6) sim_rate=486 (inst/sec) elapsed = 1:13:23:14 / Mon Apr 16 01:31:19 2018
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(4,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 638500  inst.: 65495109 (ipc=102.6) sim_rate=485 (inst/sec) elapsed = 1:13:26:56 / Mon Apr 16 01:35:01 2018
GPGPU-Sim uArch: cycles simulated: 639000  inst.: 65525880 (ipc=102.5) sim_rate=485 (inst/sec) elapsed = 1:13:30:32 / Mon Apr 16 01:38:37 2018
GPGPU-Sim uArch: cycles simulated: 639500  inst.: 65555440 (ipc=102.5) sim_rate=484 (inst/sec) elapsed = 1:13:33:52 / Mon Apr 16 01:41:57 2018
GPGPU-Sim uArch: cycles simulated: 640000  inst.: 65583281 (ipc=102.5) sim_rate=484 (inst/sec) elapsed = 1:13:36:54 / Mon Apr 16 01:44:59 2018
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(1,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 640500  inst.: 65610389 (ipc=102.4) sim_rate=483 (inst/sec) elapsed = 1:13:39:58 / Mon Apr 16 01:48:03 2018
GPGPU-Sim uArch: cycles simulated: 641000  inst.: 65639980 (ipc=102.4) sim_rate=483 (inst/sec) elapsed = 1:13:43:24 / Mon Apr 16 01:51:29 2018
GPGPU-Sim uArch: cycles simulated: 641500  inst.: 65667357 (ipc=102.4) sim_rate=482 (inst/sec) elapsed = 1:13:47:08 / Mon Apr 16 01:55:13 2018
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(7,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 642000  inst.: 65700264 (ipc=102.3) sim_rate=482 (inst/sec) elapsed = 1:13:50:52 / Mon Apr 16 01:58:57 2018
GPGPU-Sim uArch: cycles simulated: 642500  inst.: 65733064 (ipc=102.3) sim_rate=481 (inst/sec) elapsed = 1:13:54:38 / Mon Apr 16 02:02:43 2018
GPGPU-Sim uArch: cycles simulated: 643000  inst.: 65760410 (ipc=102.3) sim_rate=481 (inst/sec) elapsed = 1:13:58:22 / Mon Apr 16 02:06:27 2018
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(3,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 643500  inst.: 65786646 (ipc=102.2) sim_rate=480 (inst/sec) elapsed = 1:14:02:08 / Mon Apr 16 02:10:13 2018
GPGPU-Sim uArch: cycles simulated: 644000  inst.: 65821467 (ipc=102.2) sim_rate=479 (inst/sec) elapsed = 1:14:05:52 / Mon Apr 16 02:13:57 2018
GPGPU-Sim uArch: cycles simulated: 644500  inst.: 65850618 (ipc=102.2) sim_rate=479 (inst/sec) elapsed = 1:14:09:33 / Mon Apr 16 02:17:38 2018
GPGPU-Sim uArch: cycles simulated: 645000  inst.: 65878660 (ipc=102.1) sim_rate=478 (inst/sec) elapsed = 1:14:12:49 / Mon Apr 16 02:20:54 2018
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(4,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 645500  inst.: 65906395 (ipc=102.1) sim_rate=478 (inst/sec) elapsed = 1:14:15:56 / Mon Apr 16 02:24:01 2018
GPGPU-Sim uArch: cycles simulated: 646000  inst.: 65930329 (ipc=102.1) sim_rate=477 (inst/sec) elapsed = 1:14:19:00 / Mon Apr 16 02:27:05 2018
GPGPU-Sim uArch: cycles simulated: 646500  inst.: 65957426 (ipc=102.0) sim_rate=477 (inst/sec) elapsed = 1:14:22:00 / Mon Apr 16 02:30:05 2018
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(5,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 647000  inst.: 65987531 (ipc=102.0) sim_rate=477 (inst/sec) elapsed = 1:14:25:18 / Mon Apr 16 02:33:23 2018
GPGPU-Sim uArch: cycles simulated: 647500  inst.: 66016893 (ipc=102.0) sim_rate=476 (inst/sec) elapsed = 1:14:28:26 / Mon Apr 16 02:36:31 2018
GPGPU-Sim uArch: cycles simulated: 648000  inst.: 66042569 (ipc=101.9) sim_rate=476 (inst/sec) elapsed = 1:14:31:37 / Mon Apr 16 02:39:42 2018
GPGPU-Sim uArch: cycles simulated: 648500  inst.: 66067752 (ipc=101.9) sim_rate=475 (inst/sec) elapsed = 1:14:34:49 / Mon Apr 16 02:42:54 2018
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(8,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 649000  inst.: 66095526 (ipc=101.8) sim_rate=475 (inst/sec) elapsed = 1:14:38:05 / Mon Apr 16 02:46:10 2018
GPGPU-Sim uArch: cycles simulated: 649500  inst.: 66127580 (ipc=101.8) sim_rate=474 (inst/sec) elapsed = 1:14:41:34 / Mon Apr 16 02:49:39 2018
GPGPU-Sim uArch: cycles simulated: 650000  inst.: 66151636 (ipc=101.8) sim_rate=474 (inst/sec) elapsed = 1:14:45:17 / Mon Apr 16 02:53:22 2018
GPGPU-Sim uArch: cycles simulated: 650500  inst.: 66182395 (ipc=101.7) sim_rate=473 (inst/sec) elapsed = 1:14:49:06 / Mon Apr 16 02:57:11 2018
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(3,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 651000  inst.: 66214631 (ipc=101.7) sim_rate=473 (inst/sec) elapsed = 1:14:52:56 / Mon Apr 16 03:01:01 2018
GPGPU-Sim uArch: cycles simulated: 651500  inst.: 66243971 (ipc=101.7) sim_rate=472 (inst/sec) elapsed = 1:14:56:46 / Mon Apr 16 03:04:51 2018
GPGPU-Sim uArch: cycles simulated: 652000  inst.: 66276596 (ipc=101.7) sim_rate=471 (inst/sec) elapsed = 1:15:00:38 / Mon Apr 16 03:08:43 2018
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(8,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 652500  inst.: 66304185 (ipc=101.6) sim_rate=471 (inst/sec) elapsed = 1:15:04:28 / Mon Apr 16 03:12:33 2018
GPGPU-Sim uArch: cycles simulated: 653000  inst.: 66330371 (ipc=101.6) sim_rate=470 (inst/sec) elapsed = 1:15:08:19 / Mon Apr 16 03:16:24 2018
GPGPU-Sim uArch: cycles simulated: 653500  inst.: 66364240 (ipc=101.6) sim_rate=470 (inst/sec) elapsed = 1:15:12:12 / Mon Apr 16 03:20:17 2018
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(2,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 654000  inst.: 66392998 (ipc=101.5) sim_rate=469 (inst/sec) elapsed = 1:15:16:02 / Mon Apr 16 03:24:07 2018
GPGPU-Sim uArch: cycles simulated: 654500  inst.: 66414143 (ipc=101.5) sim_rate=469 (inst/sec) elapsed = 1:15:19:53 / Mon Apr 16 03:27:58 2018
GPGPU-Sim uArch: cycles simulated: 655000  inst.: 66439265 (ipc=101.4) sim_rate=468 (inst/sec) elapsed = 1:15:23:45 / Mon Apr 16 03:31:50 2018
GPGPU-Sim uArch: cycles simulated: 655500  inst.: 66466526 (ipc=101.4) sim_rate=467 (inst/sec) elapsed = 1:15:27:36 / Mon Apr 16 03:35:41 2018
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 656000  inst.: 66493876 (ipc=101.4) sim_rate=467 (inst/sec) elapsed = 1:15:31:27 / Mon Apr 16 03:39:32 2018
GPGPU-Sim uArch: cycles simulated: 656500  inst.: 66522480 (ipc=101.3) sim_rate=466 (inst/sec) elapsed = 1:15:35:19 / Mon Apr 16 03:43:24 2018
GPGPU-Sim uArch: cycles simulated: 657000  inst.: 66552519 (ipc=101.3) sim_rate=466 (inst/sec) elapsed = 1:15:39:10 / Mon Apr 16 03:47:15 2018
GPGPU-Sim uArch: cycles simulated: 657500  inst.: 66578534 (ipc=101.3) sim_rate=465 (inst/sec) elapsed = 1:15:43:01 / Mon Apr 16 03:51:06 2018
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 658000  inst.: 66610708 (ipc=101.2) sim_rate=465 (inst/sec) elapsed = 1:15:46:52 / Mon Apr 16 03:54:57 2018
GPGPU-Sim uArch: cycles simulated: 658500  inst.: 66637686 (ipc=101.2) sim_rate=464 (inst/sec) elapsed = 1:15:50:45 / Mon Apr 16 03:58:50 2018
GPGPU-Sim uArch: cycles simulated: 659000  inst.: 66666115 (ipc=101.2) sim_rate=464 (inst/sec) elapsed = 1:15:54:36 / Mon Apr 16 04:02:41 2018
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(2,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 659500  inst.: 66699603 (ipc=101.1) sim_rate=463 (inst/sec) elapsed = 1:15:58:27 / Mon Apr 16 04:06:32 2018
GPGPU-Sim uArch: cycles simulated: 660000  inst.: 66732106 (ipc=101.1) sim_rate=462 (inst/sec) elapsed = 1:16:02:19 / Mon Apr 16 04:10:24 2018
GPGPU-Sim uArch: cycles simulated: 660500  inst.: 66760810 (ipc=101.1) sim_rate=462 (inst/sec) elapsed = 1:16:06:13 / Mon Apr 16 04:14:18 2018
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(1,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 661000  inst.: 66788648 (ipc=101.0) sim_rate=461 (inst/sec) elapsed = 1:16:10:06 / Mon Apr 16 04:18:11 2018
GPGPU-Sim uArch: cycles simulated: 661500  inst.: 66816362 (ipc=101.0) sim_rate=461 (inst/sec) elapsed = 1:16:13:58 / Mon Apr 16 04:22:03 2018
GPGPU-Sim uArch: cycles simulated: 662000  inst.: 66845425 (ipc=101.0) sim_rate=460 (inst/sec) elapsed = 1:16:17:51 / Mon Apr 16 04:25:56 2018
GPGPU-Sim uArch: cycles simulated: 662500  inst.: 66874550 (ipc=100.9) sim_rate=460 (inst/sec) elapsed = 1:16:21:44 / Mon Apr 16 04:29:49 2018
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(7,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 663000  inst.: 66902586 (ipc=100.9) sim_rate=459 (inst/sec) elapsed = 1:16:25:39 / Mon Apr 16 04:33:44 2018
GPGPU-Sim uArch: cycles simulated: 663500  inst.: 66929216 (ipc=100.9) sim_rate=459 (inst/sec) elapsed = 1:16:29:33 / Mon Apr 16 04:37:38 2018
GPGPU-Sim uArch: cycles simulated: 664000  inst.: 66963908 (ipc=100.8) sim_rate=458 (inst/sec) elapsed = 1:16:33:28 / Mon Apr 16 04:41:33 2018
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(8,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 664500  inst.: 66990640 (ipc=100.8) sim_rate=458 (inst/sec) elapsed = 1:16:37:19 / Mon Apr 16 04:45:24 2018
GPGPU-Sim uArch: cycles simulated: 665000  inst.: 67019045 (ipc=100.8) sim_rate=457 (inst/sec) elapsed = 1:16:41:06 / Mon Apr 16 04:49:11 2018
GPGPU-Sim uArch: cycles simulated: 665500  inst.: 67050131 (ipc=100.8) sim_rate=457 (inst/sec) elapsed = 1:16:44:56 / Mon Apr 16 04:53:01 2018
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(2,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 666000  inst.: 67080915 (ipc=100.7) sim_rate=456 (inst/sec) elapsed = 1:16:48:45 / Mon Apr 16 04:56:50 2018
GPGPU-Sim uArch: cycles simulated: 666500  inst.: 67110193 (ipc=100.7) sim_rate=456 (inst/sec) elapsed = 1:16:52:34 / Mon Apr 16 05:00:39 2018
GPGPU-Sim uArch: cycles simulated: 667000  inst.: 67137002 (ipc=100.7) sim_rate=455 (inst/sec) elapsed = 1:16:56:25 / Mon Apr 16 05:04:30 2018
GPGPU-Sim uArch: cycles simulated: 667500  inst.: 67165983 (ipc=100.6) sim_rate=455 (inst/sec) elapsed = 1:16:59:53 / Mon Apr 16 05:07:58 2018
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(8,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 668000  inst.: 67198146 (ipc=100.6) sim_rate=454 (inst/sec) elapsed = 1:17:03:25 / Mon Apr 16 05:11:30 2018
GPGPU-Sim uArch: cycles simulated: 668500  inst.: 67227741 (ipc=100.6) sim_rate=454 (inst/sec) elapsed = 1:17:07:04 / Mon Apr 16 05:15:09 2018
GPGPU-Sim uArch: cycles simulated: 669000  inst.: 67254377 (ipc=100.5) sim_rate=453 (inst/sec) elapsed = 1:17:10:17 / Mon Apr 16 05:18:22 2018
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(7,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 669500  inst.: 67283590 (ipc=100.5) sim_rate=453 (inst/sec) elapsed = 1:17:13:28 / Mon Apr 16 05:21:33 2018
GPGPU-Sim uArch: cycles simulated: 670000  inst.: 67307540 (ipc=100.5) sim_rate=452 (inst/sec) elapsed = 1:17:16:47 / Mon Apr 16 05:24:52 2018
GPGPU-Sim uArch: cycles simulated: 670500  inst.: 67336030 (ipc=100.4) sim_rate=452 (inst/sec) elapsed = 1:17:20:36 / Mon Apr 16 05:28:41 2018
GPGPU-Sim uArch: cycles simulated: 671000  inst.: 67361527 (ipc=100.4) sim_rate=451 (inst/sec) elapsed = 1:17:24:25 / Mon Apr 16 05:32:30 2018
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(4,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 671500  inst.: 67391271 (ipc=100.4) sim_rate=451 (inst/sec) elapsed = 1:17:28:16 / Mon Apr 16 05:36:21 2018
GPGPU-Sim uArch: cycles simulated: 672000  inst.: 67421371 (ipc=100.3) sim_rate=450 (inst/sec) elapsed = 1:17:32:09 / Mon Apr 16 05:40:14 2018
GPGPU-Sim uArch: cycles simulated: 672500  inst.: 67447195 (ipc=100.3) sim_rate=450 (inst/sec) elapsed = 1:17:36:00 / Mon Apr 16 05:44:05 2018
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(3,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 673000  inst.: 67476144 (ipc=100.3) sim_rate=449 (inst/sec) elapsed = 1:17:39:56 / Mon Apr 16 05:48:01 2018
GPGPU-Sim uArch: cycles simulated: 673500  inst.: 67506736 (ipc=100.2) sim_rate=449 (inst/sec) elapsed = 1:17:43:47 / Mon Apr 16 05:51:52 2018
GPGPU-Sim uArch: cycles simulated: 674000  inst.: 67538201 (ipc=100.2) sim_rate=448 (inst/sec) elapsed = 1:17:47:40 / Mon Apr 16 05:55:45 2018
GPGPU-Sim uArch: cycles simulated: 674500  inst.: 67566473 (ipc=100.2) sim_rate=448 (inst/sec) elapsed = 1:17:51:33 / Mon Apr 16 05:59:38 2018
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(1,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 675000  inst.: 67598825 (ipc=100.1) sim_rate=447 (inst/sec) elapsed = 1:17:55:27 / Mon Apr 16 06:03:32 2018
GPGPU-Sim uArch: cycles simulated: 675500  inst.: 67626646 (ipc=100.1) sim_rate=447 (inst/sec) elapsed = 1:17:59:23 / Mon Apr 16 06:07:28 2018
GPGPU-Sim uArch: cycles simulated: 676000  inst.: 67659787 (ipc=100.1) sim_rate=446 (inst/sec) elapsed = 1:18:03:17 / Mon Apr 16 06:11:22 2018
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 676500  inst.: 67685144 (ipc=100.1) sim_rate=446 (inst/sec) elapsed = 1:18:06:45 / Mon Apr 16 06:14:50 2018
GPGPU-Sim uArch: cycles simulated: 677000  inst.: 67712137 (ipc=100.0) sim_rate=446 (inst/sec) elapsed = 1:18:09:58 / Mon Apr 16 06:18:03 2018
GPGPU-Sim uArch: cycles simulated: 677500  inst.: 67738316 (ipc=100.0) sim_rate=445 (inst/sec) elapsed = 1:18:13:10 / Mon Apr 16 06:21:15 2018
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 678000  inst.: 67766843 (ipc=100.0) sim_rate=445 (inst/sec) elapsed = 1:18:16:22 / Mon Apr 16 06:24:27 2018
GPGPU-Sim uArch: cycles simulated: 678500  inst.: 67795268 (ipc=99.9) sim_rate=444 (inst/sec) elapsed = 1:18:19:49 / Mon Apr 16 06:27:54 2018
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 67822819 (ipc=99.9) sim_rate=444 (inst/sec) elapsed = 1:18:23:10 / Mon Apr 16 06:31:15 2018
GPGPU-Sim uArch: cycles simulated: 679500  inst.: 67850993 (ipc=99.9) sim_rate=443 (inst/sec) elapsed = 1:18:27:04 / Mon Apr 16 06:35:09 2018
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(7,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 680000  inst.: 67880046 (ipc=99.8) sim_rate=443 (inst/sec) elapsed = 1:18:31:01 / Mon Apr 16 06:39:06 2018
GPGPU-Sim uArch: cycles simulated: 680500  inst.: 67912161 (ipc=99.8) sim_rate=443 (inst/sec) elapsed = 1:18:34:57 / Mon Apr 16 06:43:02 2018
GPGPU-Sim uArch: cycles simulated: 681000  inst.: 67937797 (ipc=99.8) sim_rate=442 (inst/sec) elapsed = 1:18:38:53 / Mon Apr 16 06:46:58 2018
GPGPU-Sim uArch: cycles simulated: 681500  inst.: 67963203 (ipc=99.7) sim_rate=441 (inst/sec) elapsed = 1:18:42:48 / Mon Apr 16 06:50:53 2018
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(5,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 682000  inst.: 67988673 (ipc=99.7) sim_rate=441 (inst/sec) elapsed = 1:18:46:42 / Mon Apr 16 06:54:47 2018
GPGPU-Sim uArch: cycles simulated: 682500  inst.: 68018981 (ipc=99.7) sim_rate=441 (inst/sec) elapsed = 1:18:50:37 / Mon Apr 16 06:58:42 2018
GPGPU-Sim uArch: cycles simulated: 683000  inst.: 68048330 (ipc=99.6) sim_rate=440 (inst/sec) elapsed = 1:18:54:33 / Mon Apr 16 07:02:38 2018
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(0,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 683500  inst.: 68075210 (ipc=99.6) sim_rate=440 (inst/sec) elapsed = 1:18:58:29 / Mon Apr 16 07:06:34 2018
GPGPU-Sim uArch: cycles simulated: 684000  inst.: 68102479 (ipc=99.6) sim_rate=439 (inst/sec) elapsed = 1:19:02:18 / Mon Apr 16 07:10:23 2018
GPGPU-Sim uArch: cycles simulated: 684500  inst.: 68133224 (ipc=99.5) sim_rate=439 (inst/sec) elapsed = 1:19:05:35 / Mon Apr 16 07:13:40 2018
GPGPU-Sim uArch: cycles simulated: 685000  inst.: 68159883 (ipc=99.5) sim_rate=438 (inst/sec) elapsed = 1:19:08:48 / Mon Apr 16 07:16:53 2018
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(7,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 685500  inst.: 68190997 (ipc=99.5) sim_rate=438 (inst/sec) elapsed = 1:19:12:02 / Mon Apr 16 07:20:07 2018
GPGPU-Sim uArch: cycles simulated: 686000  inst.: 68221257 (ipc=99.4) sim_rate=438 (inst/sec) elapsed = 1:19:15:15 / Mon Apr 16 07:23:20 2018
GPGPU-Sim uArch: cycles simulated: 686500  inst.: 68251732 (ipc=99.4) sim_rate=437 (inst/sec) elapsed = 1:19:18:28 / Mon Apr 16 07:26:33 2018
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(6,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 687000  inst.: 68277290 (ipc=99.4) sim_rate=437 (inst/sec) elapsed = 1:19:21:47 / Mon Apr 16 07:29:52 2018
GPGPU-Sim uArch: cycles simulated: 687500  inst.: 68308180 (ipc=99.4) sim_rate=437 (inst/sec) elapsed = 1:19:24:59 / Mon Apr 16 07:33:04 2018
GPGPU-Sim uArch: cycles simulated: 688000  inst.: 68340247 (ipc=99.3) sim_rate=436 (inst/sec) elapsed = 1:19:28:48 / Mon Apr 16 07:36:53 2018
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(4,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 688500  inst.: 68370187 (ipc=99.3) sim_rate=436 (inst/sec) elapsed = 1:19:32:04 / Mon Apr 16 07:40:09 2018
GPGPU-Sim uArch: cycles simulated: 689000  inst.: 68398769 (ipc=99.3) sim_rate=435 (inst/sec) elapsed = 1:19:35:17 / Mon Apr 16 07:43:22 2018
GPGPU-Sim uArch: cycles simulated: 689500  inst.: 68423340 (ipc=99.2) sim_rate=435 (inst/sec) elapsed = 1:19:38:29 / Mon Apr 16 07:46:34 2018
GPGPU-Sim uArch: cycles simulated: 690000  inst.: 68452700 (ipc=99.2) sim_rate=435 (inst/sec) elapsed = 1:19:41:40 / Mon Apr 16 07:49:45 2018
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(5,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 690500  inst.: 68482101 (ipc=99.2) sim_rate=434 (inst/sec) elapsed = 1:19:44:53 / Mon Apr 16 07:52:58 2018
GPGPU-Sim uArch: cycles simulated: 691000  inst.: 68509364 (ipc=99.1) sim_rate=434 (inst/sec) elapsed = 1:19:48:04 / Mon Apr 16 07:56:09 2018
GPGPU-Sim uArch: cycles simulated: 691500  inst.: 68535495 (ipc=99.1) sim_rate=434 (inst/sec) elapsed = 1:19:51:16 / Mon Apr 16 07:59:21 2018
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(6,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 692000  inst.: 68563612 (ipc=99.1) sim_rate=433 (inst/sec) elapsed = 1:19:54:27 / Mon Apr 16 08:02:32 2018
GPGPU-Sim uArch: cycles simulated: 692500  inst.: 68590225 (ipc=99.0) sim_rate=433 (inst/sec) elapsed = 1:19:57:39 / Mon Apr 16 08:05:44 2018
GPGPU-Sim uArch: cycles simulated: 693000  inst.: 68616402 (ipc=99.0) sim_rate=433 (inst/sec) elapsed = 1:20:00:51 / Mon Apr 16 08:08:56 2018
GPGPU-Sim uArch: cycles simulated: 693500  inst.: 68642949 (ipc=99.0) sim_rate=432 (inst/sec) elapsed = 1:20:04:04 / Mon Apr 16 08:12:09 2018
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(8,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 694000  inst.: 68670948 (ipc=98.9) sim_rate=432 (inst/sec) elapsed = 1:20:07:15 / Mon Apr 16 08:15:20 2018
GPGPU-Sim uArch: cycles simulated: 694500  inst.: 68699498 (ipc=98.9) sim_rate=431 (inst/sec) elapsed = 1:20:10:28 / Mon Apr 16 08:18:33 2018
GPGPU-Sim uArch: cycles simulated: 695000  inst.: 68724974 (ipc=98.9) sim_rate=431 (inst/sec) elapsed = 1:20:13:41 / Mon Apr 16 08:21:46 2018
GPGPU-Sim uArch: cycles simulated: 695500  inst.: 68752646 (ipc=98.9) sim_rate=431 (inst/sec) elapsed = 1:20:17:07 / Mon Apr 16 08:25:12 2018
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(8,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 696000  inst.: 68777537 (ipc=98.8) sim_rate=430 (inst/sec) elapsed = 1:20:20:22 / Mon Apr 16 08:28:27 2018
GPGPU-Sim uArch: cycles simulated: 696500  inst.: 68806070 (ipc=98.8) sim_rate=430 (inst/sec) elapsed = 1:20:23:39 / Mon Apr 16 08:31:44 2018
GPGPU-Sim uArch: cycles simulated: 697000  inst.: 68832471 (ipc=98.8) sim_rate=430 (inst/sec) elapsed = 1:20:26:56 / Mon Apr 16 08:35:01 2018
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(7,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 697500  inst.: 68860381 (ipc=98.7) sim_rate=429 (inst/sec) elapsed = 1:20:30:11 / Mon Apr 16 08:38:16 2018
GPGPU-Sim uArch: cycles simulated: 698000  inst.: 68888968 (ipc=98.7) sim_rate=429 (inst/sec) elapsed = 1:20:33:26 / Mon Apr 16 08:41:31 2018
GPGPU-Sim uArch: cycles simulated: 698500  inst.: 68918132 (ipc=98.7) sim_rate=429 (inst/sec) elapsed = 1:20:36:40 / Mon Apr 16 08:44:45 2018
GPGPU-Sim uArch: cycles simulated: 699000  inst.: 68943038 (ipc=98.6) sim_rate=428 (inst/sec) elapsed = 1:20:39:53 / Mon Apr 16 08:47:58 2018
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(1,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 699500  inst.: 68970096 (ipc=98.6) sim_rate=428 (inst/sec) elapsed = 1:20:43:09 / Mon Apr 16 08:51:14 2018
GPGPU-Sim uArch: cycles simulated: 700000  inst.: 69001500 (ipc=98.6) sim_rate=428 (inst/sec) elapsed = 1:20:46:25 / Mon Apr 16 08:54:30 2018
GPGPU-Sim uArch: cycles simulated: 700500  inst.: 69028862 (ipc=98.5) sim_rate=427 (inst/sec) elapsed = 1:20:49:41 / Mon Apr 16 08:57:46 2018
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(5,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 701000  inst.: 69058323 (ipc=98.5) sim_rate=427 (inst/sec) elapsed = 1:20:52:57 / Mon Apr 16 09:01:02 2018
GPGPU-Sim uArch: cycles simulated: 701500  inst.: 69081607 (ipc=98.5) sim_rate=427 (inst/sec) elapsed = 1:20:56:15 / Mon Apr 16 09:04:20 2018
GPGPU-Sim uArch: cycles simulated: 702000  inst.: 69111469 (ipc=98.4) sim_rate=426 (inst/sec) elapsed = 1:20:59:32 / Mon Apr 16 09:07:37 2018
GPGPU-Sim uArch: cycles simulated: 702500  inst.: 69136886 (ipc=98.4) sim_rate=426 (inst/sec) elapsed = 1:21:03:01 / Mon Apr 16 09:11:06 2018
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(8,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 703000  inst.: 69162503 (ipc=98.4) sim_rate=425 (inst/sec) elapsed = 1:21:06:24 / Mon Apr 16 09:14:29 2018
GPGPU-Sim uArch: cycles simulated: 703500  inst.: 69188738 (ipc=98.3) sim_rate=425 (inst/sec) elapsed = 1:21:09:41 / Mon Apr 16 09:17:46 2018
GPGPU-Sim uArch: cycles simulated: 704000  inst.: 69215700 (ipc=98.3) sim_rate=425 (inst/sec) elapsed = 1:21:12:59 / Mon Apr 16 09:21:04 2018
GPGPU-Sim uArch: cycles simulated: 704500  inst.: 69241699 (ipc=98.3) sim_rate=424 (inst/sec) elapsed = 1:21:16:17 / Mon Apr 16 09:24:22 2018
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(4,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 705000  inst.: 69276855 (ipc=98.3) sim_rate=424 (inst/sec) elapsed = 1:21:19:34 / Mon Apr 16 09:27:39 2018
GPGPU-Sim uArch: cycles simulated: 705500  inst.: 69305713 (ipc=98.2) sim_rate=424 (inst/sec) elapsed = 1:21:22:47 / Mon Apr 16 09:30:52 2018
GPGPU-Sim uArch: cycles simulated: 706000  inst.: 69329674 (ipc=98.2) sim_rate=423 (inst/sec) elapsed = 1:21:26:00 / Mon Apr 16 09:34:05 2018
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 706500  inst.: 69354002 (ipc=98.2) sim_rate=423 (inst/sec) elapsed = 1:21:29:14 / Mon Apr 16 09:37:19 2018
GPGPU-Sim uArch: cycles simulated: 707000  inst.: 69383191 (ipc=98.1) sim_rate=423 (inst/sec) elapsed = 1:21:32:27 / Mon Apr 16 09:40:32 2018
GPGPU-Sim uArch: cycles simulated: 707500  inst.: 69413368 (ipc=98.1) sim_rate=422 (inst/sec) elapsed = 1:21:35:42 / Mon Apr 16 09:43:47 2018
GPGPU-Sim uArch: cycles simulated: 708000  inst.: 69442047 (ipc=98.1) sim_rate=422 (inst/sec) elapsed = 1:21:38:56 / Mon Apr 16 09:47:01 2018
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(8,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 708500  inst.: 69467832 (ipc=98.0) sim_rate=422 (inst/sec) elapsed = 1:21:42:10 / Mon Apr 16 09:50:15 2018
GPGPU-Sim uArch: cycles simulated: 709000  inst.: 69495555 (ipc=98.0) sim_rate=421 (inst/sec) elapsed = 1:21:45:26 / Mon Apr 16 09:53:31 2018
GPGPU-Sim uArch: cycles simulated: 709500  inst.: 69522948 (ipc=98.0) sim_rate=421 (inst/sec) elapsed = 1:21:48:40 / Mon Apr 16 09:56:45 2018
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(1,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 710000  inst.: 69556077 (ipc=98.0) sim_rate=421 (inst/sec) elapsed = 1:21:51:54 / Mon Apr 16 09:59:59 2018
GPGPU-Sim uArch: cycles simulated: 710500  inst.: 69581739 (ipc=97.9) sim_rate=420 (inst/sec) elapsed = 1:21:55:08 / Mon Apr 16 10:03:13 2018
GPGPU-Sim uArch: cycles simulated: 711000  inst.: 69610924 (ipc=97.9) sim_rate=420 (inst/sec) elapsed = 1:21:58:23 / Mon Apr 16 10:06:28 2018
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(8,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 711500  inst.: 69641609 (ipc=97.9) sim_rate=420 (inst/sec) elapsed = 1:22:01:37 / Mon Apr 16 10:09:42 2018
GPGPU-Sim uArch: cycles simulated: 712000  inst.: 69669091 (ipc=97.8) sim_rate=419 (inst/sec) elapsed = 1:22:04:52 / Mon Apr 16 10:12:57 2018
GPGPU-Sim uArch: cycles simulated: 712500  inst.: 69698052 (ipc=97.8) sim_rate=419 (inst/sec) elapsed = 1:22:08:09 / Mon Apr 16 10:16:14 2018
GPGPU-Sim uArch: cycles simulated: 713000  inst.: 69726394 (ipc=97.8) sim_rate=419 (inst/sec) elapsed = 1:22:11:25 / Mon Apr 16 10:19:30 2018
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(0,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 713500  inst.: 69754065 (ipc=97.8) sim_rate=418 (inst/sec) elapsed = 1:22:14:41 / Mon Apr 16 10:22:46 2018
GPGPU-Sim uArch: cycles simulated: 714000  inst.: 69784455 (ipc=97.7) sim_rate=418 (inst/sec) elapsed = 1:22:17:56 / Mon Apr 16 10:26:01 2018
GPGPU-Sim uArch: cycles simulated: 714500  inst.: 69811964 (ipc=97.7) sim_rate=418 (inst/sec) elapsed = 1:22:21:11 / Mon Apr 16 10:29:16 2018
GPGPU-Sim uArch: cycles simulated: 715000  inst.: 69837382 (ipc=97.7) sim_rate=418 (inst/sec) elapsed = 1:22:24:25 / Mon Apr 16 10:32:30 2018
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 715500  inst.: 69867937 (ipc=97.6) sim_rate=417 (inst/sec) elapsed = 1:22:27:40 / Mon Apr 16 10:35:45 2018
GPGPU-Sim uArch: cycles simulated: 716000  inst.: 69897437 (ipc=97.6) sim_rate=417 (inst/sec) elapsed = 1:22:31:10 / Mon Apr 16 10:39:15 2018
GPGPU-Sim uArch: cycles simulated: 716500  inst.: 69925966 (ipc=97.6) sim_rate=416 (inst/sec) elapsed = 1:22:35:01 / Mon Apr 16 10:43:06 2018
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(8,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 717000  inst.: 69952617 (ipc=97.6) sim_rate=416 (inst/sec) elapsed = 1:22:38:52 / Mon Apr 16 10:46:57 2018
GPGPU-Sim uArch: cycles simulated: 717500  inst.: 69985858 (ipc=97.5) sim_rate=416 (inst/sec) elapsed = 1:22:42:37 / Mon Apr 16 10:50:42 2018
GPGPU-Sim uArch: cycles simulated: 718000  inst.: 70016867 (ipc=97.5) sim_rate=415 (inst/sec) elapsed = 1:22:46:29 / Mon Apr 16 10:54:34 2018
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(0,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 718500  inst.: 70041971 (ipc=97.5) sim_rate=415 (inst/sec) elapsed = 1:22:50:18 / Mon Apr 16 10:58:23 2018
GPGPU-Sim uArch: cycles simulated: 719000  inst.: 70071736 (ipc=97.5) sim_rate=415 (inst/sec) elapsed = 1:22:53:49 / Mon Apr 16 11:01:54 2018
GPGPU-Sim uArch: cycles simulated: 719500  inst.: 70101901 (ipc=97.4) sim_rate=414 (inst/sec) elapsed = 1:22:57:07 / Mon Apr 16 11:05:12 2018
GPGPU-Sim uArch: cycles simulated: 720000  inst.: 70127767 (ipc=97.4) sim_rate=414 (inst/sec) elapsed = 1:23:00:25 / Mon Apr 16 11:08:30 2018
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(7,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 720500  inst.: 70154128 (ipc=97.4) sim_rate=414 (inst/sec) elapsed = 1:23:03:44 / Mon Apr 16 11:11:49 2018
GPGPU-Sim uArch: cycles simulated: 721000  inst.: 70181283 (ipc=97.3) sim_rate=413 (inst/sec) elapsed = 1:23:07:04 / Mon Apr 16 11:15:09 2018
GPGPU-Sim uArch: cycles simulated: 721500  inst.: 70206864 (ipc=97.3) sim_rate=413 (inst/sec) elapsed = 1:23:10:40 / Mon Apr 16 11:18:45 2018
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(7,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 722000  inst.: 70234895 (ipc=97.3) sim_rate=412 (inst/sec) elapsed = 1:23:14:32 / Mon Apr 16 11:22:37 2018
GPGPU-Sim uArch: cycles simulated: 722500  inst.: 70258715 (ipc=97.2) sim_rate=412 (inst/sec) elapsed = 1:23:18:23 / Mon Apr 16 11:26:28 2018
GPGPU-Sim uArch: cycles simulated: 723000  inst.: 70288437 (ipc=97.2) sim_rate=412 (inst/sec) elapsed = 1:23:22:11 / Mon Apr 16 11:30:16 2018
GPGPU-Sim uArch: cycles simulated: 723500  inst.: 70318926 (ipc=97.2) sim_rate=411 (inst/sec) elapsed = 1:23:26:02 / Mon Apr 16 11:34:07 2018
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(3,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 724000  inst.: 70347130 (ipc=97.2) sim_rate=411 (inst/sec) elapsed = 1:23:29:55 / Mon Apr 16 11:38:00 2018
GPGPU-Sim uArch: cycles simulated: 724500  inst.: 70371921 (ipc=97.1) sim_rate=410 (inst/sec) elapsed = 1:23:33:48 / Mon Apr 16 11:41:53 2018
GPGPU-Sim uArch: cycles simulated: 725000  inst.: 70397881 (ipc=97.1) sim_rate=410 (inst/sec) elapsed = 1:23:37:39 / Mon Apr 16 11:45:44 2018
GPGPU-Sim uArch: cycles simulated: 725500  inst.: 70424322 (ipc=97.1) sim_rate=410 (inst/sec) elapsed = 1:23:41:30 / Mon Apr 16 11:49:35 2018
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(1,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 726000  inst.: 70449387 (ipc=97.0) sim_rate=409 (inst/sec) elapsed = 1:23:45:24 / Mon Apr 16 11:53:29 2018
GPGPU-Sim uArch: cycles simulated: 726500  inst.: 70478810 (ipc=97.0) sim_rate=409 (inst/sec) elapsed = 1:23:49:16 / Mon Apr 16 11:57:21 2018
GPGPU-Sim uArch: cycles simulated: 727000  inst.: 70506528 (ipc=97.0) sim_rate=408 (inst/sec) elapsed = 1:23:53:26 / Mon Apr 16 12:01:31 2018
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(4,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 727500  inst.: 70534829 (ipc=97.0) sim_rate=408 (inst/sec) elapsed = 1:23:57:39 / Mon Apr 16 12:05:44 2018
GPGPU-Sim uArch: cycles simulated: 728000  inst.: 70563139 (ipc=96.9) sim_rate=408 (inst/sec) elapsed = 2:0:01:51 / Mon Apr 16 12:09:56 2018
GPGPU-Sim uArch: cycles simulated: 728500  inst.: 70593177 (ipc=96.9) sim_rate=407 (inst/sec) elapsed = 2:0:06:06 / Mon Apr 16 12:14:11 2018
GPGPU-Sim uArch: cycles simulated: 729000  inst.: 70622456 (ipc=96.9) sim_rate=407 (inst/sec) elapsed = 2:0:10:18 / Mon Apr 16 12:18:23 2018
