/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [23:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [25:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_36z;
  wire [11:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire [20:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_60z;
  wire [4:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  reg [5:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  reg [4:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_57z = celloutsig_0_39z ? celloutsig_0_31z : celloutsig_0_18z;
  assign celloutsig_0_35z = ~(celloutsig_0_12z[3] & celloutsig_0_23z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z[0] & celloutsig_0_3z);
  assign celloutsig_0_31z = ~(celloutsig_0_30z & celloutsig_0_1z[3]);
  assign celloutsig_0_29z = ~(celloutsig_0_12z[0] | celloutsig_0_10z[1]);
  assign celloutsig_1_6z = celloutsig_1_4z | celloutsig_1_3z;
  assign celloutsig_1_18z = celloutsig_1_7z | celloutsig_1_9z;
  assign celloutsig_0_17z = celloutsig_0_6z | celloutsig_0_2z[4];
  assign celloutsig_0_5z = in_data[86:66] + { celloutsig_0_1z[6:4], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_7z = { in_data[182:151], celloutsig_1_3z } == { celloutsig_1_0z[10:4], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_39z = { celloutsig_0_36z[6:0], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_18z } === { 1'h1, celloutsig_0_26z, celloutsig_0_6z };
  assign celloutsig_0_43z = { celloutsig_0_5z[10], celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_31z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_40z, celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_31z } === { celloutsig_0_13z[23:8], celloutsig_0_28z, celloutsig_0_39z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_13z[21:19], celloutsig_0_7z } === { celloutsig_0_2z[8:4], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_1_4z = celloutsig_1_0z[7:0] > { in_data[178:176], celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[106:99], celloutsig_1_9z } <= { celloutsig_1_2z[8:2], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_3z = in_data[91:84] || celloutsig_0_2z[7:0];
  assign celloutsig_0_22z = celloutsig_0_15z[3:1] || 1'h1;
  assign celloutsig_0_11z = { celloutsig_0_2z[9:0], celloutsig_0_6z } < celloutsig_0_5z[13:3];
  assign celloutsig_0_20z = celloutsig_0_12z[5:1] < { celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_36z = { celloutsig_0_2z[8:5], celloutsig_0_15z } * 8'hff;
  assign celloutsig_0_26z = { in_data[48:44], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_14z } * { celloutsig_0_5z[7:3], celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[97] ? in_data[113:101] : in_data[126:114];
  assign celloutsig_1_2z = celloutsig_1_1z[0] ? in_data[157:149] : celloutsig_1_0z[9:1];
  assign celloutsig_0_1z = celloutsig_0_0z[4] ? { in_data[5:4], celloutsig_0_0z[5], 1'h1, celloutsig_0_0z[3:0] } : in_data[33:26];
  assign celloutsig_0_2z = celloutsig_0_1z[4] ? in_data[41:31] : { celloutsig_0_1z[7:5], 1'h0, celloutsig_0_1z[3], celloutsig_0_0z };
  assign celloutsig_1_5z = - { celloutsig_1_0z[12:1], celloutsig_1_1z };
  assign celloutsig_0_12z = - celloutsig_0_2z[7:1];
  assign celloutsig_0_4z = ~ celloutsig_0_2z;
  assign celloutsig_0_61z = ~ celloutsig_0_38z[8:4];
  assign celloutsig_0_25z = ~ { celloutsig_0_13z[17:6], celloutsig_0_13z[23:20], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_20z };
  assign celloutsig_0_28z = ~ celloutsig_0_26z[4:2];
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_1z[2:0] };
  assign celloutsig_0_18z = & celloutsig_0_4z[10:8];
  assign celloutsig_1_8z = | { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_9z = | { in_data[133], celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_14z = celloutsig_0_10z[2] & celloutsig_0_0z[5];
  assign celloutsig_0_24z = celloutsig_0_5z[15] & celloutsig_0_2z[4];
  assign celloutsig_0_30z = celloutsig_0_14z & celloutsig_0_4z[6];
  assign celloutsig_0_41z = ~^ celloutsig_0_12z;
  assign celloutsig_0_9z = ~^ { celloutsig_0_1z[6:3], celloutsig_0_6z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_0z[4:1], celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_0_38z = { in_data[60:50], celloutsig_0_24z } >> { in_data[25:24], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_35z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_40z = { 4'hf, celloutsig_0_28z } >> celloutsig_0_25z[12:6];
  assign celloutsig_0_15z = celloutsig_0_4z[9:6] >> celloutsig_0_12z[6:3];
  assign celloutsig_0_0z = in_data[35:30] ~^ in_data[18:13];
  assign celloutsig_0_60z = { celloutsig_0_25z[24:12], celloutsig_0_43z, celloutsig_0_14z, celloutsig_0_17z } ~^ { celloutsig_0_4z[6:2], celloutsig_0_57z, celloutsig_0_41z, celloutsig_0_1z, celloutsig_0_29z };
  assign celloutsig_1_19z = { celloutsig_1_2z[8:4], celloutsig_1_18z, celloutsig_1_2z } ~^ { celloutsig_1_5z[12:0], celloutsig_1_10z, celloutsig_1_18z };
  always_latch
    if (clkin_data[96]) celloutsig_1_1z = 5'h00;
    else if (!clkin_data[64]) celloutsig_1_1z = in_data[135:131];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_7z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_7z = in_data[43:38];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_10z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_10z = { 2'h3, celloutsig_0_3z };
  assign { celloutsig_0_13z[9:6], celloutsig_0_13z[23:10] } = ~ { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_13z[5:0] = celloutsig_0_13z[23:18];
  assign { out_data[128], out_data[110:96], out_data[47:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
