# ğŸ’» Green-RISC ğŸ¥¬
####  &nbsp;&nbsp;&nbsp; ğŸ•¹ï¸ Minimal implementation of a 5 stage pipelined 32 bit RISC V CPU in verilog

---

### Types of instructions in RISC-V arch
![image](https://github.com/user-attachments/assets/427edd1e-57b6-4355-b0e2-c485a73aeed1)

### Vector table for determining the type of instruction based on the instr value
![image](https://github.com/user-attachments/assets/b7b9c974-e84f-43dd-9d3b-844fe2d589d9)

### Immediate values decode table (expect for a R instr) 
![image](https://github.com/user-attachments/assets/3ae076be-ee25-4a8f-bf72-d976c918fd96)

### Few Opcodes (instr[30] + func3 + opcode ) for different instruction
![image](https://github.com/user-attachments/assets/142ac9d6-bb23-4650-b10d-c41710658ae8)

### Overall arch of the CPU implementation
![image](https://github.com/user-attachments/assets/cbfee3b8-e062-4dc3-ac56-42b0d33bbafa)




