{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426185072748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426185072748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 12:31:12 2015 " "Processing started: Thu Mar 12 12:31:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426185072748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426185072748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426185072748 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1426185074686 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" part3.v(27) " "Verilog HDL syntax error at part3.v(27) near text \"else\";  expecting \"end\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426185074920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"end\" part3.v(47) " "Verilog HDL syntax error at part3.v(47) near text \"always\";  expecting \"end\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426185074920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"seg1\";  expecting \"<=\", or \"=\" part3.v(61) " "Verilog HDL syntax error at part3.v(61) near text \"seg1\";  expecting \"<=\", or \"=\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 61 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426185074920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"seg2\";  expecting \"<=\", or \"=\" part3.v(62) " "Verilog HDL syntax error at part3.v(62) near text \"seg2\";  expecting \"<=\", or \"=\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426185074920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"seg3\";  expecting \"<=\", or \"=\" part3.v(63) " "Verilog HDL syntax error at part3.v(63) near text \"seg3\";  expecting \"<=\", or \"=\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 63 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426185074920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"seg4\";  expecting \"<=\", or \"=\" part3.v(64) " "Verilog HDL syntax error at part3.v(64) near text \"seg4\";  expecting \"<=\", or \"=\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426185074920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" part3.v(66) " "Verilog HDL syntax error at part3.v(66) near text \"endmodule\";  expecting \"end\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 66 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426185074920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \"end\" part3.v(69) " "Verilog HDL syntax error at part3.v(69) near text \"input\";  expecting \"end\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 69 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426185074920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" part3.v(87) " "Verilog HDL syntax error at part3.v(87) near text \"endmodule\";  expecting \"end\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 87 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1426185074920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 0 0 " "Found 0 design units, including 0 entities, in source file part3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426185074920 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426185075436 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 12 12:31:15 2015 " "Processing ended: Thu Mar 12 12:31:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426185075436 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426185075436 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426185075436 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426185075436 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus II Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426185076389 ""}
