library ieee;
use ieee.std_logic_1164.all;

entity ALU16 is 
      port(in1, in2: in std_logic_vector(15 downto 0);
		     op: in std_logic_vector(2 downto 0);
		     output: out std_logic_vector(15 downto 0));
end ALU16;

architecture logic of ALU16 is

	component myAND16
	port (in1, in2: in std_logic_vector(15 downto 0);
			out1: out std_logic_vector(15 downto 0));
	end component;
	
	component myOR16
	port (in1, in2: in std_logic_vector(15 downto 0);
			out1: out std_logic_vector(15 downto 0));
	end component;
	
	begin
	
	