# Dumping SDC for net 30, criticality 1.000000
# net 30: (3 3)->(3 3) 0 0 0 0 #timing (686 686) ps
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_BC5/OUT
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_BC5/OUTb
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_BC5/OUT
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_BC5/OUTb
# net 30: (3 3)->(3 3) 1 0 0 0 #timing (758 764) ps
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_U1_L1/ASEL
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_U1_L1/ASELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_U1_L1/BSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_U1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_U1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_U1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_U1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_U1_L1/DSELb
# net 30: (3 3)->(3 3) 1 0 1 1 #timing (961 934) ps
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2_int/ASEL
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2_int/ASELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2_int/BSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2_int/BSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2_int/CSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2_int/CSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2_int/DSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2_int/DSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2_int/ESEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2_int/ESELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2/ASEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2/ASELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2/BSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2/BSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2/CSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2/CSELb
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2/DSEL
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2/DSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2/ESEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_D1_L2/ESELb
# net 30: (3 3)->(3 3) 0 0 0 1 #timing (1036 1063) ps
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_I1/ASEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_I1/ASELb
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_I1/BSEL
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_I1/BSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_I1/CSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_I1/CSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_I1/DSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_I1/DSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_I1/ESEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_I1/ESELb
# net 30: (3 3)->(3 3) 5 0 0 0 #timing (866 876) ps
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/ASEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/ASELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/BSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/BSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/CSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/CSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/DSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/DSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/ESEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/ESELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/FSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/FSELb
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/GSEL
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/GSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/HSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_U5_L1/HSELb
# net 30: (3 3)->(3 19) 13 1 0 0 #timing (1529 1389) ps
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/ASEL
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/ASELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/BSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/BSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/CSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/CSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/DSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/DSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/ESEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/ESELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/FSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/FSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/GSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/GSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/HSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_2_1/inst_TOP_VC1/HSELb
# net 30: (3 19)->(11 27) 5 3 0 1 #timing (2226 2065) ps
set_case_analysis 0 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/ASEL
set_case_analysis 1 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/ASELb
set_case_analysis 0 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/BSEL
set_case_analysis 1 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/BSELb
set_case_analysis 0 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/CSEL
set_case_analysis 1 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/CSELb
set_case_analysis 0 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/DSEL
set_case_analysis 1 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/DSELb
set_case_analysis 0 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/ESEL
set_case_analysis 1 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/ESELb
set_case_analysis 0 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/FSEL
set_case_analysis 1 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/FSELb
set_case_analysis 0 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/GSEL
set_case_analysis 1 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/GSELb
set_case_analysis 0 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/HSEL
set_case_analysis 1 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/HSELb
set_case_analysis 1 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/ISEL
set_case_analysis 0 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/ISELb
set_case_analysis 0 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/JSEL
set_case_analysis 1 TILE_00/RBB_19_2/inst_SM_0_1/inst_D5_B3/JSELb
# net 30: (11 27)->(9 27) 1 2 0 1 #timing (2441 2257) ps
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2_int/ASEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2_int/ASELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2_int/BSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2_int/BSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2_int/CSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2_int/CSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2_int/DSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2_int/DSELb
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2_int/ESEL
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2_int/ESELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2/ASEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2/ASELb
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2/BSEL
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2/BSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2/CSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2/CSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2/DSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2/DSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2/ESEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_2_1/inst_D1_B2/ESELb
# net 30: (9 27)->(9 27) 0 0 0 1 #timing (2384 2602) ps
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_2_1/inst_I1/ASEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_2_1/inst_I1/ASELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_2_1/inst_I1/BSEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_2_1/inst_I1/BSELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_2_1/inst_I1/CSEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_2_1/inst_I1/CSELb
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_2_1/inst_I1/DSEL
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_2_1/inst_I1/DSELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_2_1/inst_I1/ESEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_2_1/inst_I1/ESELb
# Dumping SDC for net 44, criticality 1.000000
# net 44: (9 27)->(9 27) 0 0 0 0 #timing (147 147) ps
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_2_1/inst_BC5/OUT
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_2_1/inst_BC5/OUTb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_2_1/inst_BC5/OUT
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_2_1/inst_BC5/OUTb
# net 44: (9 27)->(9 25) 1 1 0 0 #timing (268 257) ps
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_2_1/inst_U1_B1/ASEL
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_2_1/inst_U1_B1/ASELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_2_1/inst_U1_B1/BSEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_2_1/inst_U1_B1/BSELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_2_1/inst_U1_B1/CSEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_2_1/inst_U1_B1/CSELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_2_1/inst_U1_B1/DSEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_2_1/inst_U1_B1/DSELb
# net 44: (9 25)->(9 25) 1 0 1 1 #timing (487 450) ps
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2_int/ASEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2_int/ASELb
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2_int/BSEL
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2_int/BSELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2_int/CSEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2_int/CSELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2_int/DSEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2_int/DSELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2_int/ESEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2_int/ESELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2/ASEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2/ASELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2/BSEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2/BSELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2/CSEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2/CSELb
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2/DSEL
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2/DSELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2/ESEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_D1_L2/ESELb
# net 44: (9 25)->(9 25) 0 0 0 1 #timing (547 586) ps
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_I1/ASEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_I1/ASELb
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_I1/BSEL
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_I1/BSELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_I1/CSEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_I1/CSELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_I1/DSEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_I1/DSELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_0_1/inst_I1/ESEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_0_1/inst_I1/ESELb
# Dumping SDC for net 48, criticality 1.000000
# net 48: (6 6)->(7 6) 0 2 0 0 #timing (221 221) ps
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_BC7/OUT
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_BC7/OUTb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_BC7/OUT
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_BC7/OUTb
# net 48: (7 6)->(7 6) 1 0 0 0 #timing (305 307) ps
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_U1_L1/ASEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_U1_L1/ASELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_U1_L1/BSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_U1_L1/BSELb
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_U1_L1/CSEL
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_U1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_U1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_U1_L1/DSELb
# net 48: (7 6)->(7 6) 1 0 1 1 #timing (512 479) ps
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2_int/ASEL
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2_int/ASELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2_int/BSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2_int/BSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2_int/CSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2_int/CSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2_int/DSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2_int/DSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2_int/ESEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2_int/ESELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2/ASEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2/ASELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2/BSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2/BSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2/CSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2/CSELb
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2/DSEL
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2/DSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2/ESEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_D1_L2/ESELb
# net 48: (7 6)->(6 7) 0 3 0 1 #timing (640 646) ps
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_I4/ASEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_I4/ASELb
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_I4/BSEL
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_I4/BSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_I4/CSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_I4/CSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_I4/DSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_I4/DSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_1/inst_I4/ESEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_1/inst_I4/ESELb
# Dumping SDC for net 49, criticality 1.000000
# net 49: (8 27)->(8 26) 0 1 0 0 #timing (217 217) ps
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_2_0/inst_BC6/OUT
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_2_0/inst_BC6/OUTb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_2_0/inst_BC6/OUT
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_2_0/inst_BC6/OUTb
# net 49: (8 26)->(10 26) 1 2 0 0 #timing (351 336) ps
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_1_0/inst_U1_B2/ASEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_1_0/inst_U1_B2/ASELb
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_1_0/inst_U1_B2/BSEL
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_1_0/inst_U1_B2/BSELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_1_0/inst_U1_B2/CSEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_1_0/inst_U1_B2/CSELb
set_case_analysis 0 TILE_00/RBB_25_8/inst_SM_1_0/inst_U1_B2/DSEL
set_case_analysis 1 TILE_00/RBB_25_8/inst_SM_1_0/inst_U1_B2/DSELb
# net 49: (10 26)->(10 26) 5 0 0 0 #timing (449 495) ps
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/ASEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/ASELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/BSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/BSELb
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/CSEL
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/CSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/DSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/DSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/ESEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/ESELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/FSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/FSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/GSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/GSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/HSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_U5_L1/HSELb
# net 49: (10 26)->(10 10) 13 1 0 0 #timing (1115 955) ps
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/ASEL
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/ASELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/BSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/BSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/CSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/CSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/DSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/DSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/ESEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/ESELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/FSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/FSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/GSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/GSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/HSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC1/HSELb
# net 49: (10 10)->(2 2) 5 3 0 1 #timing (1808 1631) ps
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/ASEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/ASELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/BSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/BSELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/CSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/CSELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/DSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/DSELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/ESEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/ESELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/FSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/FSELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/GSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/GSELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/HSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/HSELb
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/ISEL
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/ISELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/JSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_0_0/inst_D5_B3/JSELb
# net 49: (2 2)->(2 2) 1 0 0 1 #timing (1981 1793) ps
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1_int/ASEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1_int/ASELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1_int/BSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1_int/BSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1_int/CSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1_int/CSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1_int/DSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1_int/DSELb
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1_int/ESEL
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1_int/ESELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1/ASEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1/ASELb
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1/BSEL
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1/BSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1/CSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1/DSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1/ESEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_D1_L1/ESELb
# net 49: (2 2)->(3 3) 0 3 0 1 #timing (1908 2090) ps
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_I4/ASEL
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_I4/ASELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_I4/BSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_I4/BSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_I4/CSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_I4/CSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_I4/DSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_I4/DSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_I4/ESEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_I4/ESELb
# net 49: (10 26)->(10 11) 13 1 1 0 #timing (1140 973) ps
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/ASEL
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/ASELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/BSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/BSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/CSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/CSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/DSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/DSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/ESEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/ESELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/FSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/FSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/GSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/GSELb
set_case_analysis 0 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/HSEL
set_case_analysis 1 TILE_00/RBB_25_10/inst_SM_1_0/inst_TOP_VC2/HSELb
# net 49: (10 11)->(10 11) 5 0 0 1 #timing (1356 1201) ps
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/ASEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/ASELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/BSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/BSELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/CSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/CSELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/DSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/DSELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/ESEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/ESELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/FSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/FSELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/GSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/GSELb
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/HSEL
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D5_L1/HSELb
# net 49: (10 11)->(6 11) 4 5 0 1 #timing (1724 1511) ps
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2_int/ASEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2_int/ASELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2_int/BSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2_int/BSELb
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2_int/CSEL
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2_int/CSELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2_int/DSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2_int/DSELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2/ASEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2/ASELb
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2/BSEL
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2/BSELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2/CSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2/CSELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2/DSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2/DSELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2/ESEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2/ESELb
set_case_analysis 0 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2/FSEL
set_case_analysis 1 TILE_00/RBB_10_10/inst_SM_1_0/inst_D4_B2/FSELb
# net 49: (6 11)->(6 7) 3 4 0 1 #timing (2096 1800) ps
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2_int/ASEL
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2_int/ASELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2_int/BSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2_int/BSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2_int/CSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2_int/CSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2_int/DSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2_int/DSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2_int/ESEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2_int/ESELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2_int/FSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2_int/FSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2/ASEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2/ASELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2/BSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2/BSELb
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2/CSEL
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2/CSELb
set_case_analysis 1 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2/DSEL
set_case_analysis 0 TILE_00/RBB_10_6/inst_SM_1_0/inst_D3_B2/DSELb
# net 49: (6 7)->(6 5) 1 1 0 1 #timing (2246 1940) ps
set_case_analysis 1 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1_int/ASEL
set_case_analysis 0 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1_int/ASELb
set_case_analysis 0 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1_int/BSEL
set_case_analysis 1 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1_int/BSELb
set_case_analysis 0 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1_int/CSEL
set_case_analysis 1 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1_int/CSELb
set_case_analysis 0 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1_int/DSEL
set_case_analysis 1 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1_int/DSELb
set_case_analysis 0 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1_int/ESEL
set_case_analysis 1 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1_int/ESELb
set_case_analysis 0 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1/ASEL
set_case_analysis 1 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1/ASELb
set_case_analysis 0 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1/BSEL
set_case_analysis 1 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1/BSELb
set_case_analysis 0 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1/CSEL
set_case_analysis 1 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1/CSELb
set_case_analysis 0 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1/DSEL
set_case_analysis 1 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1/DSELb
set_case_analysis 1 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1/ESEL
set_case_analysis 0 TILE_00/RBB_7_6/inst_SM_0_0/inst_D1_B1/ESELb
# net 49: (6 5)->(6 5) 0 0 0 1 #timing (2117 2419) ps
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_1_0/inst_I1/ASEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_1_0/inst_I1/ASELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_1_0/inst_I1/BSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_1_0/inst_I1/BSELb
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_1_0/inst_I1/CSEL
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_1_0/inst_I1/CSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_1_0/inst_I1/DSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_1_0/inst_I1/DSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_1_0/inst_I1/ESEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_1_0/inst_I1/ESELb
# Dumping SDC for net 70, criticality 0.996209
# net 70: (3 2)->(3 2) 0 0 0 0 #timing (162 162) ps
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_1/inst_BC5/OUT
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_1/inst_BC5/OUTb
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_1/inst_BC5/OUT
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_1/inst_BC5/OUTb
# net 70: (3 2)->(3 0) 1 1 0 0 #timing (286 273) ps
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_1/inst_U1_B1/ASEL
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_1/inst_U1_B1/ASELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_1/inst_U1_B1/BSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_1/inst_U1_B1/BSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_1/inst_U1_B1/CSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_1/inst_U1_B1/CSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_1/inst_U1_B1/DSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_1/inst_U1_B1/DSELb
# net 70: (3 0)->(3 0) 1 0 1 1 #timing (498 460) ps
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2_int/ASEL
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2_int/ASELb
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2_int/BSEL
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2_int/BSELb
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2_int/CSEL
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2_int/CSELb
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2_int/DSEL
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2_int/DSELb
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2_int/ESEL
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2_int/ESELb
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2/ASEL
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2/ASELb
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2/BSEL
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2/BSELb
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2/CSEL
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2/CSELb
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2/DSEL
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2/DSELb
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2/ESEL
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_D1_L2/ESELb
# net 70: (3 0)->(2 1) 0 3 0 1 #timing (600 620) ps
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_I4/ASEL
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_I4/ASELb
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_I4/BSEL
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_I4/BSELb
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_I4/CSEL
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_I4/CSELb
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_I4/DSEL
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_I4/DSELb
set_case_analysis 0 TILE_00/RBB_0_3/inst_SM_0_0/inst_I4/ESEL
set_case_analysis 1 TILE_00/RBB_0_3/inst_SM_0_0/inst_I4/ESELb
# Dumping SDC for net 70, criticality 0.996209
# net 70: (3 2)->(2 2) 0 2 0 0 #timing (174 174) ps
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_1/inst_BC7/OUT
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_1/inst_BC7/OUTb
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_1/inst_BC7/OUT
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_1/inst_BC7/OUTb
# net 70: (2 2)->(2 2) 1 0 0 0 #timing (257 258) ps
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_U1_L1/ASEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_U1_L1/ASELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_U1_L1/BSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_U1_L1/BSELb
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_U1_L1/CSEL
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_U1_L1/CSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_U1_L1/DSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_U1_L1/DSELb
# net 70: (2 2)->(2 6) 3 1 0 0 #timing (562 501) ps
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_U3_B1/ASEL
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_U3_B1/ASELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_U3_B1/BSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_U3_B1/BSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_U3_B1/CSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_U3_B1/CSELb
set_case_analysis 0 TILE_00/RBB_1_2/inst_SM_1_0/inst_U3_B1/DSEL
set_case_analysis 1 TILE_00/RBB_1_2/inst_SM_1_0/inst_U3_B1/DSELb
# net 70: (2 6)->(6 6) 4 2 0 0 #timing (849 772) ps
set_case_analysis 0 TILE_00/RBB_4_2/inst_SM_2_0/inst_U4_B1/ASEL
set_case_analysis 1 TILE_00/RBB_4_2/inst_SM_2_0/inst_U4_B1/ASELb
set_case_analysis 0 TILE_00/RBB_4_2/inst_SM_2_0/inst_U4_B1/BSEL
set_case_analysis 1 TILE_00/RBB_4_2/inst_SM_2_0/inst_U4_B1/BSELb
set_case_analysis 0 TILE_00/RBB_4_2/inst_SM_2_0/inst_U4_B1/CSEL
set_case_analysis 1 TILE_00/RBB_4_2/inst_SM_2_0/inst_U4_B1/CSELb
set_case_analysis 0 TILE_00/RBB_4_2/inst_SM_2_0/inst_U4_B1/DSEL
set_case_analysis 1 TILE_00/RBB_4_2/inst_SM_2_0/inst_U4_B1/DSELb
set_case_analysis 1 TILE_00/RBB_4_2/inst_SM_2_0/inst_U4_B1/ESEL
set_case_analysis 0 TILE_00/RBB_4_2/inst_SM_2_0/inst_U4_B1/ESELb
set_case_analysis 0 TILE_00/RBB_4_2/inst_SM_2_0/inst_U4_B1/FSEL
set_case_analysis 1 TILE_00/RBB_4_2/inst_SM_2_0/inst_U4_B1/FSELb
# net 70: (6 6)->(6 6) 1 0 1 1 #timing (980 1027) ps
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2_int/ASEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2_int/ASELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2_int/BSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2_int/BSELb
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2_int/CSEL
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2_int/CSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2_int/DSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2_int/DSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2_int/ESEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2_int/ESELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2/ASEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2/ASELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2/BSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2/BSELb
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2/CSEL
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2/CSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2/DSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2/DSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2/ESEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_D1_L2/ESELb
# net 70: (6 6)->(6 7) 0 1 0 1 #timing (1216 1124) ps
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_I2/ASEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_I2/ASELb
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_I2/BSEL
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_I2/BSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_I2/CSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_I2/CSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_I2/DSEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_I2/DSELb
set_case_analysis 0 TILE_00/RBB_4_6/inst_SM_2_0/inst_I2/ESEL
set_case_analysis 1 TILE_00/RBB_4_6/inst_SM_2_0/inst_I2/ESELb
