
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={0,rS,rT,rD,0,10}
	F3= ICache[addr]={0,rS,rT,rD,0,10}
	F4= GPR[rS]=a
	F5= GPR[rT]=b

IF	F6= CP0.ASID=>IMMU.PID
	F7= PC.Out=>IMMU.IEA
	F8= IMMU.Addr=>IAddrReg.In
	F9= IMMU.Hit=>CU.IMMUHit
	F10= PC.Out=>ICache.IEA
	F11= ICache.Out=>IR.In
	F12= ICache.Out=>ICacheReg.In
	F13= ICache.Hit=>CU.ICacheHit
	F14= CtrlASIDIn=0
	F15= CtrlCP0=0
	F16= CtrlEPCIn=0
	F17= CtrlExCodeIn=0
	F18= CtrlIMMU=0
	F19= CtrlPC=0
	F20= CtrlPCInc=1
	F21= CtrlIAddrReg=0
	F22= CtrlICache=0
	F23= CtrlIR=1
	F24= CtrlICacheReg=0
	F25= CtrlIMem=0
	F26= CtrlIRMux=0
	F27= CtrlGPR=0
	F28= CtrlA=0
	F29= CtrlB=0
	F30= CtrlConditionReg=0

ID	F48= IR.Out31_26=>CU.Op
	F49= IR.Out25_21=>GPR.RReg1
	F50= IR.Out20_16=>GPR.RReg2
	F51= IR.Out5_0=>CU.IRFunc
	F52= GPR.Rdata1=>A.In
	F53= GPR.Rdata2=>B.In
	F54= CtrlASIDIn=0
	F55= CtrlCP0=0
	F56= CtrlEPCIn=0
	F57= CtrlExCodeIn=0
	F58= CtrlIMMU=0
	F59= CtrlPC=0
	F60= CtrlPCInc=0
	F61= CtrlIAddrReg=0
	F62= CtrlICache=0
	F63= CtrlIR=0
	F64= CtrlICacheReg=0
	F65= CtrlIMem=0
	F66= CtrlIRMux=0
	F67= CtrlGPR=0
	F68= CtrlA=1
	F69= CtrlB=1
	F70= CtrlConditionReg=0

EX	F71= CMPU.A=32'b0
	F72= B.Out=>CMPU.B
	F73= CMPU.Func=6'b000011
	F74= CMPU.zero=>ConditionReg.In
	F75= CtrlASIDIn=0
	F76= CtrlCP0=0
	F77= CtrlEPCIn=0
	F78= CtrlExCodeIn=0
	F79= CtrlIMMU=0
	F80= CtrlPC=0
	F81= CtrlPCInc=0
	F82= CtrlIAddrReg=0
	F83= CtrlICache=0
	F84= CtrlIR=0
	F85= CtrlICacheReg=0
	F86= CtrlIMem=0
	F87= CtrlIRMux=0
	F88= CtrlGPR=0
	F89= CtrlA=0
	F90= CtrlB=0
	F91= CtrlConditionReg=1

MEM	F92= CtrlASIDIn=0
	F93= CtrlCP0=0
	F94= CtrlEPCIn=0
	F95= CtrlExCodeIn=0
	F96= CtrlIMMU=0
	F97= CtrlPC=0
	F98= CtrlPCInc=0
	F99= CtrlIAddrReg=0
	F100= CtrlICache=0
	F101= CtrlIR=0
	F102= CtrlICacheReg=0
	F103= CtrlIMem=0
	F104= CtrlIRMux=0
	F105= CtrlGPR=0
	F106= CtrlA=0
	F107= CtrlB=0
	F108= CtrlConditionReg=0

MEM(DMMU1)	F109= CtrlASIDIn=0
	F110= CtrlCP0=0
	F111= CtrlEPCIn=0
	F112= CtrlExCodeIn=0
	F113= CtrlIMMU=0
	F114= CtrlPC=0
	F115= CtrlPCInc=0
	F116= CtrlIAddrReg=0
	F117= CtrlICache=0
	F118= CtrlIR=0
	F119= CtrlICacheReg=0
	F120= CtrlIMem=0
	F121= CtrlIRMux=0
	F122= CtrlGPR=0
	F123= CtrlA=0
	F124= CtrlB=0
	F125= CtrlConditionReg=0

MEM(DMMU2)	F126= CtrlASIDIn=0
	F127= CtrlCP0=0
	F128= CtrlEPCIn=0
	F129= CtrlExCodeIn=0
	F130= CtrlIMMU=0
	F131= CtrlPC=0
	F132= CtrlPCInc=0
	F133= CtrlIAddrReg=0
	F134= CtrlICache=0
	F135= CtrlIR=0
	F136= CtrlICacheReg=0
	F137= CtrlIMem=0
	F138= CtrlIRMux=0
	F139= CtrlGPR=0
	F140= CtrlA=0
	F141= CtrlB=0
	F142= CtrlConditionReg=0

WB	F143= IR.Out15_11=>GPR.WReg
	F144= A.Out=>GPR.WData
	F145= ConditionReg.Out=>CU.zero
	F146= CtrlASIDIn=0
	F147= CtrlCP0=0
	F148= CtrlEPCIn=0
	F149= CtrlExCodeIn=0
	F150= CtrlIMMU=0
	F151= CtrlPC=0
	F152= CtrlPCInc=0
	F153= CtrlIAddrReg=0
	F154= CtrlICache=0
	F155= CtrlIR=0
	F156= CtrlICacheReg=0
	F157= CtrlIMem=0
	F158= CtrlIRMux=0
	F159= CtrlGPR=0
	F160= CtrlA=0
	F161= CtrlB=0
	F162= CtrlConditionReg=0

POST	F163= PC[Out]=addr+4
	F164= [ConditionReg]=CompareS(32'b0,b)

