**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1764.26 (MB), peak = 2223.66 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=2378.4M, init mem=2378.4M)
Overlapping with other instance:	2
*info: Placed = 64433          (Fixed = 108)
*info: Unplaced = 0           
Placement Density:92.92%(408100/439200)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.2; mem=2378.4M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (108) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2378.4M) ***
#Start route 287 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 21 19:32:32 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-44) Imported NET CTS_235 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign6_reg_11_ connects to NET CTS_234 at location ( 453.300 491.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_4_ connects to NET CTS_234 at location ( 445.700 490.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_2_ connects to NET CTS_234 at location ( 434.700 488.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_ connects to NET CTS_234 at location ( 434.700 484.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_ connects to NET CTS_234 at location ( 431.700 483.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_1_ connects to NET CTS_234 at location ( 431.700 481.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_ connects to NET CTS_234 at location ( 421.900 481.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/q5_reg_15_ connects to NET CTS_234 at location ( 416.700 481.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_ connects to NET CTS_234 at location ( 428.300 486.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_ connects to NET CTS_234 at location ( 424.300 488.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_ connects to NET CTS_234 at location ( 416.100 484.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/q1_reg_4_ connects to NET CTS_234 at location ( 426.100 479.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_ connects to NET CTS_234 at location ( 424.300 477.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/q14_reg_4_ connects to NET CTS_234 at location ( 420.500 477.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/q5_reg_14_ connects to NET CTS_234 at location ( 417.100 472.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/q15_reg_4_ connects to NET CTS_234 at location ( 422.500 473.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_ connects to NET CTS_234 at location ( 451.500 468.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_ connects to NET CTS_234 at location ( 449.100 461.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/q4_reg_11_ connects to NET CTS_234 at location ( 453.300 457.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_ connects to NET CTS_234 at location ( 446.300 459.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_234 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_233 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/CTS_16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/CTS_24 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/CTS_23 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_231 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_229 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_228 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_0__fifo_instance/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_224 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/CTS_22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_1__fifo_instance/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_218 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_217 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST psum_mem_instance for NET CTS_181. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST kmem_instance for NET CTS_228. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST qmem_instance for NET CTS_235. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 46432 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_RC_5717_0 FILLER_14829. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2110) Found 1 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:03, memory = 1787.32 (MB), peak = 2223.66 (MB)
#Merging special wires using 8 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 734.675 196.510 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 788.075 189.310 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 787.875 187.890 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 788.875 185.710 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 788.475 191.490 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 777.675 189.310 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 782.875 189.310 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 757.075 189.310 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 762.275 189.310 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 745.675 223.890 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 750.275 221.710 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 741.875 207.310 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 740.875 205.890 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 740.675 203.710 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 745.275 202.290 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 746.075 205.890 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 745.875 203.710 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 744.675 198.690 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 745.875 200.110 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 738.275 198.690 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#105 routed nets are extracted.
#    102 (0.22%) extracted nets are partially routed.
#3 routed nets are imported.
#178 (0.38%) nets are without wires.
#46148 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 46434.
#
#Number of eco nets is 102
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 19:32:37 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 19:32:37 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2046        1203       65100    76.81%
#  Metal 2        V        2941        1559       65100    34.09%
#  Metal 3        H        2288         961       65100    29.15%
#  Metal 4        V        3221        1279       65100    29.36%
#  Metal 5        H        2954         295       65100     5.24%
#  Metal 6        V        4500           0       65100     0.00%
#  Metal 7        H         810           0       65100     0.00%
#  Metal 8        V        1125           0       65100     0.00%
#  --------------------------------------------------------------
#  Total                  19885      17.34%  520800    21.83%
#
#  287 nets (0.62%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1797.88 (MB), peak = 2223.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1807.34 (MB), peak = 2223.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1800.52 (MB), peak = 2223.66 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.33 (MB), peak = 2223.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 255 (skipped).
#Total number of nets with skipped attribute = 45893 (skipped).
#Total number of routable nets = 286.
#Total number of nets in the design = 46434.
#
#280 routable nets have only global wires.
#6 routable nets have only detail routed wires.
#45893 skipped nets have only detail routed wires.
#280 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                280               0  
#------------------------------------------------
#        Total                280               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                286                178           45715  
#-------------------------------------------------------------------
#        Total                286                178           45715  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 287
#Total wire length = 35374 um.
#Total half perimeter of net bounding box = 13277 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 579 um.
#Total wire length on LAYER M3 = 20126 um.
#Total wire length on LAYER M4 = 14531 um.
#Total wire length on LAYER M5 = 135 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14431
#Total number of multi-cut vias = 70 (  0.5%)
#Total number of single cut vias = 14361 ( 99.5%)
#Up-Via Summary (total 14431):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5036 ( 98.6%)        70 (  1.4%)       5106
#  Metal 2        4466 (100.0%)         0 (  0.0%)       4466
#  Metal 3        4773 (100.0%)         0 (  0.0%)       4773
#  Metal 4          86 (100.0%)         0 (  0.0%)         86
#-----------------------------------------------------------
#                14361 ( 99.5%)        70 (  0.5%)      14431 
#
#Total number of involved priority nets 280
#Maximum src to sink distance for priority net 412.1
#Average of max src_to_sink distance for priority net 45.7
#Average of ave src_to_sink distance for priority net 27.3
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1808.33 (MB), peak = 2223.66 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.31 (MB), peak = 2223.66 (MB)
#Start Track Assignment.
#Done with 2056 horizontal wires in 2 hboxes and 1098 vertical wires in 3 hboxes.
#Done with 29 horizontal wires in 2 hboxes and 12 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 287
#Total wire length = 36906 um.
#Total half perimeter of net bounding box = 13277 um.
#Total wire length on LAYER M1 = 1478 um.
#Total wire length on LAYER M2 = 581 um.
#Total wire length on LAYER M3 = 20074 um.
#Total wire length on LAYER M4 = 14616 um.
#Total wire length on LAYER M5 = 157 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14093
#Total number of multi-cut vias = 70 (  0.5%)
#Total number of single cut vias = 14023 ( 99.5%)
#Up-Via Summary (total 14093):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        4881 ( 98.6%)        70 (  1.4%)       4951
#  Metal 2        4308 (100.0%)         0 (  0.0%)       4308
#  Metal 3        4749 (100.0%)         0 (  0.0%)       4749
#  Metal 4          85 (100.0%)         0 (  0.0%)         85
#-----------------------------------------------------------
#                14023 ( 99.5%)        70 (  0.5%)      14093 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1807.40 (MB), peak = 2223.66 (MB)
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:06
#Increased memory = 28.63 (MB)
#Total memory = 1807.40 (MB)
#Peak memory = 2223.66 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.3% of the total area was rechecked for DRC, and 30.1% required routing.
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            2        2
#	Totals        2        2
#51931 out of 64433 instances need to be verified(marked ipoed).
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            2        2
#	Totals        2        2
#cpu time = 00:00:57, elapsed time = 00:00:11, memory = 2115.26 (MB), peak = 2223.66 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1822.50 (MB), peak = 2223.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 287
#Total wire length = 30048 um.
#Total half perimeter of net bounding box = 13277 um.
#Total wire length on LAYER M1 = 155 um.
#Total wire length on LAYER M2 = 5267 um.
#Total wire length on LAYER M3 = 15084 um.
#Total wire length on LAYER M4 = 9541 um.
#Total wire length on LAYER M5 = 1 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 11941
#Total number of multi-cut vias = 268 (  2.2%)
#Total number of single cut vias = 11673 ( 97.8%)
#Up-Via Summary (total 11941):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        4916 ( 94.8%)       268 (  5.2%)       5184
#  Metal 2        4158 (100.0%)         0 (  0.0%)       4158
#  Metal 3        2597 (100.0%)         0 (  0.0%)       2597
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                11673 ( 97.8%)       268 (  2.2%)      11941 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:58
#Elapsed time = 00:00:12
#Increased memory = -7.26 (MB)
#Total memory = 1800.14 (MB)
#Peak memory = 2223.66 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:58
#Elapsed time = 00:00:12
#Increased memory = -7.26 (MB)
#Total memory = 1800.14 (MB)
#Peak memory = 2223.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:10
#Elapsed time = 00:00:21
#Increased memory = -8.75 (MB)
#Total memory = 1755.61 (MB)
#Peak memory = 2223.66 (MB)
#Number of warnings = 68
#Total number of warnings = 124
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 19:32:53 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 21 19:32:53 2025
#
#Generating timing data, please wait...
#46180 total nets, 286 already routed, 286 will ignore in trialRoute
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_235. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_228. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
End delay calculation. (MEM=2833.93 CPU=0:00:06.6 REAL=0:00:01.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:15, elapsed time = 00:00:09, memory = 1680.68 (MB), peak = 2223.66 (MB)
#Done generating timing data.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST psum_mem_instance for NET CTS_181. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST kmem_instance for NET CTS_228. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST qmem_instance for NET CTS_235. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#Start reading timing information from file .timing_file_9811.tif.gz ...
#Read in timing information for 246 ports, 43165 instances from timing file .timing_file_9811.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 46432 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FE_RC_5717_0 FILLER_14829. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2110) Found 1 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#173/46179 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1623.45 (MB), peak = 2223.66 (MB)
#Merging special wires using 8 threads...
#
#Connectivity extraction summary:
#2 routed nets are extracted.
#284 routed nets are imported.
#45893 (98.83%) nets are without wires.
#255 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 46434.
#
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 19:33:08 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 19:33:08 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2046        1203       65100    76.81%
#  Metal 2        V        2941        1559       65100    34.09%
#  Metal 3        H        2288         961       65100    29.15%
#  Metal 4        V        3221        1279       65100    29.36%
#  Metal 5        H        2954         295       65100     5.24%
#  Metal 6        V        4500           0       65100     0.00%
#  Metal 7        H         810           0       65100     0.00%
#  Metal 8        V        1125           0       65100     0.00%
#  --------------------------------------------------------------
#  Total                  19885      17.34%  520800    21.83%
#
#  287 nets (0.62%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1632.50 (MB), peak = 2223.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1667.64 (MB), peak = 2223.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1669.43 (MB), peak = 2223.66 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1708.09 (MB), peak = 2223.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 255 (skipped).
#Total number of routable nets = 46179.
#Total number of nets in the design = 46434.
#
#45893 routable nets have only global wires.
#286 routable nets have only detail routed wires.
#178 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#286 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                178           45715  
#------------------------------------------------
#        Total                178           45715  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                286                178           45715  
#-------------------------------------------------------------------
#        Total                286                178           45715  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    563(1.31%)    105(0.24%)     10(0.02%)   (1.58%)
#   Metal 3     19(0.04%)      1(0.00%)      0(0.00%)   (0.04%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    582(0.14%)    106(0.03%)     10(0.00%)   (0.17%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.01% H + 0.31% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 287
#Total wire length = 1055041 um.
#Total half perimeter of net bounding box = 1009678 um.
#Total wire length on LAYER M1 = 3116 um.
#Total wire length on LAYER M2 = 214869 um.
#Total wire length on LAYER M3 = 313524 um.
#Total wire length on LAYER M4 = 208960 um.
#Total wire length on LAYER M5 = 201887 um.
#Total wire length on LAYER M6 = 57921 um.
#Total wire length on LAYER M7 = 28986 um.
#Total wire length on LAYER M8 = 25777 um.
#Total number of vias = 297899
#Total number of multi-cut vias = 268 (  0.1%)
#Total number of single cut vias = 297631 ( 99.9%)
#Up-Via Summary (total 297899):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      146864 ( 99.8%)       268 (  0.2%)     147132
#  Metal 2      101703 (100.0%)         0 (  0.0%)     101703
#  Metal 3       26089 (100.0%)         0 (  0.0%)      26089
#  Metal 4       12214 (100.0%)         0 (  0.0%)      12214
#  Metal 5        4620 (100.0%)         0 (  0.0%)       4620
#  Metal 6        3008 (100.0%)         0 (  0.0%)       3008
#  Metal 7        3133 (100.0%)         0 (  0.0%)       3133
#-----------------------------------------------------------
#               297631 ( 99.9%)       268 (  0.1%)     297899 
#
#Max overcon = 6 tracks.
#Total overcon = 0.17%.
#Worst layer Gcell overcon rate = 0.04%.
#cpu time = 00:00:29, elapsed time = 00:00:28, memory = 1709.13 (MB), peak = 2223.66 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.50 (MB), peak = 2223.66 (MB)
#Start Track Assignment.
#Done with 67465 horizontal wires in 2 hboxes and 70176 vertical wires in 3 hboxes.
#Done with 16339 horizontal wires in 2 hboxes and 14028 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 287
#Total wire length = 1098363 um.
#Total half perimeter of net bounding box = 1009678 um.
#Total wire length on LAYER M1 = 34886 um.
#Total wire length on LAYER M2 = 212508 um.
#Total wire length on LAYER M3 = 325100 um.
#Total wire length on LAYER M4 = 209282 um.
#Total wire length on LAYER M5 = 203105 um.
#Total wire length on LAYER M6 = 58133 um.
#Total wire length on LAYER M7 = 29322 um.
#Total wire length on LAYER M8 = 26027 um.
#Total number of vias = 297899
#Total number of multi-cut vias = 268 (  0.1%)
#Total number of single cut vias = 297631 ( 99.9%)
#Up-Via Summary (total 297899):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      146864 ( 99.8%)       268 (  0.2%)     147132
#  Metal 2      101703 (100.0%)         0 (  0.0%)     101703
#  Metal 3       26089 (100.0%)         0 (  0.0%)      26089
#  Metal 4       12214 (100.0%)         0 (  0.0%)      12214
#  Metal 5        4620 (100.0%)         0 (  0.0%)       4620
#  Metal 6        3008 (100.0%)         0 (  0.0%)       3008
#  Metal 7        3133 (100.0%)         0 (  0.0%)       3133
#-----------------------------------------------------------
#               297631 ( 99.9%)       268 (  0.1%)     297899 
#
#cpu time = 00:00:12, elapsed time = 00:00:11, memory = 1677.58 (MB), peak = 2223.66 (MB)
#
#Cpu time = 00:00:44
#Elapsed time = 00:00:42
#Increased memory = 61.08 (MB)
#Total memory = 1677.58 (MB)
#Peak memory = 2223.66 (MB)
#Using multithreading with 8 threads.
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 568
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           32        6       23        3      102        0        3      169
#	M2          114       30      168        1        2        9        0      324
#	M3            6        2        0        0        0        0        0        8
#	M4            0        0        1        0        0        0        0        1
#	M5            0        0       65        0        0        0        1       66
#	Totals      152       38      257        4      104        9        4      568
#cpu time = 00:07:11, elapsed time = 00:01:20, memory = 2283.55 (MB), peak = 2288.00 (MB)
#start 1st optimization iteration ...
#    number of violations = 427
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           68       29       29       12       23        0      161
#	M2          113       35       71       10       10        8      247
#	M3           11        7        0        0        0        0       18
#	M4            0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        1
#	Totals      192       71      101       22       33        8      427
#    number of process antenna violations = 1
#cpu time = 00:00:22, elapsed time = 00:00:05, memory = 1906.39 (MB), peak = 2288.00 (MB)
#start 2nd optimization iteration ...
#    number of violations = 399
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           39        9       34        0       17        0       99
#	M2           98       21      111       24       10       17      281
#	M3           10        6        2        0        0        1       19
#	Totals      147       36      147       24       27       18      399
#    number of process antenna violations = 1
#cpu time = 00:00:12, elapsed time = 00:00:03, memory = 1883.73 (MB), peak = 2288.00 (MB)
#start 3rd optimization iteration ...
#    number of violations = 149
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            2        1        4        0       12        0       19
#	M2           51        5       32       10        9        6      113
#	M3            9        3        4        0        0        1       17
#	Totals       62        9       40       10       21        7      149
#    number of process antenna violations = 1
#cpu time = 00:00:11, elapsed time = 00:00:03, memory = 1868.62 (MB), peak = 2288.00 (MB)
#start 4th optimization iteration ...
#    number of violations = 96
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            2        0        5        0       12        0       19
#	M2           39        3        5        2        9        3       61
#	M3            9        3        3        0        0        1       16
#	Totals       50        6       13        2       21        4       96
#    number of process antenna violations = 1
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1851.84 (MB), peak = 2288.00 (MB)
#start 5th optimization iteration ...
#    number of violations = 94
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            3        0        4        0        9        0       16
#	M2           40        4        5        2        9        2       62
#	M3            9        5        2        0        0        0       16
#	Totals       52        9       11        2       18        2       94
#    number of process antenna violations = 1
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1831.21 (MB), peak = 2288.00 (MB)
#start 6th optimization iteration ...
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        4        8        0       13
#	M2           38        5        7        8        4       62
#	M3            7        3        1        0        0       11
#	Totals       46        8       12       16        4       86
#    number of process antenna violations = 1
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1976.89 (MB), peak = 2288.00 (MB)
#start 7th optimization iteration ...
#    number of violations = 83
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        3        7        0       11
#	M2           37        6        7       10        3       63
#	M3            6        2        1        0        0        9
#	Totals       44        8       11       17        3       83
#    number of process antenna violations = 1
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1975.05 (MB), peak = 2288.00 (MB)
#start 8th optimization iteration ...
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        3        7        0       11
#	M2           37        5        6       10        3       61
#	M3            9        3        1        0        1       14
#	Totals       47        8       10       17        4       86
#    number of process antenna violations = 1
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1949.90 (MB), peak = 2288.00 (MB)
#start 9th optimization iteration ...
#    number of violations = 81
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        3        4        0        8
#	M2           36        4        8        8        5       61
#	M3            7        4        1        0        0       12
#	Totals       44        8       12       12        5       81
#    number of process antenna violations = 1
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1945.51 (MB), peak = 2288.00 (MB)
#start 10th optimization iteration ...
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            2        0        3        8        0       13
#	M2           39        4        5        9        2       59
#	M3            7        5        2        0        0       14
#	Totals       48        9       10       17        2       86
#    number of process antenna violations = 1
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1947.97 (MB), peak = 2288.00 (MB)
#start 11th optimization iteration ...
#    number of violations = 90
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        3        0        5        0        8
#	M2           43        5        9        2        7        5       71
#	M3            7        4        0        0        0        0       11
#	Totals       50        9       12        2       12        5       90
#    number of process antenna violations = 1
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2149.22 (MB), peak = 2288.00 (MB)
#start 12th optimization iteration ...
#    number of violations = 83
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        3        4        0        7
#	M2           41        3        6        6        3       59
#	M3           11        5        1        0        0       17
#	Totals       52        8       10       10        3       83
#    number of process antenna violations = 1
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2105.00 (MB), peak = 2288.00 (MB)
#start 13th optimization iteration ...
#    number of violations = 81
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        4        3        0        7
#	M2           41        5        8        7        5       66
#	M3            6        1        1        0        0        8
#	Totals       47        6       13       10        5       81
#    number of process antenna violations = 1
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2096.49 (MB), peak = 2288.00 (MB)
#start 14th optimization iteration ...
#    number of violations = 92
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        4        0        7        0       11
#	M2           42        4        6        2        9        3       66
#	M3            8        4        2        0        0        1       15
#	Totals       50        8       12        2       16        4       92
#    number of process antenna violations = 1
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2088.28 (MB), peak = 2288.00 (MB)
#start 15th optimization iteration ...
#    number of violations = 63
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	M1            0        1        1        0        2
#	M2           37       17        0        4       58
#	M3            3        0        0        0        3
#	Totals       40       18        1        4       63
#    number of process antenna violations = 1
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2146.39 (MB), peak = 2288.00 (MB)
#start 16th optimization iteration ...
#    number of violations = 62
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        1        2        0        3
#	M2           38        0        8        1        6       53
#	M3            4        2        0        0        0        6
#	Totals       42        2        9        3        6       62
#    number of process antenna violations = 1
#cpu time = 00:00:06, elapsed time = 00:00:02, memory = 2407.57 (MB), peak = 2411.57 (MB)
#start 17th optimization iteration ...
#    number of violations = 61
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	M1            0        1        3        0        4
#	M2           37        7        2        5       51
#	M3            5        1        0        0        6
#	Totals       42        9        5        5       61
#    number of process antenna violations = 1
#cpu time = 00:00:06, elapsed time = 00:00:02, memory = 2400.59 (MB), peak = 2411.57 (MB)
#start 18th optimization iteration ...
#    number of violations = 57
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	M1            0        1        3        0        4
#	M2           36        6        2        4       48
#	M3            4        1        0        0        5
#	Totals       40        8        5        4       57
#    number of process antenna violations = 1
#cpu time = 00:00:07, elapsed time = 00:00:02, memory = 2448.52 (MB), peak = 2452.91 (MB)
#start 19th optimization iteration ...
#    number of violations = 71
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        1        5        0        6
#	M2           38        0        6        4        5       53
#	M3            9        3        0        0        0       12
#	Totals       47        3        7        9        5       71
#    number of process antenna violations = 1
#cpu time = 00:00:07, elapsed time = 00:00:02, memory = 2442.89 (MB), peak = 2452.91 (MB)
#start 20th optimization iteration ...
#    number of violations = 53
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        1        3        0        4
#	M2           34        1        4        2        2       43
#	M3            5        0        1        0        0        6
#	Totals       39        1        6        5        2       53
#    number of process antenna violations = 1
#cpu time = 00:00:07, elapsed time = 00:00:02, memory = 2425.73 (MB), peak = 2452.91 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 287
#Total wire length = 1102499 um.
#Total half perimeter of net bounding box = 1009678 um.
#Total wire length on LAYER M1 = 5755 um.
#Total wire length on LAYER M2 = 231177 um.
#Total wire length on LAYER M3 = 329207 um.
#Total wire length on LAYER M4 = 229067 um.
#Total wire length on LAYER M5 = 198536 um.
#Total wire length on LAYER M6 = 60036 um.
#Total wire length on LAYER M7 = 26144 um.
#Total wire length on LAYER M8 = 22577 um.
#Total number of vias = 329197
#Total number of multi-cut vias = 2759 (  0.8%)
#Total number of single cut vias = 326438 ( 99.2%)
#Up-Via Summary (total 329197):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      150537 ( 99.1%)      1406 (  0.9%)     151943
#  Metal 2      126515 (100.0%)         0 (  0.0%)     126515
#  Metal 3       33130 (100.0%)         0 (  0.0%)      33130
#  Metal 4       10629 (100.0%)         0 (  0.0%)      10629
#  Metal 5        2176 ( 61.7%)      1353 ( 38.3%)       3529
#  Metal 6        1767 (100.0%)         0 (  0.0%)       1767
#  Metal 7        1684 (100.0%)         0 (  0.0%)       1684
#-----------------------------------------------------------
#               326438 ( 99.2%)      2759 (  0.8%)     329197 
#
#Total number of DRC violations = 53
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 4
#Total number of violations on LAYER M2 = 43
#Total number of violations on LAYER M3 = 6
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:09:18
#Elapsed time = 00:01:59
#Increased memory = -5.28 (MB)
#Total memory = 1672.30 (MB)
#Peak memory = 2452.91 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 66
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        1        0        3        0        4
#	M2           29        1       11        4        5        7       57
#	M3            3        2        0        0        0        0        5
#	Totals       32        3       12        4        8        7       66
#cpu time = 00:00:45, elapsed time = 00:00:16, memory = 1656.54 (MB), peak = 2580.12 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 61
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        1        2        0        3
#	M2           33        3        9        3        5       53
#	M3            4        1        0        0        0        5
#	Totals       37        4       10        5        5       61
#cpu time = 00:00:46, elapsed time = 00:00:13, memory = 1651.70 (MB), peak = 2580.12 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 67
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        1        4        0        5
#	M2           28        3       18        5        3       57
#	M3            4        0        1        0        0        5
#	Totals       32        3       20        9        3       67
#cpu time = 00:01:04, elapsed time = 00:00:26, memory = 1657.40 (MB), peak = 2580.12 (MB)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 50
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            2        0        2        1        2        0        7
#	M2           29        0        4        0        1        3       37
#	M3            5        1        0        0        0        0        6
#	Totals       36        1        6        1        3        3       50
#cpu time = 00:00:54, elapsed time = 00:00:23, memory = 1659.74 (MB), peak = 2580.12 (MB)
#start 5th post routing optimization iteration ...
#    number of DRC violations = 53
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        1        1        0        3
#	M2           28        0       10        1        6       45
#	M3            4        1        0        0        0        5
#	Totals       33        1       11        2        6       53
#cpu time = 00:00:38, elapsed time = 00:00:12, memory = 1650.82 (MB), peak = 2580.12 (MB)
#start 6th post routing optimization iteration ...
#    number of DRC violations = 53
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        1        1        0        3
#	M2           28        0       10        1        6       45
#	M3            4        1        0        0        0        5
#	Totals       33        1       11        2        6       53
#cpu time = 00:00:37, elapsed time = 00:00:12, memory = 1650.36 (MB), peak = 2580.12 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:04:45
#Elapsed time = 00:01:41
#Increased memory = -21.95 (MB)
#Total memory = 1650.36 (MB)
#Peak memory = 2580.12 (MB)
#Total number of nets with non-default rule or having extra spacing = 287
#Total wire length = 1102491 um.
#Total half perimeter of net bounding box = 1009678 um.
#Total wire length on LAYER M1 = 5757 um.
#Total wire length on LAYER M2 = 231557 um.
#Total wire length on LAYER M3 = 329257 um.
#Total wire length on LAYER M4 = 228778 um.
#Total wire length on LAYER M5 = 198385 um.
#Total wire length on LAYER M6 = 60036 um.
#Total wire length on LAYER M7 = 26144 um.
#Total wire length on LAYER M8 = 22577 um.
#Total number of vias = 329126
#Total number of multi-cut vias = 2759 (  0.8%)
#Total number of single cut vias = 326367 ( 99.2%)
#Up-Via Summary (total 329126):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      150537 ( 99.1%)      1406 (  0.9%)     151943
#  Metal 2      126542 (100.0%)         0 (  0.0%)     126542
#  Metal 3       33041 (100.0%)         0 (  0.0%)      33041
#  Metal 4       10620 (100.0%)         0 (  0.0%)      10620
#  Metal 5        2176 ( 61.7%)      1353 ( 38.3%)       3529
#  Metal 6        1767 (100.0%)         0 (  0.0%)       1767
#  Metal 7        1684 (100.0%)         0 (  0.0%)       1684
#-----------------------------------------------------------
#               326367 ( 99.2%)      2759 (  0.8%)     329126 
#
#Total number of DRC violations = 53
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 3
#Total number of violations on LAYER M2 = 45
#Total number of violations on LAYER M3 = 5
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        1        1        0        3
#	M2           28        0       10        1        6       45
#	M3            4        1        0        0        0        5
#	Totals       33        1       11        2        6       53
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1653.14 (MB), peak = 2580.12 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 287
#Total wire length = 1102491 um.
#Total half perimeter of net bounding box = 1009678 um.
#Total wire length on LAYER M1 = 5757 um.
#Total wire length on LAYER M2 = 231557 um.
#Total wire length on LAYER M3 = 329257 um.
#Total wire length on LAYER M4 = 228778 um.
#Total wire length on LAYER M5 = 198385 um.
#Total wire length on LAYER M6 = 60036 um.
#Total wire length on LAYER M7 = 26144 um.
#Total wire length on LAYER M8 = 22577 um.
#Total number of vias = 329126
#Total number of multi-cut vias = 2759 (  0.8%)
#Total number of single cut vias = 326367 ( 99.2%)
#Up-Via Summary (total 329126):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      150537 ( 99.1%)      1406 (  0.9%)     151943
#  Metal 2      126542 (100.0%)         0 (  0.0%)     126542
#  Metal 3       33041 (100.0%)         0 (  0.0%)      33041
#  Metal 4       10620 (100.0%)         0 (  0.0%)      10620
#  Metal 5        2176 ( 61.7%)      1353 ( 38.3%)       3529
#  Metal 6        1767 (100.0%)         0 (  0.0%)       1767
#  Metal 7        1684 (100.0%)         0 (  0.0%)       1684
#-----------------------------------------------------------
#               326367 ( 99.2%)      2759 (  0.8%)     329126 
#
#Total number of DRC violations = 53
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 1
#Total number of violations on LAYER M1 = 3
#Total number of violations on LAYER M2 = 45
#Total number of violations on LAYER M3 = 5
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1653.86 (MB), peak = 2580.12 (MB)
#Total number of nets with non-default rule or having extra spacing = 287
#Total wire length = 1102491 um.
#Total half perimeter of net bounding box = 1009678 um.
#Total wire length on LAYER M1 = 5757 um.
#Total wire length on LAYER M2 = 231557 um.
#Total wire length on LAYER M3 = 329257 um.
#Total wire length on LAYER M4 = 228778 um.
#Total wire length on LAYER M5 = 198385 um.
#Total wire length on LAYER M6 = 60036 um.
#Total wire length on LAYER M7 = 26144 um.
#Total wire length on LAYER M8 = 22577 um.
#Total number of vias = 329126
#Total number of multi-cut vias = 2759 (  0.8%)
#Total number of single cut vias = 326367 ( 99.2%)
#Up-Via Summary (total 329126):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      150537 ( 99.1%)      1406 (  0.9%)     151943
#  Metal 2      126542 (100.0%)         0 (  0.0%)     126542
#  Metal 3       33041 (100.0%)         0 (  0.0%)      33041
#  Metal 4       10620 (100.0%)         0 (  0.0%)      10620
#  Metal 5        2176 ( 61.7%)      1353 ( 38.3%)       3529
#  Metal 6        1767 (100.0%)         0 (  0.0%)       1767
#  Metal 7        1684 (100.0%)         0 (  0.0%)       1684
#-----------------------------------------------------------
#               326367 ( 99.2%)      2759 (  0.8%)     329126 
#
#Total number of DRC violations = 53
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 1
#Total number of violations on LAYER M1 = 3
#Total number of violations on LAYER M2 = 45
#Total number of violations on LAYER M3 = 5
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST psum_mem_instance for NET CTS_181. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST kmem_instance for NET CTS_228. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST qmem_instance for NET CTS_235. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 21 19:37:35 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1653.68 (MB), peak = 2580.12 (MB)
#
#Start Post Route Wire Spread.
#Done with 11609 horizontal wires in 4 hboxes and 8792 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 287
#Total wire length = 1111202 um.
#Total half perimeter of net bounding box = 1009678 um.
#Total wire length on LAYER M1 = 5772 um.
#Total wire length on LAYER M2 = 232673 um.
#Total wire length on LAYER M3 = 332498 um.
#Total wire length on LAYER M4 = 231306 um.
#Total wire length on LAYER M5 = 199506 um.
#Total wire length on LAYER M6 = 60087 um.
#Total wire length on LAYER M7 = 26477 um.
#Total wire length on LAYER M8 = 22884 um.
#Total number of vias = 329126
#Total number of multi-cut vias = 2759 (  0.8%)
#Total number of single cut vias = 326367 ( 99.2%)
#Up-Via Summary (total 329126):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      150537 ( 99.1%)      1406 (  0.9%)     151943
#  Metal 2      126542 (100.0%)         0 (  0.0%)     126542
#  Metal 3       33041 (100.0%)         0 (  0.0%)      33041
#  Metal 4       10620 (100.0%)         0 (  0.0%)      10620
#  Metal 5        2176 ( 61.7%)      1353 ( 38.3%)       3529
#  Metal 6        1767 (100.0%)         0 (  0.0%)       1767
#  Metal 7        1684 (100.0%)         0 (  0.0%)       1684
#-----------------------------------------------------------
#               326367 ( 99.2%)      2759 (  0.8%)     329126 
#
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1737.72 (MB), peak = 2580.12 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 287
#Total wire length = 1111202 um.
#Total half perimeter of net bounding box = 1009678 um.
#Total wire length on LAYER M1 = 5772 um.
#Total wire length on LAYER M2 = 232673 um.
#Total wire length on LAYER M3 = 332498 um.
#Total wire length on LAYER M4 = 231306 um.
#Total wire length on LAYER M5 = 199506 um.
#Total wire length on LAYER M6 = 60087 um.
#Total wire length on LAYER M7 = 26477 um.
#Total wire length on LAYER M8 = 22884 um.
#Total number of vias = 329126
#Total number of multi-cut vias = 2759 (  0.8%)
#Total number of single cut vias = 326367 ( 99.2%)
#Up-Via Summary (total 329126):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      150537 ( 99.1%)      1406 (  0.9%)     151943
#  Metal 2      126542 (100.0%)         0 (  0.0%)     126542
#  Metal 3       33041 (100.0%)         0 (  0.0%)      33041
#  Metal 4       10620 (100.0%)         0 (  0.0%)      10620
#  Metal 5        2176 ( 61.7%)      1353 ( 38.3%)       3529
#  Metal 6        1767 (100.0%)         0 (  0.0%)       1767
#  Metal 7        1684 (100.0%)         0 (  0.0%)       1684
#-----------------------------------------------------------
#               326367 ( 99.2%)      2759 (  0.8%)     329126 
#
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST psum_mem_instance for NET CTS_181. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST kmem_instance for NET CTS_228. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST qmem_instance for NET CTS_235. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#
#Start DRC checking..
#    number of violations = 56
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        1        1        0        3
#	M2           31        0       10        1        6       48
#	M3            4        1        0        0        0        5
#	Totals       36        1       11        2        6       56
#cpu time = 00:00:28, elapsed time = 00:00:06, memory = 2030.68 (MB), peak = 2580.12 (MB)
#CELL_VIEW core,init has 56 DRC violations
#Total number of DRC violations = 56
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 1
#Total number of violations on LAYER M1 = 3
#Total number of violations on LAYER M2 = 48
#Total number of violations on LAYER M3 = 5
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 3 DRCs
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST psum_mem_instance for NET CTS_181. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST kmem_instance for NET CTS_228. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST qmem_instance for NET CTS_235. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#
#Start Post Route via swapping..
#    number of violations = 56
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        1        1        0        3
#	M2           31        0       10        1        6       48
#	M3            4        1        0        0        0        5
#	Totals       36        1       11        2        6       56
#cpu time = 00:00:52, elapsed time = 00:00:10, memory = 1763.90 (MB), peak = 2580.12 (MB)
#    number of violations = 53
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        1        1        0        3
#	M2           28        0       10        1        6       45
#	M3            4        1        0        0        0        5
#	Totals       33        1       11        2        6       53
#cpu time = 00:00:57, elapsed time = 00:00:12, memory = 1677.43 (MB), peak = 2580.12 (MB)
#CELL_VIEW core,init has 53 DRC violations
#Total number of DRC violations = 53
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 1
#Total number of violations on LAYER M1 = 3
#Total number of violations on LAYER M2 = 45
#Total number of violations on LAYER M3 = 5
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 287
#Total wire length = 1111202 um.
#Total half perimeter of net bounding box = 1009678 um.
#Total wire length on LAYER M1 = 5772 um.
#Total wire length on LAYER M2 = 232673 um.
#Total wire length on LAYER M3 = 332498 um.
#Total wire length on LAYER M4 = 231306 um.
#Total wire length on LAYER M5 = 199506 um.
#Total wire length on LAYER M6 = 60087 um.
#Total wire length on LAYER M7 = 26477 um.
#Total wire length on LAYER M8 = 22884 um.
#Total number of vias = 329126
#Total number of multi-cut vias = 230187 ( 69.9%)
#Total number of single cut vias = 98939 ( 30.1%)
#Up-Via Summary (total 329126):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94435 ( 62.2%)     57508 ( 37.8%)     151943
#  Metal 2        3857 (  3.0%)    122685 ( 97.0%)     126542
#  Metal 3         415 (  1.3%)     32626 ( 98.7%)      33041
#  Metal 4          98 (  0.9%)     10522 ( 99.1%)      10620
#  Metal 5          28 (  0.8%)      3501 ( 99.2%)       3529
#  Metal 6          52 (  2.9%)      1715 ( 97.1%)       1767
#  Metal 7          54 (  3.2%)      1630 ( 96.8%)       1684
#-----------------------------------------------------------
#                98939 ( 30.1%)    230187 ( 69.9%)     329126 
#
#detailRoute Statistics:
#Cpu time = 00:15:45
#Elapsed time = 00:04:13
#Increased memory = -1.89 (MB)
#Total memory = 1675.69 (MB)
#Peak memory = 2580.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:16:48
#Elapsed time = 00:05:08
#Increased memory = -141.01 (MB)
#Total memory = 1614.59 (MB)
#Peak memory = 2580.12 (MB)
#Number of warnings = 14
#Total number of warnings = 138
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 19:38:01 2025
#
#routeDesign: cpu time = 00:17:58, elapsed time = 00:05:29, memory = 1614.59 (MB), peak = 2580.12 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
*** Message Summary: 4 warning(s), 0 error(s)

**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=64433 and nets=46434 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/core_9811_yKjg6O.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2351.4M)
Extracted 10.0003% (CPU Time= 0:00:01.2  MEM= 2409.4M)
Extracted 20.0004% (CPU Time= 0:00:01.8  MEM= 2413.4M)
Extracted 30.0003% (CPU Time= 0:00:02.6  MEM= 2413.4M)
Extracted 40.0004% (CPU Time= 0:00:02.9  MEM= 2413.4M)
Extracted 50.0003% (CPU Time= 0:00:03.2  MEM= 2413.4M)
Extracted 60.0004% (CPU Time= 0:00:03.5  MEM= 2413.4M)
Extracted 70.0003% (CPU Time= 0:00:04.1  MEM= 2413.4M)
Extracted 80.0004% (CPU Time= 0:00:04.8  MEM= 2413.4M)
Extracted 90.0003% (CPU Time= 0:00:06.2  MEM= 2413.4M)
Extracted 100% (CPU Time= 0:00:07.3  MEM= 2413.4M)
Number of Extracted Resistors     : 847803
Number of Extracted Ground Cap.   : 836969
Number of Extracted Coupling Cap. : 1469268
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2401.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.8  Real Time: 0:00:08.0  MEM: 2401.344M)
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2367.4M, totSessionCpu=2:15:30 **
#Created 849 library cell signatures
#Created 46434 NETS and 0 SPECIALNETS signatures
#Created 64434 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.18 (MB), peak = 2580.12 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.19 (MB), peak = 2580.12 (MB)
Begin checking placement ... (start mem=2367.4M, init mem=2367.4M)
Overlapping with other instance:	2
*info: Placed = 64433          (Fixed = 108)
*info: Unplaced = 0           
Placement Density:92.92%(408100/439200)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=2367.4M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 43165

Instance distribution across the VT partitions:

 LVT : inst = 13824 (32.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13824 (32.0%)

 HVT : inst = 29336 (68.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 29336 (68.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=64433 and nets=46434 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/core_9811_yKjg6O.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2359.4M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 2433.3M)
Extracted 20.0004% (CPU Time= 0:00:01.9  MEM= 2437.3M)
Extracted 30.0003% (CPU Time= 0:00:02.8  MEM= 2437.3M)
Extracted 40.0004% (CPU Time= 0:00:03.1  MEM= 2437.3M)
Extracted 50.0003% (CPU Time= 0:00:03.4  MEM= 2437.3M)
Extracted 60.0004% (CPU Time= 0:00:03.7  MEM= 2437.3M)
Extracted 70.0003% (CPU Time= 0:00:04.3  MEM= 2437.3M)
Extracted 80.0004% (CPU Time= 0:00:04.9  MEM= 2437.3M)
Extracted 90.0003% (CPU Time= 0:00:06.4  MEM= 2437.3M)
Extracted 100% (CPU Time= 0:00:07.4  MEM= 2437.3M)
Number of Extracted Resistors     : 847803
Number of Extracted Ground Cap.   : 836969
Number of Extracted Coupling Cap. : 1469268
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2409.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.0  Real Time: 0:00:09.0  MEM: 2409.320M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Cannot find current Dcalc in active list!
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=349.77 CPU=0:00:07.1 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:07.8  real=0:00:02.0  mem= 349.8M) ***
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:04.0 totSessionCpu=0:00:47.4 mem=349.8M)
Done building cte hold timing graph (HoldAware) cpu=0:00:12.2 real=0:00:05.0 totSessionCpu=0:00:47.4 mem=349.8M ***
_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46434,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2920.16 CPU=0:00:15.0 REAL=0:00:04.0)
Save waveform /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/.AAE_dvPC3h/.AAE_9811/waveform.data...
*** CDM Built up (cpu=0:00:16.7  real=0:00:05.0  mem= 2920.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46434,  7.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2896.2 CPU=0:00:04.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:02.0  mem= 2896.2M) ***
*** Done Building Timing Graph (cpu=0:00:25.9 real=0:00:09.0 totSessionCpu=2:16:21 mem=2896.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=2896.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2896.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2893.6M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2893.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.802  | -0.802  |  1.683  |
|           TNS (ns):|-174.614 |-174.614 |  0.000  |
|    Violating Paths:|   741   |   741   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.994%
       (95.321% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:00:29, mem = 2399.5M, totSessionCpu=2:16:22 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 99, Num usable cells 940
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 940
**INFO: Start fixing DRV (Mem = 2462.24M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 287 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.80 |          0|          0|          0|  95.32  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.80 |          0|          0|          0|  95.32  |   0:00:00.0|    3305.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 287 constrained nets 
Layer 7 has 154 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=3305.2M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:01, real = 0:00:35, mem = 2548.5M, totSessionCpu=2:16:31 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 2548.52M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2548.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2548.5M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2625.9M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2625.9M

------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.08min mem=2548.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.802  | -0.802  |  1.683  |
|           TNS (ns):|-174.614 |-174.614 |  0.000  |
|    Violating Paths:|   741   |   741   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.994%
       (95.321% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2625.9M
**optDesign ... cpu = 0:01:02, real = 0:00:36, mem = 2546.5M, totSessionCpu=2:16:32 **
*** Timing NOT met, worst failing slack is -0.802
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 99, Num usable cells 940
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 940
Begin: GigaOpt Optimization in WNS mode
Info: 287 clock nets excluded from IPO operation.
*info: 287 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.802 TNS Slack -174.615 Density 95.32
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.802|   -0.802|-174.615| -174.615|    95.32%|   0:00:00.0| 3172.3M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.794|   -0.794|-173.485| -173.485|    95.32%|   0:00:00.0| 3209.0M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_1431 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.780|   -0.780|-172.102| -172.102|    95.32%|   0:00:01.0| 3211.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.772|   -0.772|-172.018| -172.018|    95.32%|   0:00:00.0| 3216.4M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_1039 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.766|   -0.766|-171.288| -171.288|    95.33%|   0:00:00.0| 3218.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.766|   -0.766|-171.733| -171.733|    95.33%|   0:00:01.0| 3220.5M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.762|   -0.762|-171.535| -171.535|    95.33%|   0:00:00.0| 3224.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.762|   -0.762|-170.756| -170.756|    95.33%|   0:00:00.0| 3228.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.762|   -0.762|-170.554| -170.554|    95.33%|   0:00:01.0| 3229.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 53 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.600|   -0.600|-200.717| -200.717|    95.33%|   0:00:10.0| 3284.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_489/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.591|   -0.591|-201.997| -201.997|    95.33%|   0:00:00.0| 3284.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_489/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.578|   -0.578|-200.848| -200.848|    95.33%|   0:00:00.0| 3284.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3323/D                              |
|  -0.564|   -0.564|-197.516| -197.516|    95.33%|   0:00:00.0| 3284.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_489/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.553|   -0.553|-195.128| -195.128|    95.34%|   0:00:01.0| 3284.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_489/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.544|   -0.544|-196.779| -196.779|    95.34%|   0:00:00.0| 3284.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_489/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.537|   -0.537|-196.647| -196.647|    95.34%|   0:00:01.0| 3284.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_489/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.530|   -0.530|-195.609| -195.609|    95.34%|   0:00:00.0| 3284.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_489/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.528|   -0.528|-194.676| -194.676|    95.34%|   0:00:00.0| 3284.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3323/D                              |
|  -0.526|   -0.526|-195.889| -195.889|    95.34%|   0:00:01.0| 3284.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_6_R_492/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.521|   -0.521|-195.521| -195.521|    95.34%|   0:00:00.0| 3284.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_6_R_492/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.520|   -0.520|-195.460| -195.460|    95.34%|   0:00:00.0| 3284.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_6_R_492/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.520|   -0.520|-195.263| -195.263|    95.34%|   0:00:00.0| 3284.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_6_R_492/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.513|   -0.513|-194.680| -194.680|    95.34%|   0:00:01.0| 3287.8M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_6_R_492/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.513|   -0.513|-194.454| -194.454|    95.34%|   0:00:00.0| 3313.4M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_6_R_492/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.513|   -0.513|-194.437| -194.437|    95.34%|   0:00:00.0| 3313.4M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_6_R_492/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.511|   -0.511|-193.754| -193.754|    95.34%|   0:00:01.0| 3313.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3323/D                              |
|  -0.511|   -0.511|-193.739| -193.739|    95.34%|   0:00:00.0| 3313.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3323/D                              |
|  -0.511|   -0.511|-193.714| -193.714|    95.34%|   0:00:00.0| 3313.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3323/D                              |
|  -0.512|   -0.512|-193.112| -193.112|    95.35%|   0:00:02.0| 3295.3M|   WC_VIEW|  reg2reg| sfp_instance/R_3323/D                              |
|  -0.512|   -0.512|-193.059| -193.059|    95.35%|   0:00:01.0| 3295.3M|   WC_VIEW|  reg2reg| sfp_instance/R_3323/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 39 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.440|   -0.440|-139.508| -139.508|    95.35%|   0:00:07.0| 3316.2M|   WC_VIEW|  reg2reg| sfp_instance/R_1447/D                              |
|  -0.441|   -0.441|-140.333| -140.333|    95.35%|   0:00:00.0| 3316.2M|   WC_VIEW|  reg2reg| sfp_instance/R_1447/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:52.9 real=0:00:28.0 mem=3316.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:53.0 real=0:00:28.0 mem=3316.2M) ***
** GigaOpt Optimizer WNS Slack -0.441 TNS Slack -140.333 Density 95.35
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 70 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 379 constrained nets 
Layer 7 has 154 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:53.8 real=0:00:29.0 mem=3316.2M) ***
*** Starting refinePlace (2:17:32 mem=3106.7M) ***
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 3 insts, mean move: 11.60 um, max move: 17.40 um
	Max move on inst (FE_RC_5717_0): (249.20, 469.40) --> (237.20, 464.00)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3106.7MB
Summary Report:
Instances move: 1 (out of 43212 movable)
Mean displacement: 17.40 um
Max displacement: 17.40 um (Instance: FE_RC_5717_0) (249.2, 469.4) -> (237.2, 464)
	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2D2
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3106.7MB
*** Finished refinePlace (2:17:33 mem=3106.7M) ***
Density distribution unevenness ratio = 2.043%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 99, Num usable cells 940
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 940
Begin: GigaOpt Optimization in TNS mode
Info: 379 clock nets excluded from IPO operation.
*info: 379 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.441 TNS Slack -140.340 Density 95.42
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.441|   -0.441|-140.340| -140.340|    95.42%|   0:00:00.0| 3268.0M|   WC_VIEW|  reg2reg| sfp_instance/R_1447/D                              |
|  -0.429|   -0.429|-132.512| -132.512|    95.42%|   0:00:00.0| 3268.0M|   WC_VIEW|  reg2reg| sfp_instance/R_1033/D                              |
|  -0.415|   -0.415|-132.252| -132.252|    95.42%|   0:00:00.0| 3268.0M|   WC_VIEW|  reg2reg| sfp_instance/R_1033/D                              |
|  -0.407|   -0.407|-130.170| -130.170|    95.42%|   0:00:01.0| 3279.5M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_1039 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.407|   -0.407|-130.169| -130.169|    95.42%|   0:00:00.0| 3279.5M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_1039 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.407|   -0.407|-129.183| -129.183|    95.42%|   0:00:00.0| 3281.2M|   WC_VIEW|  reg2reg| sfp_instance/R_1427/D                              |
|  -0.407|   -0.407|-124.612| -124.612|    95.42%|   0:00:00.0| 3282.4M|   WC_VIEW|  reg2reg| sfp_instance/R_1446/D                              |
|  -0.407|   -0.407|-122.681| -122.681|    95.42%|   0:00:00.0| 3282.4M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_6_R_2748 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.407|   -0.407|-120.486| -120.486|    95.42%|   0:00:00.0| 3282.4M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_7_R_2933 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.407|   -0.407|-118.048| -118.048|    95.42%|   0:00:01.0| 3282.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_18_/D  |
|  -0.407|   -0.407|-115.901| -115.901|    95.42%|   0:00:00.0| 3282.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_19_/D  |
|  -0.407|   -0.407|-114.864| -114.864|    95.42%|   0:00:00.0| 3282.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_19_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 16 and inserted 23 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.407|   -0.407|-100.991| -100.991|    95.42%|   0:00:10.0| 3338.2M|   WC_VIEW|  reg2reg| sfp_instance/R_483/D                               |
|  -0.407|   -0.407|-100.981| -100.981|    95.42%|   0:00:00.0| 3338.2M|   WC_VIEW|  reg2reg| sfp_instance/R_483/D                               |
|  -0.407|   -0.407|-100.776| -100.776|    95.42%|   0:00:00.0| 3338.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3622/D                              |
|  -0.407|   -0.407|-100.763| -100.763|    95.42%|   0:00:00.0| 3338.2M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_2_R_2445 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.407|   -0.407|-100.759| -100.759|    95.42%|   0:00:00.0| 3338.2M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_2_R_2445 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.407|   -0.407| -99.055|  -99.055|    95.42%|   0:00:01.0| 3338.2M|   WC_VIEW|  reg2reg| sfp_instance/R_1249/D                              |
|  -0.407|   -0.407| -98.434|  -98.434|    95.42%|   0:00:00.0| 3338.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.407|   -0.407| -98.043|  -98.043|    95.42%|   0:00:00.0| 3338.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.407|   -0.407| -97.548|  -97.548|    95.42%|   0:00:01.0| 3338.2M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_2402 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.407|   -0.407| -96.772|  -96.772|    95.42%|   0:00:00.0| 3338.2M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_2402 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.407|   -0.407| -95.099|  -95.099|    95.42%|   0:00:01.0| 3338.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3351/D                              |
|  -0.407|   -0.407| -94.677|  -94.677|    95.42%|   0:00:00.0| 3357.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3380/D                              |
|  -0.407|   -0.407| -93.390|  -93.390|    95.42%|   0:00:00.0| 3357.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3327/D                              |
|  -0.407|   -0.407| -92.007|  -92.007|    95.42%|   0:00:01.0| 3357.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.407|   -0.407| -90.366|  -90.366|    95.42%|   0:00:00.0| 3357.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.407|   -0.407| -90.358|  -90.358|    95.42%|   0:00:00.0| 3357.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.407|   -0.407| -87.391|  -87.391|    95.42%|   0:00:00.0| 3357.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_17_/D  |
|  -0.407|   -0.407| -85.265|  -85.265|    95.42%|   0:00:01.0| 3357.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_17_/D  |
|  -0.407|   -0.407| -85.082|  -85.082|    95.42%|   0:00:00.0| 3357.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -0.407|   -0.407| -76.515|  -76.515|    95.42%|   0:00:01.0| 3357.2M|   WC_VIEW|  reg2reg| sfp_instance/R_2990/D                              |
|  -0.407|   -0.407| -76.355|  -76.355|    95.42%|   0:00:00.0| 3357.2M|   WC_VIEW|  reg2reg| sfp_instance/R_2990/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 11 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.407|   -0.407| -71.193|  -71.193|    95.42%|   0:00:07.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/R_2990/D                              |
|  -0.407|   -0.407| -71.069|  -71.069|    95.42%|   0:00:00.0| 3346.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_19_/D  |
|  -0.407|   -0.407| -66.794|  -66.794|    95.42%|   0:00:01.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/R_2376/D                              |
|  -0.407|   -0.407| -66.454|  -66.454|    95.42%|   0:00:00.0| 3346.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -0.407|   -0.407| -64.579|  -64.579|    95.42%|   0:00:01.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3207/D                              |
|  -0.407|   -0.407| -62.332|  -62.332|    95.42%|   0:00:00.0| 3346.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.407|   -0.407| -59.754|  -59.754|    95.42%|   0:00:01.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3661/D                              |
|  -0.407|   -0.407| -58.580|  -58.580|    95.42%|   0:00:00.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/R_2976/D                              |
|  -0.407|   -0.407| -58.414|  -58.414|    95.42%|   0:00:00.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/R_2976/D                              |
|  -0.407|   -0.407| -57.287|  -57.287|    95.42%|   0:00:01.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/R_2381/D                              |
|  -0.407|   -0.407| -57.160|  -57.160|    95.42%|   0:00:00.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/R_2381/D                              |
|  -0.407|   -0.407| -56.551|  -56.551|    95.42%|   0:00:00.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/R_2373/D                              |
|  -0.407|   -0.407| -56.545|  -56.545|    95.42%|   0:00:00.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/R_2373/D                              |
|  -0.407|   -0.407| -56.224|  -56.224|    95.42%|   0:00:01.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_6_R_2522 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.407|   -0.407| -56.209|  -56.209|    95.42%|   0:00:00.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_6_R_2522 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.407|   -0.407| -56.183|  -56.183|    95.42%|   0:00:00.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_6_R_2522 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.407|   -0.407| -55.881|  -55.881|    95.42%|   0:00:01.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -0.407|   -0.407| -55.880|  -55.880|    95.42%|   0:00:00.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -0.407|   -0.407| -55.880|  -55.880|    95.42%|   0:00:00.0| 3346.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_1039 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.5 real=0:00:31.0 mem=3346.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.6 real=0:00:31.0 mem=3346.1M) ***
** GigaOpt Optimizer WNS Slack -0.407 TNS Slack -55.880 Density 95.42
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 31 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 404 constrained nets 
Layer 7 has 154 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:38.5 real=0:00:32.0 mem=3346.1M) ***
*** Starting refinePlace (2:18:18 mem=3136.6M) ***
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3136.6MB
Summary Report:
Instances move: 0 (out of 43253 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3136.6MB
*** Finished refinePlace (2:18:19 mem=3136.6M) ***
Density distribution unevenness ratio = 2.034%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=2614.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2614.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2691.9M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2691.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.407  | -0.407  |  1.761  |
|           TNS (ns):| -55.895 | -55.895 |  0.000  |
|    Violating Paths:|   342   |   342   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.107%
       (95.433% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2691.9M
Info: 404 clock nets excluded from IPO operation.
Load RC corner of view WC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1996.74MB/1996.74MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1996.74MB/1996.74MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1996.74MB/1996.74MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 19:40:07 (2025-Mar-22 02:40:07 GMT)
2025-Mar-21 19:40:08 (2025-Mar-22 02:40:08 GMT): 10%
2025-Mar-21 19:40:08 (2025-Mar-22 02:40:08 GMT): 20%
2025-Mar-21 19:40:08 (2025-Mar-22 02:40:08 GMT): 30%
2025-Mar-21 19:40:08 (2025-Mar-22 02:40:08 GMT): 40%
2025-Mar-21 19:40:08 (2025-Mar-22 02:40:08 GMT): 50%
2025-Mar-21 19:40:08 (2025-Mar-22 02:40:08 GMT): 60%
2025-Mar-21 19:40:08 (2025-Mar-22 02:40:08 GMT): 70%
2025-Mar-21 19:40:08 (2025-Mar-22 02:40:08 GMT): 80%
2025-Mar-21 19:40:08 (2025-Mar-22 02:40:08 GMT): 90%

Finished Levelizing
2025-Mar-21 19:40:08 (2025-Mar-22 02:40:08 GMT)

Starting Activity Propagation
2025-Mar-21 19:40:08 (2025-Mar-22 02:40:08 GMT)
2025-Mar-21 19:40:09 (2025-Mar-22 02:40:09 GMT): 10%
2025-Mar-21 19:40:09 (2025-Mar-22 02:40:09 GMT): 20%
2025-Mar-21 19:40:09 (2025-Mar-22 02:40:09 GMT): 30%

Finished Activity Propagation
2025-Mar-21 19:40:10 (2025-Mar-22 02:40:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1998.04MB/1998.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 
sram_w16_in                               internal power, leakge power, 
sram_w16_out                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 19:40:10 (2025-Mar-22 02:40:10 GMT)
2025-Mar-21 19:40:11 (2025-Mar-22 02:40:11 GMT): 10%
2025-Mar-21 19:40:11 (2025-Mar-22 02:40:11 GMT): 20%
2025-Mar-21 19:40:11 (2025-Mar-22 02:40:11 GMT): 30%
2025-Mar-21 19:40:11 (2025-Mar-22 02:40:11 GMT): 40%
2025-Mar-21 19:40:12 (2025-Mar-22 02:40:12 GMT): 50%
2025-Mar-21 19:40:12 (2025-Mar-22 02:40:12 GMT): 60%
2025-Mar-21 19:40:12 (2025-Mar-22 02:40:12 GMT): 70%
2025-Mar-21 19:40:12 (2025-Mar-22 02:40:12 GMT): 80%
2025-Mar-21 19:40:12 (2025-Mar-22 02:40:12 GMT): 90%

Finished Calculating power
2025-Mar-21 19:40:12 (2025-Mar-22 02:40:12 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:01, mem(process/total)=2000.75MB/2000.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2000.75MB/2000.75MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:05, mem(process/total)=2000.75MB/2000.75MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 19:40:12 (2025-Mar-22 02:40:12 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_in_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_out_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       30.18515070 	   55.5055%
Total Switching Power:      22.38351516 	   41.1596%
Total Leakage Power:         1.81356896 	    3.3349%
Total Power:                54.38223479
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         12.23      0.6468      0.2676       13.15       24.17
Macro                                  0      0.3051      0.3529       0.658        1.21
IO                                     0           0   1.457e-06   1.457e-06   2.679e-06
Combinational                      16.21       18.95        1.15       36.31       66.76
Clock (Combinational)              1.743       2.487      0.0429       4.272       7.856
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              30.19       22.38       1.814       54.38         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      30.19       22.38       1.814       54.38         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.743       2.487      0.0429       4.272       7.856
-----------------------------------------------------------------------------------------
Total                              1.743       2.487      0.0429       4.272       7.856
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_out): 	     0.266
* 		Highest Leakage Power:        sfp_instance/U3192 (ND3D8): 	 0.0003024
* 		Total Cap: 	3.36535e-10 F
* 		Total instances in design: 54916
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 11574
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=2001.26MB/2001.26MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.407  TNS Slack -55.896 Density 95.43
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    95.43%|        -|  -0.407| -55.896|   0:00:00.0| 3519.9M|
Info: Power reclaim will skip 2429 instances with hold cells
|    95.15%|     2849|  -0.393| -54.671|   0:00:31.0| 3519.9M|
Info: Power reclaim will skip 2429 instances with hold cells
|    95.13%|      240|  -0.393| -54.639|   0:00:08.0| 3519.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.393  TNS Slack -54.639 Density 95.13
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 404 constrained nets 
Layer 7 has 154 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:11) (real = 0:00:41.0) **
*** Starting refinePlace (2:19:42 mem=3302.4M) ***
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3302.4MB
Summary Report:
Instances move: 0 (out of 43253 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3302.4MB
*** Finished refinePlace (2:19:43 mem=3302.4M) ***
Density distribution unevenness ratio = 2.177%
Running setup recovery post routing.
**optDesign ... cpu = 0:04:14, real = 0:02:42, mem = 2622.0M, totSessionCpu=2:19:44 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=2621.96M, totSessionCpu=2:19:45 .
**optDesign ... cpu = 0:04:15, real = 0:02:43, mem = 2622.0M, totSessionCpu=2:19:45 **

Info: 404 clock nets excluded from IPO operation.
Info: 404 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.393|   -0.393| -54.639|  -54.639|    95.13%|   0:00:00.0| 3345.0M|   WC_VIEW|  reg2reg| sfp_instance/R_1033/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=3345.0M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=3345.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 404 constrained nets 
Layer 7 has 154 constrained nets 
**** End NDR-Layer Usage Statistics ****
Load RC corner of view WC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2096.76MB/2096.76MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2096.76MB/2096.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2096.76MB/2096.76MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 19:41:02 (2025-Mar-22 02:41:02 GMT)
2025-Mar-21 19:41:03 (2025-Mar-22 02:41:03 GMT): 10%
2025-Mar-21 19:41:03 (2025-Mar-22 02:41:03 GMT): 20%
2025-Mar-21 19:41:03 (2025-Mar-22 02:41:03 GMT): 30%
2025-Mar-21 19:41:03 (2025-Mar-22 02:41:03 GMT): 40%
2025-Mar-21 19:41:03 (2025-Mar-22 02:41:03 GMT): 50%
2025-Mar-21 19:41:03 (2025-Mar-22 02:41:03 GMT): 60%
2025-Mar-21 19:41:03 (2025-Mar-22 02:41:03 GMT): 70%
2025-Mar-21 19:41:03 (2025-Mar-22 02:41:03 GMT): 80%
2025-Mar-21 19:41:03 (2025-Mar-22 02:41:03 GMT): 90%

Finished Levelizing
2025-Mar-21 19:41:03 (2025-Mar-22 02:41:03 GMT)

Starting Activity Propagation
2025-Mar-21 19:41:03 (2025-Mar-22 02:41:03 GMT)
2025-Mar-21 19:41:04 (2025-Mar-22 02:41:04 GMT): 10%
2025-Mar-21 19:41:04 (2025-Mar-22 02:41:04 GMT): 20%
2025-Mar-21 19:41:04 (2025-Mar-22 02:41:04 GMT): 30%

Finished Activity Propagation
2025-Mar-21 19:41:05 (2025-Mar-22 02:41:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=2096.77MB/2096.77MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 
sram_w16_in                               internal power, leakge power, 
sram_w16_out                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 19:41:05 (2025-Mar-22 02:41:05 GMT)
2025-Mar-21 19:41:06 (2025-Mar-22 02:41:06 GMT): 10%
2025-Mar-21 19:41:06 (2025-Mar-22 02:41:06 GMT): 20%
2025-Mar-21 19:41:06 (2025-Mar-22 02:41:06 GMT): 30%
2025-Mar-21 19:41:06 (2025-Mar-22 02:41:06 GMT): 40%
2025-Mar-21 19:41:06 (2025-Mar-22 02:41:06 GMT): 50%
2025-Mar-21 19:41:06 (2025-Mar-22 02:41:06 GMT): 60%
2025-Mar-21 19:41:06 (2025-Mar-22 02:41:06 GMT): 70%
2025-Mar-21 19:41:06 (2025-Mar-22 02:41:06 GMT): 80%
2025-Mar-21 19:41:06 (2025-Mar-22 02:41:06 GMT): 90%

Finished Calculating power
2025-Mar-21 19:41:06 (2025-Mar-22 02:41:06 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:01, mem(process/total)=2116.56MB/2116.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2116.56MB/2116.56MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:04, mem(process/total)=2116.56MB/2116.56MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 19:41:06 (2025-Mar-22 02:41:06 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_in_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_out_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       29.93567255 	   55.5166%
Total Switching Power:      22.20871782 	   41.1867%
Total Leakage Power:         1.77761116 	    3.2966%
Total Power:                53.92200155
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         12.14      0.6423      0.2553       13.04       24.18
Macro                                  0      0.3016      0.3529      0.6545       1.214
IO                                     0           0   1.457e-06   1.457e-06   2.702e-06
Combinational                      16.06        18.8       1.126       35.98       66.73
Clock (Combinational)              1.742       2.465      0.0429        4.25       7.882
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              29.94       22.21       1.778       53.92         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      29.94       22.21       1.778       53.92         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.742       2.465      0.0429        4.25       7.882
-----------------------------------------------------------------------------------------
Total                              1.742       2.465      0.0429        4.25       7.882
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_out): 	    0.2629
* 		Highest Leakage Power:        sfp_instance/U3192 (ND3D8): 	 0.0003024
* 		Total Cap: 	3.33633e-10 F
* 		Total instances in design: 54916
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 11574
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=2116.56MB/2116.56MB)

*** Finished Leakage Power Optimization (cpu=0:01:27, real=0:00:54, mem=2639.70M, totSessionCpu=2:19:58).
**ERROR: (IMPOPT-310):	Design density (95.13%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 398, Num usable cells 641
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 398, Num usable cells 641
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:19:59 mem=2639.7M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 46611,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=478.84 CPU=0:00:14.4 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/.AAE_dvPC3h/.AAE_9811/waveform.data...
*** CDM Built up (cpu=0:00:16.1  real=0:00:08.0  mem= 478.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46611,  2.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=454.883 CPU=0:00:01.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 454.9M) ***
*** Done Building Timing Graph (cpu=0:00:21.9 real=0:00:13.0 totSessionCpu=0:01:13 mem=454.9M)
Done building cte hold timing graph (fixHold) cpu=0:00:24.3 real=0:00:15.0 totSessionCpu=0:01:13 mem=454.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=454.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=462.9M
Done building hold timer [99383 node(s), 137584 edge(s), 1 view(s)] (fixHold) cpu=0:00:27.9 real=0:00:19.0 totSessionCpu=0:01:17 mem=462.9M ***
Timing Data dump into file /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/coe_eosdata_f7GHGI/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:27.3 real=0:00:21.0 totSessionCpu=2:20:26 mem=2639.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2639.7M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2737.7M
Loading timing data from /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/coe_eosdata_f7GHGI/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=2737.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2737.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=2737.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.393  | -0.393  |  1.761  |
|           TNS (ns):| -54.639 | -54.639 |  0.000  |
|    Violating Paths:|   336   |   336   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.694  | -0.694  |  0.000  |
|           TNS (ns):|-297.994 |-297.994 |  0.000  |
|    Violating Paths:|  1174   |  1174   |    0    |
|          All Paths:|  6743   |  6743   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.808%
       (95.134% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:04:59, real = 0:03:20, mem = 2655.2M, totSessionCpu=2:20:29 **
*info: Run optDesign holdfix with 8 threads.
Info: 404 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:31.7 real=0:00:27.0 totSessionCpu=2:20:30 mem=3347.7M density=95.134% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.6945
      TNS :    -297.9923
      #VP :         1174
  Density :      95.134%
------------------------------------------------------------------------------------------
 cpu=0:00:33.0 real=0:00:28.0 totSessionCpu=2:20:32 mem=3379.7M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.6945
      TNS :    -297.9923
      #VP :         1174
  Density :      95.134%
------------------------------------------------------------------------------------------
 cpu=0:00:33.8 real=0:00:29.0 totSessionCpu=2:20:33 mem=3379.7M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:34.1 real=0:00:30.0 totSessionCpu=2:20:33 mem=3379.7M density=95.134% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 24758 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:34.5 real=0:00:30.0 totSessionCpu=2:20:33 mem=3379.7M density=95.134%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.393 ns
Total 7 nets layer assigned (1.6).
GigaOpt: setting up router preferences
        design wns: -0.3932
        slack threshold: 1.0268
GigaOpt: 38 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1386 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.393 ns
Total 1 nets layer assigned (0.6).
GigaOpt: setting up router preferences
        design wns: -0.3932
        slack threshold: 1.0268
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1386 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2750.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2750.8M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2750.8M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2750.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.393  | -0.393  |  1.761  |
|           TNS (ns):| -54.639 | -54.639 |  0.000  |
|    Violating Paths:|   336   |   336   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.808%
       (95.134% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2750.8M
**optDesign ... cpu = 0:05:09, real = 0:03:32, mem = 2579.4M, totSessionCpu=2:20:39 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 19:41:45 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST sfp_instance/FE_RC_5698_0 connects to NET sfp_instance/FE_RN_2694_0 at location ( 464.900 193.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_RN_2694_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST sfp_instance/FE_RC_5686_0 connects to NET sfp_instance/FE_RN_2687_0 at location ( 257.500 194.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_RN_2687_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST sfp_instance/FE_RC_5682_0 connects to NET sfp_instance/FE_RN_2685_0 at location ( 268.900 195.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_RN_2685_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST sfp_instance/FE_RC_5661_0 connects to NET sfp_instance/FE_RN_2676_0 at location ( 599.700 187.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_RN_2676_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST sfp_instance/fifo_inst_int/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/FE_RC_5649_0 connects to NET sfp_instance/fifo_inst_int/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/FE_RN_2669_0 at location ( 613.700 427.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/fifo_inst_int/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/FE_RN_2669_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_7__fifo_instance/CTS_ccl_BUF_clk_G0_L6_14 connects to NET CTS_236 at location ( 423.300 549.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L6_17 connects to NET CTS_236 at location ( 399.900 563.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_7__fifo_instance/CTS_ccl_BUF_clk_G0_L6_9 connects to NET CTS_236 at location ( 399.900 559.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_7__fifo_instance/CTS_ccl_BUF_clk_G0_L6_12 connects to NET CTS_236 at location ( 399.900 517.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L6_16 connects to NET CTS_236 at location ( 416.300 491.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/CTS_ccl_BUF_clk_G0_L6_10 connects to NET CTS_236 at location ( 407.500 491.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/CTS_ccl_BUF_clk_G0_L6_13 connects to NET CTS_236 at location ( 399.900 488.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_7__fifo_instance/CTS_ccl_BUF_clk_G0_L6_11 connects to NET CTS_236 at location ( 399.900 520.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_236 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_235 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_7__fifo_instance/CTS_ccl_BUF_clk_G0_L6_14 connects to NET ofifo_inst/col_idx_7__fifo_instance/CTS_16 at location ( 426.300 550.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/CTS_16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/CTS_ccl_BUF_clk_G0_L6_13 connects to NET ofifo_inst/CTS_24 at location ( 402.900 487.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/CTS_24 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_7__fifo_instance/CTS_ccl_BUF_clk_G0_L6_12 connects to NET ofifo_inst/col_idx_7__fifo_instance/CTS_15 at location ( 402.900 516.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_5__fifo_instance/CTS_ccl_BUF_clk_G0_L6_5 connects to NET CTS_232 at location ( 408.500 455.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_5__fifo_instance/CTS_ccl_BUF_clk_G0_L6_8 connects to NET CTS_232 at location ( 405.300 459.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L6_3 connects to NET CTS_232 at location ( 397.700 459.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_232 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_228 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/CTS_ccl_BUF_clk_G0_L5_68 connects to NET CTS_225 at location ( 548.500 333.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_225 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET ofifo_inst/CTS_22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_216 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_215 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_205 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_199 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_198 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_6__fifo_instance/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST psum_mem_instance for NET CTS_181. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST kmem_instance for NET CTS_228. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST qmem_instance for NET CTS_235. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 185 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 256
#  Number of instances deleted (including moved) = 79
#  Number of instances resized = 2346
#  Number of instances with same cell size swap = 153
#  Number of instances with pin swaps = 93
#  Total number of placement changes (moved instances are counted twice) = 2681
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 46609 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1386/46356 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1876.64 (MB), peak = 2580.12 (MB)
#Merging special wires using 8 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 714.600 333.500 ) on M1 for NET CTS_190. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 621.720 488.300 ) on M1 for NET CTS_193. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 619.800 553.100 ) on M1 for NET CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 586.850 541.995 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 618.050 552.795 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 190.340 274.100 ) on M1 for NET CTS_203. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 163.050 293.595 ) on M1 for NET CTS_205. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 413.600 324.600 ) on M1 for NET CTS_207. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 410.435 302.900 ) on M1 for NET CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 297.050 322.395 ) on M1 for NET CTS_215. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 658.995 365.800 ) on M1 for NET CTS_216. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 548.650 333.195 ) on M1 for NET CTS_225. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 399.600 459.500 ) on M1 for NET CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 426.555 416.300 ) on M1 for NET CTS_230. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 400.110 418.100 ) on M1 for NET CTS_231. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 405.450 459.195 ) on M1 for NET CTS_232. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 408.650 455.595 ) on M1 for NET CTS_232. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 397.850 459.195 ) on M1 for NET CTS_232. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 448.910 484.695 ) on M1 for NET CTS_233. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 401.800 563.900 ) on M1 for NET CTS_235. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET sfp_instance/FE_RN_1175_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#6253 routed nets are extracted.
#    3186 (6.84%) extracted nets are partially routed.
#39986 routed nets are imported.
#117 (0.25%) nets are without wires.
#255 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 46611.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 3186
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 19:41:55 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 19:41:56 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2046        1203       65100    76.84%
#  Metal 2        V        2941        1559       65100    34.09%
#  Metal 3        H        2288         961       65100    29.15%
#  Metal 4        V        3221        1279       65100    29.36%
#  Metal 5        H        2954         295       65100     5.24%
#  Metal 6        V        4500           0       65100     0.00%
#  Metal 7        H         810           0       65100     0.00%
#  Metal 8        V        1125           0       65100     0.00%
#  --------------------------------------------------------------
#  Total                  19885      17.34%  520800    21.84%
#
#  450 nets (0.97%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1885.31 (MB), peak = 2580.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1899.37 (MB), peak = 2580.12 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1894.70 (MB), peak = 2580.12 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1902.13 (MB), peak = 2580.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 255 (skipped).
#Total number of routable nets = 46356.
#Total number of nets in the design = 46611.
#
#3303 routable nets have only global wires.
#43053 routable nets have only detail routed wires.
#286 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#343 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                222                 64            3017  
#-------------------------------------------------------------------
#        Total                222                 64            3017  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                449                180           45727  
#-------------------------------------------------------------------
#        Total                449                180           45727  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     17(0.04%)      3(0.01%)      2(0.00%)   (0.05%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     17(0.00%)      3(0.00%)      2(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 1114543 um.
#Total half perimeter of net bounding box = 1013162 um.
#Total wire length on LAYER M1 = 5722 um.
#Total wire length on LAYER M2 = 232485 um.
#Total wire length on LAYER M3 = 334148 um.
#Total wire length on LAYER M4 = 232844 um.
#Total wire length on LAYER M5 = 198908 um.
#Total wire length on LAYER M6 = 59532 um.
#Total wire length on LAYER M7 = 27401 um.
#Total wire length on LAYER M8 = 23503 um.
#Total number of vias = 329635
#Total number of multi-cut vias = 229004 ( 69.5%)
#Total number of single cut vias = 100631 ( 30.5%)
#Up-Via Summary (total 329635):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94792 ( 62.5%)     56971 ( 37.5%)     151763
#  Metal 2        4678 (  3.7%)    122123 ( 96.3%)     126801
#  Metal 3         788 (  2.4%)     32571 ( 97.6%)      33359
#  Metal 4         126 (  1.2%)     10503 ( 98.8%)      10629
#  Metal 5          62 (  1.7%)      3494 ( 98.3%)       3556
#  Metal 6          94 (  5.2%)      1712 ( 94.8%)       1806
#  Metal 7          91 (  5.3%)      1630 ( 94.7%)       1721
#-----------------------------------------------------------
#               100631 ( 30.5%)    229004 ( 69.5%)     329635 
#
#Total number of involved priority nets 206
#Maximum src to sink distance for priority net 246.5
#Average of max src_to_sink distance for priority net 32.9
#Average of ave src_to_sink distance for priority net 26.0
#Max overcon = 3 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:06, memory = 1902.14 (MB), peak = 2580.12 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1889.76 (MB), peak = 2580.12 (MB)
#Start Track Assignment.
#Done with 519 horizontal wires in 2 hboxes and 418 vertical wires in 3 hboxes.
#Done with 49 horizontal wires in 2 hboxes and 26 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 1115016 um.
#Total half perimeter of net bounding box = 1013162 um.
#Total wire length on LAYER M1 = 5954 um.
#Total wire length on LAYER M2 = 232529 um.
#Total wire length on LAYER M3 = 334326 um.
#Total wire length on LAYER M4 = 232850 um.
#Total wire length on LAYER M5 = 198912 um.
#Total wire length on LAYER M6 = 59530 um.
#Total wire length on LAYER M7 = 27408 um.
#Total wire length on LAYER M8 = 23506 um.
#Total number of vias = 329560
#Total number of multi-cut vias = 229004 ( 69.5%)
#Total number of single cut vias = 100556 ( 30.5%)
#Up-Via Summary (total 329560):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94758 ( 62.5%)     56971 ( 37.5%)     151729
#  Metal 2        4643 (  3.7%)    122123 ( 96.3%)     126766
#  Metal 3         787 (  2.4%)     32571 ( 97.6%)      33358
#  Metal 4         125 (  1.2%)     10503 ( 98.8%)      10628
#  Metal 5          60 (  1.7%)      3494 ( 98.3%)       3554
#  Metal 6          92 (  5.1%)      1712 ( 94.9%)       1804
#  Metal 7          91 (  5.3%)      1630 ( 94.7%)       1721
#-----------------------------------------------------------
#               100556 ( 30.5%)    229004 ( 69.5%)     329560 
#
#cpu time = 00:00:05, elapsed time = 00:00:06, memory = 1958.57 (MB), peak = 2580.12 (MB)
#
#Cpu time = 00:00:14
#Elapsed time = 00:00:17
#Increased memory = 82.60 (MB)
#Total memory = 1958.57 (MB)
#Peak memory = 2580.12 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.8% of the total area was rechecked for DRC, and 26.8% required routing.
#    number of violations = 429
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           82       16       66       13        1       41        0      219
#	M2          101       56       40        0        0        2        6      205
#	M3            4        1        0        0        0        0        0        5
#	Totals      187       73      106       13        1       43        6      429
#2602 out of 64610 instances need to be verified(marked ipoed).
#21.3% of the total area is being checked for drcs
#21.3% of the total area was checked
#    number of violations = 1441
#
#    By Layer and Type :
#	         MetSpc    NSMet   EOLSpc    Short   MinStp   CutSpc   Others   Totals
#	M1          525        8      103      310      218       44        6     1214
#	M2          101        0       57       56        0        2        6      222
#	M3            4        0        1        0        0        0        0        5
#	Totals      630        8      161      366      218       46       12     1441
#cpu time = 00:02:23, elapsed time = 00:00:52, memory = 2289.20 (MB), peak = 2580.12 (MB)
#start 1st optimization iteration ...
#    number of violations = 185
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           34       12       19       22        0        5        0       92
#	M2           40        5       25        4        1        1        7       83
#	M3            6        0        2        0        2        0        0       10
#	Totals       80       17       46       26        3        6        7      185
#    number of process antenna violations = 7
#cpu time = 00:00:41, elapsed time = 00:00:17, memory = 2077.07 (MB), peak = 2580.12 (MB)
#start 2nd optimization iteration ...
#    number of violations = 148
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           37        0       18       22        3        0       80
#	M2           33        3       12        0        2        6       56
#	M3            9        3        0        0        0        0       12
#	Totals       79        6       30       22        5        6      148
#    number of process antenna violations = 8
#cpu time = 00:00:07, elapsed time = 00:00:03, memory = 2044.94 (MB), peak = 2580.12 (MB)
#start 3rd optimization iteration ...
#    number of violations = 64
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        1        0        0        5        0        6
#	M2           31        0        5        2        7        2       47
#	M3            9        1        1        0        0        0       11
#	Totals       40        2        6        2       12        2       64
#    number of process antenna violations = 8
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2036.42 (MB), peak = 2580.12 (MB)
#start 4th optimization iteration ...
#    number of violations = 53
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            1        0        0        0        1        0        2
#	M2           27        0        8        2        3        2       42
#	M3            8        1        0        0        0        0        9
#	Totals       36        1        8        2        4        2       53
#    number of process antenna violations = 8
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2021.98 (MB), peak = 2580.12 (MB)
#start 5th optimization iteration ...
#    number of violations = 50
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        0        4        0        4
#	M2           31        3        2        4        2       42
#	M3            1        3        0        0        0        4
#	Totals       32        6        2        8        2       50
#    number of process antenna violations = 8
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2005.50 (MB), peak = 2580.12 (MB)
#start 6th optimization iteration ...
#    number of violations = 65
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0        0        0        8        0        0        8
#	M2           28        0        7        6        2        2       45
#	M3            7        4        1        0        0        0       12
#	Totals       35        4        8       14        2        2       65
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2133.43 (MB), peak = 2580.12 (MB)
#start 7th optimization iteration ...
#    number of violations = 55
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        3        0        3
#	M2           28        0        5        2        5       40
#	M3            2        1        9        0        0       12
#	Totals       30        1       14        5        5       55
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2136.05 (MB), peak = 2580.12 (MB)
#start 8th optimization iteration ...
#    number of violations = 61
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        0        4        0        5
#	M2           28        1        6        6        3       44
#	M3            9        2        1        0        0       12
#	Totals       38        3        7       10        3       61
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2133.70 (MB), peak = 2580.12 (MB)
#start 9th optimization iteration ...
#    number of violations = 72
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort      Mar   Totals
#	M1            0        0        0        0        6        0        0        6
#	M2           28        0       12        2        4        2        5       53
#	M3            5        2        6        0        0        0        0       13
#	Totals       33        2       18        2       10        2        5       72
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2129.17 (MB), peak = 2580.12 (MB)
#start 10th optimization iteration ...
#    number of violations = 50
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        0        0        2        0        2
#	M2           28        0        5        2        2        5       42
#	M3            5        1        0        0        0        0        6
#	Totals       33        1        5        2        4        5       50
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2125.55 (MB), peak = 2580.12 (MB)
#start 11th optimization iteration ...
#    number of violations = 55
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        0        0        2        0        2
#	M2           37        0        4        2        2        3       48
#	M3            4        1        0        0        0        0        5
#	Totals       41        1        4        2        4        3       55
#    number of process antenna violations = 8
#cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2276.66 (MB), peak = 2580.12 (MB)
#start 12th optimization iteration ...
#    number of violations = 57
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        5        0        5
#	M2           34        0        3        4        3       44
#	M3            6        1        1        0        0        8
#	Totals       40        1        4        9        3       57
#    number of process antenna violations = 8
#cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2274.69 (MB), peak = 2580.12 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 1113071 um.
#Total half perimeter of net bounding box = 1013162 um.
#Total wire length on LAYER M1 = 5732 um.
#Total wire length on LAYER M2 = 230495 um.
#Total wire length on LAYER M3 = 334671 um.
#Total wire length on LAYER M4 = 232948 um.
#Total wire length on LAYER M5 = 198699 um.
#Total wire length on LAYER M6 = 59515 um.
#Total wire length on LAYER M7 = 27414 um.
#Total wire length on LAYER M8 = 23598 um.
#Total number of vias = 334745
#Total number of multi-cut vias = 216560 ( 64.7%)
#Total number of single cut vias = 118185 ( 35.3%)
#Up-Via Summary (total 334745):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       98870 ( 64.9%)     53552 ( 35.1%)     152422
#  Metal 2       14362 ( 11.1%)    115332 ( 88.9%)     129694
#  Metal 3        3859 ( 11.1%)     30833 ( 88.9%)      34692
#  Metal 4         646 (  6.0%)     10117 ( 94.0%)      10763
#  Metal 5          86 (  2.4%)      3505 ( 97.6%)       3591
#  Metal 6         179 (  9.8%)      1645 ( 90.2%)       1824
#  Metal 7         183 ( 10.4%)      1576 ( 89.6%)       1759
#-----------------------------------------------------------
#               118185 ( 35.3%)    216560 ( 64.7%)     334745 
#
#Total number of DRC violations = 57
#Total number of violations on LAYER M1 = 5
#Total number of violations on LAYER M2 = 44
#Total number of violations on LAYER M3 = 8
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:03:47
#Elapsed time = 00:01:33
#Increased memory = -73.57 (MB)
#Total memory = 1885.00 (MB)
#Peak memory = 2580.12 (MB)
#
#Start Post Routing Optimization.
#Complete Post Routing Optimization.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1885.00 (MB)
#Peak memory = 2580.12 (MB)
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 1113071 um.
#Total half perimeter of net bounding box = 1013162 um.
#Total wire length on LAYER M1 = 5732 um.
#Total wire length on LAYER M2 = 230495 um.
#Total wire length on LAYER M3 = 334671 um.
#Total wire length on LAYER M4 = 232948 um.
#Total wire length on LAYER M5 = 198699 um.
#Total wire length on LAYER M6 = 59515 um.
#Total wire length on LAYER M7 = 27414 um.
#Total wire length on LAYER M8 = 23598 um.
#Total number of vias = 334745
#Total number of multi-cut vias = 216560 ( 64.7%)
#Total number of single cut vias = 118185 ( 35.3%)
#Up-Via Summary (total 334745):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       98870 ( 64.9%)     53552 ( 35.1%)     152422
#  Metal 2       14362 ( 11.1%)    115332 ( 88.9%)     129694
#  Metal 3        3859 ( 11.1%)     30833 ( 88.9%)      34692
#  Metal 4         646 (  6.0%)     10117 ( 94.0%)      10763
#  Metal 5          86 (  2.4%)      3505 ( 97.6%)       3591
#  Metal 6         179 (  9.8%)      1645 ( 90.2%)       1824
#  Metal 7         183 ( 10.4%)      1576 ( 89.6%)       1759
#-----------------------------------------------------------
#               118185 ( 35.3%)    216560 ( 64.7%)     334745 
#
#Total number of DRC violations = 57
#Total number of violations on LAYER M1 = 5
#Total number of violations on LAYER M2 = 44
#Total number of violations on LAYER M3 = 8
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        5        0        5
#	M2           34        0        3        4        3       44
#	M3            6        1        1        0        0        8
#	Totals       40        1        4        9        3       57
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1887.38 (MB), peak = 2580.12 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 1113071 um.
#Total half perimeter of net bounding box = 1013162 um.
#Total wire length on LAYER M1 = 5732 um.
#Total wire length on LAYER M2 = 230495 um.
#Total wire length on LAYER M3 = 334671 um.
#Total wire length on LAYER M4 = 232948 um.
#Total wire length on LAYER M5 = 198699 um.
#Total wire length on LAYER M6 = 59515 um.
#Total wire length on LAYER M7 = 27414 um.
#Total wire length on LAYER M8 = 23598 um.
#Total number of vias = 334745
#Total number of multi-cut vias = 216560 ( 64.7%)
#Total number of single cut vias = 118185 ( 35.3%)
#Up-Via Summary (total 334745):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       98870 ( 64.9%)     53552 ( 35.1%)     152422
#  Metal 2       14362 ( 11.1%)    115332 ( 88.9%)     129694
#  Metal 3        3859 ( 11.1%)     30833 ( 88.9%)      34692
#  Metal 4         646 (  6.0%)     10117 ( 94.0%)      10763
#  Metal 5          86 (  2.4%)      3505 ( 97.6%)       3591
#  Metal 6         179 (  9.8%)      1645 ( 90.2%)       1824
#  Metal 7         183 ( 10.4%)      1576 ( 89.6%)       1759
#-----------------------------------------------------------
#               118185 ( 35.3%)    216560 ( 64.7%)     334745 
#
#Total number of DRC violations = 57
#Total number of net violated process antenna rule = 8
#Total number of violations on LAYER M1 = 5
#Total number of violations on LAYER M2 = 44
#Total number of violations on LAYER M3 = 8
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST psum_mem_instance for NET CTS_181. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST kmem_instance for NET CTS_228. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST qmem_instance for NET CTS_235. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 21 19:43:45 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1887.07 (MB), peak = 2580.12 (MB)
#
#Start Post Route Wire Spread.
#Done with 2496 horizontal wires in 4 hboxes and 2561 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 1114731 um.
#Total half perimeter of net bounding box = 1013162 um.
#Total wire length on LAYER M1 = 5734 um.
#Total wire length on LAYER M2 = 230756 um.
#Total wire length on LAYER M3 = 335296 um.
#Total wire length on LAYER M4 = 233445 um.
#Total wire length on LAYER M5 = 198832 um.
#Total wire length on LAYER M6 = 59528 um.
#Total wire length on LAYER M7 = 27474 um.
#Total wire length on LAYER M8 = 23666 um.
#Total number of vias = 334745
#Total number of multi-cut vias = 216560 ( 64.7%)
#Total number of single cut vias = 118185 ( 35.3%)
#Up-Via Summary (total 334745):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       98870 ( 64.9%)     53552 ( 35.1%)     152422
#  Metal 2       14362 ( 11.1%)    115332 ( 88.9%)     129694
#  Metal 3        3859 ( 11.1%)     30833 ( 88.9%)      34692
#  Metal 4         646 (  6.0%)     10117 ( 94.0%)      10763
#  Metal 5          86 (  2.4%)      3505 ( 97.6%)       3591
#  Metal 6         179 (  9.8%)      1645 ( 90.2%)       1824
#  Metal 7         183 ( 10.4%)      1576 ( 89.6%)       1759
#-----------------------------------------------------------
#               118185 ( 35.3%)    216560 ( 64.7%)     334745 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1967.29 (MB), peak = 2580.12 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 1114731 um.
#Total half perimeter of net bounding box = 1013162 um.
#Total wire length on LAYER M1 = 5734 um.
#Total wire length on LAYER M2 = 230756 um.
#Total wire length on LAYER M3 = 335296 um.
#Total wire length on LAYER M4 = 233445 um.
#Total wire length on LAYER M5 = 198832 um.
#Total wire length on LAYER M6 = 59528 um.
#Total wire length on LAYER M7 = 27474 um.
#Total wire length on LAYER M8 = 23666 um.
#Total number of vias = 334745
#Total number of multi-cut vias = 216560 ( 64.7%)
#Total number of single cut vias = 118185 ( 35.3%)
#Up-Via Summary (total 334745):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       98870 ( 64.9%)     53552 ( 35.1%)     152422
#  Metal 2       14362 ( 11.1%)    115332 ( 88.9%)     129694
#  Metal 3        3859 ( 11.1%)     30833 ( 88.9%)      34692
#  Metal 4         646 (  6.0%)     10117 ( 94.0%)      10763
#  Metal 5          86 (  2.4%)      3505 ( 97.6%)       3591
#  Metal 6         179 (  9.8%)      1645 ( 90.2%)       1824
#  Metal 7         183 ( 10.4%)      1576 ( 89.6%)       1759
#-----------------------------------------------------------
#               118185 ( 35.3%)    216560 ( 64.7%)     334745 
#
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST psum_mem_instance for NET CTS_181. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST kmem_instance for NET CTS_228. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST qmem_instance for NET CTS_235. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#
#Start Post Route via swapping..
#29.60% of area are rerouted by ECO routing.
#    number of violations = 59
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        5        0        5
#	M2           36        0        3        4        3       46
#	M3            6        1        1        0        0        8
#	Totals       42        1        4        9        3       59
#cpu time = 00:00:42, elapsed time = 00:00:15, memory = 1931.15 (MB), peak = 2580.12 (MB)
#    number of violations = 54
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        5        0        5
#	M2           31        0        3        4        3       41
#	M3            6        1        1        0        0        8
#	Totals       37        1        4        9        3       54
#cpu time = 00:00:48, elapsed time = 00:00:19, memory = 1901.84 (MB), peak = 2580.12 (MB)
#CELL_VIEW core,init has 54 DRC violations
#Total number of DRC violations = 54
#Total number of process antenna violations = 8
#Total number of violations on LAYER M1 = 5
#Total number of violations on LAYER M2 = 41
#Total number of violations on LAYER M3 = 8
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 1114731 um.
#Total half perimeter of net bounding box = 1013162 um.
#Total wire length on LAYER M1 = 5734 um.
#Total wire length on LAYER M2 = 230756 um.
#Total wire length on LAYER M3 = 335296 um.
#Total wire length on LAYER M4 = 233445 um.
#Total wire length on LAYER M5 = 198832 um.
#Total wire length on LAYER M6 = 59528 um.
#Total wire length on LAYER M7 = 27474 um.
#Total wire length on LAYER M8 = 23666 um.
#Total number of vias = 334745
#Total number of multi-cut vias = 235474 ( 70.3%)
#Total number of single cut vias = 99271 ( 29.7%)
#Up-Via Summary (total 334745):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94188 ( 61.8%)     58234 ( 38.2%)     152422
#  Metal 2        4260 (  3.3%)    125434 ( 96.7%)     129694
#  Metal 3         552 (  1.6%)     34140 ( 98.4%)      34692
#  Metal 4         117 (  1.1%)     10646 ( 98.9%)      10763
#  Metal 5          30 (  0.8%)      3561 ( 99.2%)       3591
#  Metal 6          64 (  3.5%)      1760 ( 96.5%)       1824
#  Metal 7          60 (  3.4%)      1699 ( 96.6%)       1759
#-----------------------------------------------------------
#                99271 ( 29.7%)    235474 ( 70.3%)     334745 
#
#detailRoute Statistics:
#Cpu time = 00:04:49
#Elapsed time = 00:02:07
#Increased memory = -59.02 (MB)
#Total memory = 1899.55 (MB)
#Peak memory = 2580.12 (MB)
#Updating routing design signature
#Created 849 library cell signatures
#Created 46611 NETS and 0 SPECIALNETS signatures
#Created 64611 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1907.87 (MB), peak = 2580.12 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1908.02 (MB), peak = 2580.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:08
#Elapsed time = 00:02:30
#Increased memory = -112.21 (MB)
#Total memory = 1843.77 (MB)
#Peak memory = 2580.12 (MB)
#Number of warnings = 73
#Total number of warnings = 212
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 19:44:15 2025
#
**optDesign ... cpu = 0:10:17, real = 0:06:02, mem = 2574.0M, totSessionCpu=2:25:47 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=64610 and nets=46611 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/core_9811_yKjg6O.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2574.0M)
Extracted 10.0003% (CPU Time= 0:00:01.7  MEM= 2631.9M)
Extracted 20.0003% (CPU Time= 0:00:02.5  MEM= 2635.9M)
Extracted 30.0004% (CPU Time= 0:00:03.6  MEM= 2635.9M)
Extracted 40.0003% (CPU Time= 0:00:03.9  MEM= 2635.9M)
Extracted 50.0003% (CPU Time= 0:00:04.3  MEM= 2635.9M)
Extracted 60.0004% (CPU Time= 0:00:04.6  MEM= 2635.9M)
Extracted 70.0002% (CPU Time= 0:00:05.4  MEM= 2635.9M)
Extracted 80.0003% (CPU Time= 0:00:06.1  MEM= 2635.9M)
Extracted 90.0004% (CPU Time= 0:00:07.7  MEM= 2635.9M)
Extracted 100% (CPU Time= 0:00:09.3  MEM= 2635.9M)
Number of Extracted Resistors     : 869621
Number of Extracted Ground Cap.   : 856768
Number of Extracted Coupling Cap. : 1495592
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2623.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.3  Real Time: 0:00:15.0  MEM: 2623.930M)
**optDesign ... cpu = 0:10:28, real = 0:06:17, mem = 2572.0M, totSessionCpu=2:25:59 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 46611,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3165.96 CPU=0:00:15.6 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/.AAE_dvPC3h/.AAE_9811/waveform.data...
*** CDM Built up (cpu=0:00:18.9  real=0:00:12.0  mem= 3166.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46611,  7.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3142.01 CPU=0:00:04.6 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:04.8  real=0:00:03.0  mem= 3142.0M) ***
*** Done Building Timing Graph (cpu=0:00:29.4 real=0:00:20.0 totSessionCpu=2:26:28 mem=3142.0M)
**optDesign ... cpu = 0:10:58, real = 0:06:37, mem = 2636.4M, totSessionCpu=2:26:28 **
*** Timing NOT met, worst failing slack is -0.458
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 404 clock nets excluded from IPO operation.
*info: 404 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.458 TNS Slack -65.150 Density 95.13
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.458|   -0.458| -65.150|  -65.150|    95.13%|   0:00:00.0| 3492.4M|   WC_VIEW|  reg2reg| sfp_instance/R_1033/D                              |
|  -0.458|   -0.458| -65.150|  -65.150|    95.13%|   0:00:01.0| 3492.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3666/D                              |
|  -0.458|   -0.458| -65.150|  -65.150|    95.13%|   0:00:01.0| 3492.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -0.458|   -0.458| -65.150|  -65.150|    95.13%|   0:00:00.0| 3492.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -0.458|   -0.458| -65.150|  -65.150|    95.13%|   0:00:00.0| 3492.4M|   WC_VIEW|  reg2reg| sfp_instance/R_1033/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=3492.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:03.0 mem=3492.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 404 constrained nets 
Layer 7 has 162 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=3492.4M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:11:06, real = 0:06:45, mem = 2735.2M, totSessionCpu=2:26:36 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2735.20M, totSessionCpu=2:26:37 .
**optDesign ... cpu = 0:11:07, real = 0:06:46, mem = 2735.2M, totSessionCpu=2:26:37 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:11:09, real = 0:06:48, mem = 2735.2M, totSessionCpu=2:26:39 **
** Profile ** Start :  cpu=0:00:00.0, mem=2792.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2792.4M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 46611,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=338.207 CPU=0:00:14.3 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/.AAE_dvPC3h/.AAE_9811/waveform.data...
*** CDM Built up (cpu=0:00:15.9  real=0:00:09.0  mem= 338.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46611,  2.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=304.711 CPU=0:00:01.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 304.7M) ***
*** Done Building Timing Graph (cpu=0:00:22.1 real=0:00:15.0 totSessionCpu=0:01:39 mem=304.7M)
** Profile ** Overall slacks :  cpu=-2:0-5:00.-4, mem=312.7M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:24.5, mem=2823.0M
** Profile ** Total reports :  cpu=0:00:01.7, mem=2737.2M
** Profile ** DRVs :  cpu=0:00:00.9, mem=2737.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.458  | -0.458  |  1.722  |
|           TNS (ns):| -65.150 | -65.150 |  0.000  |
|    Violating Paths:|   388   |   388   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.692  | -0.692  |  0.000  |
|           TNS (ns):|-294.963 |-294.963 |  0.000  |
|    Violating Paths:|  1166   |  1166   |    0    |
|          All Paths:|  6743   |  6743   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.808%
       (95.134% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2737.2M
**optDesign ... cpu = 0:11:36, real = 0:07:14, mem = 2735.2M, totSessionCpu=2:27:07 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2678.9M, totSessionCpu=2:27:11 **
#Created 849 library cell signatures
#Created 46611 NETS and 0 SPECIALNETS signatures
#Created 64611 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2049.95 (MB), peak = 2580.12 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2049.95 (MB), peak = 2580.12 (MB)
Begin checking placement ... (start mem=2678.9M, init mem=2678.9M)
*info: Placed = 64610          (Fixed = 89)
*info: Unplaced = 0           
Placement Density:92.73%(407281/439200)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=2678.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 43342

Instance distribution across the VT partitions:

 LVT : inst = 13228 (30.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13228 (30.5%)

 HVT : inst = 30109 (69.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 30109 (69.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=64610 and nets=46611 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/core_9811_yKjg6O.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2666.8M)
Extracted 10.0003% (CPU Time= 0:00:01.7  MEM= 2740.7M)
Extracted 20.0003% (CPU Time= 0:00:02.6  MEM= 2744.7M)
Extracted 30.0004% (CPU Time= 0:00:03.6  MEM= 2744.7M)
Extracted 40.0003% (CPU Time= 0:00:04.0  MEM= 2744.7M)
Extracted 50.0003% (CPU Time= 0:00:04.4  MEM= 2744.7M)
Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 2744.7M)
Extracted 70.0002% (CPU Time= 0:00:05.4  MEM= 2744.7M)
Extracted 80.0003% (CPU Time= 0:00:06.2  MEM= 2744.7M)
Extracted 90.0004% (CPU Time= 0:00:07.9  MEM= 2744.7M)
Extracted 100% (CPU Time= 0:00:09.4  MEM= 2744.7M)
Number of Extracted Resistors     : 869621
Number of Extracted Ground Cap.   : 856768
Number of Extracted Coupling Cap. : 1495592
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2716.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.5  Real Time: 0:00:15.0  MEM: 2716.727M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46611,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3215.13 CPU=0:00:15.3 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/.AAE_dvPC3h/.AAE_9811/waveform.data...
*** CDM Built up (cpu=0:00:16.9  real=0:00:11.0  mem= 3215.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46611,  7.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3191.17 CPU=0:00:04.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 3191.2M) ***
*** Done Building Timing Graph (cpu=0:00:26.3 real=0:00:20.0 totSessionCpu=2:27:53 mem=3191.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=3191.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=3191.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=3199.2M
** Profile ** DRVs :  cpu=0:00:01.5, mem=3199.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.458  | -0.458  |  1.722  |
|           TNS (ns):| -65.150 | -65.150 |  0.000  |
|    Violating Paths:|   388   |   388   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.808%
       (95.134% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3199.2M
**optDesign ... cpu = 0:00:44, real = 0:00:43, mem = 2646.6M, totSessionCpu=2:27:55 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 99, Num usable cells 940
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 940
**INFO: Start fixing DRV (Mem = 2713.39M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 404 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.46 |          0|          0|          0|  95.13  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.46 |          0|          0|          0|  95.13  |   0:00:00.0|    3561.5M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 404 constrained nets 
Layer 7 has 162 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=3561.5M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 2818.9M, totSessionCpu=2:28:05 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2818.87M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2818.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2818.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2882.3M
** Profile ** DRVs :  cpu=0:00:01.5, mem=2882.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.12min mem=2818.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.458  | -0.458  |  1.722  |
|           TNS (ns):| -65.150 | -65.150 |  0.000  |
|    Violating Paths:|   388   |   388   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.808%
       (95.134% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2882.3M
**optDesign ... cpu = 0:00:56, real = 0:00:56, mem = 2810.9M, totSessionCpu=2:28:07 **
** Profile ** Start :  cpu=0:00:00.0, mem=2801.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=2801.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2831.9M
** Profile ** DRVs :  cpu=0:00:01.5, mem=2831.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.458  | -0.458  |  1.722  |
|           TNS (ns):| -65.150 | -65.150 |  0.000  |
|    Violating Paths:|   388   |   388   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.808%
       (95.134% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2831.9M
**optDesign ... cpu = 0:00:59, real = 0:01:01, mem = 2744.1M, totSessionCpu=2:28:10 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 19:46:35 2025
#
#WARNING (NRIG-44) Imported NET CTS_235 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_228 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST psum_mem_instance for NET CTS_181. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST kmem_instance for NET CTS_228. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST qmem_instance for NET CTS_235. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 46609 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1386/46356 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2082.20 (MB), peak = 2580.12 (MB)
#Merging special wires using 8 threads...
#
#Connectivity extraction summary:
#2 routed nets are extracted.
#46354 routed nets are imported.
#255 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 46611.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:04
#Elapsed time = 00:00:05
#Increased memory = -0.53 (MB)
#Total memory = 2082.55 (MB)
#Peak memory = 2580.12 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 54
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        5        0        5
#	M2           31        0        3        4        3       41
#	M3            6        1        1        0        0        8
#	Totals       37        1        4        9        3       54
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2084.96 (MB), peak = 2580.12 (MB)
#start 1st optimization iteration ...
#    number of violations = 45
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        2        0        2
#	M2           31        0        4        1        4       40
#	M3            2        1        0        0        0        3
#	Totals       33        1        4        3        4       45
#    number of process antenna violations = 8
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2175.37 (MB), peak = 2580.12 (MB)
#start 2nd optimization iteration ...
#    number of violations = 53
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        0        0        1        0        1
#	M2           30        1        7        2        1        6       47
#	M3            4        1        0        0        0        0        5
#	Totals       34        2        7        2        2        6       53
#    number of process antenna violations = 8
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2202.67 (MB), peak = 2580.12 (MB)
#start 3rd optimization iteration ...
#    number of violations = 67
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        0        0        5        0        5
#	M2           30        0        6        2        6        5       49
#	M3            8        4        1        0        0        0       13
#	Totals       38        4        7        2       11        5       67
#    number of process antenna violations = 8
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2200.98 (MB), peak = 2580.12 (MB)
#start 4th optimization iteration ...
#    number of violations = 52
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        4        0        4
#	M2           30        0        3        3        2       38
#	M3            8        1        1        0        0       10
#	Totals       38        1        4        7        2       52
#    number of process antenna violations = 8
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2204.99 (MB), peak = 2580.12 (MB)
#start 5th optimization iteration ...
#    number of violations = 64
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        0        0        5        0        5
#	M2           29        0        6        4        6        6       51
#	M3            4        3        1        0        0        0        8
#	Totals       33        3        7        4       11        6       64
#    number of process antenna violations = 8
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2198.13 (MB), peak = 2580.12 (MB)
#start 6th optimization iteration ...
#    number of violations = 58
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1            0        0        0        0        6        0        6
#	M2           28        1        4        0        5        2       40
#	M3            9        1        1        1        0        0       12
#	Totals       37        2        5        1       11        2       58
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2326.66 (MB), peak = 2580.12 (MB)
#start 7th optimization iteration ...
#    number of violations = 49
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        2        0        2
#	M2           29        1        4        3        3       40
#	M3            5        2        0        0        0        7
#	Totals       34        3        4        5        3       49
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2329.57 (MB), peak = 2580.12 (MB)
#start 8th optimization iteration ...
#    number of violations = 66
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            1        0        0        5        0        0        6
#	M2           28        2        6        5        1        6       48
#	M3           10        1        1        0        0        0       12
#	Totals       39        3        7       10        1        6       66
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2330.51 (MB), peak = 2580.12 (MB)
#start 9th optimization iteration ...
#    number of violations = 58
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        2        0        2
#	M2           29        1       10        2        9       51
#	M3            5        0        0        0        0        5
#	Totals       34        1       10        4        9       58
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2324.80 (MB), peak = 2580.12 (MB)
#start 10th optimization iteration ...
#    number of violations = 53
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        0        3        0        4
#	M2           30        1        4        4        3       42
#	M3            5        2        0        0        0        7
#	Totals       36        3        4        7        3       53
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2324.45 (MB), peak = 2580.12 (MB)
#start 11th optimization iteration ...
#    number of violations = 51
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        3        0        3
#	M2           35        0        3        2        2       42
#	M3            4        2        0        0        0        6
#	Totals       39        2        3        5        2       51
#    number of process antenna violations = 8
#cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2469.59 (MB), peak = 2580.12 (MB)
#start 12th optimization iteration ...
#    number of violations = 66
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        0        0        4        0        4
#	M2           35        0        5        2        4        5       51
#	M3           10        1        0        0        0        0       11
#	Totals       45        1        5        2        8        5       66
#    number of process antenna violations = 8
#cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2470.99 (MB), peak = 2580.12 (MB)
#start 13th optimization iteration ...
#    number of violations = 59
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            1        0        0        0        2        0        3
#	M2           34        0        7        2        3        6       52
#	M3            3        1        0        0        0        0        4
#	Totals       38        1        7        2        5        6       59
#    number of process antenna violations = 8
#cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2474.42 (MB), peak = 2580.12 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 1114719 um.
#Total half perimeter of net bounding box = 1013162 um.
#Total wire length on LAYER M1 = 5736 um.
#Total wire length on LAYER M2 = 230755 um.
#Total wire length on LAYER M3 = 335298 um.
#Total wire length on LAYER M4 = 233424 um.
#Total wire length on LAYER M5 = 198839 um.
#Total wire length on LAYER M6 = 59528 um.
#Total wire length on LAYER M7 = 27474 um.
#Total wire length on LAYER M8 = 23666 um.
#Total number of vias = 334744
#Total number of multi-cut vias = 235357 ( 70.3%)
#Total number of single cut vias = 99387 ( 29.7%)
#Up-Via Summary (total 334744):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94218 ( 61.8%)     58205 ( 38.2%)     152423
#  Metal 2        4321 (  3.3%)    125382 ( 96.7%)     129703
#  Metal 3         571 (  1.6%)     34110 ( 98.4%)      34681
#  Metal 4         123 (  1.1%)     10640 ( 98.9%)      10763
#  Metal 5          30 (  0.8%)      3561 ( 99.2%)       3591
#  Metal 6          64 (  3.5%)      1760 ( 96.5%)       1824
#  Metal 7          60 (  3.4%)      1699 ( 96.6%)       1759
#-----------------------------------------------------------
#                99387 ( 29.7%)    235357 ( 70.3%)     334744 
#
#Total number of DRC violations = 59
#Total number of violations on LAYER M1 = 3
#Total number of violations on LAYER M2 = 52
#Total number of violations on LAYER M3 = 4
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:00:43
#Elapsed time = 00:00:31
#Increased memory = 2.91 (MB)
#Total memory = 2085.46 (MB)
#Peak memory = 2580.12 (MB)
#
#Start Post Routing Optimization.
#Complete Post Routing Optimization.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2085.46 (MB)
#Peak memory = 2580.12 (MB)
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 1114719 um.
#Total half perimeter of net bounding box = 1013162 um.
#Total wire length on LAYER M1 = 5736 um.
#Total wire length on LAYER M2 = 230755 um.
#Total wire length on LAYER M3 = 335298 um.
#Total wire length on LAYER M4 = 233424 um.
#Total wire length on LAYER M5 = 198839 um.
#Total wire length on LAYER M6 = 59528 um.
#Total wire length on LAYER M7 = 27474 um.
#Total wire length on LAYER M8 = 23666 um.
#Total number of vias = 334744
#Total number of multi-cut vias = 235357 ( 70.3%)
#Total number of single cut vias = 99387 ( 29.7%)
#Up-Via Summary (total 334744):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94218 ( 61.8%)     58205 ( 38.2%)     152423
#  Metal 2        4321 (  3.3%)    125382 ( 96.7%)     129703
#  Metal 3         571 (  1.6%)     34110 ( 98.4%)      34681
#  Metal 4         123 (  1.1%)     10640 ( 98.9%)      10763
#  Metal 5          30 (  0.8%)      3561 ( 99.2%)       3591
#  Metal 6          64 (  3.5%)      1760 ( 96.5%)       1824
#  Metal 7          60 (  3.4%)      1699 ( 96.6%)       1759
#-----------------------------------------------------------
#                99387 ( 29.7%)    235357 ( 70.3%)     334744 
#
#Total number of DRC violations = 59
#Total number of violations on LAYER M1 = 3
#Total number of violations on LAYER M2 = 52
#Total number of violations on LAYER M3 = 4
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            1        0        0        0        2        0        3
#	M2           34        0        7        2        3        6       52
#	M3            3        1        0        0        0        0        4
#	Totals       38        1        7        2        5        6       59
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2087.62 (MB), peak = 2580.12 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 1114719 um.
#Total half perimeter of net bounding box = 1013162 um.
#Total wire length on LAYER M1 = 5736 um.
#Total wire length on LAYER M2 = 230755 um.
#Total wire length on LAYER M3 = 335298 um.
#Total wire length on LAYER M4 = 233424 um.
#Total wire length on LAYER M5 = 198839 um.
#Total wire length on LAYER M6 = 59528 um.
#Total wire length on LAYER M7 = 27474 um.
#Total wire length on LAYER M8 = 23666 um.
#Total number of vias = 334744
#Total number of multi-cut vias = 235357 ( 70.3%)
#Total number of single cut vias = 99387 ( 29.7%)
#Up-Via Summary (total 334744):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94218 ( 61.8%)     58205 ( 38.2%)     152423
#  Metal 2        4321 (  3.3%)    125382 ( 96.7%)     129703
#  Metal 3         571 (  1.6%)     34110 ( 98.4%)      34681
#  Metal 4         123 (  1.1%)     10640 ( 98.9%)      10763
#  Metal 5          30 (  0.8%)      3561 ( 99.2%)       3591
#  Metal 6          64 (  3.5%)      1760 ( 96.5%)       1824
#  Metal 7          60 (  3.4%)      1699 ( 96.6%)       1759
#-----------------------------------------------------------
#                99387 ( 29.7%)    235357 ( 70.3%)     334744 
#
#Total number of DRC violations = 59
#Total number of net violated process antenna rule = 8
#Total number of violations on LAYER M1 = 3
#Total number of violations on LAYER M2 = 52
#Total number of violations on LAYER M3 = 4
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST psum_mem_instance for NET CTS_181. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST kmem_instance for NET CTS_228. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST qmem_instance for NET CTS_235. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#
#Start Post Route via swapping..
#0.67% of area are rerouted by ECO routing.
#    number of violations = 61
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            1        0        0        0        2        0        3
#	M2           36        0        7        2        3        6       54
#	M3            3        1        0        0        0        0        4
#	Totals       40        1        7        2        5        6       61
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2122.73 (MB), peak = 2580.12 (MB)
#    number of violations = 56
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            1        0        0        0        2        0        3
#	M2           31        0        7        2        3        6       49
#	M3            3        1        0        0        0        0        4
#	Totals       35        1        7        2        5        6       56
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2100.96 (MB), peak = 2580.12 (MB)
#CELL_VIEW core,init has 56 DRC violations
#Total number of DRC violations = 56
#Total number of process antenna violations = 8
#Total number of violations on LAYER M1 = 3
#Total number of violations on LAYER M2 = 49
#Total number of violations on LAYER M3 = 4
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 450
#Total wire length = 1114719 um.
#Total half perimeter of net bounding box = 1013162 um.
#Total wire length on LAYER M1 = 5736 um.
#Total wire length on LAYER M2 = 230755 um.
#Total wire length on LAYER M3 = 335298 um.
#Total wire length on LAYER M4 = 233424 um.
#Total wire length on LAYER M5 = 198839 um.
#Total wire length on LAYER M6 = 59528 um.
#Total wire length on LAYER M7 = 27474 um.
#Total wire length on LAYER M8 = 23666 um.
#Total number of vias = 334744
#Total number of multi-cut vias = 235484 ( 70.3%)
#Total number of single cut vias = 99260 ( 29.7%)
#Up-Via Summary (total 334744):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94186 ( 61.8%)     58237 ( 38.2%)     152423
#  Metal 2        4255 (  3.3%)    125448 ( 96.7%)     129703
#  Metal 3         548 (  1.6%)     34133 ( 98.4%)      34681
#  Metal 4         117 (  1.1%)     10646 ( 98.9%)      10763
#  Metal 5          30 (  0.8%)      3561 ( 99.2%)       3591
#  Metal 6          64 (  3.5%)      1760 ( 96.5%)       1824
#  Metal 7          60 (  3.4%)      1699 ( 96.6%)       1759
#-----------------------------------------------------------
#                99260 ( 29.7%)    235484 ( 70.3%)     334744 
#
#detailRoute Statistics:
#Cpu time = 00:00:52
#Elapsed time = 00:00:40
#Increased memory = 16.67 (MB)
#Total memory = 2099.23 (MB)
#Peak memory = 2580.12 (MB)
#Updating routing design signature
#Created 849 library cell signatures
#Created 46611 NETS and 0 SPECIALNETS signatures
#Created 64611 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2106.93 (MB), peak = 2580.12 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2107.08 (MB), peak = 2580.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:01
#Elapsed time = 00:00:52
#Increased memory = -77.25 (MB)
#Total memory = 2059.32 (MB)
#Peak memory = 2580.12 (MB)
#Number of warnings = 9
#Total number of warnings = 221
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 19:47:27 2025
#
**optDesign ... cpu = 0:02:00, real = 0:01:53, mem = 2697.4M, totSessionCpu=2:29:11 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=64610 and nets=46611 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/core_9811_yKjg6O.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2697.4M)
Extracted 10.0003% (CPU Time= 0:00:01.7  MEM= 2755.3M)
Extracted 20.0004% (CPU Time= 0:00:02.5  MEM= 2759.3M)
Extracted 30.0003% (CPU Time= 0:00:03.6  MEM= 2759.3M)
Extracted 40.0004% (CPU Time= 0:00:04.0  MEM= 2759.3M)
Extracted 50.0003% (CPU Time= 0:00:04.3  MEM= 2759.3M)
Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 2759.3M)
Extracted 70.0003% (CPU Time= 0:00:05.4  MEM= 2759.3M)
Extracted 80.0004% (CPU Time= 0:00:06.1  MEM= 2759.3M)
Extracted 90.0003% (CPU Time= 0:00:07.8  MEM= 2759.3M)
Extracted 100% (CPU Time= 0:00:09.4  MEM= 2759.3M)
Number of Extracted Resistors     : 869488
Number of Extracted Ground Cap.   : 856635
Number of Extracted Coupling Cap. : 1495384
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2747.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.5  Real Time: 0:00:13.0  MEM: 2747.320M)
**optDesign ... cpu = 0:02:11, real = 0:02:06, mem = 2695.4M, totSessionCpu=2:29:22 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 46611,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3262.01 CPU=0:00:15.7 REAL=0:00:06.0)
Save waveform /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/.AAE_dvPC3h/.AAE_9811/waveform.data...
*** CDM Built up (cpu=0:00:19.1  real=0:00:09.0  mem= 3262.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46611,  7.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3238.05 CPU=0:00:04.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:04.0  mem= 3238.1M) ***
*** Done Building Timing Graph (cpu=0:00:29.6 real=0:00:19.0 totSessionCpu=2:29:52 mem=3228.5M)
**optDesign ... cpu = 0:02:41, real = 0:02:25, mem = 2730.0M, totSessionCpu=2:29:52 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:43, real = 0:02:27, mem = 2730.0M, totSessionCpu=2:29:54 **
** Profile ** Start :  cpu=0:00:00.0, mem=2787.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2787.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2825.8M
** Profile ** Total reports :  cpu=0:00:02.3, mem=2732.0M
** Profile ** DRVs :  cpu=0:00:01.5, mem=2732.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.458  | -0.458  |  1.722  |
|           TNS (ns):| -65.159 | -65.159 |  0.000  |
|    Violating Paths:|   388   |   388   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.808%
       (95.134% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2732.0M
**optDesign ... cpu = 0:02:47, real = 0:02:32, mem = 2730.0M, totSessionCpu=2:29:59 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2695.7M, totSessionCpu=2:30:04 **
**INFO: DRVs not fixed with -incr option
#Created 849 library cell signatures
#Created 46611 NETS and 0 SPECIALNETS signatures
#Created 64611 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2079.77 (MB), peak = 2580.12 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2079.92 (MB), peak = 2580.12 (MB)
Begin checking placement ... (start mem=2695.7M, init mem=2695.7M)
*info: Placed = 64610          (Fixed = 89)
*info: Unplaced = 0           
Placement Density:92.73%(407281/439200)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=2695.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 43342

Instance distribution across the VT partitions:

 LVT : inst = 13228 (30.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13228 (30.5%)

 HVT : inst = 30109 (69.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 30109 (69.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=64610 and nets=46611 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/core_9811_yKjg6O.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2683.6M)
Extracted 10.0003% (CPU Time= 0:00:01.8  MEM= 2757.5M)
Extracted 20.0004% (CPU Time= 0:00:02.6  MEM= 2761.5M)
Extracted 30.0003% (CPU Time= 0:00:03.7  MEM= 2761.5M)
Extracted 40.0004% (CPU Time= 0:00:04.0  MEM= 2761.5M)
Extracted 50.0003% (CPU Time= 0:00:04.4  MEM= 2761.5M)
Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 2761.5M)
Extracted 70.0003% (CPU Time= 0:00:05.5  MEM= 2761.5M)
Extracted 80.0004% (CPU Time= 0:00:06.3  MEM= 2761.5M)
Extracted 90.0003% (CPU Time= 0:00:07.9  MEM= 2761.5M)
Extracted 100% (CPU Time= 0:00:09.5  MEM= 2761.5M)
Number of Extracted Resistors     : 869488
Number of Extracted Ground Cap.   : 856635
Number of Extracted Coupling Cap. : 1495384
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2733.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.5  Real Time: 0:00:12.0  MEM: 2733.531M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46611,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3217.14 CPU=0:00:15.7 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/.AAE_dvPC3h/.AAE_9811/waveform.data...
*** CDM Built up (cpu=0:00:17.3  real=0:00:07.0  mem= 3217.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46611,  7.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3189.16 CPU=0:00:04.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:02.0  mem= 3189.2M) ***
*** Done Building Timing Graph (cpu=0:00:27.1 real=0:00:12.0 totSessionCpu=2:30:47 mem=3189.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=3189.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=3189.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=3197.2M
** Profile ** DRVs :  cpu=0:00:01.5, mem=3197.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.458  | -0.458  |  1.722  |
|           TNS (ns):| -65.159 | -65.159 |  0.000  |
|    Violating Paths:|   388   |   388   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.808%
       (95.134% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3197.2M
**optDesign ... cpu = 0:00:45, real = 0:00:30, mem = 2669.2M, totSessionCpu=2:30:49 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.458
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 99, Num usable cells 940
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 940
Begin: GigaOpt Optimization in WNS mode
Info: 404 clock nets excluded from IPO operation.
*info: 404 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.458 TNS Slack -65.159 Density 95.13
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.458|   -0.458| -65.159|  -65.159|    95.13%|   0:00:00.0| 3478.2M|   WC_VIEW|  reg2reg| sfp_instance/R_1033/D                              |
|  -0.420|   -0.420| -69.804|  -69.804|    95.14%|   0:00:03.0| 3506.6M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_1039 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.421|   -0.421| -69.703|  -69.703|    95.15%|   0:00:02.0| 3509.4M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_1039 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 56 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.335|   -0.335| -62.162|  -62.162|    95.15%|   0:00:08.0| 3567.4M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_7_R_486/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.323|   -0.323| -62.049|  -62.049|    95.15%|   0:00:01.0| 3567.4M|   WC_VIEW|  reg2reg| sfp_instance/R_483/D                               |
|  -0.313|   -0.313| -62.010|  -62.010|    95.15%|   0:00:00.0| 3567.4M|   WC_VIEW|  reg2reg| sfp_instance/R_483/D                               |
|  -0.300|   -0.300| -61.992|  -61.992|    95.15%|   0:00:00.0| 3567.4M|   WC_VIEW|  reg2reg| sfp_instance/R_483/D                               |
|  -0.289|   -0.289| -61.994|  -61.994|    95.15%|   0:00:00.0| 3567.4M|   WC_VIEW|  reg2reg| sfp_instance/R_483/D                               |
|  -0.277|   -0.277| -61.840|  -61.840|    95.15%|   0:00:00.0| 3567.4M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_7_R_486/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.271|   -0.271| -64.097|  -64.097|    95.15%|   0:00:01.0| 3567.4M|   WC_VIEW|  reg2reg| sfp_instance/div_22_u_div_u_add_PartRem_0_0_2_R_22 |
|        |         |        |         |          |            |        |          |         | 82/D                                               |
|  -0.260|   -0.260| -63.871|  -63.871|    95.15%|   0:00:00.0| 3567.4M|   WC_VIEW|  reg2reg| sfp_instance/R_2487/D                              |
|  -0.259|   -0.259| -60.516|  -60.516|    95.15%|   0:00:00.0| 3567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_18_/D  |
|  -0.255|   -0.255| -60.450|  -60.450|    95.15%|   0:00:01.0| 3567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_18_/D  |
|  -0.255|   -0.255| -60.181|  -60.181|    95.15%|   0:00:00.0| 3567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_18_/D  |
|  -0.251|   -0.251| -59.992|  -59.992|    95.15%|   0:00:00.0| 3567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_18_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.251|   -0.251| -59.992|  -59.992|    95.15%|   0:00:02.0| 3579.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_18_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:27.0 real=0:00:18.0 mem=3579.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:27.1 real=0:00:18.0 mem=3579.4M) ***
** GigaOpt Optimizer WNS Slack -0.251 TNS Slack -59.992 Density 95.15
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 35 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 460 constrained nets 
Layer 7 has 163 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:27.9 real=0:00:19.0 mem=3579.4M) ***
*** Starting refinePlace (2:31:28 mem=3370.0M) ***
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3370.0MB
Summary Report:
Instances move: 0 (out of 43329 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3370.0MB
*** Finished refinePlace (2:31:28 mem=3370.0M) ***
Density distribution unevenness ratio = 2.148%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 99, Num usable cells 940
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 940
Begin: GigaOpt Optimization in TNS mode
Info: 460 clock nets excluded from IPO operation.
*info: 460 clock nets excluded
*info: 2 special nets excluded.
*info: 255 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.251 TNS Slack -59.992 Density 95.19
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.251|   -0.251| -59.992|  -59.992|    95.19%|   0:00:00.0| 3530.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_18_/D  |
|  -0.251|   -0.251| -59.615|  -59.615|    95.19%|   0:00:02.0| 3547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_19_/D  |
|  -0.251|   -0.251| -59.709|  -59.709|    95.18%|   0:00:00.0| 3547.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3379/D                              |
|  -0.251|   -0.251| -58.043|  -58.043|    95.18%|   0:00:01.0| 3547.1M|   WC_VIEW|  reg2reg| sfp_instance/div_22_u_div_u_add_PartRem_0_0_2_R_11 |
|        |         |        |         |          |            |        |          |         | 17/D                                               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 9 and inserted 82 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.253|   -0.253| -14.592|  -14.592|    95.18%|   0:00:12.0| 3606.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
|  -0.253|   -0.253| -13.989|  -13.989|    95.18%|   0:00:01.0| 3606.6M|   WC_VIEW|  reg2reg| sfp_instance/R_1446/D                              |
|  -0.253|   -0.253| -11.731|  -11.731|    95.19%|   0:00:00.0| 3606.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.253|   -0.253| -11.667|  -11.667|    95.19%|   0:00:00.0| 3606.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.253|   -0.253| -10.496|  -10.496|    95.19%|   0:00:05.0| 3612.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.253|   -0.253|  -8.841|   -8.841|    95.19%|   0:00:00.0| 3614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
|  -0.253|   -0.253|  -8.779|   -8.779|    95.19%|   0:00:00.0| 3614.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
|  -0.253|   -0.253|  -8.521|   -8.521|    95.19%|   0:00:01.0| 3633.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.253|   -0.253|  -8.485|   -8.485|    95.19%|   0:00:00.0| 3633.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_16_/D  |
|  -0.253|   -0.253|  -8.323|   -8.323|    95.19%|   0:00:00.0| 3633.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[47]                            |
|  -0.253|   -0.253|  -8.172|   -8.172|    95.19%|   0:00:01.0| 3633.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.253|   -0.253|  -8.136|   -8.136|    95.19%|   0:00:00.0| 3633.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.253|   -0.253|  -8.101|   -8.101|    95.19%|   0:00:01.0| 3633.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3337/D                              |
|  -0.253|   -0.253|  -8.101|   -8.101|    95.19%|   0:00:00.0| 3633.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_18_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.2 real=0:00:24.0 mem=3633.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.3 real=0:00:24.0 mem=3633.4M) ***
** GigaOpt Optimizer WNS Slack -0.253 TNS Slack -8.101 Density 95.19
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 16 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 546 constrained nets 
Layer 7 has 163 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:32.1 real=0:00:26.0 mem=3633.4M) ***
*** Starting refinePlace (2:32:07 mem=3424.0M) ***
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3424.0MB
Summary Report:
Instances move: 0 (out of 43418 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3424.0MB
*** Finished refinePlace (2:32:08 mem=3424.0M) ***
Density distribution unevenness ratio = 2.118%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.253 ns
Total 0 nets layer assigned (0.8).
GigaOpt: setting up router preferences
        design wns: -0.2531
        slack threshold: 1.1669
GigaOpt: 37 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1386 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.253 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
        design wns: -0.2531
        slack threshold: 1.1669
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1386 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2996.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=2996.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2996.1M
** Profile ** DRVs :  cpu=0:00:01.5, mem=2996.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.253  | -0.253  |  1.758  |
|           TNS (ns):| -8.101  | -8.101  |  0.000  |
|    Violating Paths:|   139   |   139   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.917%
       (95.244% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2996.1M
**optDesign ... cpu = 0:02:10, real = 0:01:40, mem = 2824.6M, totSessionCpu=2:32:14 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 19:49:50 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_0__fifo_instance/CTS_ccl_BUF_clk_G0_L5_39 connects to NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN6201_CTS_13 at location ( 195.900 297.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN6201_CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_8 connects to NET FE_USKN6154_CTS_225 at location ( 550.900 373.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN6154_CTS_225 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST sfp_instance/FE_PSC6113_n11865 connects to NET sfp_instance/FE_PSN6113_n11865 at location ( 506.700 252.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_PSN6113_n11865 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_7 connects to NET FE_USKN6074_CTS_215 at location ( 410.900 322.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN6074_CTS_215 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC5935_CTS_221 connects to NET FE_USKN5935_CTS_221 at location ( 550.700 354.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN5935_CTS_221 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_235 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_228 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC5935_CTS_221 connects to NET CTS_221 at location ( 553.900 355.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_221 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC5893_CTS_216 connects to NET CTS_216 at location ( 601.100 358.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_216 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_0__fifo_instance/CTS_ccl_BUF_clk_G0_L5_39 connects to NET CTS_205 at location ( 193.300 297.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L5_42 connects to NET CTS_205 at location ( 182.900 286.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_205 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L5_42 connects to NET CTS_202 at location ( 185.300 286.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_202 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_clk_G0_L5_4 connects to NET CTS_183 at location ( 797.100 157.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_183 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_clk_G0_L5_4 connects to NET ofifo_inst/col_idx_3__fifo_instance/CTS_21 at location ( 800.100 156.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/CTS_21 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST sfp_instance/FE_OCPC5722_n10610 connects to NET sfp_instance/FE_OCPN5722_n10610 at location ( 475.700 493.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN5722_n10610 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST sfp_instance/FE_RC_5078_0 connects to NET sfp_instance/FE_RN_2452_0 at location ( 551.500 527.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_RN_2452_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST sfp_instance/U4983 connects to NET sfp_instance/FE_OCPN5635_sum_this_core_9_ at location ( 512.300 450.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN5635_sum_this_core_9_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST sfp_instance/FE_RC_4530_0 connects to NET sfp_instance/FE_RN_2199_0 at location ( 568.100 495.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_RN_2199_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST sfp_instance/FE_RC_4361_0 connects to NET sfp_instance/FE_RN_2138_0 at location ( 476.300 468.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_RN_2138_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST sfp_instance/U13354_dup connects to NET sfp_instance/FE_RN_250 at location ( 386.900 211.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_RN_250 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST sfp_instance/U61 connects to NET sfp_instance/FE_OCPN4286_n19663 at location ( 475.100 488.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN4286_n19663 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST sfp_instance/FE_RC_2534_0 connects to NET sfp_instance/FE_RN_1175_0 at location ( 473.300 495.495 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST psum_mem_instance for NET CTS_181. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST kmem_instance for NET CTS_228. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST qmem_instance for NET CTS_235. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 166 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 185
#  Number of instances deleted (including moved) = 25
#  Number of instances resized = 133
#  Number of instances with same cell size swap = 6
#  Number of instances with pin swaps = 24
#  Total number of placement changes (moved instances are counted twice) = 343
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 46770 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1386/46516 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2092.64 (MB), peak = 2580.12 (MB)
#Merging special wires using 8 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 797.250 156.795 ) on M1 for NET CTS_183. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 173.600 299.300 ) on M1 for NET CTS_201. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 184.800 286.700 ) on M1 for NET CTS_202. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 166.340 266.900 ) on M1 for NET CTS_203. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 183.110 256.100 ) on M1 for NET CTS_204. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 193.400 297.195 ) on M1 for NET CTS_205. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 183.050 286.395 ) on M1 for NET CTS_205. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 600.575 358.700 ) on M1 for NET CTS_216. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 552.600 355.100 ) on M1 for NET CTS_221. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 787.720 297.500 ) on M1 for NET FE_OFN1116_array_out_76_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 816.130 149.900 ) on M1 for NET FE_OFN1355_array_out_77_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 812.330 157.100 ) on M1 for NET FE_OFN1355_array_out_77_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 520.710 281.310 ) on M1 for NET FE_OFN363_n2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 521.700 281.310 ) on M1 for NET FE_OFN46_inst_19_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 401.330 464.900 ) on M1 for NET FE_OFN960_array_out_116_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 593.350 558.500 ) on M1 for NET FE_PSN6304_array_out_138_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 494.220 238.085 ) on M1 for NET FE_PSN6389_pmem_in_94_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 556.620 311.880 ) on M1 for NET FE_PSN6394_fifo_out_95_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 596.730 286.690 ) on M1 for NET FE_USKN5848_CTS_220. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 723.355 333.500 ) on M1 for NET FE_USKN5856_CTS_189. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET sfp_instance/n10126. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#589 routed nets are extracted.
#    328 (0.70%) extracted nets are partially routed.
#45785 routed nets are imported.
#142 (0.30%) nets are without wires.
#256 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 46772.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 328
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 19:49:58 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 19:49:59 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2046        1203       65100    76.88%
#  Metal 2        V        2941        1559       65100    34.09%
#  Metal 3        H        2288         961       65100    29.15%
#  Metal 4        V        3221        1279       65100    29.36%
#  Metal 5        H        2954         295       65100     5.24%
#  Metal 6        V        4500           0       65100     0.00%
#  Metal 7        H         810           0       65100     0.00%
#  Metal 8        V        1125           0       65100     0.00%
#  --------------------------------------------------------------
#  Total                  19885      17.34%  520800    21.84%
#
#  631 nets (1.35%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2099.90 (MB), peak = 2580.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2107.05 (MB), peak = 2580.12 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2100.09 (MB), peak = 2580.12 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2107.28 (MB), peak = 2580.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 256 (skipped).
#Total number of routable nets = 46516.
#Total number of nets in the design = 46772.
#
#470 routable nets have only global wires.
#46046 routable nets have only detail routed wires.
#241 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#569 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                232                  9             229  
#-------------------------------------------------------------------
#        Total                232                  9             229  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                630                180           45706  
#-------------------------------------------------------------------
#        Total                630                180           45706  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     11(0.03%)      2(0.00%)   (0.03%)
#   Metal 3      3(0.01%)      0(0.00%)   (0.01%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     14(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 631
#Total wire length = 1118117 um.
#Total half perimeter of net bounding box = 1016827 um.
#Total wire length on LAYER M1 = 5734 um.
#Total wire length on LAYER M2 = 230770 um.
#Total wire length on LAYER M3 = 337006 um.
#Total wire length on LAYER M4 = 235089 um.
#Total wire length on LAYER M5 = 198846 um.
#Total wire length on LAYER M6 = 59531 um.
#Total wire length on LAYER M7 = 27474 um.
#Total wire length on LAYER M8 = 23668 um.
#Total number of vias = 335605
#Total number of multi-cut vias = 235187 ( 70.1%)
#Total number of single cut vias = 100418 ( 29.9%)
#Up-Via Summary (total 335605):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94560 ( 61.9%)     58142 ( 38.1%)     152702
#  Metal 2        4658 (  3.6%)    125317 ( 96.4%)     129975
#  Metal 3         920 (  2.6%)     34065 ( 97.4%)      34985
#  Metal 4         121 (  1.1%)     10644 ( 98.9%)      10765
#  Metal 5          32 (  0.9%)      3561 ( 99.1%)       3593
#  Metal 6          66 (  3.6%)      1760 ( 96.4%)       1826
#  Metal 7          61 (  3.5%)      1698 ( 96.5%)       1759
#-----------------------------------------------------------
#               100418 ( 29.9%)    235187 ( 70.1%)     335605 
#
#Total number of involved priority nets 225
#Maximum src to sink distance for priority net 150.8
#Average of max src_to_sink distance for priority net 27.0
#Average of ave src_to_sink distance for priority net 24.8
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2107.29 (MB), peak = 2580.12 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2095.11 (MB), peak = 2580.12 (MB)
#Start Track Assignment.
#Done with 248 horizontal wires in 2 hboxes and 229 vertical wires in 3 hboxes.
#Done with 23 horizontal wires in 2 hboxes and 17 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 631
#Total wire length = 1118289 um.
#Total half perimeter of net bounding box = 1016827 um.
#Total wire length on LAYER M1 = 5797 um.
#Total wire length on LAYER M2 = 230774 um.
#Total wire length on LAYER M3 = 337098 um.
#Total wire length on LAYER M4 = 235102 um.
#Total wire length on LAYER M5 = 198845 um.
#Total wire length on LAYER M6 = 59531 um.
#Total wire length on LAYER M7 = 27474 um.
#Total wire length on LAYER M8 = 23668 um.
#Total number of vias = 335598
#Total number of multi-cut vias = 235187 ( 70.1%)
#Total number of single cut vias = 100411 ( 29.9%)
#Up-Via Summary (total 335598):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94556 ( 61.9%)     58142 ( 38.1%)     152698
#  Metal 2        4655 (  3.6%)    125317 ( 96.4%)     129972
#  Metal 3         920 (  2.6%)     34065 ( 97.4%)      34985
#  Metal 4         121 (  1.1%)     10644 ( 98.9%)      10765
#  Metal 5          32 (  0.9%)      3561 ( 99.1%)       3593
#  Metal 6          66 (  3.6%)      1760 ( 96.4%)       1826
#  Metal 7          61 (  3.5%)      1698 ( 96.5%)       1759
#-----------------------------------------------------------
#               100411 ( 29.9%)    235187 ( 70.1%)     335598 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2151.84 (MB), peak = 2580.12 (MB)
#
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 58.08 (MB)
#Total memory = 2151.84 (MB)
#Peak memory = 2580.12 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.3% of the total area was rechecked for DRC, and 11.6% required routing.
#    number of violations = 160
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           27        6       12        6       11        0       62
#	M2           49       13       17        2        3        7       91
#	M3            3        1        1        0        0        0        5
#	M4            0        0        2        0        0        0        2
#	Totals       79       20       32        8       14        7      160
#318 out of 64770 instances need to be verified(marked ipoed).
#6.3% of the total area is being checked for drcs
#6.3% of the total area was checked
#    number of violations = 439
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1          143       22      128       30       11        0      334
#	M2           50       16       20        2        3        7       98
#	M3            3        1        1        0        0        0        5
#	M4            0        0        2        0        0        0        2
#	Totals      196       39      151       32       14        7      439
#cpu time = 00:00:46, elapsed time = 00:00:11, memory = 2455.21 (MB), peak = 2580.12 (MB)
#start 1st optimization iteration ...
#    number of violations = 131
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           32        5       18        7        4        0       66
#	M2           35        3       11        2        3        6       60
#	M3            4        0        0        0        0        0        4
#	M4            0        0        1        0        0        0        1
#	Totals       71        8       30        9        7        6      131
#    number of process antenna violations = 8
#cpu time = 00:00:09, elapsed time = 00:00:03, memory = 2230.57 (MB), peak = 2580.12 (MB)
#start 2nd optimization iteration ...
#    number of violations = 119
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           32        4       15        7        0        2        0       60
#	M2           34        2        8        2        1        1        8       56
#	M3            2        0        0        0        0        0        0        2
#	M4            0        0        1        0        0        0        0        1
#	Totals       68        6       24        9        1        3        8      119
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2219.27 (MB), peak = 2580.12 (MB)
#start 3rd optimization iteration ...
#    number of violations = 67
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            2        1        0        0        2        0        5
#	M2           30        0        8        4        4        5       51
#	M3            8        1        1        0        1        0       11
#	Totals       40        2        9        4        7        5       67
#    number of process antenna violations = 8
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2234.40 (MB), peak = 2580.12 (MB)
#start 4th optimization iteration ...
#    number of violations = 71
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        6        0        6
#	M2           27        1        9        8        3       48
#	M3           11        5        1        0        0       17
#	Totals       38        6       10       14        3       71
#    number of process antenna violations = 8
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2218.34 (MB), peak = 2580.12 (MB)
#start 5th optimization iteration ...
#    number of violations = 55
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1            0        0        0        7        7
#	M2           30        1        1        7       39
#	M3            7        1        1        0        9
#	Totals       37        2        2       14       55
#    number of process antenna violations = 8
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2214.26 (MB), peak = 2580.12 (MB)
#start 6th optimization iteration ...
#    number of violations = 63
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        0        0        4        0        4
#	M2           25        3        9        1        4        8       50
#	M3            6        3        0        0        0        0        9
#	Totals       31        6        9        1        8        8       63
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2329.94 (MB), peak = 2580.12 (MB)
#start 7th optimization iteration ...
#    number of violations = 54
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        5        0        5
#	M2           29        1        3        4        2       39
#	M3            7        3        0        0        0       10
#	Totals       36        4        3        9        2       54
#    number of process antenna violations = 8
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2333.21 (MB), peak = 2580.12 (MB)
#start 8th optimization iteration ...
#    number of violations = 61
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        0        6        0        7
#	M2           30        2        2        6        1       41
#	M3            8        1        3        0        1       13
#	Totals       39        3        5       12        2       61
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2334.62 (MB), peak = 2580.12 (MB)
#start 9th optimization iteration ...
#    number of violations = 65
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        5        0        5
#	M2           28        2        6        6        5       47
#	M3            9        4        0        0        0       13
#	Totals       37        6        6       11        5       65
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2324.84 (MB), peak = 2580.12 (MB)
#start 10th optimization iteration ...
#    number of violations = 58
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        4        0        4
#	M2           32        1        4        3        2       42
#	M3            8        4        0        0        0       12
#	Totals       40        5        4        7        2       58
#    number of process antenna violations = 8
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2324.94 (MB), peak = 2580.12 (MB)
#start 11th optimization iteration ...
#    number of violations = 62
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        0        0        3        0        3
#	M2           34        2        6        2        5        1       50
#	M3            6        2        1        0        0        0        9
#	Totals       40        4        7        2        8        1       62
#    number of process antenna violations = 8
#cpu time = 00:00:06, elapsed time = 00:00:02, memory = 2483.72 (MB), peak = 2580.12 (MB)
#start 12th optimization iteration ...
#    number of violations = 67
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        6        0        6
#	M2           37        0        7        5        1       50
#	M3            8        2        1        0        0       11
#	Totals       45        2        8       11        1       67
#    number of process antenna violations = 8
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2471.11 (MB), peak = 2580.12 (MB)
#start 13th optimization iteration ...
#    number of violations = 71
#
#    By Layer and Type :
#	         MetSpc    NSMet   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            1        0        0        0        0        5        0        6
#	M2           34        1        0        8        4        7        2       56
#	M3            6        0        2        1        0        0        0        9
#	Totals       41        1        2        9        4       12        2       71
#    number of process antenna violations = 8
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2478.18 (MB), peak = 2580.12 (MB)
#start 14th optimization iteration ...
#    number of violations = 62
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        0        0        2        0        2
#	M2           36        1        9        2        2        1       51
#	M3            6        1        1        0        0        1        9
#	Totals       42        2       10        2        4        2       62
#    number of process antenna violations = 8
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2460.30 (MB), peak = 2580.12 (MB)
#start 15th optimization iteration ...
#    number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	M1            1        0        0        1
#	M2           32        2        1       35
#	M3            5        0        0        5
#	Totals       38        2        1       41
#    number of process antenna violations = 8
#cpu time = 00:00:07, elapsed time = 00:00:04, memory = 2516.49 (MB), peak = 2580.12 (MB)
#start 16th optimization iteration ...
#    number of violations = 50
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   AdjCut   Totals
#	M1            0        0        0        3        0        1        4
#	M2           31        1        4        2        3        0       41
#	M3            4        0        1        0        0        0        5
#	Totals       35        1        5        5        3        1       50
#    number of process antenna violations = 8
#cpu time = 00:00:07, elapsed time = 00:00:03, memory = 2745.66 (MB), peak = 2748.08 (MB)
#start 17th optimization iteration ...
#    number of violations = 45
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        0        1        0        2
#	M2           29        0        5        1        3       38
#	M3            4        1        0        0        0        5
#	Totals       34        1        5        2        3       45
#    number of process antenna violations = 8
#cpu time = 00:00:08, elapsed time = 00:00:03, memory = 2768.21 (MB), peak = 2770.93 (MB)
#start 18th optimization iteration ...
#    number of violations = 45
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        2        0        2
#	M2           30        0        4        1        3       38
#	M3            4        1        0        0        0        5
#	Totals       34        1        4        3        3       45
#    number of process antenna violations = 8
#cpu time = 00:00:07, elapsed time = 00:00:03, memory = 2748.73 (MB), peak = 2770.93 (MB)
#start 19th optimization iteration ...
#    number of violations = 51
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        1        0        1
#	M2           33        0        7        1        5       46
#	M3            2        2        0        0        0        4
#	Totals       35        2        7        2        5       51
#    number of process antenna violations = 8
#cpu time = 00:00:07, elapsed time = 00:00:03, memory = 2764.59 (MB), peak = 2770.93 (MB)
#start 20th optimization iteration ...
#    number of violations = 51
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            1        0        0        0        1
#	M2           32        7        2        7       48
#	M3            2        0        0        0        2
#	Totals       35        7        2        7       51
#    number of process antenna violations = 8
#cpu time = 00:00:07, elapsed time = 00:00:03, memory = 2782.62 (MB), peak = 2786.55 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 631
#Total wire length = 1118075 um.
#Total half perimeter of net bounding box = 1016827 um.
#Total wire length on LAYER M1 = 5701 um.
#Total wire length on LAYER M2 = 230560 um.
#Total wire length on LAYER M3 = 337035 um.
#Total wire length on LAYER M4 = 235174 um.
#Total wire length on LAYER M5 = 198942 um.
#Total wire length on LAYER M6 = 59526 um.
#Total wire length on LAYER M7 = 27480 um.
#Total wire length on LAYER M8 = 23659 um.
#Total number of vias = 336465
#Total number of multi-cut vias = 234047 ( 69.6%)
#Total number of single cut vias = 102418 ( 30.4%)
#Up-Via Summary (total 336465):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94798 ( 62.1%)     57960 ( 37.9%)     152758
#  Metal 2        5590 (  4.3%)    124670 ( 95.7%)     130260
#  Metal 3        1634 (  4.6%)     33803 ( 95.4%)      35437
#  Metal 4         207 (  1.9%)     10610 ( 98.1%)      10817
#  Metal 5          33 (  0.9%)      3564 ( 99.1%)       3597
#  Metal 6          77 (  4.2%)      1751 ( 95.8%)       1828
#  Metal 7          79 (  4.5%)      1689 ( 95.5%)       1768
#-----------------------------------------------------------
#               102418 ( 30.4%)    234047 ( 69.6%)     336465 
#
#Total number of DRC violations = 51
#Total number of violations on LAYER M1 = 1
#Total number of violations on LAYER M2 = 48
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:02:28
#Elapsed time = 00:00:53
#Increased memory = -55.39 (MB)
#Total memory = 2096.45 (MB)
#Peak memory = 2786.55 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 52
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        0        0        2        0        3
#	M2           31        2        5        2        3       43
#	M3            4        2        0        0        0        6
#	Totals       36        4        5        4        3       52
#cpu time = 00:00:53, elapsed time = 00:00:22, memory = 2078.32 (MB), peak = 2815.70 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 52
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        4        0        4
#	M2           28        0        7        3        3       41
#	M3            5        2        0        0        0        7
#	Totals       33        2        7        7        3       52
#cpu time = 00:00:47, elapsed time = 00:00:17, memory = 2076.43 (MB), peak = 2829.10 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 45
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        4        0        4
#	M2           29        1        2        3        1       36
#	M3            4        1        0        0        0        5
#	Totals       33        2        2        7        1       45
#cpu time = 00:00:47, elapsed time = 00:00:19, memory = 2075.98 (MB), peak = 2829.10 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:02:28
#Elapsed time = 00:00:59
#Increased memory = -20.46 (MB)
#Total memory = 2075.98 (MB)
#Peak memory = 2829.10 (MB)
#Total number of nets with non-default rule or having extra spacing = 631
#Total wire length = 1118079 um.
#Total half perimeter of net bounding box = 1016827 um.
#Total wire length on LAYER M1 = 5702 um.
#Total wire length on LAYER M2 = 230570 um.
#Total wire length on LAYER M3 = 337037 um.
#Total wire length on LAYER M4 = 235156 um.
#Total wire length on LAYER M5 = 198949 um.
#Total wire length on LAYER M6 = 59526 um.
#Total wire length on LAYER M7 = 27480 um.
#Total wire length on LAYER M8 = 23659 um.
#Total number of vias = 336458
#Total number of multi-cut vias = 234015 ( 69.6%)
#Total number of single cut vias = 102443 ( 30.4%)
#Up-Via Summary (total 336458):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94804 ( 62.1%)     57953 ( 37.9%)     152757
#  Metal 2        5611 (  4.3%)    124651 ( 95.7%)     130262
#  Metal 3        1628 (  4.6%)     33797 ( 95.4%)      35425
#  Metal 4         211 (  1.9%)     10610 ( 98.1%)      10821
#  Metal 5          33 (  0.9%)      3564 ( 99.1%)       3597
#  Metal 6          77 (  4.2%)      1751 ( 95.8%)       1828
#  Metal 7          79 (  4.5%)      1689 ( 95.5%)       1768
#-----------------------------------------------------------
#               102443 ( 30.4%)    234015 ( 69.6%)     336458 
#
#Total number of DRC violations = 45
#Total number of violations on LAYER M1 = 4
#Total number of violations on LAYER M2 = 36
#Total number of violations on LAYER M3 = 5
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        4        0        4
#	M2           29        1        2        3        1       36
#	M3            4        1        0        0        0        5
#	Totals       33        2        2        7        1       45
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2078.47 (MB), peak = 2829.10 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 631
#Total wire length = 1118079 um.
#Total half perimeter of net bounding box = 1016827 um.
#Total wire length on LAYER M1 = 5702 um.
#Total wire length on LAYER M2 = 230570 um.
#Total wire length on LAYER M3 = 337037 um.
#Total wire length on LAYER M4 = 235156 um.
#Total wire length on LAYER M5 = 198949 um.
#Total wire length on LAYER M6 = 59526 um.
#Total wire length on LAYER M7 = 27480 um.
#Total wire length on LAYER M8 = 23659 um.
#Total number of vias = 336458
#Total number of multi-cut vias = 234015 ( 69.6%)
#Total number of single cut vias = 102443 ( 30.4%)
#Up-Via Summary (total 336458):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94804 ( 62.1%)     57953 ( 37.9%)     152757
#  Metal 2        5611 (  4.3%)    124651 ( 95.7%)     130262
#  Metal 3        1628 (  4.6%)     33797 ( 95.4%)      35425
#  Metal 4         211 (  1.9%)     10610 ( 98.1%)      10821
#  Metal 5          33 (  0.9%)      3564 ( 99.1%)       3597
#  Metal 6          77 (  4.2%)      1751 ( 95.8%)       1828
#  Metal 7          79 (  4.5%)      1689 ( 95.5%)       1768
#-----------------------------------------------------------
#               102443 ( 30.4%)    234015 ( 69.6%)     336458 
#
#Total number of DRC violations = 45
#Total number of net violated process antenna rule = 8
#Total number of violations on LAYER M1 = 4
#Total number of violations on LAYER M2 = 36
#Total number of violations on LAYER M3 = 5
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST psum_mem_instance for NET CTS_181. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST kmem_instance for NET CTS_228. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST qmem_instance for NET CTS_235. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#
#Start Post Route via swapping..
#13.84% of area are rerouted by ECO routing.
#    number of violations = 47
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        4        0        4
#	M2           31        1        2        3        1       38
#	M3            4        1        0        0        0        5
#	Totals       35        2        2        7        1       47
#cpu time = 00:00:16, elapsed time = 00:00:04, memory = 2120.57 (MB), peak = 2829.10 (MB)
#    number of violations = 44
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0        4        0        4
#	M2           28        1        2        3        1       35
#	M3            4        1        0        0        0        5
#	Totals       32        2        2        7        1       44
#cpu time = 00:00:18, elapsed time = 00:00:05, memory = 2094.12 (MB), peak = 2829.10 (MB)
#CELL_VIEW core,init has 44 DRC violations
#Total number of DRC violations = 44
#Total number of process antenna violations = 8
#Total number of violations on LAYER M1 = 4
#Total number of violations on LAYER M2 = 35
#Total number of violations on LAYER M3 = 5
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 631
#Total wire length = 1118079 um.
#Total half perimeter of net bounding box = 1016827 um.
#Total wire length on LAYER M1 = 5702 um.
#Total wire length on LAYER M2 = 230570 um.
#Total wire length on LAYER M3 = 337037 um.
#Total wire length on LAYER M4 = 235156 um.
#Total wire length on LAYER M5 = 198949 um.
#Total wire length on LAYER M6 = 59526 um.
#Total wire length on LAYER M7 = 27480 um.
#Total wire length on LAYER M8 = 23659 um.
#Total number of vias = 336458
#Total number of multi-cut vias = 237099 ( 70.5%)
#Total number of single cut vias = 99359 ( 29.5%)
#Up-Via Summary (total 336458):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94265 ( 61.7%)     58492 ( 38.3%)     152757
#  Metal 2        4272 (  3.3%)    125990 ( 96.7%)     130262
#  Metal 3         560 (  1.6%)     34865 ( 98.4%)      35425
#  Metal 4         114 (  1.1%)     10707 ( 98.9%)      10821
#  Metal 5          29 (  0.8%)      3568 ( 99.2%)       3597
#  Metal 6          62 (  3.4%)      1766 ( 96.6%)       1828
#  Metal 7          57 (  3.2%)      1711 ( 96.8%)       1768
#-----------------------------------------------------------
#                99359 ( 29.5%)    237099 ( 70.5%)     336458 
#
#detailRoute Statistics:
#Cpu time = 00:05:18
#Elapsed time = 00:02:00
#Increased memory = -59.45 (MB)
#Total memory = 2092.39 (MB)
#Peak memory = 2829.10 (MB)
#Updating routing design signature
#Created 849 library cell signatures
#Created 46772 NETS and 0 SPECIALNETS signatures
#Created 64771 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2099.77 (MB), peak = 2829.10 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2099.93 (MB), peak = 2829.10 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:39
#Elapsed time = 00:02:20
#Increased memory = -113.77 (MB)
#Total memory = 2046.16 (MB)
#Peak memory = 2829.10 (MB)
#Number of warnings = 70
#Total number of warnings = 291
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 19:52:10 2025
#
**optDesign ... cpu = 0:07:49, real = 0:04:00, mem = 2745.3M, totSessionCpu=2:37:53 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=64770 and nets=46772 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/core_9811_yKjg6O.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2745.3M)
Extracted 10.0003% (CPU Time= 0:00:01.2  MEM= 2803.2M)
Extracted 20.0003% (CPU Time= 0:00:01.9  MEM= 2807.2M)
Extracted 30.0003% (CPU Time= 0:00:02.7  MEM= 2807.2M)
Extracted 40.0004% (CPU Time= 0:00:03.0  MEM= 2807.2M)
Extracted 50.0004% (CPU Time= 0:00:03.4  MEM= 2807.2M)
Extracted 60.0003% (CPU Time= 0:00:03.7  MEM= 2807.2M)
Extracted 70.0003% (CPU Time= 0:00:04.3  MEM= 2807.2M)
Extracted 80.0003% (CPU Time= 0:00:05.0  MEM= 2807.2M)
Extracted 90.0004% (CPU Time= 0:00:06.4  MEM= 2807.2M)
Extracted 100% (CPU Time= 0:00:07.4  MEM= 2807.2M)
Number of Extracted Resistors     : 871982
Number of Extracted Ground Cap.   : 858849
Number of Extracted Coupling Cap. : 1501772
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2795.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.8  Real Time: 0:00:09.0  MEM: 2795.234M)
**optDesign ... cpu = 0:07:58, real = 0:04:09, mem = 2743.2M, totSessionCpu=2:38:02 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 46772,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3330.46 CPU=0:00:14.9 REAL=0:00:04.0)
Save waveform /tmp/innovus_temp_9811_ieng6-ece-05.ucsd.edu_zhbian_b0d6YS/.AAE_dvPC3h/.AAE_9811/waveform.data...
*** CDM Built up (cpu=0:00:18.2  real=0:00:07.0  mem= 3330.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 46772,  5.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3296.96 CPU=0:00:03.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.6  real=0:00:02.0  mem= 3297.0M) ***
*** Done Building Timing Graph (cpu=0:00:27.7 real=0:00:11.0 totSessionCpu=2:38:30 mem=3297.0M)
**optDesign ... cpu = 0:08:25, real = 0:04:20, mem = 2788.9M, totSessionCpu=2:38:30 **
*** Timing NOT met, worst failing slack is -0.254
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 546 clock nets excluded from IPO operation.
*info: 546 clock nets excluded
*info: 2 special nets excluded.
*info: 255 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.254 TNS Slack -10.387 Density 95.24
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.254|   -0.254| -10.387|  -10.387|    95.24%|   0:00:00.0| 3632.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_18_/D  |
|  -0.254|   -0.254| -10.387|  -10.387|    95.24%|   0:00:01.0| 3632.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3324/D                              |
|  -0.254|   -0.254| -10.387|  -10.387|    95.24%|   0:00:00.0| 3632.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_18_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=3632.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:01.0 mem=3632.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 546 constrained nets 
Layer 7 has 163 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=3632.4M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:08:32, real = 0:04:27, mem = 2877.1M, totSessionCpu=2:38:36 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2877.14M, totSessionCpu=2:38:37 .
**optDesign ... cpu = 0:08:33, real = 0:04:28, mem = 2877.1M, totSessionCpu=2:38:37 **

**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

Load RC corner of view WC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2020.91MB/2020.91MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2021.23MB/2021.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2021.28MB/2021.28MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 19:52:39 (2025-Mar-22 02:52:39 GMT)
2025-Mar-21 19:52:40 (2025-Mar-22 02:52:40 GMT): 10%
2025-Mar-21 19:52:40 (2025-Mar-22 02:52:40 GMT): 20%
2025-Mar-21 19:52:40 (2025-Mar-22 02:52:40 GMT): 30%
2025-Mar-21 19:52:40 (2025-Mar-22 02:52:40 GMT): 40%
2025-Mar-21 19:52:40 (2025-Mar-22 02:52:40 GMT): 50%
2025-Mar-21 19:52:40 (2025-Mar-22 02:52:40 GMT): 60%
2025-Mar-21 19:52:40 (2025-Mar-22 02:52:40 GMT): 70%
2025-Mar-21 19:52:40 (2025-Mar-22 02:52:40 GMT): 80%
2025-Mar-21 19:52:40 (2025-Mar-22 02:52:40 GMT): 90%

Finished Levelizing
2025-Mar-21 19:52:40 (2025-Mar-22 02:52:40 GMT)

Starting Activity Propagation
2025-Mar-21 19:52:40 (2025-Mar-22 02:52:40 GMT)
2025-Mar-21 19:52:41 (2025-Mar-22 02:52:41 GMT): 10%
2025-Mar-21 19:52:41 (2025-Mar-22 02:52:41 GMT): 20%
2025-Mar-21 19:52:41 (2025-Mar-22 02:52:41 GMT): 30%

Finished Activity Propagation
2025-Mar-21 19:52:42 (2025-Mar-22 02:52:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total)=2022.99MB/2022.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 
sram_w16_in                               internal power, leakge power, 
sram_w16_out                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 19:52:42 (2025-Mar-22 02:52:42 GMT)
2025-Mar-21 19:52:43 (2025-Mar-22 02:52:43 GMT): 10%
2025-Mar-21 19:52:43 (2025-Mar-22 02:52:43 GMT): 20%
2025-Mar-21 19:52:43 (2025-Mar-22 02:52:43 GMT): 30%
2025-Mar-21 19:52:43 (2025-Mar-22 02:52:43 GMT): 40%
2025-Mar-21 19:52:43 (2025-Mar-22 02:52:43 GMT): 50%
2025-Mar-21 19:52:43 (2025-Mar-22 02:52:43 GMT): 60%
2025-Mar-21 19:52:43 (2025-Mar-22 02:52:43 GMT): 70%
2025-Mar-21 19:52:43 (2025-Mar-22 02:52:43 GMT): 80%
2025-Mar-21 19:52:43 (2025-Mar-22 02:52:43 GMT): 90%

Finished Calculating power
2025-Mar-21 19:52:43 (2025-Mar-22 02:52:43 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total)=2024.60MB/2024.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2024.60MB/2024.60MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:05, mem(process/total)=2024.63MB/2024.63MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 19:52:43 (2025-Mar-22 02:52:43 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_in_WC.lib

*	        WC_VIEW: ./subckt/sram_w16_out_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       30.15380229 	   55.4045%
Total Switching Power:      22.48456741 	   41.3131%
Total Leakage Power:         1.78640818 	    3.2823%
Total Power:                54.42477790
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         12.14      0.6431      0.2553       13.04       23.95
Macro                                  0      0.3021      0.3529       0.655       1.203
IO                                     0           0   1.457e-06   1.457e-06   2.677e-06
Combinational                      16.07       18.86       1.129       36.06       66.26
Clock (Combinational)              1.941       2.679     0.04956        4.67        8.58
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              30.15       22.48       1.786       54.42         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      30.15       22.48       1.786       54.42         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.941       2.679     0.04956        4.67        8.58
-----------------------------------------------------------------------------------------
Total                              1.941       2.679     0.04956        4.67        8.58
-----------------------------------------------------------------------------------------
Total leakage power = 1.78641 mW
Cell usage statistics:  
Library tcbn65gpluswc , 55073 cells ( 100.000000%) , 1.78641 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=2025.54MB/2025.54MB)


Output file is ./timingReports/core_postRoute.power
_______________________________________________________________________
**optDesign ... cpu = 0:08:41, real = 0:04:34, mem = 2877.1M, totSessionCpu=2:38:45 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:44, real = 0:04:35, mem = 2877.1M, totSessionCpu=2:38:48 **
** Profile ** Start :  cpu=0:00:00.0, mem=2934.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2934.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2964.9M
** Profile ** Total reports :  cpu=0:00:01.9, mem=2879.1M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2879.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.253  | -0.253  |  1.754  |
|           TNS (ns):| -10.387 | -10.387 |  0.000  |
|    Violating Paths:|   177   |   177   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.917%
       (95.244% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2879.1M
**optDesign ... cpu = 0:08:47, real = 0:04:39, mem = 2877.1M, totSessionCpu=2:38:51 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "./encFile/route.enc.dat/core.v.gz" ...
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'TC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving scheduling_file.cts.9811 in ./encFile/route.enc.dat/scheduling_file.cts
Saving preference file ./encFile/route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 155 markers are saved ...
... 44 geometry drc markers are saved ...
... 8 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:02.0 mem=2877.2M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.



Generated self-contained design route.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 3 error(s)

