Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Apr 13 21:39:50 2021
| Host         : ChinskiBratPatrzy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_example_timing_summary_routed.rpt -warn_on_violation -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/state_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.203        0.000                      0                 1169        0.077        0.000                      0                 1169        3.000        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk                        {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_generator  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_generator   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_generator   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk100MHz_clk_generator        3.916        0.000                      0                  433        0.122        0.000                      0                  433        4.500        0.000                       0                   234  
  clk40MHz_clk_generator         0.203        0.000                      0                  671        0.077        0.000                      0                  671       11.520        0.000                       0                   341  
  clkfbout_clk_generator                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk40MHz_clk_generator   clk100MHz_clk_generator        0.302        0.000                      0                   19        2.468        0.000                      0                   19  
clk100MHz_clk_generator  clk40MHz_clk_generator         1.946        0.000                      0                   24        0.121        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk40MHz_clk_generator   clk100MHz_clk_generator        0.246        0.000                      0                   37        2.416        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        3.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_inc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 2.649ns (44.146%)  route 3.352ns (55.854%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.733    -0.779    my_MouseCtl/clk100MHz
    SLICE_X11Y116        FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  my_MouseCtl/x_inc_reg[0]/Q
                         net (fo=2, routed)           1.329     1.006    my_MouseCtl/x_inc[0]
    SLICE_X19Y114        LUT3 (Prop_lut3_I2_O)        0.124     1.130 r  my_MouseCtl/x_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     1.130    my_MouseCtl/x_pos[3]_i_11_n_0
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.662 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.776 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.776    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X19Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.110 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.817     2.927    my_MouseCtl/plusOp6[9]
    SLICE_X19Y117        LUT2 (Prop_lut2_I1_O)        0.303     3.230 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.230    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X19Y117        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.687 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.206     4.893    my_MouseCtl/gtOp
    SLICE_X20Y114        LUT5 (Prop_lut5_I3_O)        0.329     5.222 r  my_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     5.222    my_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X20Y114        FDRE                                         r  my_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.608     8.613    my_MouseCtl/clk100MHz
    SLICE_X20Y114        FDRE                                         r  my_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.571     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X20Y114        FDRE (Setup_fdre_C_D)        0.029     9.138    my_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_inc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 2.649ns (44.199%)  route 3.344ns (55.801%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.733    -0.779    my_MouseCtl/clk100MHz
    SLICE_X11Y116        FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  my_MouseCtl/x_inc_reg[0]/Q
                         net (fo=2, routed)           1.329     1.006    my_MouseCtl/x_inc[0]
    SLICE_X19Y114        LUT3 (Prop_lut3_I2_O)        0.124     1.130 r  my_MouseCtl/x_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     1.130    my_MouseCtl/x_pos[3]_i_11_n_0
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.662 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.776 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.776    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X19Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.110 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.817     2.927    my_MouseCtl/plusOp6[9]
    SLICE_X19Y117        LUT2 (Prop_lut2_I1_O)        0.303     3.230 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.230    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X19Y117        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.687 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.199     4.886    my_MouseCtl/gtOp
    SLICE_X20Y114        LUT5 (Prop_lut5_I3_O)        0.329     5.215 r  my_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     5.215    my_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X20Y114        FDRE                                         r  my_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.608     8.613    my_MouseCtl/clk100MHz
    SLICE_X20Y114        FDRE                                         r  my_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.571     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X20Y114        FDRE (Setup_fdre_C_D)        0.031     9.140    my_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_inc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 2.649ns (44.870%)  route 3.255ns (55.130%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.733    -0.779    my_MouseCtl/clk100MHz
    SLICE_X11Y116        FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  my_MouseCtl/x_inc_reg[0]/Q
                         net (fo=2, routed)           1.329     1.006    my_MouseCtl/x_inc[0]
    SLICE_X19Y114        LUT3 (Prop_lut3_I2_O)        0.124     1.130 r  my_MouseCtl/x_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     1.130    my_MouseCtl/x_pos[3]_i_11_n_0
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.662 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.776 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.776    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X19Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.110 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.817     2.927    my_MouseCtl/plusOp6[9]
    SLICE_X19Y117        LUT2 (Prop_lut2_I1_O)        0.303     3.230 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.230    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X19Y117        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.687 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.109     4.796    my_MouseCtl/gtOp
    SLICE_X17Y115        LUT5 (Prop_lut5_I3_O)        0.329     5.125 r  my_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     5.125    my_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X17Y115        FDRE                                         r  my_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.608     8.613    my_MouseCtl/clk100MHz
    SLICE_X17Y115        FDRE                                         r  my_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.571     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X17Y115        FDRE (Setup_fdre_C_D)        0.029     9.138    my_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_inc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 2.649ns (45.411%)  route 3.184ns (54.589%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.733    -0.779    my_MouseCtl/clk100MHz
    SLICE_X11Y116        FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  my_MouseCtl/x_inc_reg[0]/Q
                         net (fo=2, routed)           1.329     1.006    my_MouseCtl/x_inc[0]
    SLICE_X19Y114        LUT3 (Prop_lut3_I2_O)        0.124     1.130 r  my_MouseCtl/x_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     1.130    my_MouseCtl/x_pos[3]_i_11_n_0
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.662 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.776 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.776    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X19Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.110 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.817     2.927    my_MouseCtl/plusOp6[9]
    SLICE_X19Y117        LUT2 (Prop_lut2_I1_O)        0.303     3.230 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.230    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X19Y117        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.687 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.039     4.726    my_MouseCtl/gtOp
    SLICE_X20Y115        LUT5 (Prop_lut5_I3_O)        0.329     5.055 r  my_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     5.055    my_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X20Y115        FDRE                                         r  my_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.607     8.612    my_MouseCtl/clk100MHz
    SLICE_X20Y115        FDRE                                         r  my_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X20Y115        FDRE (Setup_fdre_C_D)        0.029     9.137    my_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_inc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 2.649ns (45.456%)  route 3.179ns (54.544%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.733    -0.779    my_MouseCtl/clk100MHz
    SLICE_X11Y116        FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  my_MouseCtl/x_inc_reg[0]/Q
                         net (fo=2, routed)           1.329     1.006    my_MouseCtl/x_inc[0]
    SLICE_X19Y114        LUT3 (Prop_lut3_I2_O)        0.124     1.130 r  my_MouseCtl/x_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     1.130    my_MouseCtl/x_pos[3]_i_11_n_0
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.662 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.776 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.776    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X19Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.110 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.817     2.927    my_MouseCtl/plusOp6[9]
    SLICE_X19Y117        LUT2 (Prop_lut2_I1_O)        0.303     3.230 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.230    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X19Y117        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.687 f  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.033     4.720    my_MouseCtl/gtOp
    SLICE_X17Y116        LUT5 (Prop_lut5_I4_O)        0.329     5.049 r  my_MouseCtl/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000     5.049    my_MouseCtl/x_pos[9]_i_1_n_0
    SLICE_X17Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.607     8.612    my_MouseCtl/clk100MHz
    SLICE_X17Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[9]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X17Y116        FDRE (Setup_fdre_C_D)        0.031     9.139    my_MouseCtl/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_inc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 2.649ns (45.467%)  route 3.177ns (54.533%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.733    -0.779    my_MouseCtl/clk100MHz
    SLICE_X11Y116        FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  my_MouseCtl/x_inc_reg[0]/Q
                         net (fo=2, routed)           1.329     1.006    my_MouseCtl/x_inc[0]
    SLICE_X19Y114        LUT3 (Prop_lut3_I2_O)        0.124     1.130 r  my_MouseCtl/x_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     1.130    my_MouseCtl/x_pos[3]_i_11_n_0
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.662 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.776 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.776    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X19Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.110 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.817     2.927    my_MouseCtl/plusOp6[9]
    SLICE_X19Y117        LUT2 (Prop_lut2_I1_O)        0.303     3.230 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.230    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X19Y117        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.687 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.032     4.719    my_MouseCtl/gtOp
    SLICE_X20Y115        LUT5 (Prop_lut5_I3_O)        0.329     5.048 r  my_MouseCtl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000     5.048    my_MouseCtl/x_pos[6]_i_1_n_0
    SLICE_X20Y115        FDRE                                         r  my_MouseCtl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.607     8.612    my_MouseCtl/clk100MHz
    SLICE_X20Y115        FDRE                                         r  my_MouseCtl/x_pos_reg[6]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X20Y115        FDRE (Setup_fdre_C_D)        0.031     9.139    my_MouseCtl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_inc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 2.649ns (45.495%)  route 3.174ns (54.505%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.733    -0.779    my_MouseCtl/clk100MHz
    SLICE_X11Y116        FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  my_MouseCtl/x_inc_reg[0]/Q
                         net (fo=2, routed)           1.329     1.006    my_MouseCtl/x_inc[0]
    SLICE_X19Y114        LUT3 (Prop_lut3_I2_O)        0.124     1.130 r  my_MouseCtl/x_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     1.130    my_MouseCtl/x_pos[3]_i_11_n_0
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.662 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.776 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.776    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X19Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.110 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.817     2.927    my_MouseCtl/plusOp6[9]
    SLICE_X19Y117        LUT2 (Prop_lut2_I1_O)        0.303     3.230 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.230    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X19Y117        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.687 f  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.028     4.715    my_MouseCtl/gtOp
    SLICE_X17Y116        LUT5 (Prop_lut5_I4_O)        0.329     5.044 r  my_MouseCtl/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     5.044    my_MouseCtl/x_pos[8]_i_1_n_0
    SLICE_X17Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.607     8.612    my_MouseCtl/clk100MHz
    SLICE_X17Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[8]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X17Y116        FDRE (Setup_fdre_C_D)        0.029     9.137    my_MouseCtl/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_inc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 2.649ns (45.505%)  route 3.172ns (54.495%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.733    -0.779    my_MouseCtl/clk100MHz
    SLICE_X11Y116        FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  my_MouseCtl/x_inc_reg[0]/Q
                         net (fo=2, routed)           1.329     1.006    my_MouseCtl/x_inc[0]
    SLICE_X19Y114        LUT3 (Prop_lut3_I2_O)        0.124     1.130 r  my_MouseCtl/x_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     1.130    my_MouseCtl/x_pos[3]_i_11_n_0
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.662 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.776 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.776    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X19Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.110 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.817     2.927    my_MouseCtl/plusOp6[9]
    SLICE_X19Y117        LUT2 (Prop_lut2_I1_O)        0.303     3.230 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.230    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X19Y117        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.687 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.027     4.714    my_MouseCtl/gtOp
    SLICE_X20Y114        LUT5 (Prop_lut5_I3_O)        0.329     5.043 r  my_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     5.043    my_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X20Y114        FDRE                                         r  my_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.608     8.613    my_MouseCtl/clk100MHz
    SLICE_X20Y114        FDRE                                         r  my_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.571     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X20Y114        FDRE (Setup_fdre_C_D)        0.032     9.141    my_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_inc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 2.649ns (46.794%)  route 3.012ns (53.206%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.733    -0.779    my_MouseCtl/clk100MHz
    SLICE_X11Y116        FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  my_MouseCtl/x_inc_reg[0]/Q
                         net (fo=2, routed)           1.329     1.006    my_MouseCtl/x_inc[0]
    SLICE_X19Y114        LUT3 (Prop_lut3_I2_O)        0.124     1.130 r  my_MouseCtl/x_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     1.130    my_MouseCtl/x_pos[3]_i_11_n_0
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.662 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.776 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.776    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X19Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.110 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.817     2.927    my_MouseCtl/plusOp6[9]
    SLICE_X19Y117        LUT2 (Prop_lut2_I1_O)        0.303     3.230 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.230    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X19Y117        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.687 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.867     4.553    my_MouseCtl/gtOp
    SLICE_X20Y115        LUT5 (Prop_lut5_I3_O)        0.329     4.882 r  my_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     4.882    my_MouseCtl/x_pos[7]_i_1_n_0
    SLICE_X20Y115        FDRE                                         r  my_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.607     8.612    my_MouseCtl/clk100MHz
    SLICE_X20Y115        FDRE                                         r  my_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X20Y115        FDRE (Setup_fdre_C_D)        0.031     9.139    my_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_inc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.649ns (46.840%)  route 3.006ns (53.160%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 8.611 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.733    -0.779    my_MouseCtl/clk100MHz
    SLICE_X11Y116        FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  my_MouseCtl/x_inc_reg[0]/Q
                         net (fo=2, routed)           1.329     1.006    my_MouseCtl/x_inc[0]
    SLICE_X19Y114        LUT3 (Prop_lut3_I2_O)        0.124     1.130 r  my_MouseCtl/x_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     1.130    my_MouseCtl/x_pos[3]_i_11_n_0
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.662 r  my_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.662    my_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.776 r  my_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.776    my_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X19Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.110 f  my_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.817     2.927    my_MouseCtl/plusOp6[9]
    SLICE_X19Y117        LUT2 (Prop_lut2_I1_O)        0.303     3.230 r  my_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     3.230    my_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X19Y117        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.687 r  my_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.861     4.548    my_MouseCtl/gtOp
    SLICE_X20Y116        LUT5 (Prop_lut5_I3_O)        0.329     4.877 r  my_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     4.877    my_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X20Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.606     8.611    my_MouseCtl/clk100MHz
    SLICE_X20Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.571     9.181    
                         clock uncertainty           -0.074     9.107    
    SLICE_X20Y116        FDRE (Setup_fdre_C_D)        0.029     9.136    my_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  4.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.263    -1.044    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y29         FDCE                                         r  my_clk_generator/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.903 r  my_clk_generator/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.847    my_clk_generator/seq_reg1[0]
    SLICE_X35Y29         FDCE                                         r  my_clk_generator/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.486    -1.312    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y29         FDCE                                         r  my_clk_generator/seq_reg1_reg[1]/C
                         clock pessimism              0.268    -1.044    
    SLICE_X35Y29         FDCE (Hold_fdce_C_D)         0.075    -0.969    my_clk_generator/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.969    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.069    -0.306    my_MouseCtl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.937    -0.752    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.236    -0.516    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.071    -0.445    my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.076    -0.298    my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.937    -0.752    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism              0.236    -0.516    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.075    -0.441    my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.556%)  route 0.089ns (32.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.666    -0.515    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y119         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.089    -0.285    my_MouseCtl/Inst_Ps2Interface/state[0]
    SLICE_X5Y119         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_1_n_0
    SLICE_X5Y119         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.938    -0.751    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y119         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.249    -0.502    
    SLICE_X5Y119         FDCE (Hold_fdce_C_D)         0.091    -0.411    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.263    -1.044    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y29         FDCE                                         r  my_clk_generator/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.128    -0.916 r  my_clk_generator/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.861    my_clk_generator/seq_reg1[6]
    SLICE_X35Y29         FDCE                                         r  my_clk_generator/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.486    -1.312    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y29         FDCE                                         r  my_clk_generator/seq_reg1_reg[7]/C
                         clock pessimism              0.268    -1.044    
    SLICE_X35Y29         FDCE (Hold_fdce_C_D)        -0.006    -1.050    my_clk_generator/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.050    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.665    -0.516    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X1Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=2, routed)           0.108    -0.267    my_MouseCtl/Inst_Ps2Interface/clk_inter
    SLICE_X0Y122         LUT4 (Prop_lut4_I0_O)        0.045    -0.222 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.222    my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.937    -0.752    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X0Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism              0.249    -0.503    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.091    -0.412    my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 my_MouseCtl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.687%)  route 0.160ns (46.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.637    -0.544    my_MouseCtl/clk100MHz
    SLICE_X9Y120         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.403 f  my_MouseCtl/FSM_sequential_state_reg[2]/Q
                         net (fo=48, routed)          0.160    -0.242    my_MouseCtl/state[2]
    SLICE_X10Y120        LUT5 (Prop_lut5_I1_O)        0.045    -0.197 r  my_MouseCtl/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    my_MouseCtl/tx_data__0[6]
    SLICE_X10Y120        FDRE                                         r  my_MouseCtl/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.910    -0.779    my_MouseCtl/clk100MHz
    SLICE_X10Y120        FDRE                                         r  my_MouseCtl/tx_data_reg[6]/C
                         clock pessimism              0.270    -0.509    
    SLICE_X10Y120        FDRE (Hold_fdre_C_D)         0.121    -0.388    my_MouseCtl/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 my_MouseCtl/x_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/xpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.231%)  route 0.134ns (48.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.641    -0.540    my_MouseCtl/clk100MHz
    SLICE_X17Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  my_MouseCtl/x_pos_reg[8]/Q
                         net (fo=5, routed)           0.134    -0.265    my_MouseCtl/x_pos[8]
    SLICE_X16Y116        FDRE                                         r  my_MouseCtl/xpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.912    -0.777    my_MouseCtl/clk100MHz
    SLICE_X16Y116        FDRE                                         r  my_MouseCtl/xpos_reg[8]/C
                         clock pessimism              0.250    -0.527    
    SLICE_X16Y116        FDRE (Hold_fdre_C_D)         0.070    -0.457    my_MouseCtl/xpos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.042%)  route 0.114ns (37.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.662    -0.519    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.114    -0.264    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg__0[0]
    SLICE_X4Y123         LUT6 (Prop_lut6_I2_O)        0.045    -0.219 r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    my_MouseCtl/Inst_Ps2Interface/plusOp__1[5]
    SLICE_X4Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.933    -0.756    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism              0.250    -0.506    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.091    -0.415    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/y_inc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.878%)  route 0.175ns (48.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.640    -0.541    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X9Y117         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[1]/Q
                         net (fo=9, routed)           0.175    -0.225    my_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[1]
    SLICE_X10Y117        LUT5 (Prop_lut5_I3_O)        0.048    -0.177 r  my_MouseCtl/Inst_Ps2Interface/y_inc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    my_MouseCtl/y_inc__0[3]
    SLICE_X10Y117        FDCE                                         r  my_MouseCtl/y_inc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913    -0.776    my_MouseCtl/clk100MHz
    SLICE_X10Y117        FDCE                                         r  my_MouseCtl/y_inc_reg[3]/C
                         clock pessimism              0.270    -0.506    
    SLICE_X10Y117        FDCE (Hold_fdce_C_D)         0.131    -0.375    my_MouseCtl/y_inc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    my_clk_generator/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      my_clk_generator/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y121    my_MouseCtl/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y119    my_MouseCtl/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y120     my_MouseCtl/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y119    my_MouseCtl/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y119    my_MouseCtl/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y120    my_MouseCtl/FSM_sequential_state_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y119     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y121    my_MouseCtl/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y119    my_MouseCtl/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y120     my_MouseCtl/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y120    my_MouseCtl/FSM_sequential_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y120     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y120     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y122     my_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y121     my_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y121     my_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y121     my_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y121    my_MouseCtl/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y119    my_MouseCtl/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y119    my_MouseCtl/FSM_sequential_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y116     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y116     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y116     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y116     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y117     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y117     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y117     my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.638ns  (logic 15.269ns (61.972%)  route 9.369ns (38.028%))
  Logic Levels:           29  (CARRY4=17 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 23.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.830    -0.682    my_draw_rect_ctl/pixel_clk
    DSP48_X0Y43          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.524 r  my_draw_rect_ctl/ypos_mach_nxt3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.526    my_draw_rect_ctl/ypos_mach_nxt3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.044 r  my_draw_rect_ctl/ypos_mach_nxt3__1/P[0]
                         net (fo=2, routed)           0.881     5.925    my_draw_rect_ctl/ypos_mach_nxt3__1_n_105
    SLICE_X9Y109         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.521 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_440/O[3]
                         net (fo=9, routed)           0.571     7.092    my_draw_rect_ctl_n_0
    SLICE_X10Y107        LUT2 (Prop_lut2_I1_O)        0.306     7.398 r  ypos_mach[11]_i_517/O
                         net (fo=1, routed)           0.000     7.398    my_draw_rect_ctl/S[0]
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.774 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_435/CO[3]
                         net (fo=1, routed)           0.000     7.774    my_draw_rect_ctl/ypos_mach_reg[11]_i_435_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_347/O[0]
                         net (fo=3, routed)           0.491     8.483    my_draw_rect_ctl_n_24
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.295     8.778 r  ypos_mach[11]_i_339/O
                         net (fo=1, routed)           0.475     9.253    my_draw_rect_ctl/ypos_mach_nxt3__1_6[1]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.800 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_230/O[2]
                         net (fo=21, routed)          1.015    10.815    my_draw_rect_ctl/ypos_mach_reg[7]_0[2]
    SLICE_X15Y108        LUT3 (Prop_lut3_I2_O)        0.326    11.141 r  my_draw_rect_ctl/ypos_mach[11]_i_268/O
                         net (fo=2, routed)           0.645    11.786    my_draw_rect_ctl/ypos_mach[11]_i_268_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.332    12.118 r  my_draw_rect_ctl/ypos_mach[11]_i_272/O
                         net (fo=1, routed)           0.000    12.118    my_draw_rect_ctl/ypos_mach[11]_i_272_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.724 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_120/O[3]
                         net (fo=3, routed)           0.939    13.663    my_draw_rect_ctl/ypos_mach_reg[11]_i_120_n_4
    SLICE_X14Y111        LUT5 (Prop_lut5_I4_O)        0.306    13.969 r  my_draw_rect_ctl/ypos_mach[7]_i_26/O
                         net (fo=1, routed)           0.000    13.969    my_draw_rect_ctl/ypos_mach[7]_i_26_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.345 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.345    my_draw_rect_ctl/ypos_mach_reg[7]_i_13_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_18/O[1]
                         net (fo=21, routed)          1.005    15.674    my_draw_rect_ctl_n_84
    SLICE_X16Y111        LUT6 (Prop_lut6_I1_O)        0.306    15.980 r  ypos_mach[11]_i_581/O
                         net (fo=1, routed)           0.000    15.980    ypos_mach[11]_i_581_n_0
    SLICE_X16Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.530 r  ypos_mach_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    16.530    ypos_mach_reg[11]_i_532_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.644 r  ypos_mach_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.644    ypos_mach_reg[11]_i_463_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.866 r  ypos_mach_reg[11]_i_371/O[0]
                         net (fo=2, routed)           0.561    17.426    ypos_mach_reg[11]_i_371_n_7
    SLICE_X17Y112        LUT3 (Prop_lut3_I0_O)        0.294    17.720 f  ypos_mach[11]_i_462/O
                         net (fo=2, routed)           0.595    18.316    ypos_mach[11]_i_462_n_0
    SLICE_X18Y110        LUT5 (Prop_lut5_I1_O)        0.332    18.648 r  ypos_mach[11]_i_363/O
                         net (fo=2, routed)           0.523    19.171    ypos_mach[11]_i_363_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.556 r  ypos_mach_reg[11]_i_244/CO[3]
                         net (fo=1, routed)           0.000    19.556    ypos_mach_reg[11]_i_244_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.778 r  ypos_mach_reg[11]_i_112/O[0]
                         net (fo=3, routed)           0.739    20.517    ypos_mach_reg[11]_i_112_n_7
    SLICE_X20Y111        LUT4 (Prop_lut4_I1_O)        0.299    20.816 r  ypos_mach[11]_i_228/O
                         net (fo=1, routed)           0.000    20.816    ypos_mach[11]_i_228_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  ypos_mach_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.366    ypos_mach_reg[11]_i_103_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.594 r  ypos_mach_reg[11]_i_48/CO[2]
                         net (fo=1, routed)           0.425    22.020    my_draw_rect_ctl/CO[0]
    SLICE_X20Y113        LUT3 (Prop_lut3_I0_O)        0.313    22.333 r  my_draw_rect_ctl/ypos_mach[11]_i_17/O
                         net (fo=12, routed)          0.502    22.834    my_draw_rect_ctl/ypos_mach[11]_i_17_n_0
    SLICE_X18Y111        LUT6 (Prop_lut6_I4_O)        0.124    22.958 r  my_draw_rect_ctl/ypos_mach[3]_i_8/O
                         net (fo=1, routed)           0.000    22.958    my_draw_rect_ctl/ypos_mach[3]_i_8_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.508 r  my_draw_rect_ctl/ypos_mach_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.508    my_draw_rect_ctl/ypos_mach_reg[3]_i_1_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.622 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.622    my_draw_rect_ctl/ypos_mach_reg[7]_i_1_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.956 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.956    my_draw_rect_ctl/ypos_mach_reg[11]_i_1_n_6
    SLICE_X18Y113        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.609    23.614    my_draw_rect_ctl/pixel_clk
    SLICE_X18Y113        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[9]/C
                         clock pessimism              0.571    24.184    
                         clock uncertainty           -0.087    24.097    
    SLICE_X18Y113        FDRE (Setup_fdre_C_D)        0.062    24.159    my_draw_rect_ctl/ypos_mach_reg[9]
  -------------------------------------------------------------------
                         required time                         24.159    
                         arrival time                         -23.956    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.617ns  (logic 15.248ns (61.940%)  route 9.369ns (38.060%))
  Logic Levels:           29  (CARRY4=17 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 23.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.830    -0.682    my_draw_rect_ctl/pixel_clk
    DSP48_X0Y43          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.524 r  my_draw_rect_ctl/ypos_mach_nxt3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.526    my_draw_rect_ctl/ypos_mach_nxt3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.044 r  my_draw_rect_ctl/ypos_mach_nxt3__1/P[0]
                         net (fo=2, routed)           0.881     5.925    my_draw_rect_ctl/ypos_mach_nxt3__1_n_105
    SLICE_X9Y109         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.521 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_440/O[3]
                         net (fo=9, routed)           0.571     7.092    my_draw_rect_ctl_n_0
    SLICE_X10Y107        LUT2 (Prop_lut2_I1_O)        0.306     7.398 r  ypos_mach[11]_i_517/O
                         net (fo=1, routed)           0.000     7.398    my_draw_rect_ctl/S[0]
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.774 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_435/CO[3]
                         net (fo=1, routed)           0.000     7.774    my_draw_rect_ctl/ypos_mach_reg[11]_i_435_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_347/O[0]
                         net (fo=3, routed)           0.491     8.483    my_draw_rect_ctl_n_24
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.295     8.778 r  ypos_mach[11]_i_339/O
                         net (fo=1, routed)           0.475     9.253    my_draw_rect_ctl/ypos_mach_nxt3__1_6[1]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.800 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_230/O[2]
                         net (fo=21, routed)          1.015    10.815    my_draw_rect_ctl/ypos_mach_reg[7]_0[2]
    SLICE_X15Y108        LUT3 (Prop_lut3_I2_O)        0.326    11.141 r  my_draw_rect_ctl/ypos_mach[11]_i_268/O
                         net (fo=2, routed)           0.645    11.786    my_draw_rect_ctl/ypos_mach[11]_i_268_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.332    12.118 r  my_draw_rect_ctl/ypos_mach[11]_i_272/O
                         net (fo=1, routed)           0.000    12.118    my_draw_rect_ctl/ypos_mach[11]_i_272_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.724 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_120/O[3]
                         net (fo=3, routed)           0.939    13.663    my_draw_rect_ctl/ypos_mach_reg[11]_i_120_n_4
    SLICE_X14Y111        LUT5 (Prop_lut5_I4_O)        0.306    13.969 r  my_draw_rect_ctl/ypos_mach[7]_i_26/O
                         net (fo=1, routed)           0.000    13.969    my_draw_rect_ctl/ypos_mach[7]_i_26_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.345 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.345    my_draw_rect_ctl/ypos_mach_reg[7]_i_13_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_18/O[1]
                         net (fo=21, routed)          1.005    15.674    my_draw_rect_ctl_n_84
    SLICE_X16Y111        LUT6 (Prop_lut6_I1_O)        0.306    15.980 r  ypos_mach[11]_i_581/O
                         net (fo=1, routed)           0.000    15.980    ypos_mach[11]_i_581_n_0
    SLICE_X16Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.530 r  ypos_mach_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    16.530    ypos_mach_reg[11]_i_532_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.644 r  ypos_mach_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.644    ypos_mach_reg[11]_i_463_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.866 r  ypos_mach_reg[11]_i_371/O[0]
                         net (fo=2, routed)           0.561    17.426    ypos_mach_reg[11]_i_371_n_7
    SLICE_X17Y112        LUT3 (Prop_lut3_I0_O)        0.294    17.720 f  ypos_mach[11]_i_462/O
                         net (fo=2, routed)           0.595    18.316    ypos_mach[11]_i_462_n_0
    SLICE_X18Y110        LUT5 (Prop_lut5_I1_O)        0.332    18.648 r  ypos_mach[11]_i_363/O
                         net (fo=2, routed)           0.523    19.171    ypos_mach[11]_i_363_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.556 r  ypos_mach_reg[11]_i_244/CO[3]
                         net (fo=1, routed)           0.000    19.556    ypos_mach_reg[11]_i_244_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.778 r  ypos_mach_reg[11]_i_112/O[0]
                         net (fo=3, routed)           0.739    20.517    ypos_mach_reg[11]_i_112_n_7
    SLICE_X20Y111        LUT4 (Prop_lut4_I1_O)        0.299    20.816 r  ypos_mach[11]_i_228/O
                         net (fo=1, routed)           0.000    20.816    ypos_mach[11]_i_228_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  ypos_mach_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.366    ypos_mach_reg[11]_i_103_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.594 r  ypos_mach_reg[11]_i_48/CO[2]
                         net (fo=1, routed)           0.425    22.020    my_draw_rect_ctl/CO[0]
    SLICE_X20Y113        LUT3 (Prop_lut3_I0_O)        0.313    22.333 r  my_draw_rect_ctl/ypos_mach[11]_i_17/O
                         net (fo=12, routed)          0.502    22.834    my_draw_rect_ctl/ypos_mach[11]_i_17_n_0
    SLICE_X18Y111        LUT6 (Prop_lut6_I4_O)        0.124    22.958 r  my_draw_rect_ctl/ypos_mach[3]_i_8/O
                         net (fo=1, routed)           0.000    22.958    my_draw_rect_ctl/ypos_mach[3]_i_8_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.508 r  my_draw_rect_ctl/ypos_mach_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.508    my_draw_rect_ctl/ypos_mach_reg[3]_i_1_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.622 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.622    my_draw_rect_ctl/ypos_mach_reg[7]_i_1_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.935 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.935    my_draw_rect_ctl/ypos_mach_reg[11]_i_1_n_4
    SLICE_X18Y113        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.609    23.614    my_draw_rect_ctl/pixel_clk
    SLICE_X18Y113        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[11]/C
                         clock pessimism              0.571    24.184    
                         clock uncertainty           -0.087    24.097    
    SLICE_X18Y113        FDRE (Setup_fdre_C_D)        0.062    24.159    my_draw_rect_ctl/ypos_mach_reg[11]
  -------------------------------------------------------------------
                         required time                         24.159    
                         arrival time                         -23.935    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.543ns  (logic 15.174ns (61.825%)  route 9.369ns (38.175%))
  Logic Levels:           29  (CARRY4=17 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 23.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.830    -0.682    my_draw_rect_ctl/pixel_clk
    DSP48_X0Y43          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.524 r  my_draw_rect_ctl/ypos_mach_nxt3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.526    my_draw_rect_ctl/ypos_mach_nxt3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.044 r  my_draw_rect_ctl/ypos_mach_nxt3__1/P[0]
                         net (fo=2, routed)           0.881     5.925    my_draw_rect_ctl/ypos_mach_nxt3__1_n_105
    SLICE_X9Y109         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.521 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_440/O[3]
                         net (fo=9, routed)           0.571     7.092    my_draw_rect_ctl_n_0
    SLICE_X10Y107        LUT2 (Prop_lut2_I1_O)        0.306     7.398 r  ypos_mach[11]_i_517/O
                         net (fo=1, routed)           0.000     7.398    my_draw_rect_ctl/S[0]
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.774 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_435/CO[3]
                         net (fo=1, routed)           0.000     7.774    my_draw_rect_ctl/ypos_mach_reg[11]_i_435_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_347/O[0]
                         net (fo=3, routed)           0.491     8.483    my_draw_rect_ctl_n_24
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.295     8.778 r  ypos_mach[11]_i_339/O
                         net (fo=1, routed)           0.475     9.253    my_draw_rect_ctl/ypos_mach_nxt3__1_6[1]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.800 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_230/O[2]
                         net (fo=21, routed)          1.015    10.815    my_draw_rect_ctl/ypos_mach_reg[7]_0[2]
    SLICE_X15Y108        LUT3 (Prop_lut3_I2_O)        0.326    11.141 r  my_draw_rect_ctl/ypos_mach[11]_i_268/O
                         net (fo=2, routed)           0.645    11.786    my_draw_rect_ctl/ypos_mach[11]_i_268_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.332    12.118 r  my_draw_rect_ctl/ypos_mach[11]_i_272/O
                         net (fo=1, routed)           0.000    12.118    my_draw_rect_ctl/ypos_mach[11]_i_272_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.724 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_120/O[3]
                         net (fo=3, routed)           0.939    13.663    my_draw_rect_ctl/ypos_mach_reg[11]_i_120_n_4
    SLICE_X14Y111        LUT5 (Prop_lut5_I4_O)        0.306    13.969 r  my_draw_rect_ctl/ypos_mach[7]_i_26/O
                         net (fo=1, routed)           0.000    13.969    my_draw_rect_ctl/ypos_mach[7]_i_26_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.345 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.345    my_draw_rect_ctl/ypos_mach_reg[7]_i_13_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_18/O[1]
                         net (fo=21, routed)          1.005    15.674    my_draw_rect_ctl_n_84
    SLICE_X16Y111        LUT6 (Prop_lut6_I1_O)        0.306    15.980 r  ypos_mach[11]_i_581/O
                         net (fo=1, routed)           0.000    15.980    ypos_mach[11]_i_581_n_0
    SLICE_X16Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.530 r  ypos_mach_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    16.530    ypos_mach_reg[11]_i_532_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.644 r  ypos_mach_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.644    ypos_mach_reg[11]_i_463_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.866 r  ypos_mach_reg[11]_i_371/O[0]
                         net (fo=2, routed)           0.561    17.426    ypos_mach_reg[11]_i_371_n_7
    SLICE_X17Y112        LUT3 (Prop_lut3_I0_O)        0.294    17.720 f  ypos_mach[11]_i_462/O
                         net (fo=2, routed)           0.595    18.316    ypos_mach[11]_i_462_n_0
    SLICE_X18Y110        LUT5 (Prop_lut5_I1_O)        0.332    18.648 r  ypos_mach[11]_i_363/O
                         net (fo=2, routed)           0.523    19.171    ypos_mach[11]_i_363_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.556 r  ypos_mach_reg[11]_i_244/CO[3]
                         net (fo=1, routed)           0.000    19.556    ypos_mach_reg[11]_i_244_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.778 r  ypos_mach_reg[11]_i_112/O[0]
                         net (fo=3, routed)           0.739    20.517    ypos_mach_reg[11]_i_112_n_7
    SLICE_X20Y111        LUT4 (Prop_lut4_I1_O)        0.299    20.816 r  ypos_mach[11]_i_228/O
                         net (fo=1, routed)           0.000    20.816    ypos_mach[11]_i_228_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  ypos_mach_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.366    ypos_mach_reg[11]_i_103_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.594 r  ypos_mach_reg[11]_i_48/CO[2]
                         net (fo=1, routed)           0.425    22.020    my_draw_rect_ctl/CO[0]
    SLICE_X20Y113        LUT3 (Prop_lut3_I0_O)        0.313    22.333 r  my_draw_rect_ctl/ypos_mach[11]_i_17/O
                         net (fo=12, routed)          0.502    22.834    my_draw_rect_ctl/ypos_mach[11]_i_17_n_0
    SLICE_X18Y111        LUT6 (Prop_lut6_I4_O)        0.124    22.958 r  my_draw_rect_ctl/ypos_mach[3]_i_8/O
                         net (fo=1, routed)           0.000    22.958    my_draw_rect_ctl/ypos_mach[3]_i_8_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.508 r  my_draw_rect_ctl/ypos_mach_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.508    my_draw_rect_ctl/ypos_mach_reg[3]_i_1_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.622 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.622    my_draw_rect_ctl/ypos_mach_reg[7]_i_1_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.861 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.861    my_draw_rect_ctl/ypos_mach_reg[11]_i_1_n_5
    SLICE_X18Y113        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.609    23.614    my_draw_rect_ctl/pixel_clk
    SLICE_X18Y113        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[10]/C
                         clock pessimism              0.571    24.184    
                         clock uncertainty           -0.087    24.097    
    SLICE_X18Y113        FDRE (Setup_fdre_C_D)        0.062    24.159    my_draw_rect_ctl/ypos_mach_reg[10]
  -------------------------------------------------------------------
                         required time                         24.159    
                         arrival time                         -23.861    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.527ns  (logic 15.158ns (61.800%)  route 9.369ns (38.200%))
  Logic Levels:           29  (CARRY4=17 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 23.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.830    -0.682    my_draw_rect_ctl/pixel_clk
    DSP48_X0Y43          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.524 r  my_draw_rect_ctl/ypos_mach_nxt3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.526    my_draw_rect_ctl/ypos_mach_nxt3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.044 r  my_draw_rect_ctl/ypos_mach_nxt3__1/P[0]
                         net (fo=2, routed)           0.881     5.925    my_draw_rect_ctl/ypos_mach_nxt3__1_n_105
    SLICE_X9Y109         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.521 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_440/O[3]
                         net (fo=9, routed)           0.571     7.092    my_draw_rect_ctl_n_0
    SLICE_X10Y107        LUT2 (Prop_lut2_I1_O)        0.306     7.398 r  ypos_mach[11]_i_517/O
                         net (fo=1, routed)           0.000     7.398    my_draw_rect_ctl/S[0]
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.774 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_435/CO[3]
                         net (fo=1, routed)           0.000     7.774    my_draw_rect_ctl/ypos_mach_reg[11]_i_435_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_347/O[0]
                         net (fo=3, routed)           0.491     8.483    my_draw_rect_ctl_n_24
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.295     8.778 r  ypos_mach[11]_i_339/O
                         net (fo=1, routed)           0.475     9.253    my_draw_rect_ctl/ypos_mach_nxt3__1_6[1]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.800 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_230/O[2]
                         net (fo=21, routed)          1.015    10.815    my_draw_rect_ctl/ypos_mach_reg[7]_0[2]
    SLICE_X15Y108        LUT3 (Prop_lut3_I2_O)        0.326    11.141 r  my_draw_rect_ctl/ypos_mach[11]_i_268/O
                         net (fo=2, routed)           0.645    11.786    my_draw_rect_ctl/ypos_mach[11]_i_268_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.332    12.118 r  my_draw_rect_ctl/ypos_mach[11]_i_272/O
                         net (fo=1, routed)           0.000    12.118    my_draw_rect_ctl/ypos_mach[11]_i_272_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.724 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_120/O[3]
                         net (fo=3, routed)           0.939    13.663    my_draw_rect_ctl/ypos_mach_reg[11]_i_120_n_4
    SLICE_X14Y111        LUT5 (Prop_lut5_I4_O)        0.306    13.969 r  my_draw_rect_ctl/ypos_mach[7]_i_26/O
                         net (fo=1, routed)           0.000    13.969    my_draw_rect_ctl/ypos_mach[7]_i_26_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.345 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.345    my_draw_rect_ctl/ypos_mach_reg[7]_i_13_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_18/O[1]
                         net (fo=21, routed)          1.005    15.674    my_draw_rect_ctl_n_84
    SLICE_X16Y111        LUT6 (Prop_lut6_I1_O)        0.306    15.980 r  ypos_mach[11]_i_581/O
                         net (fo=1, routed)           0.000    15.980    ypos_mach[11]_i_581_n_0
    SLICE_X16Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.530 r  ypos_mach_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    16.530    ypos_mach_reg[11]_i_532_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.644 r  ypos_mach_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.644    ypos_mach_reg[11]_i_463_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.866 r  ypos_mach_reg[11]_i_371/O[0]
                         net (fo=2, routed)           0.561    17.426    ypos_mach_reg[11]_i_371_n_7
    SLICE_X17Y112        LUT3 (Prop_lut3_I0_O)        0.294    17.720 f  ypos_mach[11]_i_462/O
                         net (fo=2, routed)           0.595    18.316    ypos_mach[11]_i_462_n_0
    SLICE_X18Y110        LUT5 (Prop_lut5_I1_O)        0.332    18.648 r  ypos_mach[11]_i_363/O
                         net (fo=2, routed)           0.523    19.171    ypos_mach[11]_i_363_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.556 r  ypos_mach_reg[11]_i_244/CO[3]
                         net (fo=1, routed)           0.000    19.556    ypos_mach_reg[11]_i_244_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.778 r  ypos_mach_reg[11]_i_112/O[0]
                         net (fo=3, routed)           0.739    20.517    ypos_mach_reg[11]_i_112_n_7
    SLICE_X20Y111        LUT4 (Prop_lut4_I1_O)        0.299    20.816 r  ypos_mach[11]_i_228/O
                         net (fo=1, routed)           0.000    20.816    ypos_mach[11]_i_228_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  ypos_mach_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.366    ypos_mach_reg[11]_i_103_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.594 r  ypos_mach_reg[11]_i_48/CO[2]
                         net (fo=1, routed)           0.425    22.020    my_draw_rect_ctl/CO[0]
    SLICE_X20Y113        LUT3 (Prop_lut3_I0_O)        0.313    22.333 r  my_draw_rect_ctl/ypos_mach[11]_i_17/O
                         net (fo=12, routed)          0.502    22.834    my_draw_rect_ctl/ypos_mach[11]_i_17_n_0
    SLICE_X18Y111        LUT6 (Prop_lut6_I4_O)        0.124    22.958 r  my_draw_rect_ctl/ypos_mach[3]_i_8/O
                         net (fo=1, routed)           0.000    22.958    my_draw_rect_ctl/ypos_mach[3]_i_8_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.508 r  my_draw_rect_ctl/ypos_mach_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.508    my_draw_rect_ctl/ypos_mach_reg[3]_i_1_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.622 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.622    my_draw_rect_ctl/ypos_mach_reg[7]_i_1_n_0
    SLICE_X18Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.845 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.845    my_draw_rect_ctl/ypos_mach_reg[11]_i_1_n_7
    SLICE_X18Y113        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.609    23.614    my_draw_rect_ctl/pixel_clk
    SLICE_X18Y113        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[8]/C
                         clock pessimism              0.571    24.184    
                         clock uncertainty           -0.087    24.097    
    SLICE_X18Y113        FDRE (Setup_fdre_C_D)        0.062    24.159    my_draw_rect_ctl/ypos_mach_reg[8]
  -------------------------------------------------------------------
                         required time                         24.159    
                         arrival time                         -23.845    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.524ns  (logic 15.155ns (61.796%)  route 9.369ns (38.204%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.830    -0.682    my_draw_rect_ctl/pixel_clk
    DSP48_X0Y43          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.524 r  my_draw_rect_ctl/ypos_mach_nxt3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.526    my_draw_rect_ctl/ypos_mach_nxt3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.044 r  my_draw_rect_ctl/ypos_mach_nxt3__1/P[0]
                         net (fo=2, routed)           0.881     5.925    my_draw_rect_ctl/ypos_mach_nxt3__1_n_105
    SLICE_X9Y109         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.521 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_440/O[3]
                         net (fo=9, routed)           0.571     7.092    my_draw_rect_ctl_n_0
    SLICE_X10Y107        LUT2 (Prop_lut2_I1_O)        0.306     7.398 r  ypos_mach[11]_i_517/O
                         net (fo=1, routed)           0.000     7.398    my_draw_rect_ctl/S[0]
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.774 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_435/CO[3]
                         net (fo=1, routed)           0.000     7.774    my_draw_rect_ctl/ypos_mach_reg[11]_i_435_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_347/O[0]
                         net (fo=3, routed)           0.491     8.483    my_draw_rect_ctl_n_24
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.295     8.778 r  ypos_mach[11]_i_339/O
                         net (fo=1, routed)           0.475     9.253    my_draw_rect_ctl/ypos_mach_nxt3__1_6[1]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.800 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_230/O[2]
                         net (fo=21, routed)          1.015    10.815    my_draw_rect_ctl/ypos_mach_reg[7]_0[2]
    SLICE_X15Y108        LUT3 (Prop_lut3_I2_O)        0.326    11.141 r  my_draw_rect_ctl/ypos_mach[11]_i_268/O
                         net (fo=2, routed)           0.645    11.786    my_draw_rect_ctl/ypos_mach[11]_i_268_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.332    12.118 r  my_draw_rect_ctl/ypos_mach[11]_i_272/O
                         net (fo=1, routed)           0.000    12.118    my_draw_rect_ctl/ypos_mach[11]_i_272_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.724 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_120/O[3]
                         net (fo=3, routed)           0.939    13.663    my_draw_rect_ctl/ypos_mach_reg[11]_i_120_n_4
    SLICE_X14Y111        LUT5 (Prop_lut5_I4_O)        0.306    13.969 r  my_draw_rect_ctl/ypos_mach[7]_i_26/O
                         net (fo=1, routed)           0.000    13.969    my_draw_rect_ctl/ypos_mach[7]_i_26_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.345 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.345    my_draw_rect_ctl/ypos_mach_reg[7]_i_13_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_18/O[1]
                         net (fo=21, routed)          1.005    15.674    my_draw_rect_ctl_n_84
    SLICE_X16Y111        LUT6 (Prop_lut6_I1_O)        0.306    15.980 r  ypos_mach[11]_i_581/O
                         net (fo=1, routed)           0.000    15.980    ypos_mach[11]_i_581_n_0
    SLICE_X16Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.530 r  ypos_mach_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    16.530    ypos_mach_reg[11]_i_532_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.644 r  ypos_mach_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.644    ypos_mach_reg[11]_i_463_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.866 r  ypos_mach_reg[11]_i_371/O[0]
                         net (fo=2, routed)           0.561    17.426    ypos_mach_reg[11]_i_371_n_7
    SLICE_X17Y112        LUT3 (Prop_lut3_I0_O)        0.294    17.720 f  ypos_mach[11]_i_462/O
                         net (fo=2, routed)           0.595    18.316    ypos_mach[11]_i_462_n_0
    SLICE_X18Y110        LUT5 (Prop_lut5_I1_O)        0.332    18.648 r  ypos_mach[11]_i_363/O
                         net (fo=2, routed)           0.523    19.171    ypos_mach[11]_i_363_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.556 r  ypos_mach_reg[11]_i_244/CO[3]
                         net (fo=1, routed)           0.000    19.556    ypos_mach_reg[11]_i_244_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.778 r  ypos_mach_reg[11]_i_112/O[0]
                         net (fo=3, routed)           0.739    20.517    ypos_mach_reg[11]_i_112_n_7
    SLICE_X20Y111        LUT4 (Prop_lut4_I1_O)        0.299    20.816 r  ypos_mach[11]_i_228/O
                         net (fo=1, routed)           0.000    20.816    ypos_mach[11]_i_228_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  ypos_mach_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.366    ypos_mach_reg[11]_i_103_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.594 r  ypos_mach_reg[11]_i_48/CO[2]
                         net (fo=1, routed)           0.425    22.020    my_draw_rect_ctl/CO[0]
    SLICE_X20Y113        LUT3 (Prop_lut3_I0_O)        0.313    22.333 r  my_draw_rect_ctl/ypos_mach[11]_i_17/O
                         net (fo=12, routed)          0.502    22.834    my_draw_rect_ctl/ypos_mach[11]_i_17_n_0
    SLICE_X18Y111        LUT6 (Prop_lut6_I4_O)        0.124    22.958 r  my_draw_rect_ctl/ypos_mach[3]_i_8/O
                         net (fo=1, routed)           0.000    22.958    my_draw_rect_ctl/ypos_mach[3]_i_8_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.508 r  my_draw_rect_ctl/ypos_mach_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.508    my_draw_rect_ctl/ypos_mach_reg[3]_i_1_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.842 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.842    my_draw_rect_ctl/ypos_mach_reg[7]_i_1_n_6
    SLICE_X18Y112        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.610    23.615    my_draw_rect_ctl/pixel_clk
    SLICE_X18Y112        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[5]/C
                         clock pessimism              0.571    24.185    
                         clock uncertainty           -0.087    24.098    
    SLICE_X18Y112        FDRE (Setup_fdre_C_D)        0.062    24.160    my_draw_rect_ctl/ypos_mach_reg[5]
  -------------------------------------------------------------------
                         required time                         24.160    
                         arrival time                         -23.842    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.503ns  (logic 15.134ns (61.763%)  route 9.369ns (38.237%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.830    -0.682    my_draw_rect_ctl/pixel_clk
    DSP48_X0Y43          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.524 r  my_draw_rect_ctl/ypos_mach_nxt3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.526    my_draw_rect_ctl/ypos_mach_nxt3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.044 r  my_draw_rect_ctl/ypos_mach_nxt3__1/P[0]
                         net (fo=2, routed)           0.881     5.925    my_draw_rect_ctl/ypos_mach_nxt3__1_n_105
    SLICE_X9Y109         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.521 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_440/O[3]
                         net (fo=9, routed)           0.571     7.092    my_draw_rect_ctl_n_0
    SLICE_X10Y107        LUT2 (Prop_lut2_I1_O)        0.306     7.398 r  ypos_mach[11]_i_517/O
                         net (fo=1, routed)           0.000     7.398    my_draw_rect_ctl/S[0]
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.774 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_435/CO[3]
                         net (fo=1, routed)           0.000     7.774    my_draw_rect_ctl/ypos_mach_reg[11]_i_435_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_347/O[0]
                         net (fo=3, routed)           0.491     8.483    my_draw_rect_ctl_n_24
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.295     8.778 r  ypos_mach[11]_i_339/O
                         net (fo=1, routed)           0.475     9.253    my_draw_rect_ctl/ypos_mach_nxt3__1_6[1]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.800 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_230/O[2]
                         net (fo=21, routed)          1.015    10.815    my_draw_rect_ctl/ypos_mach_reg[7]_0[2]
    SLICE_X15Y108        LUT3 (Prop_lut3_I2_O)        0.326    11.141 r  my_draw_rect_ctl/ypos_mach[11]_i_268/O
                         net (fo=2, routed)           0.645    11.786    my_draw_rect_ctl/ypos_mach[11]_i_268_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.332    12.118 r  my_draw_rect_ctl/ypos_mach[11]_i_272/O
                         net (fo=1, routed)           0.000    12.118    my_draw_rect_ctl/ypos_mach[11]_i_272_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.724 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_120/O[3]
                         net (fo=3, routed)           0.939    13.663    my_draw_rect_ctl/ypos_mach_reg[11]_i_120_n_4
    SLICE_X14Y111        LUT5 (Prop_lut5_I4_O)        0.306    13.969 r  my_draw_rect_ctl/ypos_mach[7]_i_26/O
                         net (fo=1, routed)           0.000    13.969    my_draw_rect_ctl/ypos_mach[7]_i_26_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.345 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.345    my_draw_rect_ctl/ypos_mach_reg[7]_i_13_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_18/O[1]
                         net (fo=21, routed)          1.005    15.674    my_draw_rect_ctl_n_84
    SLICE_X16Y111        LUT6 (Prop_lut6_I1_O)        0.306    15.980 r  ypos_mach[11]_i_581/O
                         net (fo=1, routed)           0.000    15.980    ypos_mach[11]_i_581_n_0
    SLICE_X16Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.530 r  ypos_mach_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    16.530    ypos_mach_reg[11]_i_532_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.644 r  ypos_mach_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.644    ypos_mach_reg[11]_i_463_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.866 r  ypos_mach_reg[11]_i_371/O[0]
                         net (fo=2, routed)           0.561    17.426    ypos_mach_reg[11]_i_371_n_7
    SLICE_X17Y112        LUT3 (Prop_lut3_I0_O)        0.294    17.720 f  ypos_mach[11]_i_462/O
                         net (fo=2, routed)           0.595    18.316    ypos_mach[11]_i_462_n_0
    SLICE_X18Y110        LUT5 (Prop_lut5_I1_O)        0.332    18.648 r  ypos_mach[11]_i_363/O
                         net (fo=2, routed)           0.523    19.171    ypos_mach[11]_i_363_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.556 r  ypos_mach_reg[11]_i_244/CO[3]
                         net (fo=1, routed)           0.000    19.556    ypos_mach_reg[11]_i_244_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.778 r  ypos_mach_reg[11]_i_112/O[0]
                         net (fo=3, routed)           0.739    20.517    ypos_mach_reg[11]_i_112_n_7
    SLICE_X20Y111        LUT4 (Prop_lut4_I1_O)        0.299    20.816 r  ypos_mach[11]_i_228/O
                         net (fo=1, routed)           0.000    20.816    ypos_mach[11]_i_228_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  ypos_mach_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.366    ypos_mach_reg[11]_i_103_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.594 r  ypos_mach_reg[11]_i_48/CO[2]
                         net (fo=1, routed)           0.425    22.020    my_draw_rect_ctl/CO[0]
    SLICE_X20Y113        LUT3 (Prop_lut3_I0_O)        0.313    22.333 r  my_draw_rect_ctl/ypos_mach[11]_i_17/O
                         net (fo=12, routed)          0.502    22.834    my_draw_rect_ctl/ypos_mach[11]_i_17_n_0
    SLICE_X18Y111        LUT6 (Prop_lut6_I4_O)        0.124    22.958 r  my_draw_rect_ctl/ypos_mach[3]_i_8/O
                         net (fo=1, routed)           0.000    22.958    my_draw_rect_ctl/ypos_mach[3]_i_8_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.508 r  my_draw_rect_ctl/ypos_mach_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.508    my_draw_rect_ctl/ypos_mach_reg[3]_i_1_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.821 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.821    my_draw_rect_ctl/ypos_mach_reg[7]_i_1_n_4
    SLICE_X18Y112        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.610    23.615    my_draw_rect_ctl/pixel_clk
    SLICE_X18Y112        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[7]/C
                         clock pessimism              0.571    24.185    
                         clock uncertainty           -0.087    24.098    
    SLICE_X18Y112        FDRE (Setup_fdre_C_D)        0.062    24.160    my_draw_rect_ctl/ypos_mach_reg[7]
  -------------------------------------------------------------------
                         required time                         24.160    
                         arrival time                         -23.821    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.429ns  (logic 15.060ns (61.647%)  route 9.369ns (38.353%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.830    -0.682    my_draw_rect_ctl/pixel_clk
    DSP48_X0Y43          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.524 r  my_draw_rect_ctl/ypos_mach_nxt3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.526    my_draw_rect_ctl/ypos_mach_nxt3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.044 r  my_draw_rect_ctl/ypos_mach_nxt3__1/P[0]
                         net (fo=2, routed)           0.881     5.925    my_draw_rect_ctl/ypos_mach_nxt3__1_n_105
    SLICE_X9Y109         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.521 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_440/O[3]
                         net (fo=9, routed)           0.571     7.092    my_draw_rect_ctl_n_0
    SLICE_X10Y107        LUT2 (Prop_lut2_I1_O)        0.306     7.398 r  ypos_mach[11]_i_517/O
                         net (fo=1, routed)           0.000     7.398    my_draw_rect_ctl/S[0]
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.774 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_435/CO[3]
                         net (fo=1, routed)           0.000     7.774    my_draw_rect_ctl/ypos_mach_reg[11]_i_435_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_347/O[0]
                         net (fo=3, routed)           0.491     8.483    my_draw_rect_ctl_n_24
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.295     8.778 r  ypos_mach[11]_i_339/O
                         net (fo=1, routed)           0.475     9.253    my_draw_rect_ctl/ypos_mach_nxt3__1_6[1]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.800 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_230/O[2]
                         net (fo=21, routed)          1.015    10.815    my_draw_rect_ctl/ypos_mach_reg[7]_0[2]
    SLICE_X15Y108        LUT3 (Prop_lut3_I2_O)        0.326    11.141 r  my_draw_rect_ctl/ypos_mach[11]_i_268/O
                         net (fo=2, routed)           0.645    11.786    my_draw_rect_ctl/ypos_mach[11]_i_268_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.332    12.118 r  my_draw_rect_ctl/ypos_mach[11]_i_272/O
                         net (fo=1, routed)           0.000    12.118    my_draw_rect_ctl/ypos_mach[11]_i_272_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.724 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_120/O[3]
                         net (fo=3, routed)           0.939    13.663    my_draw_rect_ctl/ypos_mach_reg[11]_i_120_n_4
    SLICE_X14Y111        LUT5 (Prop_lut5_I4_O)        0.306    13.969 r  my_draw_rect_ctl/ypos_mach[7]_i_26/O
                         net (fo=1, routed)           0.000    13.969    my_draw_rect_ctl/ypos_mach[7]_i_26_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.345 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.345    my_draw_rect_ctl/ypos_mach_reg[7]_i_13_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_18/O[1]
                         net (fo=21, routed)          1.005    15.674    my_draw_rect_ctl_n_84
    SLICE_X16Y111        LUT6 (Prop_lut6_I1_O)        0.306    15.980 r  ypos_mach[11]_i_581/O
                         net (fo=1, routed)           0.000    15.980    ypos_mach[11]_i_581_n_0
    SLICE_X16Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.530 r  ypos_mach_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    16.530    ypos_mach_reg[11]_i_532_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.644 r  ypos_mach_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.644    ypos_mach_reg[11]_i_463_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.866 r  ypos_mach_reg[11]_i_371/O[0]
                         net (fo=2, routed)           0.561    17.426    ypos_mach_reg[11]_i_371_n_7
    SLICE_X17Y112        LUT3 (Prop_lut3_I0_O)        0.294    17.720 f  ypos_mach[11]_i_462/O
                         net (fo=2, routed)           0.595    18.316    ypos_mach[11]_i_462_n_0
    SLICE_X18Y110        LUT5 (Prop_lut5_I1_O)        0.332    18.648 r  ypos_mach[11]_i_363/O
                         net (fo=2, routed)           0.523    19.171    ypos_mach[11]_i_363_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.556 r  ypos_mach_reg[11]_i_244/CO[3]
                         net (fo=1, routed)           0.000    19.556    ypos_mach_reg[11]_i_244_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.778 r  ypos_mach_reg[11]_i_112/O[0]
                         net (fo=3, routed)           0.739    20.517    ypos_mach_reg[11]_i_112_n_7
    SLICE_X20Y111        LUT4 (Prop_lut4_I1_O)        0.299    20.816 r  ypos_mach[11]_i_228/O
                         net (fo=1, routed)           0.000    20.816    ypos_mach[11]_i_228_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  ypos_mach_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.366    ypos_mach_reg[11]_i_103_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.594 r  ypos_mach_reg[11]_i_48/CO[2]
                         net (fo=1, routed)           0.425    22.020    my_draw_rect_ctl/CO[0]
    SLICE_X20Y113        LUT3 (Prop_lut3_I0_O)        0.313    22.333 r  my_draw_rect_ctl/ypos_mach[11]_i_17/O
                         net (fo=12, routed)          0.502    22.834    my_draw_rect_ctl/ypos_mach[11]_i_17_n_0
    SLICE_X18Y111        LUT6 (Prop_lut6_I4_O)        0.124    22.958 r  my_draw_rect_ctl/ypos_mach[3]_i_8/O
                         net (fo=1, routed)           0.000    22.958    my_draw_rect_ctl/ypos_mach[3]_i_8_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.508 r  my_draw_rect_ctl/ypos_mach_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.508    my_draw_rect_ctl/ypos_mach_reg[3]_i_1_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.747 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.747    my_draw_rect_ctl/ypos_mach_reg[7]_i_1_n_5
    SLICE_X18Y112        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.610    23.615    my_draw_rect_ctl/pixel_clk
    SLICE_X18Y112        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[6]/C
                         clock pessimism              0.571    24.185    
                         clock uncertainty           -0.087    24.098    
    SLICE_X18Y112        FDRE (Setup_fdre_C_D)        0.062    24.160    my_draw_rect_ctl/ypos_mach_reg[6]
  -------------------------------------------------------------------
                         required time                         24.160    
                         arrival time                         -23.747    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.413ns  (logic 15.044ns (61.622%)  route 9.369ns (38.378%))
  Logic Levels:           28  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.830    -0.682    my_draw_rect_ctl/pixel_clk
    DSP48_X0Y43          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.524 r  my_draw_rect_ctl/ypos_mach_nxt3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.526    my_draw_rect_ctl/ypos_mach_nxt3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.044 r  my_draw_rect_ctl/ypos_mach_nxt3__1/P[0]
                         net (fo=2, routed)           0.881     5.925    my_draw_rect_ctl/ypos_mach_nxt3__1_n_105
    SLICE_X9Y109         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.521 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_440/O[3]
                         net (fo=9, routed)           0.571     7.092    my_draw_rect_ctl_n_0
    SLICE_X10Y107        LUT2 (Prop_lut2_I1_O)        0.306     7.398 r  ypos_mach[11]_i_517/O
                         net (fo=1, routed)           0.000     7.398    my_draw_rect_ctl/S[0]
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.774 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_435/CO[3]
                         net (fo=1, routed)           0.000     7.774    my_draw_rect_ctl/ypos_mach_reg[11]_i_435_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_347/O[0]
                         net (fo=3, routed)           0.491     8.483    my_draw_rect_ctl_n_24
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.295     8.778 r  ypos_mach[11]_i_339/O
                         net (fo=1, routed)           0.475     9.253    my_draw_rect_ctl/ypos_mach_nxt3__1_6[1]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.800 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_230/O[2]
                         net (fo=21, routed)          1.015    10.815    my_draw_rect_ctl/ypos_mach_reg[7]_0[2]
    SLICE_X15Y108        LUT3 (Prop_lut3_I2_O)        0.326    11.141 r  my_draw_rect_ctl/ypos_mach[11]_i_268/O
                         net (fo=2, routed)           0.645    11.786    my_draw_rect_ctl/ypos_mach[11]_i_268_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.332    12.118 r  my_draw_rect_ctl/ypos_mach[11]_i_272/O
                         net (fo=1, routed)           0.000    12.118    my_draw_rect_ctl/ypos_mach[11]_i_272_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.724 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_120/O[3]
                         net (fo=3, routed)           0.939    13.663    my_draw_rect_ctl/ypos_mach_reg[11]_i_120_n_4
    SLICE_X14Y111        LUT5 (Prop_lut5_I4_O)        0.306    13.969 r  my_draw_rect_ctl/ypos_mach[7]_i_26/O
                         net (fo=1, routed)           0.000    13.969    my_draw_rect_ctl/ypos_mach[7]_i_26_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.345 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.345    my_draw_rect_ctl/ypos_mach_reg[7]_i_13_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_18/O[1]
                         net (fo=21, routed)          1.005    15.674    my_draw_rect_ctl_n_84
    SLICE_X16Y111        LUT6 (Prop_lut6_I1_O)        0.306    15.980 r  ypos_mach[11]_i_581/O
                         net (fo=1, routed)           0.000    15.980    ypos_mach[11]_i_581_n_0
    SLICE_X16Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.530 r  ypos_mach_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    16.530    ypos_mach_reg[11]_i_532_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.644 r  ypos_mach_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.644    ypos_mach_reg[11]_i_463_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.866 r  ypos_mach_reg[11]_i_371/O[0]
                         net (fo=2, routed)           0.561    17.426    ypos_mach_reg[11]_i_371_n_7
    SLICE_X17Y112        LUT3 (Prop_lut3_I0_O)        0.294    17.720 f  ypos_mach[11]_i_462/O
                         net (fo=2, routed)           0.595    18.316    ypos_mach[11]_i_462_n_0
    SLICE_X18Y110        LUT5 (Prop_lut5_I1_O)        0.332    18.648 r  ypos_mach[11]_i_363/O
                         net (fo=2, routed)           0.523    19.171    ypos_mach[11]_i_363_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.556 r  ypos_mach_reg[11]_i_244/CO[3]
                         net (fo=1, routed)           0.000    19.556    ypos_mach_reg[11]_i_244_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.778 r  ypos_mach_reg[11]_i_112/O[0]
                         net (fo=3, routed)           0.739    20.517    ypos_mach_reg[11]_i_112_n_7
    SLICE_X20Y111        LUT4 (Prop_lut4_I1_O)        0.299    20.816 r  ypos_mach[11]_i_228/O
                         net (fo=1, routed)           0.000    20.816    ypos_mach[11]_i_228_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  ypos_mach_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.366    ypos_mach_reg[11]_i_103_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.594 r  ypos_mach_reg[11]_i_48/CO[2]
                         net (fo=1, routed)           0.425    22.020    my_draw_rect_ctl/CO[0]
    SLICE_X20Y113        LUT3 (Prop_lut3_I0_O)        0.313    22.333 r  my_draw_rect_ctl/ypos_mach[11]_i_17/O
                         net (fo=12, routed)          0.502    22.834    my_draw_rect_ctl/ypos_mach[11]_i_17_n_0
    SLICE_X18Y111        LUT6 (Prop_lut6_I4_O)        0.124    22.958 r  my_draw_rect_ctl/ypos_mach[3]_i_8/O
                         net (fo=1, routed)           0.000    22.958    my_draw_rect_ctl/ypos_mach[3]_i_8_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.508 r  my_draw_rect_ctl/ypos_mach_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.508    my_draw_rect_ctl/ypos_mach_reg[3]_i_1_n_0
    SLICE_X18Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.731 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    23.731    my_draw_rect_ctl/ypos_mach_reg[7]_i_1_n_7
    SLICE_X18Y112        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.610    23.615    my_draw_rect_ctl/pixel_clk
    SLICE_X18Y112        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[4]/C
                         clock pessimism              0.571    24.185    
                         clock uncertainty           -0.087    24.098    
    SLICE_X18Y112        FDRE (Setup_fdre_C_D)        0.062    24.160    my_draw_rect_ctl/ypos_mach_reg[4]
  -------------------------------------------------------------------
                         required time                         24.160    
                         arrival time                         -23.731    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.280ns  (logic 14.911ns (61.412%)  route 9.369ns (38.588%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 23.616 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.830    -0.682    my_draw_rect_ctl/pixel_clk
    DSP48_X0Y43          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.524 r  my_draw_rect_ctl/ypos_mach_nxt3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.526    my_draw_rect_ctl/ypos_mach_nxt3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.044 r  my_draw_rect_ctl/ypos_mach_nxt3__1/P[0]
                         net (fo=2, routed)           0.881     5.925    my_draw_rect_ctl/ypos_mach_nxt3__1_n_105
    SLICE_X9Y109         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.521 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_440/O[3]
                         net (fo=9, routed)           0.571     7.092    my_draw_rect_ctl_n_0
    SLICE_X10Y107        LUT2 (Prop_lut2_I1_O)        0.306     7.398 r  ypos_mach[11]_i_517/O
                         net (fo=1, routed)           0.000     7.398    my_draw_rect_ctl/S[0]
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.774 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_435/CO[3]
                         net (fo=1, routed)           0.000     7.774    my_draw_rect_ctl/ypos_mach_reg[11]_i_435_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_347/O[0]
                         net (fo=3, routed)           0.491     8.483    my_draw_rect_ctl_n_24
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.295     8.778 r  ypos_mach[11]_i_339/O
                         net (fo=1, routed)           0.475     9.253    my_draw_rect_ctl/ypos_mach_nxt3__1_6[1]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.800 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_230/O[2]
                         net (fo=21, routed)          1.015    10.815    my_draw_rect_ctl/ypos_mach_reg[7]_0[2]
    SLICE_X15Y108        LUT3 (Prop_lut3_I2_O)        0.326    11.141 r  my_draw_rect_ctl/ypos_mach[11]_i_268/O
                         net (fo=2, routed)           0.645    11.786    my_draw_rect_ctl/ypos_mach[11]_i_268_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.332    12.118 r  my_draw_rect_ctl/ypos_mach[11]_i_272/O
                         net (fo=1, routed)           0.000    12.118    my_draw_rect_ctl/ypos_mach[11]_i_272_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.724 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_120/O[3]
                         net (fo=3, routed)           0.939    13.663    my_draw_rect_ctl/ypos_mach_reg[11]_i_120_n_4
    SLICE_X14Y111        LUT5 (Prop_lut5_I4_O)        0.306    13.969 r  my_draw_rect_ctl/ypos_mach[7]_i_26/O
                         net (fo=1, routed)           0.000    13.969    my_draw_rect_ctl/ypos_mach[7]_i_26_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.345 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.345    my_draw_rect_ctl/ypos_mach_reg[7]_i_13_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_18/O[1]
                         net (fo=21, routed)          1.005    15.674    my_draw_rect_ctl_n_84
    SLICE_X16Y111        LUT6 (Prop_lut6_I1_O)        0.306    15.980 r  ypos_mach[11]_i_581/O
                         net (fo=1, routed)           0.000    15.980    ypos_mach[11]_i_581_n_0
    SLICE_X16Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.530 r  ypos_mach_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    16.530    ypos_mach_reg[11]_i_532_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.644 r  ypos_mach_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.644    ypos_mach_reg[11]_i_463_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.866 r  ypos_mach_reg[11]_i_371/O[0]
                         net (fo=2, routed)           0.561    17.426    ypos_mach_reg[11]_i_371_n_7
    SLICE_X17Y112        LUT3 (Prop_lut3_I0_O)        0.294    17.720 f  ypos_mach[11]_i_462/O
                         net (fo=2, routed)           0.595    18.316    ypos_mach[11]_i_462_n_0
    SLICE_X18Y110        LUT5 (Prop_lut5_I1_O)        0.332    18.648 r  ypos_mach[11]_i_363/O
                         net (fo=2, routed)           0.523    19.171    ypos_mach[11]_i_363_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.556 r  ypos_mach_reg[11]_i_244/CO[3]
                         net (fo=1, routed)           0.000    19.556    ypos_mach_reg[11]_i_244_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.778 r  ypos_mach_reg[11]_i_112/O[0]
                         net (fo=3, routed)           0.739    20.517    ypos_mach_reg[11]_i_112_n_7
    SLICE_X20Y111        LUT4 (Prop_lut4_I1_O)        0.299    20.816 r  ypos_mach[11]_i_228/O
                         net (fo=1, routed)           0.000    20.816    ypos_mach[11]_i_228_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  ypos_mach_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.366    ypos_mach_reg[11]_i_103_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.594 r  ypos_mach_reg[11]_i_48/CO[2]
                         net (fo=1, routed)           0.425    22.020    my_draw_rect_ctl/CO[0]
    SLICE_X20Y113        LUT3 (Prop_lut3_I0_O)        0.313    22.333 r  my_draw_rect_ctl/ypos_mach[11]_i_17/O
                         net (fo=12, routed)          0.502    22.834    my_draw_rect_ctl/ypos_mach[11]_i_17_n_0
    SLICE_X18Y111        LUT6 (Prop_lut6_I4_O)        0.124    22.958 r  my_draw_rect_ctl/ypos_mach[3]_i_8/O
                         net (fo=1, routed)           0.000    22.958    my_draw_rect_ctl/ypos_mach[3]_i_8_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    23.598 r  my_draw_rect_ctl/ypos_mach_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    23.598    my_draw_rect_ctl/ypos_mach_reg[3]_i_1_n_4
    SLICE_X18Y111        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.611    23.616    my_draw_rect_ctl/pixel_clk
    SLICE_X18Y111        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[3]/C
                         clock pessimism              0.571    24.186    
                         clock uncertainty           -0.087    24.099    
    SLICE_X18Y111        FDRE (Setup_fdre_C_D)        0.062    24.161    my_draw_rect_ctl/ypos_mach_reg[3]
  -------------------------------------------------------------------
                         required time                         24.161    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect_ctl/ypos_mach_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        24.220ns  (logic 14.851ns (61.316%)  route 9.369ns (38.684%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 23.616 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.830    -0.682    my_draw_rect_ctl/pixel_clk
    DSP48_X0Y43          DSP48E1                                      r  my_draw_rect_ctl/ypos_mach_nxt3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.524 r  my_draw_rect_ctl/ypos_mach_nxt3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.526    my_draw_rect_ctl/ypos_mach_nxt3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.044 r  my_draw_rect_ctl/ypos_mach_nxt3__1/P[0]
                         net (fo=2, routed)           0.881     5.925    my_draw_rect_ctl/ypos_mach_nxt3__1_n_105
    SLICE_X9Y109         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     6.521 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_440/O[3]
                         net (fo=9, routed)           0.571     7.092    my_draw_rect_ctl_n_0
    SLICE_X10Y107        LUT2 (Prop_lut2_I1_O)        0.306     7.398 r  ypos_mach[11]_i_517/O
                         net (fo=1, routed)           0.000     7.398    my_draw_rect_ctl/S[0]
    SLICE_X10Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.774 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_435/CO[3]
                         net (fo=1, routed)           0.000     7.774    my_draw_rect_ctl/ypos_mach_reg[11]_i_435_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_347/O[0]
                         net (fo=3, routed)           0.491     8.483    my_draw_rect_ctl_n_24
    SLICE_X8Y111         LUT3 (Prop_lut3_I2_O)        0.295     8.778 r  ypos_mach[11]_i_339/O
                         net (fo=1, routed)           0.475     9.253    my_draw_rect_ctl/ypos_mach_nxt3__1_6[1]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.800 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_230/O[2]
                         net (fo=21, routed)          1.015    10.815    my_draw_rect_ctl/ypos_mach_reg[7]_0[2]
    SLICE_X15Y108        LUT3 (Prop_lut3_I2_O)        0.326    11.141 r  my_draw_rect_ctl/ypos_mach[11]_i_268/O
                         net (fo=2, routed)           0.645    11.786    my_draw_rect_ctl/ypos_mach[11]_i_268_n_0
    SLICE_X15Y109        LUT4 (Prop_lut4_I3_O)        0.332    12.118 r  my_draw_rect_ctl/ypos_mach[11]_i_272/O
                         net (fo=1, routed)           0.000    12.118    my_draw_rect_ctl/ypos_mach[11]_i_272_n_0
    SLICE_X15Y109        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.724 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_120/O[3]
                         net (fo=3, routed)           0.939    13.663    my_draw_rect_ctl/ypos_mach_reg[11]_i_120_n_4
    SLICE_X14Y111        LUT5 (Prop_lut5_I4_O)        0.306    13.969 r  my_draw_rect_ctl/ypos_mach[7]_i_26/O
                         net (fo=1, routed)           0.000    13.969    my_draw_rect_ctl/ypos_mach[7]_i_26_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.345 r  my_draw_rect_ctl/ypos_mach_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.345    my_draw_rect_ctl/ypos_mach_reg[7]_i_13_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.668 r  my_draw_rect_ctl/ypos_mach_reg[11]_i_18/O[1]
                         net (fo=21, routed)          1.005    15.674    my_draw_rect_ctl_n_84
    SLICE_X16Y111        LUT6 (Prop_lut6_I1_O)        0.306    15.980 r  ypos_mach[11]_i_581/O
                         net (fo=1, routed)           0.000    15.980    ypos_mach[11]_i_581_n_0
    SLICE_X16Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.530 r  ypos_mach_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    16.530    ypos_mach_reg[11]_i_532_n_0
    SLICE_X16Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.644 r  ypos_mach_reg[11]_i_463/CO[3]
                         net (fo=1, routed)           0.000    16.644    ypos_mach_reg[11]_i_463_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.866 r  ypos_mach_reg[11]_i_371/O[0]
                         net (fo=2, routed)           0.561    17.426    ypos_mach_reg[11]_i_371_n_7
    SLICE_X17Y112        LUT3 (Prop_lut3_I0_O)        0.294    17.720 f  ypos_mach[11]_i_462/O
                         net (fo=2, routed)           0.595    18.316    ypos_mach[11]_i_462_n_0
    SLICE_X18Y110        LUT5 (Prop_lut5_I1_O)        0.332    18.648 r  ypos_mach[11]_i_363/O
                         net (fo=2, routed)           0.523    19.171    ypos_mach[11]_i_363_n_0
    SLICE_X19Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.556 r  ypos_mach_reg[11]_i_244/CO[3]
                         net (fo=1, routed)           0.000    19.556    ypos_mach_reg[11]_i_244_n_0
    SLICE_X19Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.778 r  ypos_mach_reg[11]_i_112/O[0]
                         net (fo=3, routed)           0.739    20.517    ypos_mach_reg[11]_i_112_n_7
    SLICE_X20Y111        LUT4 (Prop_lut4_I1_O)        0.299    20.816 r  ypos_mach[11]_i_228/O
                         net (fo=1, routed)           0.000    20.816    ypos_mach[11]_i_228_n_0
    SLICE_X20Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  ypos_mach_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.366    ypos_mach_reg[11]_i_103_n_0
    SLICE_X20Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.594 r  ypos_mach_reg[11]_i_48/CO[2]
                         net (fo=1, routed)           0.425    22.020    my_draw_rect_ctl/CO[0]
    SLICE_X20Y113        LUT3 (Prop_lut3_I0_O)        0.313    22.333 r  my_draw_rect_ctl/ypos_mach[11]_i_17/O
                         net (fo=12, routed)          0.502    22.834    my_draw_rect_ctl/ypos_mach[11]_i_17_n_0
    SLICE_X18Y111        LUT6 (Prop_lut6_I4_O)        0.124    22.958 r  my_draw_rect_ctl/ypos_mach[3]_i_8/O
                         net (fo=1, routed)           0.000    22.958    my_draw_rect_ctl/ypos_mach[3]_i_8_n_0
    SLICE_X18Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.538 r  my_draw_rect_ctl/ypos_mach_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    23.538    my_draw_rect_ctl/ypos_mach_reg[3]_i_1_n_5
    SLICE_X18Y111        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.611    23.616    my_draw_rect_ctl/pixel_clk
    SLICE_X18Y111        FDRE                                         r  my_draw_rect_ctl/ypos_mach_reg[2]/C
                         clock pessimism              0.571    24.186    
                         clock uncertainty           -0.087    24.099    
    SLICE_X18Y111        FDRE (Setup_fdre_C_D)        0.062    24.161    my_draw_rect_ctl/ypos_mach_reg[2]
  -------------------------------------------------------------------
                         required time                         24.161    
                         arrival time                         -23.538    
  -------------------------------------------------------------------
                         slack                                  0.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 my_draw_rect/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseDisplay/blue_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.640%)  route 0.167ns (47.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.675    -0.506    my_draw_rect/pixel_clk
    SLICE_X4Y100         FDRE                                         r  my_draw_rect/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  my_draw_rect/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.167    -0.198    my_draw_rect/rgb_out[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.045    -0.153 r  my_draw_rect/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    my_MouseDisplay/rgb_out_reg[3]
    SLICE_X3Y98          FDSE                                         r  my_MouseDisplay/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.864    -0.825    my_MouseDisplay/pclk
    SLICE_X3Y98          FDSE                                         r  my_MouseDisplay/blue_out_reg[3]/C
                         clock pessimism              0.503    -0.321    
    SLICE_X3Y98          FDSE (Hold_fdse_C_D)         0.092    -0.229    my_MouseDisplay/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 my_draw_rect/my2_signal_synchronizer/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.100%)  route 0.145ns (40.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.676    -0.505    my_draw_rect/my2_signal_synchronizer/pixel_clk
    SLICE_X2Y101         FDRE                                         r  my_draw_rect/my2_signal_synchronizer/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  my_draw_rect/my2_signal_synchronizer/rgb_out_reg[6]/Q
                         net (fo=1, routed)           0.145    -0.196    my_draw_rect/my2_signal_synchronizer/rgb_out_reg_n_0_[6]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.151 r  my_draw_rect/my2_signal_synchronizer/rgb_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.151    my_draw_rect/rgb_nxt[6]
    SLICE_X3Y99          FDRE                                         r  my_draw_rect/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.864    -0.825    my_draw_rect/pixel_clk
    SLICE_X3Y99          FDRE                                         r  my_draw_rect/rgb_out_reg[6]/C
                         clock pessimism              0.503    -0.321    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.092    -0.229    my_draw_rect/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 my_draw_background/rgb_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my_signal_synchronizer/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.833%)  route 0.204ns (59.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.676    -0.505    my_draw_background/pixel_clk
    SLICE_X3Y100         FDRE                                         r  my_draw_background/rgb_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  my_draw_background/rgb_out_reg[9]/Q
                         net (fo=1, routed)           0.204    -0.160    my_draw_rect/my_signal_synchronizer/rgb_out_reg[11]_1[5]
    SLICE_X5Y99          FDRE                                         r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.863    -0.827    my_draw_rect/my_signal_synchronizer/pixel_clk
    SLICE_X5Y99          FDRE                                         r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[9]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.071    -0.252    my_draw_rect/my_signal_synchronizer/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 my_draw_rect/my_signal_synchronizer/hsync_out_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my2_signal_synchronizer/hsync_out_reg_r/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.084%)  route 0.184ns (52.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.676    -0.505    my_draw_rect/my_signal_synchronizer/pixel_clk
    SLICE_X2Y100         FDRE                                         r  my_draw_rect/my_signal_synchronizer/hsync_out_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  my_draw_rect/my_signal_synchronizer/hsync_out_reg_r/Q
                         net (fo=2, routed)           0.184    -0.157    my_draw_rect/my2_signal_synchronizer/hsync_out_reg_r_0
    SLICE_X3Y99          FDRE                                         r  my_draw_rect/my2_signal_synchronizer/hsync_out_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.864    -0.825    my_draw_rect/my2_signal_synchronizer/pixel_clk
    SLICE_X3Y99          FDRE                                         r  my_draw_rect/my2_signal_synchronizer/hsync_out_reg_r/C
                         clock pessimism              0.503    -0.321    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.071    -0.250    my_draw_rect/my2_signal_synchronizer/hsync_out_reg_r
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 my_timing/vertical_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.197%)  route 0.260ns (64.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.675    -0.506    my_timing/pixel_clk
    SLICE_X3Y103         FDRE                                         r  my_timing/vertical_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  my_timing/vertical_sync_reg/Q
                         net (fo=1, routed)           0.260    -0.105    my_draw_rect/my_signal_synchronizer/vsync
    SLICE_X2Y98          SRL16E                                       r  my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.864    -0.825    my_draw_rect/my_signal_synchronizer/pixel_clk
    SLICE_X2Y98          SRL16E                                       r  my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
                         clock pessimism              0.503    -0.321    
    SLICE_X2Y98          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.206    my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 my_draw_rect/rgb_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseDisplay/green_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.243%)  route 0.208ns (52.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.675    -0.506    my_draw_rect/pixel_clk
    SLICE_X5Y100         FDRE                                         r  my_draw_rect/rgb_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  my_draw_rect/rgb_out_reg[4]/Q
                         net (fo=1, routed)           0.208    -0.157    my_draw_rect/rgb_out[4]
    SLICE_X4Y98          LUT6 (Prop_lut6_I0_O)        0.045    -0.112 r  my_draw_rect/green_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    my_MouseDisplay/rgb_out_reg[4]
    SLICE_X4Y98          FDSE                                         r  my_MouseDisplay/green_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.863    -0.827    my_MouseDisplay/pclk
    SLICE_X4Y98          FDSE                                         r  my_MouseDisplay/green_out_reg[0]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y98          FDSE (Hold_fdse_C_D)         0.091    -0.232    my_MouseDisplay/green_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clk_generator/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.264    -1.043    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y30         FDCE                                         r  my_clk_generator/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.902 r  my_clk_generator/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.846    my_clk_generator/seq_reg2[0]
    SLICE_X35Y30         FDCE                                         r  my_clk_generator/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.487    -1.311    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y30         FDCE                                         r  my_clk_generator/seq_reg2_reg[1]/C
                         clock pessimism              0.268    -1.043    
    SLICE_X35Y30         FDCE (Hold_fdce_C_D)         0.075    -0.968    my_clk_generator/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.968    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_draw_rect/my2_signal_synchronizer/hblnk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.045%)  route 0.209ns (52.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.675    -0.506    my_draw_rect/my2_signal_synchronizer/pixel_clk
    SLICE_X4Y101         FDRE                                         r  my_draw_rect/my2_signal_synchronizer/hblnk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  my_draw_rect/my2_signal_synchronizer/hblnk_out_reg/Q
                         net (fo=13, routed)          0.209    -0.156    my_draw_rect/my2_signal_synchronizer/hblnk_out_s2
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.111 r  my_draw_rect/my2_signal_synchronizer/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    my_draw_rect/rgb_nxt[8]
    SLICE_X5Y99          FDRE                                         r  my_draw_rect/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.863    -0.827    my_draw_rect/pixel_clk
    SLICE_X5Y99          FDRE                                         r  my_draw_rect/rgb_out_reg[8]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.091    -0.232    my_draw_rect/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_draw_rect/my2_signal_synchronizer/hblnk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.926%)  route 0.210ns (53.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.675    -0.506    my_draw_rect/my2_signal_synchronizer/pixel_clk
    SLICE_X4Y101         FDRE                                         r  my_draw_rect/my2_signal_synchronizer/hblnk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  my_draw_rect/my2_signal_synchronizer/hblnk_out_reg/Q
                         net (fo=13, routed)          0.210    -0.155    my_draw_rect/my2_signal_synchronizer/hblnk_out_s2
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.110 r  my_draw_rect/my2_signal_synchronizer/rgb_out[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.110    my_draw_rect/rgb_nxt[9]
    SLICE_X5Y99          FDRE                                         r  my_draw_rect/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.863    -0.827    my_draw_rect/pixel_clk
    SLICE_X5Y99          FDRE                                         r  my_draw_rect/rgb_out_reg[9]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.092    -0.231    my_draw_rect/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_draw_rect/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseDisplay/blue_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.534%)  route 0.222ns (54.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.675    -0.506    my_draw_rect/pixel_clk
    SLICE_X4Y100         FDRE                                         r  my_draw_rect/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  my_draw_rect/rgb_out_reg[2]/Q
                         net (fo=1, routed)           0.222    -0.142    my_draw_rect/rgb_out[2]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.045    -0.097 r  my_draw_rect/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    my_MouseDisplay/rgb_out_reg[2]
    SLICE_X3Y98          FDSE                                         r  my_MouseDisplay/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.864    -0.825    my_MouseDisplay/pclk
    SLICE_X3Y98          FDSE                                         r  my_MouseDisplay/blue_out_reg[2]/C
                         clock pessimism              0.503    -0.321    
    SLICE_X3Y98          FDSE (Hold_fdse_C_D)         0.091    -0.230    my_MouseDisplay/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_generator
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y20     my_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y42     my_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    my_clk_generator/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      my_clk_generator/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y95      b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y95      b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y95      b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y95      b_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y98      my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y98      my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y98      my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y98      my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X18Y111    my_draw_rect_ctl/ypos_mach_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X18Y113    my_draw_rect_ctl/ypos_mach_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X18Y113    my_draw_rect_ctl/ypos_mach_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X18Y111    my_draw_rect_ctl/ypos_mach_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X18Y111    my_draw_rect_ctl/ypos_mach_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X18Y111    my_draw_rect_ctl/ypos_mach_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y98      my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y98      my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y98      my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y98      my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y95      b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y95      b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y95      b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y95      b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y96      g_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y97      g_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk_generator/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.608ns  (logic 0.583ns (36.258%)  route 1.025ns (63.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.496    37.675    my_MouseCtl/Q
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.124    37.799 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.529    38.328    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X10Y120        FDRE                                         r  my_MouseCtl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.604    38.609    my_MouseCtl/clk100MHz
    SLICE_X10Y120        FDRE                                         r  my_MouseCtl/tx_data_reg[0]/C
                         clock pessimism              0.398    39.007    
                         clock uncertainty           -0.207    38.800    
    SLICE_X10Y120        FDRE (Setup_fdre_C_CE)      -0.169    38.631    my_MouseCtl/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.631    
                         arrival time                         -38.328    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.608ns  (logic 0.583ns (36.258%)  route 1.025ns (63.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.496    37.675    my_MouseCtl/Q
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.124    37.799 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.529    38.328    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X10Y120        FDRE                                         r  my_MouseCtl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.604    38.609    my_MouseCtl/clk100MHz
    SLICE_X10Y120        FDRE                                         r  my_MouseCtl/tx_data_reg[3]/C
                         clock pessimism              0.398    39.007    
                         clock uncertainty           -0.207    38.800    
    SLICE_X10Y120        FDRE (Setup_fdre_C_CE)      -0.169    38.631    my_MouseCtl/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         38.631    
                         arrival time                         -38.328    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.608ns  (logic 0.583ns (36.258%)  route 1.025ns (63.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.496    37.675    my_MouseCtl/Q
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.124    37.799 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.529    38.328    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X10Y120        FDRE                                         r  my_MouseCtl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.604    38.609    my_MouseCtl/clk100MHz
    SLICE_X10Y120        FDRE                                         r  my_MouseCtl/tx_data_reg[6]/C
                         clock pessimism              0.398    39.007    
                         clock uncertainty           -0.207    38.800    
    SLICE_X10Y120        FDRE (Setup_fdre_C_CE)      -0.169    38.631    my_MouseCtl/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         38.631    
                         arrival time                         -38.328    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.608ns  (logic 0.583ns (36.258%)  route 1.025ns (63.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 38.610 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.496    37.675    my_MouseCtl/Q
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.124    37.799 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.529    38.328    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X10Y118        FDRE                                         r  my_MouseCtl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.605    38.610    my_MouseCtl/clk100MHz
    SLICE_X10Y118        FDRE                                         r  my_MouseCtl/tx_data_reg[2]/C
                         clock pessimism              0.398    39.008    
                         clock uncertainty           -0.207    38.801    
    SLICE_X10Y118        FDRE (Setup_fdre_C_CE)      -0.169    38.632    my_MouseCtl/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         38.632    
                         arrival time                         -38.328    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.868ns  (logic 0.583ns (31.213%)  route 1.285ns (68.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 r  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         1.285    38.464    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X4Y118         LUT5 (Prop_lut5_I3_O)        0.124    38.588 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_i_1/O
                         net (fo=1, routed)           0.000    38.588    my_MouseCtl/Inst_Ps2Interface/ps2_data_h_i_1_n_0
    SLICE_X4Y118         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.672    38.677    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y118         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/C
                         clock pessimism              0.398    39.075    
                         clock uncertainty           -0.207    38.868    
    SLICE_X4Y118         FDRE (Setup_fdre_C_D)        0.029    38.897    my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -38.588    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.320ns  (logic 0.583ns (44.183%)  route 0.737ns (55.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.612 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.397    37.577    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y116        LUT2 (Prop_lut2_I1_O)        0.124    37.701 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.339    38.040    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.607    38.612    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.398    39.010    
                         clock uncertainty           -0.207    38.803    
    SLICE_X11Y117        FDRE (Setup_fdre_C_R)       -0.429    38.374    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         38.374    
                         arrival time                         -38.040    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.320ns  (logic 0.583ns (44.183%)  route 0.737ns (55.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.612 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.397    37.577    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y116        LUT2 (Prop_lut2_I1_O)        0.124    37.701 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.339    38.040    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.607    38.612    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.398    39.010    
                         clock uncertainty           -0.207    38.803    
    SLICE_X11Y117        FDRE (Setup_fdre_C_R)       -0.429    38.374    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         38.374    
                         arrival time                         -38.040    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.320ns  (logic 0.583ns (44.183%)  route 0.737ns (55.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.612 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.397    37.577    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y116        LUT2 (Prop_lut2_I1_O)        0.124    37.701 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.339    38.040    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.607    38.612    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.398    39.010    
                         clock uncertainty           -0.207    38.803    
    SLICE_X11Y117        FDRE (Setup_fdre_C_R)       -0.429    38.374    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         38.374    
                         arrival time                         -38.040    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.320ns  (logic 0.583ns (44.183%)  route 0.737ns (55.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.612 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.397    37.577    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y116        LUT2 (Prop_lut2_I1_O)        0.124    37.701 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.339    38.040    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.607    38.612    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.398    39.010    
                         clock uncertainty           -0.207    38.803    
    SLICE_X11Y117        FDRE (Setup_fdre_C_R)       -0.429    38.374    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         38.374    
                         arrival time                         -38.040    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.563ns  (logic 0.583ns (37.294%)  route 0.980ns (62.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.496    37.675    my_MouseCtl/Q
    SLICE_X9Y118         LUT2 (Prop_lut2_I1_O)        0.124    37.799 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.485    38.284    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X8Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.608    38.613    my_MouseCtl/clk100MHz
    SLICE_X8Y116         FDRE                                         r  my_MouseCtl/tx_data_reg[5]/C
                         clock pessimism              0.398    39.011    
                         clock uncertainty           -0.207    38.804    
    SLICE_X8Y116         FDRE (Setup_fdre_C_CE)      -0.169    38.635    my_MouseCtl/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         38.635    
                         arrival time                         -38.284    
  -------------------------------------------------------------------
                         slack                                  0.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.468ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/write_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.584ns  (logic 0.191ns (32.730%)  route 0.393ns (67.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 r  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.393    12.499    my_MouseCtl/Q
    SLICE_X9Y119         LUT3 (Prop_lut3_I1_O)        0.045    12.544 r  my_MouseCtl/write_data_i_1/O
                         net (fo=1, routed)           0.000    12.544    my_MouseCtl/write_data_i_1_n_0
    SLICE_X9Y119         FDRE                                         r  my_MouseCtl/write_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.911     9.222    my_MouseCtl/clk100MHz
    SLICE_X9Y119         FDRE                                         r  my_MouseCtl/write_data_reg/C
                         clock pessimism              0.555     9.777    
                         clock uncertainty            0.207     9.984    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.092    10.076    my_MouseCtl/write_data_reg
  -------------------------------------------------------------------
                         required time                        -10.076    
                         arrival time                          12.544    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.501ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.509ns  (logic 0.191ns (37.561%)  route 0.318ns (62.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.202    12.308    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y116        LUT2 (Prop_lut2_I1_O)        0.045    12.353 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.115    12.469    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X11Y117        FDRE (Hold_fdre_C_R)        -0.018     9.968    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         -9.968    
                         arrival time                          12.469    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.509ns  (logic 0.191ns (37.561%)  route 0.318ns (62.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.202    12.308    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y116        LUT2 (Prop_lut2_I1_O)        0.045    12.353 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.115    12.469    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X11Y117        FDRE (Hold_fdre_C_R)        -0.018     9.968    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.968    
                         arrival time                          12.469    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.509ns  (logic 0.191ns (37.561%)  route 0.318ns (62.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.202    12.308    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y116        LUT2 (Prop_lut2_I1_O)        0.045    12.353 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.115    12.469    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X11Y117        FDRE (Hold_fdre_C_R)        -0.018     9.968    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.968    
                         arrival time                          12.469    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.509ns  (logic 0.191ns (37.561%)  route 0.318ns (62.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.202    12.308    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X10Y116        LUT2 (Prop_lut2_I1_O)        0.045    12.353 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.115    12.469    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X11Y117        FDRE (Hold_fdre_C_R)        -0.018     9.968    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         -9.968    
                         arrival time                          12.469    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.510ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.654ns  (logic 0.191ns (29.225%)  route 0.463ns (70.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 r  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.463    12.569    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X8Y119         LUT6 (Prop_lut6_I4_O)        0.045    12.614 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_i_1/O
                         net (fo=1, routed)           0.000    12.614    my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_i_1_n_0
    SLICE_X8Y119         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.911     9.222    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X8Y119         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/C
                         clock pessimism              0.555     9.777    
                         clock uncertainty            0.207     9.984    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.120    10.104    my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg
  -------------------------------------------------------------------
                         required time                        -10.104    
                         arrival time                          12.614    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.516ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.503ns  (logic 0.191ns (37.976%)  route 0.312ns (62.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.188    12.294    my_internal_reset/vertical_sync_reg
    SLICE_X9Y117         LUT1 (Prop_lut1_I0_O)        0.045    12.339 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=66, routed)          0.124    12.463    my_MouseCtl/Inst_Ps2Interface/E[0]
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X11Y117        FDRE (Hold_fdre_C_CE)       -0.039     9.947    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         -9.947    
                         arrival time                          12.463    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.516ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.503ns  (logic 0.191ns (37.976%)  route 0.312ns (62.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.188    12.294    my_internal_reset/vertical_sync_reg
    SLICE_X9Y117         LUT1 (Prop_lut1_I0_O)        0.045    12.339 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=66, routed)          0.124    12.463    my_MouseCtl/Inst_Ps2Interface/E[0]
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X11Y117        FDRE (Hold_fdre_C_CE)       -0.039     9.947    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.947    
                         arrival time                          12.463    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.516ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.503ns  (logic 0.191ns (37.976%)  route 0.312ns (62.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.188    12.294    my_internal_reset/vertical_sync_reg
    SLICE_X9Y117         LUT1 (Prop_lut1_I0_O)        0.045    12.339 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=66, routed)          0.124    12.463    my_MouseCtl/Inst_Ps2Interface/E[0]
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X11Y117        FDRE (Hold_fdre_C_CE)       -0.039     9.947    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.947    
                         arrival time                          12.463    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.516ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.503ns  (logic 0.191ns (37.976%)  route 0.312ns (62.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.188    12.294    my_internal_reset/vertical_sync_reg
    SLICE_X9Y117         LUT1 (Prop_lut1_I0_O)        0.045    12.339 r  my_internal_reset/load_tx_data_i_2/O
                         net (fo=66, routed)          0.124    12.463    my_MouseCtl/Inst_Ps2Interface/E[0]
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X11Y117        FDRE (Hold_fdre_C_CE)       -0.039     9.947    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         -9.947    
                         arrival time                          12.463    
  -------------------------------------------------------------------
                         slack                                  2.516    





---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        1.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.571ns  (logic 0.456ns (17.740%)  route 2.115ns (82.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 23.683 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 19.292 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.804    19.292    my_MouseCtl/clk100MHz
    SLICE_X3Y114         FDRE                                         r  my_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.456    19.748 r  my_MouseCtl/ypos_reg[0]/Q
                         net (fo=1, routed)           2.115    21.863    my_position_memory/ypos_reg[10][0]
    SLICE_X2Y114         FDRE                                         r  my_position_memory/ypos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.678    23.683    my_position_memory/pixel_clk
    SLICE_X2Y114         FDRE                                         r  my_position_memory/ypos_out_reg[0]/C
                         clock pessimism              0.398    24.081    
                         clock uncertainty           -0.207    23.874    
    SLICE_X2Y114         FDRE (Setup_fdre_C_D)       -0.065    23.809    my_position_memory/ypos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         23.809    
                         arrival time                         -21.863    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.389ns  (logic 0.456ns (19.089%)  route 1.933ns (80.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 19.223 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.735    19.223    my_MouseCtl/clk100MHz
    SLICE_X18Y114        FDRE                                         r  my_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_fdre_C_Q)         0.456    19.679 r  my_MouseCtl/xpos_reg[7]/Q
                         net (fo=1, routed)           1.933    21.612    my_position_memory/D[7]
    SLICE_X15Y114        FDRE                                         r  my_position_memory/xpos_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.610    23.615    my_position_memory/pixel_clk
    SLICE_X15Y114        FDRE                                         r  my_position_memory/xpos_out_reg[7]/C
                         clock pessimism              0.398    24.013    
                         clock uncertainty           -0.207    23.806    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)       -0.062    23.744    my_position_memory/xpos_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.744    
                         arrival time                         -21.612    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.841%)  route 1.842ns (80.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 23.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 19.220 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.732    19.220    my_MouseCtl/clk100MHz
    SLICE_X16Y116        FDRE                                         r  my_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_fdre_C_Q)         0.456    19.676 r  my_MouseCtl/xpos_reg[8]/Q
                         net (fo=1, routed)           1.842    21.519    my_position_memory/D[8]
    SLICE_X15Y116        FDRE                                         r  my_position_memory/xpos_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.608    23.613    my_position_memory/pixel_clk
    SLICE_X15Y116        FDRE                                         r  my_position_memory/xpos_out_reg[8]/C
                         clock pessimism              0.398    24.011    
                         clock uncertainty           -0.207    23.804    
    SLICE_X15Y116        FDRE (Setup_fdre_C_D)       -0.105    23.699    my_position_memory/xpos_out_reg[8]
  -------------------------------------------------------------------
                         required time                         23.699    
                         arrival time                         -21.519    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.279ns  (logic 0.456ns (20.013%)  route 1.823ns (79.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.775ns = ( 19.225 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.737    19.225    my_MouseCtl/clk100MHz
    SLICE_X13Y111        FDRE                                         r  my_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.456    19.681 r  my_MouseCtl/xpos_reg[2]/Q
                         net (fo=1, routed)           1.823    21.504    my_position_memory/D[2]
    SLICE_X9Y111         FDRE                                         r  my_position_memory/xpos_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.612    23.617    my_position_memory/pixel_clk
    SLICE_X9Y111         FDRE                                         r  my_position_memory/xpos_out_reg[2]/C
                         clock pessimism              0.398    24.015    
                         clock uncertainty           -0.207    23.808    
    SLICE_X9Y111         FDRE (Setup_fdre_C_D)       -0.105    23.703    my_position_memory/xpos_out_reg[2]
  -------------------------------------------------------------------
                         required time                         23.703    
                         arrival time                         -21.504    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.254ns  (logic 0.456ns (20.231%)  route 1.798ns (79.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.775ns = ( 19.225 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.737    19.225    my_MouseCtl/clk100MHz
    SLICE_X13Y111        FDRE                                         r  my_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.456    19.681 r  my_MouseCtl/xpos_reg[3]/Q
                         net (fo=1, routed)           1.798    21.479    my_position_memory/D[3]
    SLICE_X12Y111        FDRE                                         r  my_position_memory/xpos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.612    23.617    my_position_memory/pixel_clk
    SLICE_X12Y111        FDRE                                         r  my_position_memory/xpos_out_reg[3]/C
                         clock pessimism              0.398    24.015    
                         clock uncertainty           -0.207    23.808    
    SLICE_X12Y111        FDRE (Setup_fdre_C_D)       -0.061    23.747    my_position_memory/xpos_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.747    
                         arrival time                         -21.479    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.195ns  (logic 0.456ns (20.776%)  route 1.739ns (79.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 23.683 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.707ns = ( 19.293 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.805    19.293    my_MouseCtl/clk100MHz
    SLICE_X5Y111         FDRE                                         r  my_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456    19.749 r  my_MouseCtl/ypos_reg[1]/Q
                         net (fo=1, routed)           1.739    21.488    my_position_memory/ypos_reg[10][1]
    SLICE_X5Y112         FDRE                                         r  my_position_memory/ypos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.678    23.683    my_position_memory/pixel_clk
    SLICE_X5Y112         FDRE                                         r  my_position_memory/ypos_out_reg[1]/C
                         clock pessimism              0.398    24.081    
                         clock uncertainty           -0.207    23.874    
    SLICE_X5Y112         FDRE (Setup_fdre_C_D)       -0.109    23.765    my_position_memory/ypos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.765    
                         arrival time                         -21.488    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.193ns  (logic 0.456ns (20.797%)  route 1.737ns (79.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 23.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 19.220 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.732    19.220    my_MouseCtl/clk100MHz
    SLICE_X16Y116        FDRE                                         r  my_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_fdre_C_Q)         0.456    19.676 r  my_MouseCtl/xpos_reg[9]/Q
                         net (fo=1, routed)           1.737    21.413    my_position_memory/D[9]
    SLICE_X15Y116        FDRE                                         r  my_position_memory/xpos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.608    23.613    my_position_memory/pixel_clk
    SLICE_X15Y116        FDRE                                         r  my_position_memory/xpos_out_reg[9]/C
                         clock pessimism              0.398    24.011    
                         clock uncertainty           -0.207    23.804    
    SLICE_X15Y116        FDRE (Setup_fdre_C_D)       -0.109    23.695    my_position_memory/xpos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.695    
                         arrival time                         -21.413    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.187ns  (logic 0.456ns (20.855%)  route 1.731ns (79.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 23.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 19.220 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.732    19.220    my_MouseCtl/clk100MHz
    SLICE_X18Y116        FDRE                                         r  my_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y116        FDRE (Prop_fdre_C_Q)         0.456    19.676 r  my_MouseCtl/xpos_reg[10]/Q
                         net (fo=1, routed)           1.731    21.407    my_position_memory/D[10]
    SLICE_X15Y116        FDRE                                         r  my_position_memory/xpos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.608    23.613    my_position_memory/pixel_clk
    SLICE_X15Y116        FDRE                                         r  my_position_memory/xpos_out_reg[10]/C
                         clock pessimism              0.398    24.011    
                         clock uncertainty           -0.207    23.804    
    SLICE_X15Y116        FDRE (Setup_fdre_C_D)       -0.105    23.699    my_position_memory/xpos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.699    
                         arrival time                         -21.407    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.165ns  (logic 0.456ns (21.060%)  route 1.709ns (78.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 23.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.775ns = ( 19.225 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.737    19.225    my_MouseCtl/clk100MHz
    SLICE_X13Y111        FDRE                                         r  my_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.456    19.681 r  my_MouseCtl/xpos_reg[1]/Q
                         net (fo=1, routed)           1.709    21.391    my_position_memory/D[1]
    SLICE_X9Y111         FDRE                                         r  my_position_memory/xpos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.612    23.617    my_position_memory/pixel_clk
    SLICE_X9Y111         FDRE                                         r  my_position_memory/xpos_out_reg[1]/C
                         clock pessimism              0.398    24.015    
                         clock uncertainty           -0.207    23.808    
    SLICE_X9Y111         FDRE (Setup_fdre_C_D)       -0.105    23.703    my_position_memory/xpos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.703    
                         arrival time                         -21.391    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.177ns  (logic 0.456ns (20.948%)  route 1.721ns (79.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.221 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.733    19.221    my_MouseCtl/clk100MHz
    SLICE_X15Y115        FDRE                                         r  my_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.456    19.677 r  my_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           1.721    21.398    my_position_memory/D[4]
    SLICE_X11Y114        FDRE                                         r  my_position_memory/xpos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.610    23.615    my_position_memory/pixel_clk
    SLICE_X11Y114        FDRE                                         r  my_position_memory/xpos_out_reg[4]/C
                         clock pessimism              0.398    24.013    
                         clock uncertainty           -0.207    23.806    
    SLICE_X11Y114        FDRE (Setup_fdre_C_D)       -0.067    23.739    my_position_memory/xpos_out_reg[4]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -21.398    
  -------------------------------------------------------------------
                         slack                                  2.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.914%)  route 0.567ns (80.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.670    -0.511    my_MouseCtl/clk100MHz
    SLICE_X7Y114         FDRE                                         r  my_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  my_MouseCtl/ypos_reg[6]/Q
                         net (fo=1, routed)           0.567     0.197    my_position_memory/ypos_reg[10][6]
    SLICE_X7Y113         FDRE                                         r  my_position_memory/ypos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.943    -0.746    my_position_memory/pixel_clk
    SLICE_X7Y113         FDRE                                         r  my_position_memory/ypos_out_reg[6]/C
                         clock pessimism              0.555    -0.191    
                         clock uncertainty            0.207     0.016    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.060     0.076    my_position_memory/ypos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.733%)  route 0.612ns (81.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.670    -0.511    my_MouseCtl/clk100MHz
    SLICE_X7Y115         FDRE                                         r  my_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  my_MouseCtl/ypos_reg[9]/Q
                         net (fo=1, routed)           0.612     0.242    my_position_memory/ypos_reg[10][9]
    SLICE_X6Y115         FDRE                                         r  my_position_memory/ypos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.942    -0.747    my_position_memory/pixel_clk
    SLICE_X6Y115         FDRE                                         r  my_position_memory/ypos_out_reg[9]/C
                         clock pessimism              0.555    -0.192    
                         clock uncertainty            0.207     0.015    
    SLICE_X6Y115         FDRE (Hold_fdre_C_D)         0.063     0.078    my_position_memory/ypos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.650%)  route 0.658ns (82.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.643    -0.538    my_MouseCtl/clk100MHz
    SLICE_X20Y111        FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           0.658     0.261    my_position_memory/D[6]
    SLICE_X12Y111        FDRE                                         r  my_position_memory/xpos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.918    -0.771    my_position_memory/pixel_clk
    SLICE_X12Y111        FDRE                                         r  my_position_memory/xpos_out_reg[6]/C
                         clock pessimism              0.555    -0.216    
                         clock uncertainty            0.207    -0.009    
    SLICE_X12Y111        FDRE (Hold_fdre_C_D)         0.087     0.078    my_position_memory/xpos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.231%)  route 0.632ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.670    -0.511    my_MouseCtl/clk100MHz
    SLICE_X5Y114         FDRE                                         r  my_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  my_MouseCtl/ypos_reg[4]/Q
                         net (fo=1, routed)           0.632     0.263    my_position_memory/ypos_reg[10][4]
    SLICE_X5Y113         FDRE                                         r  my_position_memory/ypos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.943    -0.746    my_position_memory/pixel_clk
    SLICE_X5Y113         FDRE                                         r  my_position_memory/ypos_out_reg[4]/C
                         clock pessimism              0.555    -0.191    
                         clock uncertainty            0.207     0.016    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.060     0.076    my_position_memory/ypos_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.416%)  route 0.625ns (81.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.670    -0.511    my_MouseCtl/clk100MHz
    SLICE_X7Y115         FDRE                                         r  my_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  my_MouseCtl/ypos_reg[8]/Q
                         net (fo=1, routed)           0.625     0.255    my_position_memory/ypos_reg[10][8]
    SLICE_X6Y115         FDRE                                         r  my_position_memory/ypos_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.942    -0.747    my_position_memory/pixel_clk
    SLICE_X6Y115         FDRE                                         r  my_position_memory/ypos_out_reg[8]/C
                         clock pessimism              0.555    -0.192    
                         clock uncertainty            0.207     0.015    
    SLICE_X6Y115         FDRE (Hold_fdre_C_D)         0.052     0.067    my_position_memory/ypos_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.808%)  route 0.651ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.642    -0.539    my_MouseCtl/clk100MHz
    SLICE_X15Y115        FDRE                                         r  my_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  my_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           0.651     0.253    my_position_memory/D[4]
    SLICE_X11Y114        FDRE                                         r  my_position_memory/xpos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.916    -0.773    my_position_memory/pixel_clk
    SLICE_X11Y114        FDRE                                         r  my_position_memory/xpos_out_reg[4]/C
                         clock pessimism              0.555    -0.218    
                         clock uncertainty            0.207    -0.011    
    SLICE_X11Y114        FDRE (Hold_fdre_C_D)         0.070     0.059    my_position_memory/xpos_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.792%)  route 0.652ns (82.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.641    -0.540    my_MouseCtl/clk100MHz
    SLICE_X18Y116        FDRE                                         r  my_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  my_MouseCtl/xpos_reg[10]/Q
                         net (fo=1, routed)           0.652     0.253    my_position_memory/D[10]
    SLICE_X15Y116        FDRE                                         r  my_position_memory/xpos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.913    -0.776    my_position_memory/pixel_clk
    SLICE_X15Y116        FDRE                                         r  my_position_memory/xpos_out_reg[10]/C
                         clock pessimism              0.555    -0.221    
                         clock uncertainty            0.207    -0.014    
    SLICE_X15Y116        FDRE (Hold_fdre_C_D)         0.061     0.047    my_position_memory/xpos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.790%)  route 0.652ns (82.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.641    -0.540    my_MouseCtl/clk100MHz
    SLICE_X16Y116        FDRE                                         r  my_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  my_MouseCtl/xpos_reg[9]/Q
                         net (fo=1, routed)           0.652     0.253    my_position_memory/D[9]
    SLICE_X15Y116        FDRE                                         r  my_position_memory/xpos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.913    -0.776    my_position_memory/pixel_clk
    SLICE_X15Y116        FDRE                                         r  my_position_memory/xpos_out_reg[9]/C
                         clock pessimism              0.555    -0.221    
                         clock uncertainty            0.207    -0.014    
    SLICE_X15Y116        FDRE (Hold_fdre_C_D)         0.059     0.045    my_position_memory/xpos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.730%)  route 0.654ns (82.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.641    -0.540    my_MouseCtl/clk100MHz
    SLICE_X16Y116        FDRE                                         r  my_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  my_MouseCtl/xpos_reg[8]/Q
                         net (fo=1, routed)           0.654     0.255    my_position_memory/D[8]
    SLICE_X15Y116        FDRE                                         r  my_position_memory/xpos_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.913    -0.776    my_position_memory/pixel_clk
    SLICE_X15Y116        FDRE                                         r  my_position_memory/xpos_out_reg[8]/C
                         clock pessimism              0.555    -0.221    
                         clock uncertainty            0.207    -0.014    
    SLICE_X15Y116        FDRE (Hold_fdre_C_D)         0.059     0.045    my_position_memory/xpos_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.555%)  route 0.662ns (82.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.644    -0.537    my_MouseCtl/clk100MHz
    SLICE_X13Y111        FDRE                                         r  my_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  my_MouseCtl/xpos_reg[1]/Q
                         net (fo=1, routed)           0.662     0.266    my_position_memory/D[1]
    SLICE_X9Y111         FDRE                                         r  my_position_memory/xpos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.919    -0.770    my_position_memory/pixel_clk
    SLICE_X9Y111         FDRE                                         r  my_position_memory/xpos_out_reg[1]/C
                         clock pessimism              0.555    -0.215    
                         clock uncertainty            0.207    -0.008    
    SLICE_X9Y111         FDRE (Hold_fdre_C_D)         0.061     0.053    my_position_memory/xpos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk40MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.514ns  (logic 0.459ns (30.313%)  route 1.055ns (69.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         1.055    38.235    my_MouseCtl/Q
    SLICE_X12Y120        FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.604    38.609    my_MouseCtl/clk100MHz
    SLICE_X12Y120        FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[5]/C
                         clock pessimism              0.398    39.007    
                         clock uncertainty           -0.207    38.800    
    SLICE_X12Y120        FDCE (Recov_fdce_C_CLR)     -0.319    38.481    my_MouseCtl/FSM_sequential_state_reg[5]
  -------------------------------------------------------------------
                         required time                         38.481    
                         arrival time                         -38.235    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.503ns  (logic 0.459ns (30.534%)  route 1.044ns (69.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         1.044    38.224    my_MouseCtl/Q
    SLICE_X12Y119        FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.604    38.609    my_MouseCtl/clk100MHz
    SLICE_X12Y119        FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    39.007    
                         clock uncertainty           -0.207    38.800    
    SLICE_X12Y119        FDCE (Recov_fdce_C_CLR)     -0.319    38.481    my_MouseCtl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         38.481    
                         arrival time                         -38.224    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.397ns  (logic 0.459ns (32.850%)  route 0.938ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.938    38.118    my_MouseCtl/Q
    SLICE_X9Y120         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.604    38.609    my_MouseCtl/clk100MHz
    SLICE_X9Y120         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    39.007    
                         clock uncertainty           -0.207    38.800    
    SLICE_X9Y120         FDCE (Recov_fdce_C_CLR)     -0.405    38.395    my_MouseCtl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                         -38.118    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_new_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.397ns  (logic 0.459ns (32.850%)  route 0.938ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.938    38.118    my_MouseCtl/Q
    SLICE_X9Y120         FDCE                                         f  my_MouseCtl/y_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.604    38.609    my_MouseCtl/clk100MHz
    SLICE_X9Y120         FDCE                                         r  my_MouseCtl/y_new_reg/C
                         clock pessimism              0.398    39.007    
                         clock uncertainty           -0.207    38.800    
    SLICE_X9Y120         FDCE (Recov_fdce_C_CLR)     -0.405    38.395    my_MouseCtl/y_new_reg
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                         -38.118    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/reset_timeout_cnt_reg/PRE
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.393ns  (logic 0.459ns (32.942%)  route 0.934ns (67.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 38.609 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.934    38.114    my_MouseCtl/Q
    SLICE_X11Y120        FDPE                                         f  my_MouseCtl/reset_timeout_cnt_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.604    38.609    my_MouseCtl/clk100MHz
    SLICE_X11Y120        FDPE                                         r  my_MouseCtl/reset_timeout_cnt_reg/C
                         clock pessimism              0.398    39.007    
                         clock uncertainty           -0.207    38.800    
    SLICE_X11Y120        FDPE (Recov_fdpe_C_PRE)     -0.359    38.441    my_MouseCtl/reset_timeout_cnt_reg
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -38.114    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_new_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.347ns  (logic 0.459ns (34.086%)  route 0.888ns (65.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 38.610 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.888    38.067    my_MouseCtl/Q
    SLICE_X13Y118        FDCE                                         f  my_MouseCtl/x_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.605    38.610    my_MouseCtl/clk100MHz
    SLICE_X13Y118        FDCE                                         r  my_MouseCtl/x_new_reg/C
                         clock pessimism              0.398    39.008    
                         clock uncertainty           -0.207    38.801    
    SLICE_X13Y118        FDCE (Recov_fdce_C_CLR)     -0.405    38.396    my_MouseCtl/x_new_reg
  -------------------------------------------------------------------
                         required time                         38.396    
                         arrival time                         -38.067    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.408ns  (logic 0.459ns (32.609%)  route 0.949ns (67.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.949    38.128    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X4Y119         FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.671    38.676    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y119         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    39.074    
                         clock uncertainty           -0.207    38.867    
    SLICE_X4Y119         FDCE (Recov_fdce_C_CLR)     -0.405    38.462    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                         -38.128    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.403ns  (logic 0.459ns (32.710%)  route 0.944ns (67.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.944    38.124    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X5Y119         FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.671    38.676    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y119         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    39.074    
                         clock uncertainty           -0.207    38.867    
    SLICE_X5Y119         FDCE (Recov_fdce_C_CLR)     -0.405    38.462    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                         -38.124    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.413ns  (logic 0.459ns (32.480%)  route 0.954ns (67.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.954    38.134    my_MouseCtl/Q
    SLICE_X12Y121        FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.603    38.608    my_MouseCtl/clk100MHz
    SLICE_X12Y121        FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    39.006    
                         clock uncertainty           -0.207    38.799    
    SLICE_X12Y121        FDCE (Recov_fdce_C_CLR)     -0.319    38.480    my_MouseCtl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                         -38.134    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/haswheel_reg/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.413ns  (logic 0.459ns (32.480%)  route 0.954ns (67.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 36.720 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         1.732    36.720    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.459    37.179 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.954    38.134    my_MouseCtl/Q
    SLICE_X12Y121        FDCE                                         f  my_MouseCtl/haswheel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         1.603    38.608    my_MouseCtl/clk100MHz
    SLICE_X12Y121        FDCE                                         r  my_MouseCtl/haswheel_reg/C
                         clock pessimism              0.398    39.006    
                         clock uncertainty           -0.207    38.799    
    SLICE_X12Y121        FDCE (Recov_fdce_C_CLR)     -0.319    38.480    my_MouseCtl/haswheel_reg
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                         -38.134    
  -------------------------------------------------------------------
                         slack                                  0.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.416ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[2]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.965%)  route 0.229ns (61.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.229    12.335    my_MouseCtl/Q
    SLICE_X10Y117        FDCE                                         f  my_MouseCtl/y_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/clk100MHz
    SLICE_X10Y117        FDCE                                         r  my_MouseCtl/y_inc_reg[2]/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X10Y117        FDCE (Remov_fdce_C_CLR)     -0.067     9.919    my_MouseCtl/y_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.919    
                         arrival time                          12.335    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.416ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[3]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.965%)  route 0.229ns (61.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.229    12.335    my_MouseCtl/Q
    SLICE_X10Y117        FDCE                                         f  my_MouseCtl/y_inc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/clk100MHz
    SLICE_X10Y117        FDCE                                         r  my_MouseCtl/y_inc_reg[3]/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X10Y117        FDCE (Remov_fdce_C_CLR)     -0.067     9.919    my_MouseCtl/y_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.919    
                         arrival time                          12.335    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.416ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[4]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.965%)  route 0.229ns (61.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.229    12.335    my_MouseCtl/Q
    SLICE_X10Y117        FDCE                                         f  my_MouseCtl/y_inc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/clk100MHz
    SLICE_X10Y117        FDCE                                         r  my_MouseCtl/y_inc_reg[4]/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X10Y117        FDCE (Remov_fdce_C_CLR)     -0.067     9.919    my_MouseCtl/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.919    
                         arrival time                          12.335    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.457ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[5]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.415ns  (logic 0.146ns (35.168%)  route 0.269ns (64.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.269    12.375    my_MouseCtl/Q
    SLICE_X8Y118         FDCE                                         f  my_MouseCtl/y_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.912     9.223    my_MouseCtl/clk100MHz
    SLICE_X8Y118         FDCE                                         r  my_MouseCtl/y_inc_reg[5]/C
                         clock pessimism              0.555     9.778    
                         clock uncertainty            0.207     9.985    
    SLICE_X8Y118         FDCE (Remov_fdce_C_CLR)     -0.067     9.918    my_MouseCtl/y_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.918    
                         arrival time                          12.375    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.457ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[6]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.415ns  (logic 0.146ns (35.168%)  route 0.269ns (64.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.269    12.375    my_MouseCtl/Q
    SLICE_X8Y118         FDCE                                         f  my_MouseCtl/y_inc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.912     9.223    my_MouseCtl/clk100MHz
    SLICE_X8Y118         FDCE                                         r  my_MouseCtl/y_inc_reg[6]/C
                         clock pessimism              0.555     9.778    
                         clock uncertainty            0.207     9.985    
    SLICE_X8Y118         FDCE (Remov_fdce_C_CLR)     -0.067     9.918    my_MouseCtl/y_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.918    
                         arrival time                          12.375    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.457ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[7]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.415ns  (logic 0.146ns (35.168%)  route 0.269ns (64.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 9.223 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.269    12.375    my_MouseCtl/Q
    SLICE_X8Y118         FDCE                                         f  my_MouseCtl/y_inc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.912     9.223    my_MouseCtl/clk100MHz
    SLICE_X8Y118         FDCE                                         r  my_MouseCtl/y_inc_reg[7]/C
                         clock pessimism              0.555     9.778    
                         clock uncertainty            0.207     9.985    
    SLICE_X8Y118         FDCE (Remov_fdce_C_CLR)     -0.067     9.918    my_MouseCtl/y_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.918    
                         arrival time                          12.375    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.509ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.467ns  (logic 0.146ns (31.235%)  route 0.321ns (68.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.321    12.428    my_MouseCtl/Q
    SLICE_X12Y116        FDCE                                         f  my_MouseCtl/x_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/clk100MHz
    SLICE_X12Y116        FDCE                                         r  my_MouseCtl/x_inc_reg[1]/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.067     9.919    my_MouseCtl/x_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.919    
                         arrival time                          12.428    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.509ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[3]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.467ns  (logic 0.146ns (31.235%)  route 0.321ns (68.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.321    12.428    my_MouseCtl/Q
    SLICE_X12Y116        FDCE                                         f  my_MouseCtl/x_inc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/clk100MHz
    SLICE_X12Y116        FDCE                                         r  my_MouseCtl/x_inc_reg[3]/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.067     9.919    my_MouseCtl/x_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.919    
                         arrival time                          12.428    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.509ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[5]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.467ns  (logic 0.146ns (31.235%)  route 0.321ns (68.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.321    12.428    my_MouseCtl/Q
    SLICE_X12Y116        FDCE                                         f  my_MouseCtl/x_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/clk100MHz
    SLICE_X12Y116        FDCE                                         r  my_MouseCtl/x_inc_reg[5]/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.067     9.919    my_MouseCtl/x_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.919    
                         arrival time                          12.428    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.509ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[7]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.467ns  (logic 0.146ns (31.235%)  route 0.321ns (68.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 11.960 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=333, routed)         0.641    11.960    my_internal_reset/pixel_clk
    SLICE_X9Y116         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDPE (Prop_fdpe_C_Q)         0.146    12.106 f  my_internal_reset/reset_out_reg/Q
                         net (fo=249, routed)         0.321    12.428    my_MouseCtl/Q
    SLICE_X12Y116        FDCE                                         f  my_MouseCtl/x_inc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=223, routed)         0.913     9.224    my_MouseCtl/clk100MHz
    SLICE_X12Y116        FDCE                                         r  my_MouseCtl/x_inc_reg[7]/C
                         clock pessimism              0.555     9.779    
                         clock uncertainty            0.207     9.986    
    SLICE_X12Y116        FDCE (Remov_fdce_C_CLR)     -0.067     9.919    my_MouseCtl/x_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.919    
                         arrival time                          12.428    
  -------------------------------------------------------------------
                         slack                                  2.509    





