<stg><name>fpadd503.60.6167_Pipeline_VITIS_LOOP_28_2</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_133 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_133"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %c_1_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_1_offset

]]></Node>
<StgValue><ssdm name="c_1_offset_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %c_0_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_0_offset

]]></Node>
<StgValue><ssdm name="c_0_offset_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln20 = store i4 0, i4 %i_133

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc29:1 %i = load i4 %i_133

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc29:2 %icmp_ln28 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc29:3 %add_ln28 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc29.split:5 %lshr_ln20_3 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln20_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc29.split:6 %tmp_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %c_0_offset_read, i2 %lshr_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="3">
<![CDATA[
for.inc29.split:7 %zext_ln29_9 = zext i3 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln29_9"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc29.split:8 %c_0_addr = getelementptr i64 %c_0, i32 0, i32 %zext_ln29_9

]]></Node>
<StgValue><ssdm name="c_0_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc29.split:9 %tmp_516 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %c_1_offset_read, i2 %lshr_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="3">
<![CDATA[
for.inc29.split:10 %zext_ln29_11 = zext i3 %tmp_516

]]></Node>
<StgValue><ssdm name="zext_ln29_11"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc29.split:11 %c_1_addr = getelementptr i64 %c_1, i32 0, i32 %zext_ln29_11

]]></Node>
<StgValue><ssdm name="c_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
for.inc29.split:12 %c_0_load = load i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="c_0_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="3">
<![CDATA[
for.inc29.split:13 %c_1_load = load i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx159.exit:0 %store_ln20 = store i4 %add_ln28, i4 %i_133

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx159.exit:1 %br_ln28 = br void %for.inc29

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="4">
<![CDATA[
for.inc29.split:0 %trunc_ln28 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="4">
<![CDATA[
for.inc29.split:1 %trunc_ln28_2 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln28_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
for.inc29.split:12 %c_0_load = load i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="c_0_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="3">
<![CDATA[
for.inc29.split:13 %c_1_load = load i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29.split:14 %select_ln29 = select i1 %trunc_ln28, i64 %c_1_load, i64 %c_0_load

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="3">
<![CDATA[
for.inc29.split:15 %zext_ln29_10 = zext i3 %trunc_ln28_2

]]></Node>
<StgValue><ssdm name="zext_ln29_10"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc29.split:16 %p503x2_1_addr = getelementptr i64 %p503x2_1, i32 0, i32 %zext_ln29_10

]]></Node>
<StgValue><ssdm name="p503x2_1_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="3">
<![CDATA[
for.inc29.split:17 %p503x2_1_load = load i3 %p503x2_1_addr

]]></Node>
<StgValue><ssdm name="p503x2_1_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc29.split:32 %br_ln29 = br i1 %trunc_ln28, void %arrayidx159.case.0, void %arrayidx159.case.1

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc29:0 %carry = phi i1 %carry_63, void %arrayidx159.exit, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc29:4 %br_ln28 = br i1 %icmp_ln28, void %for.inc29.split, void %for.end31.exitStub

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="3">
<![CDATA[
for.inc29.split:17 %p503x2_1_load = load i3 %p503x2_1_addr

]]></Node>
<StgValue><ssdm name="p503x2_1_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:18 %tempReg = sub i64 %select_ln29, i64 %p503x2_1_load

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:19 %xor_ln105 = xor i64 %p503x2_1_load, i64 %select_ln29

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:20 %xor_ln105_96 = xor i64 %p503x2_1_load, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln105_96"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:21 %or_ln105 = or i64 %xor_ln105_96, i64 %xor_ln105

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:22 %xor_ln105_97 = xor i64 %or_ln105, i64 %select_ln29

]]></Node>
<StgValue><ssdm name="xor_ln105_97"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc29.split:23 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_97, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end31.exitStub:0 %write_ln29 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %carry_out, i1 %carry

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
for.end31.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc29.split:2 %specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc29.split:3 %speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln20"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc29.split:4 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:24 %sub_ln95 = sub i64 0, i64 %tempReg

]]></Node>
<StgValue><ssdm name="sub_ln95"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:25 %or_ln95 = or i64 %tempReg, i64 %sub_ln95

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc29.split:26 %tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc29.split:27 %xor_ln29 = xor i1 %tmp_204, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc29.split:28 %and_ln29 = and i1 %carry, i1 %xor_ln29

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc29.split:29 %carry_63 = or i1 %and_ln29, i1 %tmp

]]></Node>
<StgValue><ssdm name="carry_63"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="1">
<![CDATA[
for.inc29.split:30 %zext_ln29 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29.split:31 %sub_ln29 = sub i64 %tempReg, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="sub_ln29"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx159.case.0:0 %store_ln29 = store i64 %sub_ln29, i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayidx159.case.0:1 %br_ln29 = br void %arrayidx159.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx159.case.1:0 %store_ln29 = store i64 %sub_ln29, i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx159.case.1:1 %br_ln29 = br void %arrayidx159.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="76" name="c_0_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c_0_offset"/></StgValue>
</port>
<port id="77" name="c_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="c_1_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c_1_offset"/></StgValue>
</port>
<port id="79" name="c_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="carry_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="carry_out"/></StgValue>
</port>
<port id="81" name="p503x2_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="83" from="StgValue_82" to="i_133" fromId="82" toId="7">
</dataflow>
<dataflow id="85" from="_ssdm_op_Read.ap_auto.i1" to="c_1_offset_read" fromId="84" toId="8">
</dataflow>
<dataflow id="86" from="c_1_offset" to="c_1_offset_read" fromId="78" toId="8">
</dataflow>
<dataflow id="87" from="_ssdm_op_Read.ap_auto.i1" to="c_0_offset_read" fromId="84" toId="9">
</dataflow>
<dataflow id="88" from="c_0_offset" to="c_0_offset_read" fromId="76" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln20" fromId="89" toId="10">
</dataflow>
<dataflow id="91" from="i_133" to="store_ln20" fromId="7" toId="10">
</dataflow>
<dataflow id="92" from="i_133" to="i" fromId="7" toId="12">
</dataflow>
<dataflow id="93" from="i" to="icmp_ln28" fromId="12" toId="13">
</dataflow>
<dataflow id="95" from="StgValue_94" to="icmp_ln28" fromId="94" toId="13">
</dataflow>
<dataflow id="96" from="i" to="add_ln28" fromId="12" toId="14">
</dataflow>
<dataflow id="98" from="StgValue_97" to="add_ln28" fromId="97" toId="14">
</dataflow>
<dataflow id="100" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="lshr_ln20_3" fromId="99" toId="15">
</dataflow>
<dataflow id="101" from="i" to="lshr_ln20_3" fromId="12" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_82" to="lshr_ln20_3" fromId="82" toId="15">
</dataflow>
<dataflow id="104" from="StgValue_103" to="lshr_ln20_3" fromId="103" toId="15">
</dataflow>
<dataflow id="106" from="_ssdm_op_BitConcatenate.i3.i1.i2" to="tmp_s" fromId="105" toId="16">
</dataflow>
<dataflow id="107" from="c_0_offset_read" to="tmp_s" fromId="9" toId="16">
</dataflow>
<dataflow id="108" from="lshr_ln20_3" to="tmp_s" fromId="15" toId="16">
</dataflow>
<dataflow id="109" from="tmp_s" to="zext_ln29_9" fromId="16" toId="17">
</dataflow>
<dataflow id="110" from="c_0" to="c_0_addr" fromId="77" toId="18">
</dataflow>
<dataflow id="112" from="StgValue_111" to="c_0_addr" fromId="111" toId="18">
</dataflow>
<dataflow id="113" from="zext_ln29_9" to="c_0_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="114" from="_ssdm_op_BitConcatenate.i3.i1.i2" to="tmp_516" fromId="105" toId="19">
</dataflow>
<dataflow id="115" from="c_1_offset_read" to="tmp_516" fromId="8" toId="19">
</dataflow>
<dataflow id="116" from="lshr_ln20_3" to="tmp_516" fromId="15" toId="19">
</dataflow>
<dataflow id="117" from="tmp_516" to="zext_ln29_11" fromId="19" toId="20">
</dataflow>
<dataflow id="118" from="c_1" to="c_1_addr" fromId="79" toId="21">
</dataflow>
<dataflow id="119" from="StgValue_111" to="c_1_addr" fromId="111" toId="21">
</dataflow>
<dataflow id="120" from="zext_ln29_11" to="c_1_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="121" from="c_0_addr" to="c_0_load" fromId="18" toId="22">
</dataflow>
<dataflow id="122" from="c_1_addr" to="c_1_load" fromId="21" toId="23">
</dataflow>
<dataflow id="123" from="add_ln28" to="store_ln20" fromId="14" toId="24">
</dataflow>
<dataflow id="124" from="i_133" to="store_ln20" fromId="7" toId="24">
</dataflow>
<dataflow id="125" from="i" to="trunc_ln28" fromId="12" toId="26">
</dataflow>
<dataflow id="126" from="i" to="trunc_ln28_2" fromId="12" toId="27">
</dataflow>
<dataflow id="127" from="c_0_addr" to="c_0_load" fromId="18" toId="28">
</dataflow>
<dataflow id="128" from="c_1_addr" to="c_1_load" fromId="21" toId="29">
</dataflow>
<dataflow id="129" from="trunc_ln28" to="select_ln29" fromId="26" toId="30">
</dataflow>
<dataflow id="130" from="c_1_load" to="select_ln29" fromId="29" toId="30">
</dataflow>
<dataflow id="131" from="c_0_load" to="select_ln29" fromId="28" toId="30">
</dataflow>
<dataflow id="132" from="trunc_ln28_2" to="zext_ln29_10" fromId="27" toId="31">
</dataflow>
<dataflow id="133" from="p503x2_1" to="p503x2_1_addr" fromId="81" toId="32">
</dataflow>
<dataflow id="134" from="StgValue_111" to="p503x2_1_addr" fromId="111" toId="32">
</dataflow>
<dataflow id="135" from="zext_ln29_10" to="p503x2_1_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="136" from="p503x2_1_addr" to="p503x2_1_load" fromId="32" toId="33">
</dataflow>
<dataflow id="137" from="trunc_ln28" to="br_ln29" fromId="26" toId="34">
</dataflow>
<dataflow id="138" from="carry_63" to="carry" fromId="52" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="br_ln28" to="carry" fromId="25" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="141" from="StgValue_140" to="carry" fromId="140" toId="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="br_ln0" to="carry" fromId="11" toId="35">
</dataflow>
<dataflow id="143" from="icmp_ln28" to="br_ln28" fromId="13" toId="36">
</dataflow>
<dataflow id="144" from="p503x2_1_addr" to="p503x2_1_load" fromId="32" toId="37">
</dataflow>
<dataflow id="145" from="select_ln29" to="tempReg" fromId="30" toId="38">
</dataflow>
<dataflow id="146" from="p503x2_1_load" to="tempReg" fromId="37" toId="38">
</dataflow>
<dataflow id="147" from="p503x2_1_load" to="xor_ln105" fromId="37" toId="39">
</dataflow>
<dataflow id="148" from="select_ln29" to="xor_ln105" fromId="30" toId="39">
</dataflow>
<dataflow id="149" from="p503x2_1_load" to="xor_ln105_96" fromId="37" toId="40">
</dataflow>
<dataflow id="150" from="tempReg" to="xor_ln105_96" fromId="38" toId="40">
</dataflow>
<dataflow id="151" from="xor_ln105_96" to="or_ln105" fromId="40" toId="41">
</dataflow>
<dataflow id="152" from="xor_ln105" to="or_ln105" fromId="39" toId="41">
</dataflow>
<dataflow id="153" from="or_ln105" to="xor_ln105_97" fromId="41" toId="42">
</dataflow>
<dataflow id="154" from="select_ln29" to="xor_ln105_97" fromId="30" toId="42">
</dataflow>
<dataflow id="156" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="155" toId="43">
</dataflow>
<dataflow id="157" from="xor_ln105_97" to="tmp" fromId="42" toId="43">
</dataflow>
<dataflow id="159" from="StgValue_158" to="tmp" fromId="158" toId="43">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecPipeline" to="specpipeline_ln20" fromId="160" toId="44">
</dataflow>
<dataflow id="163" from="StgValue_162" to="specpipeline_ln20" fromId="162" toId="44">
</dataflow>
<dataflow id="164" from="StgValue_111" to="specpipeline_ln20" fromId="111" toId="44">
</dataflow>
<dataflow id="165" from="StgValue_111" to="specpipeline_ln20" fromId="111" toId="44">
</dataflow>
<dataflow id="166" from="StgValue_111" to="specpipeline_ln20" fromId="111" toId="44">
</dataflow>
<dataflow id="168" from="empty_44" to="specpipeline_ln20" fromId="167" toId="44">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln20" fromId="169" toId="45">
</dataflow>
<dataflow id="172" from="StgValue_171" to="speclooptripcount_ln20" fromId="171" toId="45">
</dataflow>
<dataflow id="173" from="StgValue_171" to="speclooptripcount_ln20" fromId="171" toId="45">
</dataflow>
<dataflow id="174" from="StgValue_171" to="speclooptripcount_ln20" fromId="171" toId="45">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecLoopName" to="specloopname_ln28" fromId="175" toId="46">
</dataflow>
<dataflow id="178" from="empty_27" to="specloopname_ln28" fromId="177" toId="46">
</dataflow>
<dataflow id="180" from="StgValue_179" to="sub_ln95" fromId="179" toId="47">
</dataflow>
<dataflow id="181" from="tempReg" to="sub_ln95" fromId="38" toId="47">
</dataflow>
<dataflow id="182" from="tempReg" to="or_ln95" fromId="38" toId="48">
</dataflow>
<dataflow id="183" from="sub_ln95" to="or_ln95" fromId="47" toId="48">
</dataflow>
<dataflow id="184" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_204" fromId="155" toId="49">
</dataflow>
<dataflow id="185" from="or_ln95" to="tmp_204" fromId="48" toId="49">
</dataflow>
<dataflow id="186" from="StgValue_158" to="tmp_204" fromId="158" toId="49">
</dataflow>
<dataflow id="187" from="tmp_204" to="xor_ln29" fromId="49" toId="50">
</dataflow>
<dataflow id="189" from="StgValue_188" to="xor_ln29" fromId="188" toId="50">
</dataflow>
<dataflow id="190" from="carry" to="and_ln29" fromId="35" toId="51">
</dataflow>
<dataflow id="191" from="xor_ln29" to="and_ln29" fromId="50" toId="51">
</dataflow>
<dataflow id="192" from="and_ln29" to="carry_63" fromId="51" toId="52">
</dataflow>
<dataflow id="193" from="tmp" to="carry_63" fromId="43" toId="52">
</dataflow>
<dataflow id="194" from="carry" to="zext_ln29" fromId="35" toId="53">
</dataflow>
<dataflow id="195" from="tempReg" to="sub_ln29" fromId="38" toId="54">
</dataflow>
<dataflow id="196" from="zext_ln29" to="sub_ln29" fromId="53" toId="54">
</dataflow>
<dataflow id="197" from="sub_ln29" to="store_ln29" fromId="54" toId="55">
</dataflow>
<dataflow id="198" from="c_0_addr" to="store_ln29" fromId="18" toId="55">
</dataflow>
<dataflow id="199" from="sub_ln29" to="store_ln29" fromId="54" toId="57">
</dataflow>
<dataflow id="200" from="c_1_addr" to="store_ln29" fromId="21" toId="57">
</dataflow>
<dataflow id="202" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln29" fromId="201" toId="59">
</dataflow>
<dataflow id="203" from="carry_out" to="write_ln29" fromId="80" toId="59">
</dataflow>
<dataflow id="204" from="carry" to="write_ln29" fromId="35" toId="59">
</dataflow>
<dataflow id="205" from="icmp_ln28" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="206" from="icmp_ln28" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="207" from="icmp_ln28" to="StgValue_4" fromId="13" toId="4">
</dataflow>
<dataflow id="208" from="icmp_ln28" to="StgValue_5" fromId="13" toId="5">
</dataflow>
<dataflow id="209" from="trunc_ln28" to="StgValue_5" fromId="26" toId="5">
</dataflow>
</dataflows>


</stg>
