// Seed: 746653973
module module_0 ();
  assign module_1.id_11 = 0;
  tri id_1;
  assign id_1.id_1 = -1 & id_1.id_1;
endmodule
module module_1 #(
    parameter id_0  = 32'd53,
    parameter id_12 = 32'd48,
    parameter id_3  = 32'd3
) (
    input uwire _id_0,
    output tri id_1,
    input tri1 id_2,
    input wor _id_3,
    input tri id_4,
    input tri1 id_5,
    input uwire id_6,
    input wor id_7,
    input supply1 id_8,
    output logic id_9
);
  always #id_11 id_9 = id_6;
  module_0 modCall_1 ();
  wire _id_12;
  always id_9 <= -1;
  tri [id_3  -  id_0 : id_0] id_13, id_14[id_12 : 1];
  assign id_14 = -1;
endmodule
