tst r0, r1 
mvnne r2, r1 
mvneq r2, r3 
lsr r0, r2, #31 
mov r3, r0, lsr #31 
