#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 28 01:04:47 2020
# Process ID: 31632
# Current directory: D:/summer-camp/logic-analyse/hardware_input
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13032 D:\summer-camp\logic-analyse\hardware_input\hardware_input.xpr
# Log file: D:/summer-camp/logic-analyse/hardware_input/vivado.log
# Journal file: D:/summer-camp/logic-analyse/hardware_input\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/summer-camp/logic-analyse/hardware_input/hardware_input.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
create_bd_cell -type module -reference logic_in logic_in_0
set_property location {0.5 -203 -150} [get_bd_cells logic_in_0]
update_module_reference design_1_logic_in_0_0
connect_bd_net [get_bd_pins logic_in_0/address] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins logic_in_0/bramdata] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins logic_in_0/bramen] [get_bd_pins blk_mem_gen_0/ena]
connect_bd_net [get_bd_pins logic_in_0/bramwea] [get_bd_pins blk_mem_gen_0/wea]
connect_bd_net [get_bd_pins logic_in_0/bramrst] [get_bd_pins blk_mem_gen_0/rsta]
connect_bd_net [get_bd_pins logic_in_0/bramclk] [get_bd_pins blk_mem_gen_0/clka]
set_property location {0.5 -355 -110} [get_bd_cells logic_in_0]
set_property location {1.5 31 -80} [get_bd_cells blk_mem_gen_0]
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/clkmode]
endgroup
set_property name clkmode [get_bd_ports clkmode_0]
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/depth]
endgroup
set_property name depth [get_bd_ports depth_0]
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/data]
endgroup
set_property name data [get_bd_ports data_0]
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/rst_n]
endgroup
set_property name rst_n [get_bd_ports rst_n_0]
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/clk_sel]
endgroup
set_property name clk_sel [get_bd_ports clk_sel_0]
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/en]
endgroup
set_property name en [get_bd_ports en_0]
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/finish]
endgroup
set_property name finish [get_bd_ports finish_0]
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/ext_clk]
endgroup
set_property name ext_clk [get_bd_ports ext_clk_0]
startgroup
make_bd_pins_external  [get_bd_pins logic_in_0/sys_clk]
endgroup
set_property name sys_clk [get_bd_ports sys_clk_0]
save_bd_design
close [ open D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/new/test_ram.v w ]
add_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/new/test_ram.v
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins logic_in_0/bramclk]
connect_bd_net [get_bd_pins blk_mem_gen_0/rstb] [get_bd_pins logic_in_0/bramrst]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
delete_bd_objs [get_bd_cells xlconstant_0]
open_bd_design {D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference test_ram test_ram_0
set_property location {2 -221 98} [get_bd_cells test_ram_0]
connect_bd_net [get_bd_pins test_ram_0/address] [get_bd_pins blk_mem_gen_0/addrb]
connect_bd_net [get_bd_pins test_ram_0/enb] [get_bd_pins blk_mem_gen_0/enb]
connect_bd_net [get_bd_pins test_ram_0/web] [get_bd_pins blk_mem_gen_0/web]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/doutb]
endgroup
connect_bd_net [get_bd_ports sys_clk] [get_bd_pins test_ram_0/clk]
connect_bd_net [get_bd_pins test_ram_0/enw] [get_bd_pins logic_in_0/bramen]
startgroup
make_bd_pins_external  [get_bd_pins test_ram_0/enr]
endgroup
set_property name enr [get_bd_ports enr_0]
connect_bd_net [get_bd_ports depth] [get_bd_pins test_ram_0/depth]
save_bd_design
make_wrapper -files [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/sim_scripts -ip_user_files_dir D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files -ipstatic_source_dir D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/modelsim} {questa=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/questa} {riviera=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/riviera} {activehdl=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg
source logic_intb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {logic_intb_behav.wcfg}
add_wave {{/logic_intb/in_module/design_1_i/test_ram_0/address}} 
relaunch_sim
current_wave_config {logic_intb_behav.wcfg}
add_wave {{/logic_intb/in_module/design_1_i/test_ram_0/address}} 
current_wave_config {logic_intb_behav.wcfg}
add_wave {{/logic_intb/in_module/design_1_i/blk_mem_gen_0/addra}} 
relaunch_sim
relaunch_sim
relaunch_sim
open_bd_design {D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
connect_bd_net [get_bd_ports rst_n] [get_bd_pins test_ram_0/rst_n]
endgroup
save_bd_design
relaunch_sim
open_bd_design {D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_test_ram_0_0
relaunch_sim
close_sim
launch_simulation
open_wave_config D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg
source logic_intb.tcl
close_sim
open_bd_design {D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd}
set_property name rst_n [get_bd_nets rst_n_0_1]
save_bd_design
generate_target Simulation [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/sim_scripts -ip_user_files_dir D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files -ipstatic_source_dir D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/modelsim} {questa=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/questa} {riviera=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/riviera} {activehdl=D:/summer-camp/logic-analyse/hardware_input/hardware_input.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg
source logic_intb.tcl
current_wave_config {logic_intb_behav.wcfg}
add_wave {{/logic_intb/in_module/doutb_0}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {logic_intb_behav.wcfg}
add_wave {{/logic_intb/in_module/design_1_i/logic_in_0/bramdata}} 
relaunch_sim
relaunch_sim
current_wave_config {logic_intb_behav.wcfg}
add_wave {{/logic_intb/in_module/design_1_i/logic_in_0/inst/clk}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {logic_intb_behav.wcfg}
add_wave {{/logic_intb/in_module/design_1_i/blk_mem_gen_0/web}} 
current_wave_config {logic_intb_behav.wcfg}
add_wave {{/logic_intb/in_module/design_1_i/blk_mem_gen_0/wea}} 
relaunch_sim
save_wave_config {D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg}
save_wave_config {D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg}
save_wave_config {D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg}
save_wave_config {D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg}
save_wave_config {D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg}
save_wave_config {D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg}
save_wave_config {D:/summer-camp/logic-analyse/hardware_input/logic_intb_behav.wcfg}
close_sim
update_module_reference design_1_test_ram_0_0
