{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.115981,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.435295,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.984019,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.928728,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.432812,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.928728,
	"finish__timing__setup__tns": -0.14331,
	"finish__timing__setup__ws": -0.0610134,
	"finish__clock__skew__setup": 0.260839,
	"finish__clock__skew__hold": 0.260834,
	"finish__timing__drv__max_slew_limit": 0.27811,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.0417355,
	"finish__timing__drv__max_cap": 13,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 5,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0745194,
	"finish__power__switching__total": 0.0654154,
	"finish__power__leakage__total": 0.000684338,
	"finish__power__total": 0.140619,
	"finish__design__io": 264,
	"finish__design__die__area": 57554.4,
	"finish__design__core__area": 56237.5,
	"finish__design__instance__count": 15485,
	"finish__design__instance__area": 31340.7,
	"finish__design__instance__count__stdcell": 15485,
	"finish__design__instance__area__stdcell": 31340.7,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.557291,
	"finish__design__instance__utilization__stdcell": 0.557291
}