
# Arch-final-project
!!!!!Visualizing Verilog!!!!!
https://docs.google.com/document/d/1V2MCwSHJi483bNEmYI0gwZn8zQcxFdl0dA9kNGC65PE/edit

"wire/reg" [num_bits]name ADD [num_bits]arg1 [num_bits]arg2...

wire b = 1;
wire a = b + c + d;

wire b "1"
wire .temp0 "+ 1 2"
wire (b + c) + b c
wire a ADD (b + c) d

wire .temp0 + b c
wire a + .temp0 d

⸘⸘⸘⸘⸘⸘⸘⸘⸘⸘⸘⸘hello!!!!!!👌🤪🍿‽😎n‽‽o‽‽‽‽‽‽‽‽🤷‍♀️🤷‍♂️😶‍🌫️🤐😯😭😡🤬
¬ƒˆ¥©ˆ˙˚…ˆ∆˙…øˆ©¨†¥∂¨¥†ƒˆ…¶∞§∞£†¥ø¥˙ˆ¨¥∂ç˚∆˜¬øˆ¥««‘ˆ¥∂¨†´¨¥†®`∑√ƒ≈®ƒ©∆√¥®∂®©˜©√≤µ¥¨†µ˙˜ƒ ©˜∆¥ƒ
