Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\NIH3Repo\arria10_projects\AudioResearch_AES_Audio_System\soc_system.qsys --block-symbol-file --output-directory=D:\NIH3Repo\arria10_projects\AudioResearch_AES_Audio_System\soc_system --family="Arria 10" --part=10AS066H2F34I1SG
Progress: Loading AudioResearch_AES_Audio_System/soc_system.qsys
Progress: Reading input file
Progress: Adding FE_FPGA_Microphone_Encoder_Decoder_0 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
Progress: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_0
Progress: Adding FE_Qsys_AD1939_Audio_Research_v1_0 [FE_Qsys_AD1939_Audio_Research_v1 1.0]
Progress: Parameterizing module FE_Qsys_AD1939_Audio_Research_v1_0
Progress: Adding PLL_using_AD1939_MCLK [altera_iopll 18.0]
Progress: Parameterizing module PLL_using_AD1939_MCLK
Progress: Adding clk_AD1939_ABCLK [clock_source 18.0]
Progress: Parameterizing module clk_AD1939_ABCLK
Progress: Adding clk_AD1939_ALRCLK [clock_source 18.0]
Progress: Parameterizing module clk_AD1939_ALRCLK
Progress: Adding clk_hps [clock_source 18.0]
Progress: Parameterizing module clk_hps
Progress: Adding ddr4 [altera_emif_a10_hps 18.0]
Progress: Parameterizing module ddr4
Progress: Adding delay_and_sum_beamformer_0 [delay_and_sum_beamformer 1.0]
Progress: Parameterizing module delay_and_sum_beamformer_0
Progress: Adding hps [altera_arria10_hps 18.0]
Progress: Parameterizing module hps
Progress: Adding jtag_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module jtag_master
Progress: Adding simple_gain_0 [simple_gain 1.0]
Progress: Parameterizing module simple_gain_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings
Info: soc_system.ddr4: Debug features for HPS are currently not supported.
Info: soc_system.ddr4.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component/SODIMM".
Info: soc_system.ddr4.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: soc_system.ddr4.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1200.0, 900.0
Info: soc_system.ddr4.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: soc_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: soc_system.delay_and_sum_beamformer_0.avalon_streaming_source/simple_gain_0.avalon_streaming_sink: Max channel is 1 for source and 3 for sink. Avalon-ST Adapter will be inserted..
Info: soc_system.delay_and_sum_beamformer_0.avalon_streaming_source/simple_gain_0.avalon_streaming_sink: The source channel signal is 1 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
Warning: soc_system.FE_FPGA_Microphone_Encoder_Decoder_0.bme_output: FE_FPGA_Microphone_Encoder_Decoder_0.bme_output must be connected to an Avalon-ST sink
Warning: soc_system.FE_FPGA_Microphone_Encoder_Decoder_0.cfg_input: FE_FPGA_Microphone_Encoder_Decoder_0.cfg_input must be connected to an Avalon-ST source
Warning: soc_system.FE_FPGA_Microphone_Encoder_Decoder_0.rgb_input: FE_FPGA_Microphone_Encoder_Decoder_0.rgb_input must be connected to an Avalon-ST source
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.Headphone_Out: FE_Qsys_AD1939_Audio_Research_v1_0.Headphone_Out must be connected to an Avalon-ST source
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.XLR2_Out: FE_Qsys_AD1939_Audio_Research_v1_0.XLR2_Out must be connected to an Avalon-ST source
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.Microphone_In: FE_Qsys_AD1939_Audio_Research_v1_0.Microphone_In must be connected to an Avalon-ST sink
Warning: soc_system.FE_FPGA_Microphone_Encoder_Decoder_0: FE_FPGA_Microphone_Encoder_Decoder_0.control_conduit must be exported, or connected to a matching conduit.
Warning: soc_system.jtag_master: jtag_master.master must be connected to an Avalon-MM slave
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\NIH3Repo\arria10_projects\AudioResearch_AES_Audio_System\soc_system.qsys --synthesis=VHDL --output-directory=D:\NIH3Repo\arria10_projects\AudioResearch_AES_Audio_System\soc_system --family="Arria 10" --part=10AS066H2F34I1SG
Progress: Loading AudioResearch_AES_Audio_System/soc_system.qsys
Progress: Reading input file
Progress: Adding FE_FPGA_Microphone_Encoder_Decoder_0 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
Progress: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_0
Progress: Adding FE_Qsys_AD1939_Audio_Research_v1_0 [FE_Qsys_AD1939_Audio_Research_v1 1.0]
Progress: Parameterizing module FE_Qsys_AD1939_Audio_Research_v1_0
Progress: Adding PLL_using_AD1939_MCLK [altera_iopll 18.0]
Progress: Parameterizing module PLL_using_AD1939_MCLK
Progress: Adding clk_AD1939_ABCLK [clock_source 18.0]
Progress: Parameterizing module clk_AD1939_ABCLK
Progress: Adding clk_AD1939_ALRCLK [clock_source 18.0]
Progress: Parameterizing module clk_AD1939_ALRCLK
Progress: Adding clk_hps [clock_source 18.0]
Progress: Parameterizing module clk_hps
Progress: Adding ddr4 [altera_emif_a10_hps 18.0]
Progress: Parameterizing module ddr4
Progress: Adding delay_and_sum_beamformer_0 [delay_and_sum_beamformer 1.0]
Progress: Parameterizing module delay_and_sum_beamformer_0
Progress: Adding hps [altera_arria10_hps 18.0]
Progress: Parameterizing module hps
Progress: Adding jtag_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module jtag_master
Progress: Adding simple_gain_0 [simple_gain 1.0]
Progress: Parameterizing module simple_gain_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings
Info: soc_system.ddr4: Debug features for HPS are currently not supported.
Info: soc_system.ddr4.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component/SODIMM".
Info: soc_system.ddr4.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: soc_system.ddr4.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1200.0, 900.0
Info: soc_system.ddr4.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: soc_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: soc_system.delay_and_sum_beamformer_0.avalon_streaming_source/simple_gain_0.avalon_streaming_sink: Max channel is 1 for source and 3 for sink. Avalon-ST Adapter will be inserted..
Info: soc_system.delay_and_sum_beamformer_0.avalon_streaming_source/simple_gain_0.avalon_streaming_sink: The source channel signal is 1 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
Warning: soc_system.FE_FPGA_Microphone_Encoder_Decoder_0.bme_output: FE_FPGA_Microphone_Encoder_Decoder_0.bme_output must be connected to an Avalon-ST sink
Warning: soc_system.FE_FPGA_Microphone_Encoder_Decoder_0.cfg_input: FE_FPGA_Microphone_Encoder_Decoder_0.cfg_input must be connected to an Avalon-ST source
Warning: soc_system.FE_FPGA_Microphone_Encoder_Decoder_0.rgb_input: FE_FPGA_Microphone_Encoder_Decoder_0.rgb_input must be connected to an Avalon-ST source
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.Headphone_Out: FE_Qsys_AD1939_Audio_Research_v1_0.Headphone_Out must be connected to an Avalon-ST source
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.XLR2_Out: FE_Qsys_AD1939_Audio_Research_v1_0.XLR2_Out must be connected to an Avalon-ST source
Warning: soc_system.FE_Qsys_AD1939_Audio_Research_v1_0.Microphone_In: FE_Qsys_AD1939_Audio_Research_v1_0.Microphone_In must be connected to an Avalon-ST sink
Warning: soc_system.FE_FPGA_Microphone_Encoder_Decoder_0: FE_FPGA_Microphone_Encoder_Decoder_0.control_conduit must be exported, or connected to a matching conduit.
Warning: soc_system.jtag_master: jtag_master.master must be connected to an Avalon-MM slave
Info: soc_system: "Transforming system: soc_system"
Info: soc_system: Running transform generation_view_transform
Info: soc_system: Running transform generation_view_transform took 0.000s
Info: FE_FPGA_Microphone_Encoder_Decoder_0: Running transform generation_view_transform
Info: FE_FPGA_Microphone_Encoder_Decoder_0: Running transform generation_view_transform took 0.000s
Info: FE_Qsys_AD1939_Audio_Research_v1_0: Running transform generation_view_transform
Info: FE_Qsys_AD1939_Audio_Research_v1_0: Running transform generation_view_transform took 0.000s
Info: PLL_using_AD1939_MCLK: Running transform generation_view_transform
Info: PLL_using_AD1939_MCLK: Running transform generation_view_transform took 0.000s
Info: ddr4: Running transform generation_view_transform
Info: ddr4: Running transform generation_view_transform took 0.000s
Info: delay_and_sum_beamformer_0: Running transform generation_view_transform
Info: delay_and_sum_beamformer_0: Running transform generation_view_transform took 0.000s
Info: hps: Running transform generation_view_transform
Info: hps: Running transform generation_view_transform took 0.790s
Info: jtag_master: Running transform generation_view_transform
Info: jtag_master: Running transform generation_view_transform took 0.000s
Info: simple_gain_0: Running transform generation_view_transform
Info: simple_gain_0: Running transform generation_view_transform took 0.000s
Info: sysid_qsys_0: Running transform generation_view_transform
Info: sysid_qsys_0: Running transform generation_view_transform took 0.000s
Info: arch: Running transform generation_view_transform
Info: arch: Running transform generation_view_transform took 0.000s
Info: fpga_interfaces: Running transform generation_view_transform
Info: fpga_interfaces: Running transform generation_view_transform took 0.000s
Info: hps_io: Running transform generation_view_transform
Info: hps_io: Running transform generation_view_transform took 0.000s
Info: clk_src: Running transform generation_view_transform
Info: clk_src: Running transform generation_view_transform took 0.000s
Info: clk_rst: Running transform generation_view_transform
Info: clk_rst: Running transform generation_view_transform took 0.000s
Info: jtag_phy_embedded_in_jtag_master: Running transform generation_view_transform
Info: jtag_phy_embedded_in_jtag_master: Running transform generation_view_transform took 0.000s
Info: timing_adt: Running transform generation_view_transform
Info: timing_adt: Running transform generation_view_transform took 0.000s
Info: fifo: Running transform generation_view_transform
Info: fifo: Running transform generation_view_transform took 0.000s
Info: b2p: Running transform generation_view_transform
Info: b2p: Running transform generation_view_transform took 0.000s
Info: p2b: Running transform generation_view_transform
Info: p2b: Running transform generation_view_transform took 0.000s
Info: transacto: Running transform generation_view_transform
Info: transacto: Running transform generation_view_transform took 0.000s
Info: b2p_adapter: Running transform generation_view_transform
Info: b2p_adapter: Running transform generation_view_transform took 0.000s
Info: p2b_adapter: Running transform generation_view_transform
Info: p2b_adapter: Running transform generation_view_transform took 0.000s
Info: border: Running transform generation_view_transform
Info: border: Running transform generation_view_transform took 0.000s
Info: soc_system: Running transform merlin_avalon_transform
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: soc_system: Running transform merlin_avalon_transform took 1.694s
Info: ddr4: Running transform merlin_avalon_transform
Info: ddr4: Running transform merlin_avalon_transform took 0.014s
Info: hps: Running transform merlin_avalon_transform
Info: hps: Running transform merlin_avalon_transform took 0.014s
Info: jtag_master: Running transform merlin_avalon_transform
Info: jtag_master: Running transform merlin_avalon_transform took 0.017s
Info: mm_interconnect_0: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: Running transform merlin_avalon_transform took 1.392s
Info: avalon_st_adapter: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Running transform merlin_avalon_transform took 0.012s
Info: hps_io: Running transform merlin_avalon_transform
Info: hps_io: Running transform merlin_avalon_transform took 0.014s
Info: avalon_st_adapter: Running transform merlin_avalon_transform
Info: avalon_st_adapter: Running transform merlin_avalon_transform took 0.013s
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform
Info: avalon_st_adapter_001: Running transform merlin_avalon_transform took 0.025s
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform
Info: avalon_st_adapter_002: Running transform merlin_avalon_transform took 0.011s
Info: soc_system: "Naming system components in system: soc_system"
Info: soc_system: "Processing generation queue"
Info: soc_system: "Generating: soc_system"
Info: soc_system: "Generating: FE_FPGA_Microphone_Encoder_Decoder"
Info: soc_system: "Generating: AD1939_hps_audio_research"
Info: soc_system: "Generating: soc_system_altera_iopll_180_i2n24zq"
Info: soc_system: "Generating: soc_system_altera_emif_a10_hps_180_oqueytq"
Info: soc_system: "Generating: DSBF_dataplane_avalon"
Info: soc_system: "Generating: soc_system_altera_arria10_hps_180_4pootmi"
Info: soc_system: "Generating: soc_system_altera_jtag_avalon_master_180_sb3msya"
Info: soc_system: "Generating: SG_dataplane_avalon"
Info: soc_system: "Generating: soc_system_altera_avalon_sysid_qsys_180_3da372y"
Info: soc_system: "Generating: soc_system_altera_mm_interconnect_180_xupykdy"
Info: soc_system: "Generating: soc_system_altera_avalon_st_adapter_180_izrqeji"
Info: soc_system: "Generating: altera_reset_controller"
Info: soc_system: "Generating: soc_system_altera_emif_arch_nf_180_hlqzivq"
Info: soc_system: "Generating: soc_system_altera_arria10_interface_generator_140_vbjqidy"
Info: soc_system: "Generating: soc_system_altera_arria10_hps_io_180_ygolrsa"
Info: soc_system: "Generating: altera_avalon_st_jtag_interface"
Info: soc_system: "Generating: soc_system_timing_adapter_180_sw6zsri"
Info: soc_system: "Generating: altera_avalon_sc_fifo"
Info: soc_system: "Generating: altera_avalon_st_bytes_to_packets"
Info: soc_system: "Generating: altera_avalon_st_packets_to_bytes"
Info: soc_system: "Generating: altera_avalon_packets_to_master"
Info: soc_system: "Generating: soc_system_channel_adapter_180_6j26mga"
Info: soc_system: "Generating: soc_system_channel_adapter_180_77yxgci"
Info: soc_system: "Generating: altera_merlin_slave_translator"
Info: soc_system: "Generating: altera_merlin_axi_master_ni"
Info: soc_system: "Generating: altera_merlin_slave_agent"
Info: soc_system: "Generating: soc_system_altera_merlin_router_180_ba3jora"
Info: soc_system: "Generating: soc_system_altera_merlin_router_180_q7mytwy"
Info: soc_system: "Generating: altera_merlin_traffic_limiter"
Info: soc_system: "Generating: altera_merlin_burst_adapter"
Info: soc_system: "Generating: soc_system_altera_merlin_demultiplexer_180_thtz5ei"
Info: soc_system: "Generating: soc_system_altera_merlin_multiplexer_180_iz2d6ai"
Info: soc_system: "Generating: soc_system_altera_merlin_demultiplexer_180_6vw6e4y"
Info: soc_system: "Generating: soc_system_altera_merlin_demultiplexer_180_hazctbq"
Info: soc_system: "Generating: soc_system_altera_merlin_multiplexer_180_wug5bny"
Info: soc_system: "Generating: altera_avalon_st_handshake_clock_crosser"
Info: soc_system: "Generating: soc_system_altera_avalon_st_adapter_180_7g3x3ri"
Info: soc_system: "Generating: soc_system_channel_adapter_180_h655kzi"
Info: soc_system: "Generating: soc_system_altera_arria10_interface_generator_140_y7iucey"
Info: soc_system: "Generating: soc_system_error_adapter_180_ww4pkiq"
Info: soc_system: Done "soc_system" with 41 modules, 182 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
