<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Document Of Source Code: Initialization and Configuration functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Document Of Source Code
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Initialization and Configuration functions<div class="ingroups"><a class="el" href="group__STM32F4xx__StdPeriph__Driver.html">STM32F4xx_StdPeriph_Driver</a> &raquo; <a class="el" href="group__DMA.html">DMA</a> &raquo; <a class="el" href="group__DMA__Private__Functions.html">DMA_Private_Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Initialization and Configuration functions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga38d4a4ab8990299f8a6cf064e1e811d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Group1.html#ga38d4a4ab8990299f8a6cf064e1e811d0">DMA_DeInit</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx)</td></tr>
<tr class="memdesc:ga38d4a4ab8990299f8a6cf064e1e811d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitialize the DMAy Streamx registers to their default reset values.  <a href="#ga38d4a4ab8990299f8a6cf064e1e811d0">More...</a><br /></td></tr>
<tr class="separator:ga38d4a4ab8990299f8a6cf064e1e811d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced8a4149acfb0a50b50e63273a87148"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Group1.html#gaced8a4149acfb0a50b50e63273a87148">DMA_Init</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, <a class="el" href="structDMA__InitTypeDef.html">DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr class="memdesc:gaced8a4149acfb0a50b50e63273a87148"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure.  <a href="#gaced8a4149acfb0a50b50e63273a87148">More...</a><br /></td></tr>
<tr class="separator:gaced8a4149acfb0a50b50e63273a87148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Group1.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a> (<a class="el" href="structDMA__InitTypeDef.html">DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr class="memdesc:ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each DMA_InitStruct member with its default value.  <a href="#ga0f7f95f750a90a6824f4e9b6f58adc7e">More...</a><br /></td></tr>
<tr class="separator:ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2bea22f9f6dc62fdd7afb385a0c1f73"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Group1.html#gab2bea22f9f6dc62fdd7afb385a0c1f73">DMA_Cmd</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, <a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gab2bea22f9f6dc62fdd7afb385a0c1f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified DMAy Streamx.  <a href="#gab2bea22f9f6dc62fdd7afb385a0c1f73">More...</a><br /></td></tr>
<tr class="separator:gab2bea22f9f6dc62fdd7afb385a0c1f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210a9861460b3c9b3fa14fdc1a949744"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Group1.html#ga210a9861460b3c9b3fa14fdc1a949744">DMA_PeriphIncOffsetSizeConfig</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_Pincos)</td></tr>
<tr class="memdesc:ga210a9861460b3c9b3fa14fdc1a949744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with PSIZE bits) or by a fixed offset equal to 4 (32-bit aligned addresses).  <a href="#ga210a9861460b3c9b3fa14fdc1a949744">More...</a><br /></td></tr>
<tr class="separator:ga210a9861460b3c9b3fa14fdc1a949744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f7628f6be9d6d088127eceb090b8b2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA__Group1.html#ga77f7628f6be9d6d088127eceb090b8b2">DMA_FlowControllerConfig</a> (<a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *DMAy_Streamx, uint32_t DMA_FlowCtrl)</td></tr>
<tr class="memdesc:ga77f7628f6be9d6d088127eceb090b8b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory).  <a href="#ga77f7628f6be9d6d088127eceb090b8b2">More...</a><br /></td></tr>
<tr class="separator:ga77f7628f6be9d6d088127eceb090b8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Initialization and Configuration functions. </p>
<pre class="fragment"> ===============================================================================
                 Initialization and Configuration functions
 ===============================================================================  

  This subsection provides functions allowing to initialize the DMA Stream source
  and destination addresses, incrementation and data sizes, transfer direction, 
  buffer size, circular/normal mode selection, memory-to-memory mode selection 
  and Stream priority value.
  
  The DMA_Init() function follows the DMA configuration procedures as described in
  reference manual (RM0090) except the first point: waiting on EN bit to be reset.
  This condition should be checked by user application using the function DMA_GetCmdStatus()
  before calling the DMA_Init() function.</pre> <h2 class="groupheader">Function Documentation</h2>
<a id="gab2bea22f9f6dc62fdd7afb385a0c1f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2bea22f9f6dc62fdd7afb385a0c1f73">&#9670;&nbsp;</a></span>DMA_Cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Cmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified DMAy Streamx. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the DMAy Streamx. This parameter can be: ENABLE or DISABLE.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function may be used to perform Pause-Resume operation. When a transfer is ongoing, calling this function to disable the Stream will cause the transfer to be paused. All configuration registers and the number of remaining data will be preserved. When calling again this function to re-enable the Stream, the transfer will be resumed from the point where it was paused.</dd>
<dd>
After configuring the DMA Stream (<a class="el" href="group__DMA__Group1.html#gaced8a4149acfb0a50b50e63273a87148" title="Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure...">DMA_Init()</a> function) and enabling the stream, it is recommended to check (or wait until) the DMA Stream is effectively enabled. A Stream may remain disabled if a configuration parameter is wrong. After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, the current data will be transferred and the Stream will be effectively disabled only after the transfer of this single data is finished.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00470">470</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;{</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  {</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">/* Enable the selected DMAy Streamx by setting EN bit */</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> |= (uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  }</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  {</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="comment">/* Disable the selected DMAy Streamx by clearing EN bit */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp;= ~(uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  }</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00290">stm32f4xx.h:290</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03105">stm32f4xx.h:3105</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga38d4a4ab8990299f8a6cf064e1e811d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38d4a4ab8990299f8a6cf064e1e811d0">&#9670;&nbsp;</a></span>DMA_DeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_DeInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitialize the DMAy Streamx registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00188">188</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="comment">/* Disable the selected DMAy Streamx */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp;= ~((uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">/* Reset DMAy Streamx control register */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>  = 0;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  </div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">/* Reset DMAy Streamx Number of Data to Transfer register */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#af60258ad5a25addc1e8969665d0c1731">NDTR</a> = 0;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  </div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="comment">/* Reset DMAy Streamx peripheral address register */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#aef55be3d948c22dd32a97e8d4f8761fd">PAR</a>  = 0;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="comment">/* Reset DMAy Streamx memory 0 address register */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a63b4d166f4ab5024db6b493a7ab7b640">M0AR</a> = 0;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">/* Reset DMAy Streamx memory 1 address register */</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#aee7782244ceb4791d9a3891804ac47ac">M1AR</a> = 0;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">/* Reset DMAy Streamx FIFO control register */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> = (uint32_t)0x00000021; </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">/* Reset interrupt pending bits for the selected stream */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a>)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  {</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream0 */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  }</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a>)</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream1 */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  }</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a>)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream2 */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  }</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a>)</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  {</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream3 */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  }</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a>)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  {</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream4 */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga55d28ead27e0af7d17db2b749695abe2">DMA_Stream4_IT_MASK</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a>)</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream5 */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#gaceb30b7dcde1275d843ea932a00f44d7">DMA_Stream5_IT_MASK</a>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a>)</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream6 */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = (uint32_t)<a class="code" href="group__DMA.html#ga085aa754247e62f4b95111ea4ebf4f6f">DMA_Stream6_IT_MASK</a>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  }</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a>)</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream7 */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga1fe8cb133c442e62bd082adee93a890e">DMA_Stream7_IT_MASK</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  }</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  {</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream0 */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a>)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream1 */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a>)</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  {</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream2 */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  }</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a>)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  {</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream3 */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  }</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a>)</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  {</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream4 */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga55d28ead27e0af7d17db2b749695abe2">DMA_Stream4_IT_MASK</a>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  }</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a>)</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  {</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream5 */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#gaceb30b7dcde1275d843ea932a00f44d7">DMA_Stream5_IT_MASK</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  }</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a>)</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  {</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream6 */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga085aa754247e62f4b95111ea4ebf4f6f">DMA_Stream6_IT_MASK</a>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  }</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">else</span> </div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a>)</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    {</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <span class="comment">/* Reset interrupt pending bits for DMA2 Stream7 */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga1fe8cb133c442e62bd082adee93a890e">DMA_Stream7_IT_MASK</a>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    }</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  }</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;}</div><div class="ttc" id="group__Peripheral__declaration_html_gac95127480470900755953f1cfe68567d"><div class="ttname"><a href="group__Peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a></div><div class="ttdeci">#define DMA1_Stream6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01202">stm32f4xx.h:1202</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gac3abc20f80e25c19b02104ad34eae652"><div class="ttname"><a href="group__Peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a></div><div class="ttdeci">#define DMA1_Stream5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01201">stm32f4xx.h:1201</a></div></div>
<div class="ttc" id="group__DMA_html_ga83a5c838038ce61242f8beaf8d9fff43"><div class="ttname"><a href="group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream3_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00141">stm32f4xx_dma.c:141</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__DMA_html_gab7e71eaed70613ad592acfb37eb37777"><div class="ttname"><a href="group__DMA.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream2_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00140">stm32f4xx_dma.c:140</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_aef55be3d948c22dd32a97e8d4f8761fd"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#aef55be3d948c22dd32a97e8d4f8761fd">DMA_Stream_TypeDef::PAR</a></div><div class="ttdeci">__IO uint32_t PAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00477">stm32f4xx.h:477</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a63b4d166f4ab5024db6b493a7ab7b640"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a63b4d166f4ab5024db6b493a7ab7b640">DMA_Stream_TypeDef::M0AR</a></div><div class="ttdeci">__IO uint32_t M0AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00478">stm32f4xx.h:478</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga96ac1af7a92469fe86a9fbdec091f25d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a></div><div class="ttdeci">#define DMA1_Stream3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01199">stm32f4xx.h:1199</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gae32674772021620800275dd3b6d62c2f"><div class="ttname"><a href="group__Peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a></div><div class="ttdeci">#define DMA2_Stream4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01209">stm32f4xx.h:1209</a></div></div>
<div class="ttc" id="group__DMA_html_ga55d28ead27e0af7d17db2b749695abe2"><div class="ttname"><a href="group__DMA.html#ga55d28ead27e0af7d17db2b749695abe2">DMA_Stream4_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream4_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00142">stm32f4xx_dma.c:142</a></div></div>
<div class="ttc" id="group__DMA_html_ga085aa754247e62f4b95111ea4ebf4f6f"><div class="ttname"><a href="group__DMA.html#ga085aa754247e62f4b95111ea4ebf4f6f">DMA_Stream6_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream6_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00144">stm32f4xx_dma.c:144</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gaa6ead6a5ca6b8df70b5505aaeec6fd2e"><div class="ttname"><a href="group__Peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a></div><div class="ttdeci">#define DMA2_Stream3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01208">stm32f4xx.h:1208</a></div></div>
<div class="ttc" id="group__DMA_html_ga145798f7c0cffc0effe3b6588f7a5812"><div class="ttname"><a href="group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream1_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00139">stm32f4xx_dma.c:139</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga11a00b283e0911cd427e277e5a314ccc"><div class="ttname"><a href="group__Peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a></div><div class="ttdeci">#define DMA2_Stream6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01211">stm32f4xx.h:1211</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga61247dd5d594289c404dd8774202dfd8"><div class="ttname"><a href="group__Peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a></div><div class="ttdeci">#define DMA1_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01196">stm32f4xx.h:1196</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gaf7d82f110f19982d483eebc465d222b2"><div class="ttname"><a href="group__Peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a></div><div class="ttdeci">#define DMA1_Stream1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01197">stm32f4xx.h:1197</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_aee7782244ceb4791d9a3891804ac47ac"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#aee7782244ceb4791d9a3891804ac47ac">DMA_Stream_TypeDef::M1AR</a></div><div class="ttdeci">__IO uint32_t M1AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00479">stm32f4xx.h:479</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03105">stm32f4xx.h:3105</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gacc135dbca0eca67d5aa0abc555f053ce"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a></div><div class="ttdeci">#define DMA2_Stream7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01212">stm32f4xx.h:1212</a></div></div>
<div class="ttc" id="group__DMA_html_ga0a11ce367da8e19eb27cf7f129da4b3d"><div class="ttname"><a href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream0_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00135">stm32f4xx_dma.c:135</a></div></div>
<div class="ttc" id="group__DMA_html_gaceb30b7dcde1275d843ea932a00f44d7"><div class="ttname"><a href="group__DMA.html#gaceb30b7dcde1275d843ea932a00f44d7">DMA_Stream5_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream5_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00143">stm32f4xx_dma.c:143</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga71bb410664b861ff0520f08976e24ee1"><div class="ttname"><a href="group__Peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a></div><div class="ttdeci">#define DMA2_Stream2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01207">stm32f4xx.h:1207</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gac40f58718761251875b5a897287efd83"><div class="ttname"><a href="group__Peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a></div><div class="ttdeci">#define DMA2_Stream5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01210">stm32f4xx.h:1210</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gad0e2140b8eeec3594035f1a7bf2a7250"><div class="ttname"><a href="group__Peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a></div><div class="ttdeci">#define DMA1_Stream2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01198">stm32f4xx.h:1198</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga87df45f4b82e0b3a8c1b17f1a77aecdb"><div class="ttname"><a href="group__Peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a></div><div class="ttdeci">#define DMA1_Stream4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01200">stm32f4xx.h:1200</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gae96f15d34d3c41c16fce69bc2878151a"><div class="ttname"><a href="group__Peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a></div><div class="ttdeci">#define DMA2_Stream1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01206">stm32f4xx.h:1206</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01195">stm32f4xx.h:1195</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_af60258ad5a25addc1e8969665d0c1731"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#af60258ad5a25addc1e8969665d0c1731">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00476">stm32f4xx.h:476</a></div></div>
<div class="ttc" id="group__DMA_html_ga1fe8cb133c442e62bd082adee93a890e"><div class="ttname"><a href="group__DMA.html#ga1fe8cb133c442e62bd082adee93a890e">DMA_Stream7_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream7_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00145">stm32f4xx_dma.c:145</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga506520140eec1708bc7570c49bdf972d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a></div><div class="ttdeci">#define DMA2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01204">stm32f4xx.h:1204</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"><div class="ttname"><a href="group__Peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a></div><div class="ttdeci">#define DMA1_Stream7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01203">stm32f4xx.h:1203</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga3a2efe5fd7a7a79be3b08a1670bbd016"><div class="ttname"><a href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a></div><div class="ttdeci">#define DMA2_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01205">stm32f4xx.h:1205</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00480">stm32f4xx.h:480</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga77f7628f6be9d6d088127eceb090b8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77f7628f6be9d6d088127eceb090b8b2">&#9670;&nbsp;</a></span>DMA_FlowControllerConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_FlowControllerConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_FlowCtrl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory). </p>
<dl class="section note"><dt>Note</dt><dd>Before enabling this feature, check if the used peripheral supports the Flow Controller mode or not.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_FlowCtrl</td><td>specifies the DMA flow controller. This parameter can be one of the following values: <ul>
<li>DMA_FlowCtrl_Memory: DMAy_Streamx transactions flow controller is the DMA controller. </li>
<li>DMA_FlowCtrl_Peripheral: DMAy_Streamx transactions flow controller is the peripheral. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00542">542</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;{</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__flow__controller__definitions.html#ga78c0f18c0a86c67510f540a4210aadb7">IS_DMA_FLOW_CTRL</a>(DMA_FlowCtrl));</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="comment">/* Check the needed flow controller  */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">if</span>(DMA_FlowCtrl != <a class="code" href="group__DMA__flow__controller__definitions.html#gafe69109789c2c285f98193f4b598cbc1">DMA_FlowCtrl_Memory</a>)</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="comment">/* Configure DMA_SxCR_PFCTRL bit with the input parameter */</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> |= (uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>;   </div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  }</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="comment">/* Clear the PFCTRL bit: Memory is the flow controller */</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp;= ~(uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>;    </div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  }</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__DMA__flow__controller__definitions_html_gafe69109789c2c285f98193f4b598cbc1"><div class="ttname"><a href="group__DMA__flow__controller__definitions.html#gafe69109789c2c285f98193f4b598cbc1">DMA_FlowCtrl_Memory</a></div><div class="ttdeci">#define DMA_FlowCtrl_Memory</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00527">stm32f4xx_dma.h:527</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga11f412d256043bec3e01ceef7f2099f2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a></div><div class="ttdeci">#define DMA_SxCR_PFCTRL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03100">stm32f4xx.h:3100</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__DMA__flow__controller__definitions_html_ga78c0f18c0a86c67510f540a4210aadb7"><div class="ttname"><a href="group__DMA__flow__controller__definitions.html#ga78c0f18c0a86c67510f540a4210aadb7">IS_DMA_FLOW_CTRL</a></div><div class="ttdeci">#define IS_DMA_FLOW_CTRL(CTRL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00530">stm32f4xx_dma.h:530</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaced8a4149acfb0a50b50e63273a87148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced8a4149acfb0a50b50e63273a87148">&#9670;&nbsp;</a></span>DMA_Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structDMA__InitTypeDef.html">DMA_InitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMA_InitStruct</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure. </p>
<dl class="section note"><dt>Note</dt><dd>Before calling this function, it is recommended to check that the Stream is actually disabled using the function <a class="el" href="group__DMA__Group4.html#gaa4d631cdd6cd020106435f30c0c6fb15" title="Returns the status of EN bit for the specified DMAy Streamx. ">DMA_GetCmdStatus()</a>. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_InitStruct</td><td>pointer to a <a class="el" href="structDMA__InitTypeDef.html" title="DMA Init structure definition. ">DMA_InitTypeDef</a> structure that contains the configuration information for the specified DMA Stream. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00311">311</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__dma_8h_source.html#l00050">DMA_InitTypeDef::DMA_Channel</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00059">DMA_InitTypeDef::DMA_DIR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00087">DMA_InitTypeDef::DMA_FIFOMode</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00092">DMA_InitTypeDef::DMA_FIFOThreshold</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00095">DMA_InitTypeDef::DMA_MemoryBurst</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00076">DMA_InitTypeDef::DMA_MemoryDataSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00070">DMA_InitTypeDef::DMA_MemoryInc</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00079">DMA_InitTypeDef::DMA_Mode</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00100">DMA_InitTypeDef::DMA_PeripheralBurst</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00073">DMA_InitTypeDef::DMA_PeripheralDataSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00067">DMA_InitTypeDef::DMA_PeripheralInc</a>, and <a class="el" href="stm32f4xx__dma_8h_source.html#l00084">DMA_InitTypeDef::DMA_Priority</a>.</p>
<div class="fragment"><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;{</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__channel.html#gac7f4709d9244f25b853789d888a74d46">IS_DMA_CHANNEL</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">DMA_Channel</a>));</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__data__transfer__direction.html#gae2b02e8e823854bcd7c5746cdd29e70d">IS_DMA_DIRECTION</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">DMA_DIR</a>));</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__data__buffer__size.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad5e4b9069a7a145b3312d54d09059f78">DMA_BufferSize</a>));</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__peripheral__incremented__mode.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">DMA_PeripheralInc</a>));</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__memory__incremented__mode.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">DMA_MemoryInc</a>));</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__peripheral__data__size.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">DMA_PeripheralDataSize</a>));</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__memory__data__size.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">DMA_MemoryDataSize</a>));</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__circular__normal__mode.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">DMA_Mode</a>));</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__priority__level.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">DMA_Priority</a>));</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__fifo__direct__mode.html#gadb90a893aeb49fd4bc14af750af3837c">IS_DMA_FIFO_MODE_STATE</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">DMA_FIFOMode</a>));</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__fifo__threshold__level.html#gaeafc0d9e327d6e5b26cd37f6744b232f">IS_DMA_FIFO_THRESHOLD</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">DMA_FIFOThreshold</a>));</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__memory__burst.html#ga921ebf06447dc036180fff50b7e4846a">IS_DMA_MEMORY_BURST</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">DMA_MemoryBurst</a>));</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__peripheral__burst.html#ga7c60961178e2a32e9e364a220a8aca88">IS_DMA_PERIPHERAL_BURST</a>(DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">DMA_PeripheralBurst</a>));</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx CR Configuration ------------------*/</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="comment">/* Get the DMAy_Streamx CR value */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  tmpreg = DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">/* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  tmpreg &amp;= ((uint32_t)~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a> | \</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                         <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a> | \</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                         <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | \</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                         <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>));</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="comment">/* Configure DMAy Streamx: */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="comment">/* Set CHSEL bits according to DMA_CHSEL value */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="comment">/* Set DIR bits according to DMA_DIR value */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="comment">/* Set PINC bit according to DMA_PeripheralInc value */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">/* Set MINC bit according to DMA_MemoryInc value */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="comment">/* Set PSIZE bits according to DMA_PeripheralDataSize value */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="comment">/* Set MSIZE bits according to DMA_MemoryDataSize value */</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="comment">/* Set CIRC bit according to DMA_Mode value */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">/* Set PL bits according to DMA_Priority value */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="comment">/* Set MBURST bits according to DMA_MemoryBurst value */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="comment">/* Set PBURST bits according to DMA_PeripheralBurst value */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  tmpreg |= DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">DMA_Channel</a> | DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">DMA_DIR</a> |</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;            DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">DMA_PeripheralInc</a> | DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">DMA_MemoryInc</a> |</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">DMA_PeripheralDataSize</a> | DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">DMA_MemoryDataSize</a> |</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;            DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">DMA_Mode</a> | DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">DMA_Priority</a> |</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;            DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">DMA_MemoryBurst</a> | DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">DMA_PeripheralBurst</a>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="comment">/* Write to DMAy Streamx CR register */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> = tmpreg;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx FCR Configuration -----------------*/</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="comment">/* Get the DMAy_Streamx FCR value */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  tmpreg = DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="comment">/* Clear DMDIS and FTH bits */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  tmpreg &amp;= (uint32_t)~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="comment">/* Configure DMAy Streamx FIFO: </span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">    Set DMDIS bits according to DMA_FIFOMode value </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">    Set FTH bits according to DMA_FIFOThreshold value */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  tmpreg |= DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">DMA_FIFOMode</a> | DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">DMA_FIFOThreshold</a>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="comment">/* Write to DMAy Streamx CR */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a> = tmpreg;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx NDTR Configuration ----------------*/</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="comment">/* Write to DMAy Streamx NDTR register */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#af60258ad5a25addc1e8969665d0c1731">NDTR</a> = DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad5e4b9069a7a145b3312d54d09059f78">DMA_BufferSize</a>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx PAR Configuration -----------------*/</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="comment">/* Write to DMAy Streamx PAR */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#aef55be3d948c22dd32a97e8d4f8761fd">PAR</a> = DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad02abd574cca0caeacd0cc05d2174a42">DMA_PeripheralBaseAddr</a>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx M0AR Configuration ----------------*/</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="comment">/* Write to DMAy Streamx M0AR */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#a63b4d166f4ab5024db6b493a7ab7b640">M0AR</a> = DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#aebf1267410908265f83a8037245c337e">DMA_Memory0BaseAddr</a>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;}</div><div class="ttc" id="structDMA__InitTypeDef_html_afae070f2d49543b1acd3e318c6de8527"><div class="ttname"><a href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">DMA_InitTypeDef::DMA_Channel</a></div><div class="ttdeci">uint32_t DMA_Channel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00050">stm32f4xx_dma.h:50</a></div></div>
<div class="ttc" id="group__DMA__fifo__threshold__level_html_gaeafc0d9e327d6e5b26cd37f6744b232f"><div class="ttname"><a href="group__DMA__fifo__threshold__level.html#gaeafc0d9e327d6e5b26cd37f6744b232f">IS_DMA_FIFO_THRESHOLD</a></div><div class="ttdeci">#define IS_DMA_FIFO_THRESHOLD(THRESHOLD)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00288">stm32f4xx_dma.h:288</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gadf353426d72702c7801416ba36d53dc6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a></div><div class="ttdeci">#define DMA_SxCR_CHSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03071">stm32f4xx.h:3071</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a61bf939d8657d44a9beb1daa91c14668"><div class="ttname"><a href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">DMA_InitTypeDef::DMA_PeripheralDataSize</a></div><div class="ttdeci">uint32_t DMA_PeripheralDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00073">stm32f4xx_dma.h:73</a></div></div>
<div class="ttc" id="group__DMA__peripheral__data__size_html_gad7916e0ae55cdf5efdfa68a09a028037"><div class="ttname"><a href="group__DMA__peripheral__data__size.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00214">stm32f4xx_dma.h:214</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a6772e281310a3e93781364c723984138"><div class="ttname"><a href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">DMA_InitTypeDef::DMA_PeripheralBurst</a></div><div class="ttdeci">uint32_t DMA_PeripheralBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00100">stm32f4xx_dma.h:100</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_aef55be3d948c22dd32a97e8d4f8761fd"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#aef55be3d948c22dd32a97e8d4f8761fd">DMA_Stream_TypeDef::PAR</a></div><div class="ttdeci">__IO uint32_t PAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00477">stm32f4xx.h:477</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a63b4d166f4ab5024db6b493a7ab7b640"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a63b4d166f4ab5024db6b493a7ab7b640">DMA_Stream_TypeDef::M0AR</a></div><div class="ttdeci">__IO uint32_t M0AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00478">stm32f4xx.h:478</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_aebf1267410908265f83a8037245c337e"><div class="ttname"><a href="structDMA__InitTypeDef.html#aebf1267410908265f83a8037245c337e">DMA_InitTypeDef::DMA_Memory0BaseAddr</a></div><div class="ttdeci">uint32_t DMA_Memory0BaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00055">stm32f4xx_dma.h:55</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a90987eb939726acf365f2bf039a51725"><div class="ttname"><a href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">DMA_InitTypeDef::DMA_MemoryBurst</a></div><div class="ttdeci">uint32_t DMA_MemoryBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00095">stm32f4xx_dma.h:95</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga5c1174bff38faf5d87b71521bce8f84f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a></div><div class="ttdeci">#define DMA_SxCR_MBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03075">stm32f4xx.h:3075</a></div></div>
<div class="ttc" id="group__DMA__peripheral__incremented__mode_html_ga28762105b3f567c16ba79a47e68ff0fa"><div class="ttname"><a href="group__DMA__peripheral__incremented__mode.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_INC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00187">stm32f4xx_dma.h:187</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a684555f9f5644259b7c4ca446b6dcf8f"><div class="ttname"><a href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">DMA_InitTypeDef::DMA_FIFOMode</a></div><div class="ttdeci">uint32_t DMA_FIFOMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00087">stm32f4xx_dma.h:87</a></div></div>
<div class="ttc" id="group__DMA__memory__incremented__mode_html_gaa880f39d499d1e80449cf80381e4eb67"><div class="ttname"><a href="group__DMA__memory__incremented__mode.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a></div><div class="ttdeci">#define IS_DMA_MEMORY_INC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00200">stm32f4xx_dma.h:200</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga14c115d71a4e3b3c4da360108288154c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a></div><div class="ttdeci">#define DMA_SxCR_PL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03084">stm32f4xx.h:3084</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a7ec1648d136d31d6c504565bf6949eb6"><div class="ttname"><a href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">DMA_InitTypeDef::DMA_MemoryDataSize</a></div><div class="ttdeci">uint32_t DMA_MemoryDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00076">stm32f4xx_dma.h:76</a></div></div>
<div class="ttc" id="group__DMA__memory__data__size_html_gac9e3748cebcb16d4ae4206d562bc804c"><div class="ttname"><a href="group__DMA__memory__data__size.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a></div><div class="ttdeci">#define IS_DMA_MEMORY_DATA_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00229">stm32f4xx_dma.h:229</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga29c5d5c559dd14646fdc170e74f1f03b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a></div><div class="ttdeci">#define DMA_SxCR_PINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03095">stm32f4xx.h:3095</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga89406bb954742665691c0ac2f8d95ec9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a></div><div class="ttdeci">#define DMA_SxFCR_DMDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03132">stm32f4xx.h:3132</a></div></div>
<div class="ttc" id="group__DMA__peripheral__burst_html_ga7c60961178e2a32e9e364a220a8aca88"><div class="ttname"><a href="group__DMA__peripheral__burst.html#ga7c60961178e2a32e9e364a220a8aca88">IS_DMA_PERIPHERAL_BURST</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00322">stm32f4xx_dma.h:322</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a2bbb3ea272279aa5cddef702e153a09d"><div class="ttname"><a href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">DMA_InitTypeDef::DMA_FIFOThreshold</a></div><div class="ttdeci">uint32_t DMA_FIFOThreshold</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00092">stm32f4xx_dma.h:92</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga502380abb155eb3b37a2ca9359e2da2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a></div><div class="ttdeci">#define DMA_SxCR_PBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03078">stm32f4xx.h:3078</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaea0808f979c27b7b68d79ad511e95ea0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a></div><div class="ttdeci">#define DMA_SxCR_PSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03091">stm32f4xx.h:3091</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad02abd574cca0caeacd0cc05d2174a42"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad02abd574cca0caeacd0cc05d2174a42">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a></div><div class="ttdeci">uint32_t DMA_PeripheralBaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00053">stm32f4xx_dma.h:53</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga16bc78076551c42cbdc084e9d0006bd4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a></div><div class="ttdeci">#define DMA_SxCR_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03097">stm32f4xx.h:3097</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gadc248dbc519cc580621cdadcdd8741fb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a></div><div class="ttdeci">#define DMA_SxCR_CIRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03096">stm32f4xx.h:3096</a></div></div>
<div class="ttc" id="group__DMA__data__buffer__size_html_ga72ef4033bb3bc2cdfdbe579083b05e32"><div class="ttname"><a href="group__DMA__data__buffer__size.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a></div><div class="ttdeci">#define IS_DMA_BUFFER_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00175">stm32f4xx_dma.h:175</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad8f8a0f3ba4db5d79fd78d02093e4eb9"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">DMA_InitTypeDef::DMA_MemoryInc</a></div><div class="ttdeci">uint32_t DMA_MemoryInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00070">stm32f4xx_dma.h:70</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a5f09c16a03a50120c1a1a49ae6a7c667"><div class="ttname"><a href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">DMA_InitTypeDef::DMA_Mode</a></div><div class="ttdeci">uint32_t DMA_Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00079">stm32f4xx_dma.h:79</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__circular__normal__mode_html_gad88ee5030574d6a573904378fb62c7ac"><div class="ttname"><a href="group__DMA__circular__normal__mode.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a></div><div class="ttdeci">#define IS_DMA_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00243">stm32f4xx_dma.h:243</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__DMA__memory__burst_html_ga921ebf06447dc036180fff50b7e4846a"><div class="ttname"><a href="group__DMA__memory__burst.html#ga921ebf06447dc036180fff50b7e4846a">IS_DMA_MEMORY_BURST</a></div><div class="ttdeci">#define IS_DMA_MEMORY_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00305">stm32f4xx_dma.h:305</a></div></div>
<div class="ttc" id="group__DMA__channel_html_gac7f4709d9244f25b853789d888a74d46"><div class="ttname"><a href="group__DMA__channel.html#gac7f4709d9244f25b853789d888a74d46">IS_DMA_CHANNEL</a></div><div class="ttdeci">#define IS_DMA_CHANNEL(CHANNEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00144">stm32f4xx_dma.h:144</a></div></div>
<div class="ttc" id="group__DMA__data__transfer__direction_html_gae2b02e8e823854bcd7c5746cdd29e70d"><div class="ttname"><a href="group__DMA__data__transfer__direction.html#gae2b02e8e823854bcd7c5746cdd29e70d">IS_DMA_DIRECTION</a></div><div class="ttdeci">#define IS_DMA_DIRECTION(DIRECTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00164">stm32f4xx_dma.h:164</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_aabb62e3f5536fc15a201058a1b6bda18"><div class="ttname"><a href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">DMA_InitTypeDef::DMA_Priority</a></div><div class="ttdeci">uint32_t DMA_Priority</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00084">stm32f4xx_dma.h:84</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga771a295832a584a3777ede523a691719"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a></div><div class="ttdeci">#define DMA_SxCR_MINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03094">stm32f4xx.h:3094</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gae9a98cb706a722d726d8ec6e9fe4a773"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a></div><div class="ttdeci">#define DMA_SxCR_MSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03088">stm32f4xx.h:3088</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_af60258ad5a25addc1e8969665d0c1731"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#af60258ad5a25addc1e8969665d0c1731">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00476">stm32f4xx.h:476</a></div></div>
<div class="ttc" id="group__DMA__priority__level_html_gaa1cae2ab458948511596467c87cd02b6"><div class="ttname"><a href="group__DMA__priority__level.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a></div><div class="ttdeci">#define IS_DMA_PRIORITY(PRIORITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00258">stm32f4xx_dma.h:258</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad0bf5e8b3968eaf8dc18e923b94acfe1"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">DMA_InitTypeDef::DMA_PeripheralInc</a></div><div class="ttdeci">uint32_t DMA_PeripheralInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00067">stm32f4xx_dma.h:67</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a4cf4283185065f65d5a63089877cbb8d"><div class="ttname"><a href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">DMA_InitTypeDef::DMA_DIR</a></div><div class="ttdeci">uint32_t DMA_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00059">stm32f4xx_dma.h:59</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad5e4b9069a7a145b3312d54d09059f78"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad5e4b9069a7a145b3312d54d09059f78">DMA_InitTypeDef::DMA_BufferSize</a></div><div class="ttdeci">uint32_t DMA_BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00063">stm32f4xx_dma.h:63</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga44c16978164026a81f5b07280e800e7f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a></div><div class="ttdeci">#define DMA_SxFCR_FTH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03133">stm32f4xx.h:3133</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#a5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00480">stm32f4xx.h:480</a></div></div>
<div class="ttc" id="group__DMA__fifo__direct__mode_html_gadb90a893aeb49fd4bc14af750af3837c"><div class="ttname"><a href="group__DMA__fifo__direct__mode.html#gadb90a893aeb49fd4bc14af750af3837c">IS_DMA_FIFO_MODE_STATE</a></div><div class="ttdeci">#define IS_DMA_FIFO_MODE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00273">stm32f4xx_dma.h:273</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga210a9861460b3c9b3fa14fdc1a949744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga210a9861460b3c9b3fa14fdc1a949744">&#9670;&nbsp;</a></span>DMA_PeriphIncOffsetSizeConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_PeriphIncOffsetSizeConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Streamx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>DMA_Pincos</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with PSIZE bits) or by a fixed offset equal to 4 (32-bit aligned addresses). </p>
<dl class="section note"><dt>Note</dt><dd>This function has no effect if the Peripheral Increment mode is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Streamx</td><td>where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. </td></tr>
    <tr><td class="paramname">DMA_Pincos</td><td>specifies the Peripheral increment offset size. This parameter can be one of the following values: <ul>
<li>DMA_PINCOS_Psize: Peripheral address increment is done accordingly to PSIZE parameter. </li>
<li>DMA_PINCOS_WordAligned: Peripheral address increment offset is fixed to 4 (32-bit aligned addresses). </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00506">506</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;{</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__DMA__peripheral__increment__offset.html#ga2fcfea7f5dedb658358f1220773fb2f2">IS_DMA_PINCOS_SIZE</a>(DMA_Pincos));</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="comment">/* Check the needed Peripheral increment offset */</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">if</span>(DMA_Pincos != <a class="code" href="group__DMA__peripheral__increment__offset.html#ga939053c42e486b82963b8eecc809bce0">DMA_PINCOS_Psize</a>)</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  {</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="comment">/* Configure DMA_SxCR_PINCOS bit with the input parameter */</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> |= (uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>;     </div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  }</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="comment">/* Clear the PINCOS bit: Peripheral address incremented according to PSIZE */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    DMAy_Streamx-&gt;<a class="code" href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> &amp;= ~(uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>;    </div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  }</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaeb929908d2e7fdef2136c20c93377c70"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a></div><div class="ttdeci">#define DMA_SxCR_PINCOS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03087">stm32f4xx.h:3087</a></div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="structDMA__Stream__TypeDef.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00475">stm32f4xx.h:475</a></div></div>
<div class="ttc" id="group__DMA__peripheral__increment__offset_html_ga2fcfea7f5dedb658358f1220773fb2f2"><div class="ttname"><a href="group__DMA__peripheral__increment__offset.html#ga2fcfea7f5dedb658358f1220773fb2f2">IS_DMA_PINCOS_SIZE</a></div><div class="ttdeci">#define IS_DMA_PINCOS_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00517">stm32f4xx_dma.h:517</a></div></div>
<div class="ttc" id="group__DMA__Exported__Constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group__DMA__Exported__Constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00112">stm32f4xx_dma.h:112</a></div></div>
<div class="ttc" id="group__DMA__peripheral__increment__offset_html_ga939053c42e486b82963b8eecc809bce0"><div class="ttname"><a href="group__DMA__peripheral__increment__offset.html#ga939053c42e486b82963b8eecc809bce0">DMA_PINCOS_Psize</a></div><div class="ttdeci">#define DMA_PINCOS_Psize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00514">stm32f4xx_dma.h:514</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0f7f95f750a90a6824f4e9b6f58adc7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f7f95f750a90a6824f4e9b6f58adc7e">&#9670;&nbsp;</a></span>DMA_StructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_StructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__InitTypeDef.html">DMA_InitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMA_InitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each DMA_InitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMA_InitStruct</td><td>: pointer to a <a class="el" href="structDMA__InitTypeDef.html" title="DMA Init structure definition. ">DMA_InitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__dma_8c_source.html#l00395">395</a> of file <a class="el" href="stm32f4xx__dma_8c_source.html">stm32f4xx_dma.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__dma_8h_source.html#l00063">DMA_InitTypeDef::DMA_BufferSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00050">DMA_InitTypeDef::DMA_Channel</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00059">DMA_InitTypeDef::DMA_DIR</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00087">DMA_InitTypeDef::DMA_FIFOMode</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00092">DMA_InitTypeDef::DMA_FIFOThreshold</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00055">DMA_InitTypeDef::DMA_Memory0BaseAddr</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00095">DMA_InitTypeDef::DMA_MemoryBurst</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00076">DMA_InitTypeDef::DMA_MemoryDataSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00070">DMA_InitTypeDef::DMA_MemoryInc</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00079">DMA_InitTypeDef::DMA_Mode</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00053">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00100">DMA_InitTypeDef::DMA_PeripheralBurst</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00073">DMA_InitTypeDef::DMA_PeripheralDataSize</a>, <a class="el" href="stm32f4xx__dma_8h_source.html#l00067">DMA_InitTypeDef::DMA_PeripheralInc</a>, and <a class="el" href="stm32f4xx__dma_8h_source.html#l00084">DMA_InitTypeDef::DMA_Priority</a>.</p>
<div class="fragment"><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;{</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="comment">/*-------------- Reset DMA init structure parameters values ----------------*/</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="comment">/* Initialize the DMA_Channel member */</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">DMA_Channel</a> = 0;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralBaseAddr member */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad02abd574cca0caeacd0cc05d2174a42">DMA_PeripheralBaseAddr</a> = 0;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="comment">/* Initialize the DMA_Memory0BaseAddr member */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#aebf1267410908265f83a8037245c337e">DMA_Memory0BaseAddr</a> = 0;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="comment">/* Initialize the DMA_DIR member */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">DMA_DIR</a> = <a class="code" href="group__DMA__data__transfer__direction.html#ga4d7847b57371eef92ec5da34511416a7">DMA_DIR_PeripheralToMemory</a>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="comment">/* Initialize the DMA_BufferSize member */</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad5e4b9069a7a145b3312d54d09059f78">DMA_BufferSize</a> = 0;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralInc member */</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">DMA_PeripheralInc</a> = <a class="code" href="group__DMA__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">DMA_PeripheralInc_Disable</a>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryInc member */</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">DMA_MemoryInc</a> = <a class="code" href="group__DMA__memory__incremented__mode.html#ga795a277c997048783a383b026f19a5ab">DMA_MemoryInc_Disable</a>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralDataSize member */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">DMA_PeripheralDataSize</a> = <a class="code" href="group__DMA__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346">DMA_PeripheralDataSize_Byte</a>;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryDataSize member */</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">DMA_MemoryDataSize</a> = <a class="code" href="group__DMA__memory__data__size.html#gad6093bccb60ff9adf81e21c73c58ba17">DMA_MemoryDataSize_Byte</a>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="comment">/* Initialize the DMA_Mode member */</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">DMA_Mode</a> = <a class="code" href="group__DMA__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c">DMA_Mode_Normal</a>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="comment">/* Initialize the DMA_Priority member */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">DMA_Priority</a> = <a class="code" href="group__DMA__priority__level.html#gaf414e0aa8dd42aee6f83f88ab6175179">DMA_Priority_Low</a>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="comment">/* Initialize the DMA_FIFOMode member */</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">DMA_FIFOMode</a> = <a class="code" href="group__DMA__fifo__direct__mode.html#gadad9e503fa9867a981e3090d333483d7">DMA_FIFOMode_Disable</a>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="comment">/* Initialize the DMA_FIFOThreshold member */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">DMA_FIFOThreshold</a> = <a class="code" href="group__DMA__fifo__threshold__level.html#gacc98384bbba43a9c4f70b448518acfe4">DMA_FIFOThreshold_1QuarterFull</a>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryBurst member */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">DMA_MemoryBurst</a> = <a class="code" href="group__DMA__memory__burst.html#gab3353b3a85b555f826fe567ce68c3fc3">DMA_MemoryBurst_Single</a>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralBurst member */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  DMA_InitStruct-&gt;<a class="code" href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">DMA_PeripheralBurst</a> = <a class="code" href="group__DMA__peripheral__burst.html#ga524cdc5efb8978b586637f35e38a850b">DMA_PeripheralBurst_Single</a>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;}</div><div class="ttc" id="group__DMA__priority__level_html_gaf414e0aa8dd42aee6f83f88ab6175179"><div class="ttname"><a href="group__DMA__priority__level.html#gaf414e0aa8dd42aee6f83f88ab6175179">DMA_Priority_Low</a></div><div class="ttdeci">#define DMA_Priority_Low</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00253">stm32f4xx_dma.h:253</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_afae070f2d49543b1acd3e318c6de8527"><div class="ttname"><a href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">DMA_InitTypeDef::DMA_Channel</a></div><div class="ttdeci">uint32_t DMA_Channel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00050">stm32f4xx_dma.h:50</a></div></div>
<div class="ttc" id="group__DMA__memory__data__size_html_gad6093bccb60ff9adf81e21c73c58ba17"><div class="ttname"><a href="group__DMA__memory__data__size.html#gad6093bccb60ff9adf81e21c73c58ba17">DMA_MemoryDataSize_Byte</a></div><div class="ttdeci">#define DMA_MemoryDataSize_Byte</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00225">stm32f4xx_dma.h:225</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a61bf939d8657d44a9beb1daa91c14668"><div class="ttname"><a href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">DMA_InitTypeDef::DMA_PeripheralDataSize</a></div><div class="ttdeci">uint32_t DMA_PeripheralDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00073">stm32f4xx_dma.h:73</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a6772e281310a3e93781364c723984138"><div class="ttname"><a href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">DMA_InitTypeDef::DMA_PeripheralBurst</a></div><div class="ttdeci">uint32_t DMA_PeripheralBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00100">stm32f4xx_dma.h:100</a></div></div>
<div class="ttc" id="group__DMA__peripheral__incremented__mode_html_ga0fe3ff9c67bec802dd239fd17c3dbd31"><div class="ttname"><a href="group__DMA__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">DMA_PeripheralInc_Disable</a></div><div class="ttdeci">#define DMA_PeripheralInc_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00185">stm32f4xx_dma.h:185</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_aebf1267410908265f83a8037245c337e"><div class="ttname"><a href="structDMA__InitTypeDef.html#aebf1267410908265f83a8037245c337e">DMA_InitTypeDef::DMA_Memory0BaseAddr</a></div><div class="ttdeci">uint32_t DMA_Memory0BaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00055">stm32f4xx_dma.h:55</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a90987eb939726acf365f2bf039a51725"><div class="ttname"><a href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">DMA_InitTypeDef::DMA_MemoryBurst</a></div><div class="ttdeci">uint32_t DMA_MemoryBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00095">stm32f4xx_dma.h:95</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a684555f9f5644259b7c4ca446b6dcf8f"><div class="ttname"><a href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">DMA_InitTypeDef::DMA_FIFOMode</a></div><div class="ttdeci">uint32_t DMA_FIFOMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00087">stm32f4xx_dma.h:87</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a7ec1648d136d31d6c504565bf6949eb6"><div class="ttname"><a href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">DMA_InitTypeDef::DMA_MemoryDataSize</a></div><div class="ttdeci">uint32_t DMA_MemoryDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00076">stm32f4xx_dma.h:76</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a2bbb3ea272279aa5cddef702e153a09d"><div class="ttname"><a href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">DMA_InitTypeDef::DMA_FIFOThreshold</a></div><div class="ttdeci">uint32_t DMA_FIFOThreshold</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00092">stm32f4xx_dma.h:92</a></div></div>
<div class="ttc" id="group__DMA__fifo__threshold__level_html_gacc98384bbba43a9c4f70b448518acfe4"><div class="ttname"><a href="group__DMA__fifo__threshold__level.html#gacc98384bbba43a9c4f70b448518acfe4">DMA_FIFOThreshold_1QuarterFull</a></div><div class="ttdeci">#define DMA_FIFOThreshold_1QuarterFull</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00283">stm32f4xx_dma.h:283</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad02abd574cca0caeacd0cc05d2174a42"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad02abd574cca0caeacd0cc05d2174a42">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a></div><div class="ttdeci">uint32_t DMA_PeripheralBaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00053">stm32f4xx_dma.h:53</a></div></div>
<div class="ttc" id="group__DMA__memory__burst_html_gab3353b3a85b555f826fe567ce68c3fc3"><div class="ttname"><a href="group__DMA__memory__burst.html#gab3353b3a85b555f826fe567ce68c3fc3">DMA_MemoryBurst_Single</a></div><div class="ttdeci">#define DMA_MemoryBurst_Single</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00300">stm32f4xx_dma.h:300</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad8f8a0f3ba4db5d79fd78d02093e4eb9"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">DMA_InitTypeDef::DMA_MemoryInc</a></div><div class="ttdeci">uint32_t DMA_MemoryInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00070">stm32f4xx_dma.h:70</a></div></div>
<div class="ttc" id="group__DMA__circular__normal__mode_html_ga36400f5b5095f1102ede4760d7a5959c"><div class="ttname"><a href="group__DMA__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c">DMA_Mode_Normal</a></div><div class="ttdeci">#define DMA_Mode_Normal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00240">stm32f4xx_dma.h:240</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a5f09c16a03a50120c1a1a49ae6a7c667"><div class="ttname"><a href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">DMA_InitTypeDef::DMA_Mode</a></div><div class="ttdeci">uint32_t DMA_Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00079">stm32f4xx_dma.h:79</a></div></div>
<div class="ttc" id="group__DMA__fifo__direct__mode_html_gadad9e503fa9867a981e3090d333483d7"><div class="ttname"><a href="group__DMA__fifo__direct__mode.html#gadad9e503fa9867a981e3090d333483d7">DMA_FIFOMode_Disable</a></div><div class="ttdeci">#define DMA_FIFOMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00270">stm32f4xx_dma.h:270</a></div></div>
<div class="ttc" id="group__DMA__peripheral__data__size_html_ga7577035ae4ff413164000227a8cea346"><div class="ttname"><a href="group__DMA__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346">DMA_PeripheralDataSize_Byte</a></div><div class="ttdeci">#define DMA_PeripheralDataSize_Byte</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00210">stm32f4xx_dma.h:210</a></div></div>
<div class="ttc" id="group__DMA__memory__incremented__mode_html_ga795a277c997048783a383b026f19a5ab"><div class="ttname"><a href="group__DMA__memory__incremented__mode.html#ga795a277c997048783a383b026f19a5ab">DMA_MemoryInc_Disable</a></div><div class="ttdeci">#define DMA_MemoryInc_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00198">stm32f4xx_dma.h:198</a></div></div>
<div class="ttc" id="group__DMA__data__transfer__direction_html_ga4d7847b57371eef92ec5da34511416a7"><div class="ttname"><a href="group__DMA__data__transfer__direction.html#ga4d7847b57371eef92ec5da34511416a7">DMA_DIR_PeripheralToMemory</a></div><div class="ttdeci">#define DMA_DIR_PeripheralToMemory</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00160">stm32f4xx_dma.h:160</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_aabb62e3f5536fc15a201058a1b6bda18"><div class="ttname"><a href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">DMA_InitTypeDef::DMA_Priority</a></div><div class="ttdeci">uint32_t DMA_Priority</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00084">stm32f4xx_dma.h:84</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad0bf5e8b3968eaf8dc18e923b94acfe1"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">DMA_InitTypeDef::DMA_PeripheralInc</a></div><div class="ttdeci">uint32_t DMA_PeripheralInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00067">stm32f4xx_dma.h:67</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a4cf4283185065f65d5a63089877cbb8d"><div class="ttname"><a href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">DMA_InitTypeDef::DMA_DIR</a></div><div class="ttdeci">uint32_t DMA_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00059">stm32f4xx_dma.h:59</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad5e4b9069a7a145b3312d54d09059f78"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad5e4b9069a7a145b3312d54d09059f78">DMA_InitTypeDef::DMA_BufferSize</a></div><div class="ttdeci">uint32_t DMA_BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00063">stm32f4xx_dma.h:63</a></div></div>
<div class="ttc" id="group__DMA__peripheral__burst_html_ga524cdc5efb8978b586637f35e38a850b"><div class="ttname"><a href="group__DMA__peripheral__burst.html#ga524cdc5efb8978b586637f35e38a850b">DMA_PeripheralBurst_Single</a></div><div class="ttdeci">#define DMA_PeripheralBurst_Single</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00317">stm32f4xx_dma.h:317</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
