# CPEN412 Final Project

This repository contains the FPGA-based final project for CPEN412 at UBC.

## Description
This project includes VHDL/Verilog modules, Quartus project files, and test programs to implement a complete embedded system.

## Folder Structure
- `ClockGen/` - Clock generator IP
- `Programs/DebugMonitorCode/` - Debug monitor and test programs
- `vga_system/` - VGA display system
- Other top-level VHDL and BDF design files

## How to Build
1. Open the Quartus `.qpf` project file
2. Compile the top-level design
3. Program the board using the `.sof` file

## Author
Luke
