Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug 14 20:41:48 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   493 |
|    Minimum number of control sets                        |   493 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   493 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   451 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             453 |          195 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1428 |          268 |
| Yes          | No                    | No                     |           13595 |         2353 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------+---------------------+------------------+----------------+
| Clock Signal |                Enable Signal               |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------+---------------------+------------------+----------------+
|  clk         | fsm11/k0_write_en                          | fsm11/done_reg      |                1 |              1 |
|  clk         | fsm23/fsm23_write_en                       |                     |                1 |              2 |
|  clk         | fsm1/fsm1_write_en                         |                     |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                         |                     |                1 |              2 |
|  clk         | fsm29/fsm29_write_en                       |                     |                1 |              2 |
|  clk         | fsm27/fsm27_write_en                       |                     |                1 |              2 |
|  clk         | fsm12/fsm12_write_en                       |                     |                1 |              2 |
|  clk         | fsm13/fsm13_write_en                       |                     |                1 |              2 |
|  clk         | fsm14/fsm14_write_en                       |                     |                1 |              2 |
|  clk         | fsm15/fsm15_write_en                       |                     |                1 |              2 |
|  clk         | fsm4/fsm4_write_en                         |                     |                1 |              2 |
|  clk         | fsm5/fsm5_write_en                         |                     |                1 |              2 |
|  clk         | fsm6/fsm6_write_en                         |                     |                1 |              2 |
|  clk         | fsm7/fsm7_write_en                         |                     |                1 |              2 |
|  clk         | fsm8/fsm8_write_en                         |                     |                2 |              2 |
|  clk         | fsm9/fsm9_write_en                         |                     |                1 |              2 |
|  clk         | fsm16/fsm16_write_en                       |                     |                1 |              2 |
|  clk         | fsm22/fsm22_write_en                       |                     |                2 |              2 |
|  clk         | fsm21/fsm21_write_en                       |                     |                1 |              2 |
|  clk         | fsm24/fsm24_write_en                       |                     |                1 |              2 |
|  clk         | fsm20/fsm20_write_en                       |                     |                1 |              2 |
|  clk         | fsm2/fsm2_write_en                         |                     |                1 |              2 |
|  clk         | fsm19/fsm19_write_en                       |                     |                1 |              2 |
|  clk         | fsm18/fsm18_write_en                       |                     |                1 |              2 |
|  clk         | fsm17/fsm17_write_en                       |                     |                1 |              2 |
|  clk         | fsm26/fsm26_write_en                       |                     |                3 |              3 |
|  clk         | fsm10/fsm10_write_en                       |                     |                2 |              3 |
|  clk         | fsm11/fsm11_write_en                       |                     |                1 |              3 |
|  clk         | fsm11/k0_write_en                          |                     |                1 |              3 |
|  clk         | fsm25/fsm25_write_en                       |                     |                3 |              3 |
|  clk         | fsm1/E[0]                                  |                     |                1 |              4 |
|  clk         | fsm30/fsm30_write_en                       |                     |                3 |              4 |
|  clk         | fsm30/i0_write_en                          | fsm30/out_reg[1]_21 |                1 |              4 |
|  clk         | fsm30/i10_write_en                         | fsm30/out_reg[0]_33 |                1 |              4 |
|  clk         | fsm30/E[0]                                 |                     |                2 |              4 |
|  clk         | fsm30/go_5[0]                              |                     |                1 |              4 |
|  clk         | fsm28/fsm28_write_en                       |                     |                1 |              4 |
|  clk         | fsm27/k10_write_en                         | fsm27/go_2          |                2 |              4 |
|  clk         | fsm27/j10_write_en                         | fsm27/out_reg[0]_8  |                2 |              4 |
|  clk         | fsm11/j0_write_en                          | fsm11/done_reg_1    |                1 |              4 |
|  clk         | fsm29/out_reg[1]_7[0]                      |                     |                1 |              4 |
|  clk         | fsm0/fsm0_write_en                         |                     |                1 |              4 |
|  clk         | j00/out_reg[2]_46                          |                     |               16 |             32 |
|  clk         | j00/out_reg[2]_16[0]                       |                     |               19 |             32 |
|  clk         | j00/out_reg[2]_39                          |                     |               15 |             32 |
|  clk         | j00/out_reg[2]_50                          |                     |               19 |             32 |
|  clk         | j00/out_reg[2]_51                          |                     |               17 |             32 |
|  clk         | j00/out_reg[2]_11[0]                       |                     |               21 |             32 |
|  clk         | j00/out_reg[2]_0[0]                        |                     |               20 |             32 |
|  clk         | j00/out_reg[2]_49                          |                     |               14 |             32 |
|  clk         | j00/out_reg[2]_10[0]                       |                     |               17 |             32 |
|  clk         | j00/out_reg[2]_12[0]                       |                     |               21 |             32 |
|  clk         | j00/out_reg[2]_2[0]                        |                     |               18 |             32 |
|  clk         | j00/out_reg[2]_13[0]                       |                     |               19 |             32 |
|  clk         | j00/out_reg[2]_14[0]                       |                     |               20 |             32 |
|  clk         | j00/out_reg[2]_15[0]                       |                     |               20 |             32 |
|  clk         | j00/out_reg[2]_47                          |                     |               18 |             32 |
|  clk         | j00/out_reg[2]_48                          |                     |               13 |             32 |
|  clk         | j01/out_reg[1]_3                           |                     |               19 |             32 |
|  clk         | j01/out_reg[1]_17                          |                     |               19 |             32 |
|  clk         | j01/out_reg[1]_16                          |                     |               18 |             32 |
|  clk         | j01/out_reg[1]_15                          |                     |               21 |             32 |
|  clk         | j01/out_reg[1]_14                          |                     |               19 |             32 |
|  clk         | j01/out_reg[1]_13                          |                     |               15 |             32 |
|  clk         | j01/out_reg[1]_12                          |                     |               20 |             32 |
|  clk         | j01/out_reg[1]_11                          |                     |               18 |             32 |
|  clk         | j01/out_reg[1]_10                          |                     |               19 |             32 |
|  clk         | j01/out_reg[1]_2                           |                     |               16 |             32 |
|  clk         | j00/out_reg[2]_9[0]                        |                     |               17 |             32 |
|  clk         | j00/out_reg[2]_3[0]                        |                     |               19 |             32 |
|  clk         | j00/out_reg[2]_8[0]                        |                     |               18 |             32 |
|  clk         | j01/out_reg[1]_4                           |                     |               16 |             32 |
|  clk         | j00/out_reg[2]_7[0]                        |                     |               15 |             32 |
|  clk         | j00/out_reg[2]_6[0]                        |                     |               18 |             32 |
|  clk         | j00/out_reg[2]_5[0]                        |                     |               17 |             32 |
|  clk         | j00/out_reg[2]_4[0]                        |                     |               22 |             32 |
|  clk         | j01/out_reg[1]_5                           |                     |               20 |             32 |
|  clk         | j01/out_reg[1]_6                           |                     |               23 |             32 |
|  clk         | j01/out_reg[1]_7                           |                     |               19 |             32 |
|  clk         | j00/mem                                    |                     |               18 |             32 |
|  clk         | j0/out_reg[1]_2                            |                     |               21 |             32 |
|  clk         | j0/out_reg[1]_3                            |                     |               24 |             32 |
|  clk         | j0/out_reg[1]_4                            |                     |               28 |             32 |
|  clk         | j0/out_reg[1]_5                            |                     |               21 |             32 |
|  clk         | j0/out_reg[1]_6                            |                     |               24 |             32 |
|  clk         | j0/out_reg[1]_7                            |                     |               20 |             32 |
|  clk         | j0/out_reg[1]_8                            |                     |               23 |             32 |
|  clk         | j0/out_reg[1]_9                            |                     |               17 |             32 |
|  clk         | j0/out_reg[1]_17                           |                     |               21 |             32 |
|  clk         | j00/mem_0                                  |                     |               18 |             32 |
|  clk         | j00/out_reg[1]_10                          |                     |               19 |             32 |
|  clk         | j00/out_reg[1]_11                          |                     |               15 |             32 |
|  clk         | j00/out_reg[1]_12                          |                     |               17 |             32 |
|  clk         | j00/out_reg[1]_13                          |                     |               20 |             32 |
|  clk         | j00/out_reg[1]_14                          |                     |               19 |             32 |
|  clk         | j00/out_reg[1]_15                          |                     |               19 |             32 |
|  clk         | j00/out_reg[1]_16                          |                     |               16 |             32 |
|  clk         | j0/out_reg[1]_16                           |                     |               20 |             32 |
|  clk         | j0/out_reg[1]_15                           |                     |               24 |             32 |
|  clk         | j0/out_reg[1]_14                           |                     |               23 |             32 |
|  clk         | j0/out_reg[1]_13                           |                     |               18 |             32 |
|  clk         | j0/out_reg[1]_12                           |                     |               27 |             32 |
|  clk         | j0/out_reg[1]_11                           |                     |               21 |             32 |
|  clk         | j0/out_reg[1]_10                           |                     |               23 |             32 |
|  clk         | j0/out_reg[0]_9                            |                     |               18 |             32 |
|  clk         | j0/out_reg[0]_8                            |                     |               17 |             32 |
|  clk         | j0/out_reg[0]_7                            |                     |               15 |             32 |
|  clk         | j0/out_reg[0]_6                            |                     |               14 |             32 |
|  clk         | j0/out_reg[0]_5                            |                     |               17 |             32 |
|  clk         | j0/out_reg[0]_4                            |                     |               17 |             32 |
|  clk         | j0/out_reg[0]_3                            |                     |               17 |             32 |
|  clk         | j0/out_reg[0]_2                            |                     |               16 |             32 |
|  clk         | j00/out_reg[2]_37                          |                     |               17 |             32 |
|  clk         | j00/out_reg[2]_26                          |                     |               19 |             32 |
|  clk         | j00/out_reg[2]_27                          |                     |               22 |             32 |
|  clk         | j00/out_reg[2]_28                          |                     |               18 |             32 |
|  clk         | j00/out_reg[2]_29                          |                     |               21 |             32 |
|  clk         | j00/out_reg[2]_30                          |                     |               22 |             32 |
|  clk         | j00/out_reg[2]_31                          |                     |               23 |             32 |
|  clk         | j00/out_reg[2]_32                          |                     |               22 |             32 |
|  clk         | j00/out_reg[2]_36                          |                     |               15 |             32 |
|  clk         | j00/out_reg[2]_25                          |                     |               23 |             32 |
|  clk         | j00/out_reg[2]_38                          |                     |               23 |             32 |
|  clk         | cond_computed15/out_reg[0]_11[0]           |                     |               20 |             32 |
|  clk         | j00/out_reg[2]_40                          |                     |               12 |             32 |
|  clk         | j00/out_reg[2]_41                          |                     |               19 |             32 |
|  clk         | j00/out_reg[2]_42                          |                     |               15 |             32 |
|  clk         | j00/out_reg[2]_43                          |                     |               19 |             32 |
|  clk         | j00/out_reg[2]_44                          |                     |               18 |             32 |
|  clk         | j00/out_reg[2]_45                          |                     |               19 |             32 |
|  clk         | j00/out_reg[2]_24                          |                     |               23 |             32 |
|  clk         | j00/out_reg[2]_23                          |                     |               20 |             32 |
|  clk         | j00/out_reg[2]_22                          |                     |               24 |             32 |
|  clk         | j00/out_reg[2]_21                          |                     |               23 |             32 |
|  clk         | j00/out_reg[2]_20                          |                     |               22 |             32 |
|  clk         | j00/out_reg[2]_19                          |                     |               15 |             32 |
|  clk         | j00/out_reg[2]_17                          |                     |               20 |             32 |
|  clk         | j00/out_reg[1]_9                           |                     |               17 |             32 |
|  clk         | j00/out_reg[1]_8                           |                     |               21 |             32 |
|  clk         | j00/out_reg[1]_7                           |                     |               19 |             32 |
|  clk         | j00/out_reg[1]_6                           |                     |               18 |             32 |
|  clk         | j00/out_reg[1]_5                           |                     |               15 |             32 |
|  clk         | j00/out_reg[1]_19                          |                     |               19 |             32 |
|  clk         | j00/out_reg[1]_18                          |                     |               19 |             32 |
|  clk         | j00/out_reg[1]_17                          |                     |               17 |             32 |
|  clk         | cond_stored18/out_reg[2]_3[0]              |                     |               21 |             32 |
|  clk         | par_done_reg60/out_reg[1]_13[0]            |                     |               18 |             32 |
|  clk         | par_done_reg60/out_reg[1]_12[0]            |                     |               22 |             32 |
|  clk         | par_done_reg60/out_reg[1]_14[0]            |                     |               19 |             32 |
|  clk         | par_done_reg60/out_reg[1]_11[0]            |                     |               19 |             32 |
|  clk         | par_done_reg60/out_reg[1]_10[0]            |                     |               19 |             32 |
|  clk         | par_done_reg60/out_reg[1]_1[0]             |                     |               19 |             32 |
|  clk         | par_done_reg60/E[0]                        |                     |               21 |             32 |
|  clk         | par_done_reg60/d_tmp_0_00_write_en         |                     |               32 |             32 |
|  clk         | cond_stored49/E[0]                         |                     |               19 |             32 |
|  clk         | cond_stored18/out_reg[2]_9[0]              |                     |               19 |             32 |
|  clk         | cond_stored18/out_reg[2]_8[0]              |                     |               17 |             32 |
|  clk         | cond_stored18/out_reg[2]_7[0]              |                     |               19 |             32 |
|  clk         | cond_stored18/out_reg[2]_6[0]              |                     |               20 |             32 |
|  clk         | cond_stored18/out_reg[2]_5[0]              |                     |               22 |             32 |
|  clk         | cond_stored18/out_reg[2]_4[0]              |                     |               18 |             32 |
|  clk         | par_done_reg60/out_reg[1]_15[0]            |                     |               19 |             32 |
|  clk         | cond_stored18/out_reg[2]_2[0]              |                     |               22 |             32 |
|  clk         | cond_stored18/out_reg[2]_15[0]             |                     |               22 |             32 |
|  clk         | cond_stored18/out_reg[2]_14[0]             |                     |               21 |             32 |
|  clk         | cond_stored18/out_reg[2]_13[0]             |                     |               19 |             32 |
|  clk         | cond_stored18/out_reg[2]_12[0]             |                     |               21 |             32 |
|  clk         | cond_stored18/out_reg[2]_11[0]             |                     |               20 |             32 |
|  clk         | cond_stored18/out_reg[2]_10[0]             |                     |               19 |             32 |
|  clk         | cond_stored18/out_reg[2]_0[0]              |                     |               17 |             32 |
|  clk         | cond_stored18/E[0]                         |                     |               24 |             32 |
|  clk         | cond_stored17/out_reg[2]_9[0]              |                     |               22 |             32 |
|  clk         | cond_stored17/out_reg[2]_8[0]              |                     |               20 |             32 |
|  clk         | cond_stored17/out_reg[2]_7[0]              |                     |               19 |             32 |
|  clk         | cond_stored17/out_reg[2]_6[0]              |                     |               22 |             32 |
|  clk         | cond_stored17/out_reg[2]_5[0]              |                     |               21 |             32 |
|  clk         | par_done_reg61/out_reg[1]_14[0]            |                     |               22 |             32 |
|  clk         | par_done_reg80/C_read0_0_0_00_write_en     |                     |               32 |             32 |
|  clk         | par_done_reg79/E[0]                        |                     |               14 |             32 |
|  clk         | par_done_reg78/E[0]                        |                     |                5 |             32 |
|  clk         | par_done_reg75/E[0]                        |                     |                8 |             32 |
|  clk         | par_done_reg74/E[0]                        |                     |                8 |             32 |
|  clk         | par_done_reg73/E[0]                        |                     |               32 |             32 |
|  clk         | par_done_reg61/out_reg[1]_9[0]             |                     |               24 |             32 |
|  clk         | par_done_reg61/out_reg[1]_8[0]             |                     |               22 |             32 |
|  clk         | par_done_reg61/out_reg[1]_7[0]             |                     |               19 |             32 |
|  clk         | par_done_reg61/out_reg[1]_6[0]             |                     |               25 |             32 |
|  clk         | par_done_reg61/out_reg[1]_5[0]             |                     |               18 |             32 |
|  clk         | par_done_reg61/out_reg[1]_4[0]             |                     |               22 |             32 |
|  clk         | par_done_reg61/out_reg[1]_3[0]             |                     |               20 |             32 |
|  clk         | par_done_reg61/out_reg[1]_2[0]             |                     |               23 |             32 |
|  clk         | par_done_reg61/out_reg[1]_15[0]            |                     |               20 |             32 |
|  clk         | cond_stored17/out_reg[2]_4[0]              |                     |               18 |             32 |
|  clk         | par_done_reg61/out_reg[1]_12[0]            |                     |               22 |             32 |
|  clk         | par_done_reg61/out_reg[1]_11[0]            |                     |               20 |             32 |
|  clk         | par_done_reg61/out_reg[1]_13[0]            |                     |               21 |             32 |
|  clk         | par_done_reg61/out_reg[1]_10[0]            |                     |               20 |             32 |
|  clk         | par_done_reg61/out_reg[1]_1[0]             |                     |               22 |             32 |
|  clk         | par_done_reg61/E[0]                        |                     |               19 |             32 |
|  clk         | par_done_reg60/out_reg[1]_9[0]             |                     |               21 |             32 |
|  clk         | par_done_reg60/out_reg[1]_8[0]             |                     |               17 |             32 |
|  clk         | par_done_reg60/out_reg[1]_7[0]             |                     |               22 |             32 |
|  clk         | par_done_reg60/out_reg[1]_6[0]             |                     |               18 |             32 |
|  clk         | par_done_reg60/out_reg[1]_5[0]             |                     |               20 |             32 |
|  clk         | par_done_reg60/out_reg[1]_4[0]             |                     |               22 |             32 |
|  clk         | par_done_reg60/out_reg[1]_3[0]             |                     |               17 |             32 |
|  clk         | par_done_reg60/out_reg[1]_2[0]             |                     |               19 |             32 |
|  clk         | cond_computed15/out_reg[0]_7[0]            |                     |               20 |             32 |
|  clk         | cond_computed3/out_reg[0]_6[0]             |                     |               22 |             32 |
|  clk         | cond_computed3/out_reg[0]_5[0]             |                     |               19 |             32 |
|  clk         | cond_computed3/out_reg[0]_4[0]             |                     |               20 |             32 |
|  clk         | cond_computed3/out_reg[0]_3[0]             |                     |               18 |             32 |
|  clk         | cond_computed3/out_reg[0]_2[0]             |                     |               21 |             32 |
|  clk         | cond_computed3/out_reg[0]_16[0]            |                     |               19 |             32 |
|  clk         | cond_computed3/out_reg[0]_15[0]            |                     |               22 |             32 |
|  clk         | cond_computed3/out_reg[0]_13[0]            |                     |               18 |             32 |
|  clk         | cond_computed3/out_reg[0]_12[0]            |                     |               18 |             32 |
|  clk         | cond_computed3/out_reg[0]_14[0]            |                     |               22 |             32 |
|  clk         | cond_computed3/out_reg[0]_11[0]            |                     |               17 |             32 |
|  clk         | cond_computed3/out_reg[0]_10[0]            |                     |               20 |             32 |
|  clk         | cond_computed3/E[0]                        |                     |               19 |             32 |
|  clk         | cond_computed15/out_reg[0]_9[0]            |                     |               18 |             32 |
|  clk         | cond_computed15/out_reg[0]_8[0]            |                     |               25 |             32 |
|  clk         | cond_computed3/out_reg[0]_7[0]             |                     |               20 |             32 |
|  clk         | cond_computed15/out_reg[0]_6[0]            |                     |               22 |             32 |
|  clk         | cond_computed15/out_reg[0]_5[0]            |                     |               18 |             32 |
|  clk         | cond_computed15/out_reg[0]_4[0]            |                     |               15 |             32 |
|  clk         | cond_computed15/out_reg[0]_3[0]            |                     |               20 |             32 |
|  clk         | cond_computed15/out_reg[0]_2[0]            |                     |               20 |             32 |
|  clk         | cond_computed15/out_reg[0]_15[0]           |                     |               23 |             32 |
|  clk         | cond_computed15/out_reg[0]_14[0]           |                     |               21 |             32 |
|  clk         | cond_computed15/out_reg[0]_16[0]           |                     |               17 |             32 |
|  clk         | cond_computed15/out_reg[0]_13[0]           |                     |               22 |             32 |
|  clk         | cond_computed15/out_reg[0]_12[0]           |                     |               23 |             32 |
|  clk         | C_int_read0_0/C_int_read0_0_write_en       |                     |                4 |             32 |
|  clk         | cond_computed15/out_reg[0]_10[0]           |                     |               19 |             32 |
|  clk         | cond_computed15/E[0]                       |                     |               19 |             32 |
|  clk         | j01/out_reg[1]_9                           |                     |               22 |             32 |
|  clk         | cond_stored16/out_reg[2]_5[0]              |                     |               20 |             32 |
|  clk         | cond_stored17/out_reg[2]_3[0]              |                     |               23 |             32 |
|  clk         | cond_stored17/out_reg[2]_2[0]              |                     |               22 |             32 |
|  clk         | cond_stored17/out_reg[2]_15[0]             |                     |               17 |             32 |
|  clk         | cond_stored17/out_reg[2]_14[0]             |                     |               18 |             32 |
|  clk         | cond_stored17/out_reg[2]_13[0]             |                     |               18 |             32 |
|  clk         | cond_stored17/out_reg[2]_12[0]             |                     |               22 |             32 |
|  clk         | cond_stored17/out_reg[2]_11[0]             |                     |               21 |             32 |
|  clk         | cond_stored17/out_reg[2]_10[0]             |                     |               20 |             32 |
|  clk         | cond_stored17/out_reg[2]_0[0]              |                     |               20 |             32 |
|  clk         | cond_stored17/E[0]                         |                     |               20 |             32 |
|  clk         | cond_stored16/out_reg[2]_9[0]              |                     |               22 |             32 |
|  clk         | cond_stored16/out_reg[2]_8[0]              |                     |               21 |             32 |
|  clk         | cond_stored16/out_reg[2]_7[0]              |                     |               21 |             32 |
|  clk         | cond_stored16/out_reg[2]_6[0]              |                     |               20 |             32 |
|  clk         | j01/out_reg[1]_8                           |                     |               21 |             32 |
|  clk         | cond_stored16/out_reg[2]_4[0]              |                     |               20 |             32 |
|  clk         | cond_stored16/out_reg[2]_3[0]              |                     |               23 |             32 |
|  clk         | cond_stored16/out_reg[2]_2[0]              |                     |               23 |             32 |
|  clk         | cond_stored16/out_reg[2]_15[0]             |                     |               22 |             32 |
|  clk         | cond_stored16/out_reg[2]_14[0]             |                     |               20 |             32 |
|  clk         | cond_stored16/out_reg[2]_13[0]             |                     |               24 |             32 |
|  clk         | cond_stored16/out_reg[2]_12[0]             |                     |               20 |             32 |
|  clk         | cond_stored16/out_reg[2]_11[0]             |                     |               20 |             32 |
|  clk         | cond_stored16/out_reg[2]_10[0]             |                     |               23 |             32 |
|  clk         | cond_stored16/out_reg[2]_0[0]              |                     |               19 |             32 |
|  clk         | cond_stored16/E[0]                         |                     |               22 |             32 |
|  clk         | cond_computed48/E[0]                       |                     |               15 |             32 |
|  clk         | cond_computed3/out_reg[0]_9[0]             |                     |               19 |             32 |
|  clk         | cond_computed3/out_reg[0]_8[0]             |                     |               24 |             32 |
|  clk         | fsm10/B_read0_1_0_00_write_en              |                     |               14 |             32 |
|  clk         | fsm15/E[0]                                 |                     |               24 |             32 |
|  clk         | fsm10/alpha_int_read0_1_1_10_write_en      |                     |                8 |             32 |
|  clk         | fsm10/alpha_int_read0_1_1_00_write_en      |                     |                7 |             32 |
|  clk         | fsm10/alpha_int_read0_1_0_10_write_en      |                     |                9 |             32 |
|  clk         | fsm10/alpha_int_read0_1_0_00_write_en      |                     |                6 |             32 |
|  clk         | fsm10/alpha_int_read0_0_1_10_write_en      |                     |                6 |             32 |
|  clk         | fsm10/alpha_int_read0_0_1_00_write_en      |                     |                9 |             32 |
|  clk         | fsm10/alpha_int_read0_0_0_10_write_en      |                     |                7 |             32 |
|  clk         | fsm10/alpha_int_read0_0_0_00_write_en      |                     |                8 |             32 |
|  clk         | fsm10/B_read0_1_1_10_write_en              |                     |                9 |             32 |
|  clk         | fsm10/B_read0_1_1_00_write_en              |                     |               14 |             32 |
|  clk         | fsm10/B_read0_1_0_10_write_en              |                     |               10 |             32 |
|  clk         | fsm15/out_reg[1]_10[0]                     |                     |               21 |             32 |
|  clk         | fsm10/B_read0_0_1_10_write_en              |                     |               32 |             32 |
|  clk         | fsm10/B_read0_0_0_10_write_en              |                     |               32 |             32 |
|  clk         | fsm10/B_read0_0_1_00_write_en              |                     |               32 |             32 |
|  clk         | fsm10/B_read0_0_0_00_write_en              |                     |               32 |             32 |
|  clk         | fsm10/A_read0_1_1_10_write_en              |                     |                7 |             32 |
|  clk         | fsm0/tmp_int_read0_0_write_en              |                     |               15 |             32 |
|  clk         | fsm0/B_int_read0_0_write_en                |                     |                4 |             32 |
|  clk         | fsm0/A_int_read0_0_write_en                |                     |                5 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_9                |                     |               21 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_8                |                     |               25 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_7                |                     |               21 |             32 |
|  clk         | fsm15/out_reg[1]_7[0]                      |                     |               22 |             32 |
|  clk         | fsm25/C_read0_0_0_10_write_en              |                     |               32 |             32 |
|  clk         | fsm24/bin_read27_0_write_en                |                     |                7 |             32 |
|  clk         | fsm23/E[0]                                 |                     |                7 |             32 |
|  clk         | fsm22/bin_read25_0_write_en                |                     |               11 |             32 |
|  clk         | fsm21/E[0]                                 |                     |                8 |             32 |
|  clk         | fsm20/E[0]                                 |                     |               10 |             32 |
|  clk         | fsm2/out_reg[0]_2                          |                     |                6 |             32 |
|  clk         | fsm19/bin_read22_0_write_en                |                     |               11 |             32 |
|  clk         | fsm18/bin_read21_0_write_en                |                     |                8 |             32 |
|  clk         | fsm17/E[0]                                 |                     |                7 |             32 |
|  clk         | fsm15/out_reg[1]_9[0]                      |                     |               20 |             32 |
|  clk         | fsm15/out_reg[1]_8[0]                      |                     |               21 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_6                |                     |               21 |             32 |
|  clk         | fsm15/out_reg[1]_6[0]                      |                     |               21 |             32 |
|  clk         | fsm15/out_reg[1]_5[0]                      |                     |               18 |             32 |
|  clk         | fsm15/out_reg[1]_4[0]                      |                     |               19 |             32 |
|  clk         | fsm15/out_reg[1]_3[0]                      |                     |               20 |             32 |
|  clk         | fsm15/out_reg[1]_2[0]                      |                     |               21 |             32 |
|  clk         | fsm15/out_reg[1]_15[0]                     |                     |               18 |             32 |
|  clk         | fsm15/out_reg[1]_14[0]                     |                     |               23 |             32 |
|  clk         | fsm15/out_reg[1]_16[0]                     |                     |               19 |             32 |
|  clk         | fsm15/out_reg[1]_13[0]                     |                     |               18 |             32 |
|  clk         | fsm15/out_reg[1]_12[0]                     |                     |               19 |             32 |
|  clk         | fsm15/out_reg[1]_11[0]                     |                     |               18 |             32 |
|  clk         | mult_pipe19/E[0]                           |                     |               10 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_12               |                     |               19 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_11               |                     |               15 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_10               |                     |               23 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_1                |                     |               17 |             32 |
|  clk         | mult_pipe9/bin_read9_0_write_en            |                     |                8 |             32 |
|  clk         | mult_pipe8/bin_read8_0_write_en            |                     |                7 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en            |                     |               10 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en            |                     |                7 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en            |                     |                6 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en            |                     |                6 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en            |                     |                8 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en            |                     |               12 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_13               |                     |               19 |             32 |
|  clk         | mult_pipe18/E[0]                           |                     |               10 |             32 |
|  clk         | mult_pipe17/bin_read17_0_write_en          |                     |               13 |             32 |
|  clk         | mult_pipe16/E[0]                           |                     |                9 |             32 |
|  clk         | mult_pipe15/bin_read15_0_write_en          |                     |                8 |             32 |
|  clk         | mult_pipe14/bin_read14_0_write_en          |                     |                4 |             32 |
|  clk         | mult_pipe13/bin_read13_0_write_en          |                     |                9 |             32 |
|  clk         | mult_pipe12/bin_read12_0_write_en          |                     |                7 |             32 |
|  clk         | mult_pipe11/bin_read11_0_write_en          |                     |               10 |             32 |
|  clk         | mult_pipe10/bin_read10_0_write_en          |                     |                9 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en            |                     |                6 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en            |                     |               12 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_1                |                     |               22 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_5                |                     |               23 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_4                |                     |               25 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_3                |                     |               21 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_2                |                     |               23 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_16               |                     |               17 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_15               |                     |               22 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_14               |                     |               24 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_13               |                     |               25 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_12               |                     |               27 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_11               |                     |               24 |             32 |
|  clk         | B_read0_0_1_00/out_reg[0]_10               |                     |               20 |             32 |
|  clk         | j0/out_reg[0]_16                           |                     |               19 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_9                |                     |               19 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_8                |                     |               19 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_7                |                     |               21 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_6                |                     |               19 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_5                |                     |               18 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_4                |                     |               22 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_3                |                     |               21 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_2                |                     |               23 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_16               |                     |               20 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_15               |                     |               18 |             32 |
|  clk         | B_read0_0_0_00/out_reg[0]_14               |                     |               18 |             32 |
|  clk         | fsm30/out_reg[1]_16[0]                     |                     |               18 |             32 |
|  clk         | fsm6/v_0_0_10_write_en                     |                     |                9 |             32 |
|  clk         | fsm5/v_1_1_00_write_en                     |                     |               11 |             32 |
|  clk         | fsm4/v_0_1_00_write_en                     |                     |                6 |             32 |
|  clk         | fsm30/out_reg[1]_9[0]                      |                     |               16 |             32 |
|  clk         | fsm30/out_reg[1]_8[0]                      |                     |               15 |             32 |
|  clk         | fsm30/out_reg[1]_7[0]                      |                     |               17 |             32 |
|  clk         | fsm30/out_reg[1]_6[0]                      |                     |               12 |             32 |
|  clk         | fsm30/out_reg[1]_5[0]                      |                     |               18 |             32 |
|  clk         | fsm30/out_reg[1]_4[0]                      |                     |               18 |             32 |
|  clk         | fsm30/out_reg[1]_19[0]                     |                     |               17 |             32 |
|  clk         | fsm30/out_reg[1]_18[0]                     |                     |               19 |             32 |
|  clk         | fsm30/out_reg[1]_17[0]                     |                     |               18 |             32 |
|  clk         | fsm7/v_1_0_10_write_en                     |                     |                8 |             32 |
|  clk         | fsm30/out_reg[1]_15[0]                     |                     |               17 |             32 |
|  clk         | fsm30/out_reg[1]_14[0]                     |                     |               15 |             32 |
|  clk         | fsm30/out_reg[1]_13[0]                     |                     |               18 |             32 |
|  clk         | fsm30/out_reg[1]_12[0]                     |                     |               14 |             32 |
|  clk         | fsm30/out_reg[1]_11[0]                     |                     |               13 |             32 |
|  clk         | fsm30/out_reg[1]_10[0]                     |                     |               20 |             32 |
|  clk         | fsm30/D_int_read0_0_write_en               |                     |                9 |             32 |
|  clk         | fsm3/v_1_0_00_write_en                     |                     |               10 |             32 |
|  clk         | fsm29/out_reg[2]_9[0]                      |                     |               17 |             32 |
|  clk         | fsm29/out_reg[2]_8[0]                      |                     |               21 |             32 |
|  clk         | fsm29/out_reg[2]_7[0]                      |                     |               21 |             32 |
|  clk         | A_read0_0_1_00/A_read0_0_1_00_write_en     |                     |                9 |             32 |
|  clk         | j0/out_reg[0]_17                           |                     |               16 |             32 |
|  clk         | j0/out_reg[0]_15                           |                     |               16 |             32 |
|  clk         | j0/out_reg[0]_14                           |                     |               15 |             32 |
|  clk         | j0/out_reg[0]_13                           |                     |               17 |             32 |
|  clk         | j0/out_reg[0]_12                           |                     |               16 |             32 |
|  clk         | j0/out_reg[0]_11                           |                     |               18 |             32 |
|  clk         | j0/out_reg[0]_10                           |                     |               23 |             32 |
|  clk         | A_read0_1_1_00/A_read0_1_1_00_write_en     |                     |               12 |             32 |
|  clk         | A_read0_1_0_10/A_read0_1_0_10_write_en     |                     |               32 |             32 |
|  clk         | A_read0_1_0_00/A_read0_1_0_00_write_en     |                     |               32 |             32 |
|  clk         | A_read0_0_1_10/A_read0_0_1_10_write_en     |                     |                6 |             32 |
|  clk         | fsm25/C_read0_1_0_00_write_en              |                     |               13 |             32 |
|  clk         | v1_1_1_10/v1_1_1_10_write_en               |                     |                9 |             32 |
|  clk         | v1_1_1_00/v1_1_1_00_write_en               |                     |                5 |             32 |
|  clk         | v1_1_0_10/v1_1_0_10_write_en               |                     |               10 |             32 |
|  clk         | v1_1_0_00/v1_1_0_00_write_en               |                     |                5 |             32 |
|  clk         | v1_0_1_10/v1_0_1_10_write_en               |                     |                8 |             32 |
|  clk         | v1_0_0_10/v1_0_0_10_write_en               |                     |               10 |             32 |
|  clk         | tmp_read0_1_0_10/tmp_read0_1_0_10_write_en |                     |                8 |             32 |
|  clk         | A_read0_0_0_10/A_read0_0_0_10_write_en     |                     |               32 |             32 |
|  clk         | A_read0_0_0_00/A_read0_0_0_00_write_en     |                     |               32 |             32 |
|  clk         | fsm9/v_1_1_10_write_en                     |                     |                9 |             32 |
|  clk         | fsm8/v_0_1_10_write_en                     |                     |                8 |             32 |
|  clk         | fsm26/done_reg_14                          |                     |                7 |             32 |
|  clk         | fsm29/out_reg[1]_19                        |                     |               16 |             32 |
|  clk         | fsm29/out_reg[1]_18                        |                     |               21 |             32 |
|  clk         | fsm29/out_reg[1]_17                        |                     |               20 |             32 |
|  clk         | fsm29/out_reg[1]_16                        |                     |               18 |             32 |
|  clk         | fsm29/out_reg[1]_15                        |                     |               20 |             32 |
|  clk         | fsm29/out_reg[1]_14                        |                     |               20 |             32 |
|  clk         | fsm29/mem                                  |                     |               19 |             32 |
|  clk         | fsm27/beta_int_read0_1_10_write_en         |                     |                7 |             32 |
|  clk         | fsm27/beta_int_read0_1_00_write_en         |                     |                7 |             32 |
|  clk         | fsm27/beta_int_read0_0_10_write_en         |                     |                9 |             32 |
|  clk         | fsm27/beta_int_read0_0_00_write_en         |                     |                9 |             32 |
|  clk         | fsm29/out_reg[2]_5[0]                      |                     |               16 |             32 |
|  clk         | fsm26/done_reg_13                          |                     |               10 |             32 |
|  clk         | fsm26/d_tmp_1_10_write_en                  |                     |               32 |             32 |
|  clk         | fsm26/d_tmp_1_00_write_en                  |                     |               32 |             32 |
|  clk         | fsm26/d_tmp_0_10_write_en                  |                     |               32 |             32 |
|  clk         | fsm25/tmp_read0_0_0_10_write_en            |                     |               32 |             32 |
|  clk         | fsm25/tmp_read0_0_0_00_write_en            |                     |               32 |             32 |
|  clk         | fsm25/C_read0_1_1_10_write_en              |                     |               11 |             32 |
|  clk         | fsm25/C_read0_1_1_00_write_en              |                     |               12 |             32 |
|  clk         | fsm25/C_read0_1_0_10_write_en              |                     |                6 |             32 |
|  clk         | fsm25/C_read0_0_1_10_write_en              |                     |               32 |             32 |
|  clk         | fsm25/C_read0_0_1_00_write_en              |                     |               32 |             32 |
|  clk         | fsm29/out_reg[1]_21                        |                     |               17 |             32 |
|  clk         | fsm29/out_reg[2]_6[0]                      |                     |               21 |             32 |
|  clk         | fsm29/out_reg[2]_4[0]                      |                     |               20 |             32 |
|  clk         | fsm29/out_reg[2]_3[0]                      |                     |               20 |             32 |
|  clk         | fsm29/out_reg[2]_15[0]                     |                     |               17 |             32 |
|  clk         | fsm29/out_reg[2]_14[0]                     |                     |               17 |             32 |
|  clk         | fsm29/out_reg[2]_13[0]                     |                     |               20 |             32 |
|  clk         | fsm29/out_reg[2]_12[0]                     |                     |               19 |             32 |
|  clk         | fsm29/out_reg[2]_11[0]                     |                     |               21 |             32 |
|  clk         | fsm29/out_reg[2]_10[0]                     |                     |               19 |             32 |
|  clk         | fsm29/out_reg[2]_1[0]                      |                     |               20 |             32 |
|  clk         | fsm29/out_reg[2][0]                        |                     |               21 |             32 |
|  clk         | fsm29/out_reg[0]_7[0]                      |                     |               15 |             32 |
|  clk         | fsm29/done_reg_1[0]                        |                     |               22 |             32 |
|  clk         | fsm29/out_reg[0]_22[0]                     |                     |               13 |             32 |
|  clk         | fsm29/out_reg[1]_22                        |                     |               17 |             32 |
|  clk         | fsm29/out_reg[1]_23                        |                     |               21 |             32 |
|  clk         | fsm29/out_reg[1]_20                        |                     |               19 |             32 |
|  clk         | fsm29/out_reg[1]_24                        |                     |               20 |             32 |
|  clk         | fsm29/out_reg[1]_25                        |                     |               18 |             32 |
|  clk         | fsm29/out_reg[1]_26                        |                     |               18 |             32 |
|  clk         | fsm29/out_reg[1]_27                        |                     |               17 |             32 |
|  clk         | fsm29/out_reg[1]_28                        |                     |               19 |             32 |
|  clk         | fsm29/E[0]                                 |                     |               19 |             32 |
|  clk         |                                            | fsm26/done_reg_20   |               13 |             51 |
|  clk         |                                            | fsm26/done_reg_19   |                9 |             51 |
|  clk         |                                            | fsm26/done_reg_18   |               12 |             51 |
|  clk         |                                            | fsm26/done_reg_17   |                7 |             51 |
|  clk         |                                            | fsm26/done_reg_16   |               11 |             51 |
|  clk         |                                            | fsm26/done_reg_15   |                8 |             51 |
|  clk         |                                            | fsm26/RSTP          |                9 |             51 |
|  clk         |                                            | fsm2/mult_pipe0_go  |               11 |             51 |
|  clk         |                                            | fsm2/done_reg       |                9 |             51 |
|  clk         |                                            | fsm16/RSTP          |                9 |             51 |
|  clk         |                                            | mult_pipe5/p_0_in   |                9 |             51 |
|  clk         |                                            | mult_pipe4/p_0_in   |               12 |             51 |
|  clk         |                                            | mult_pipe18/p_0_in  |                8 |             51 |
|  clk         |                                            | mult_pipe17/p_0_in  |                7 |             51 |
|  clk         |                                            | fsm26/done_reg_21   |               10 |             51 |
|  clk         |                                            | fsm3/RSTP           |                7 |             51 |
|  clk         |                                            | fsm3/done_reg_0     |               10 |             51 |
|  clk         |                                            | fsm5/RSTP           |               11 |             51 |
|  clk         |                                            | fsm5/done_reg_0     |                8 |             51 |
|  clk         |                                            | fsm6/RSTP           |               11 |             51 |
|  clk         |                                            | fsm6/done_reg_0     |                8 |             51 |
|  clk         |                                            | fsm7/RSTP           |               12 |             51 |
|  clk         |                                            | fsm7/done_reg_0     |               10 |             51 |
|  clk         |                                            | fsm8/RSTP           |                9 |             51 |
|  clk         |                                            | fsm8/done_reg_0     |               11 |             51 |
|  clk         |                                            | fsm9/RSTP           |                8 |             51 |
|  clk         |                                            | fsm9/done_reg       |               10 |             51 |
|  clk         |                                            | bin_read16_0/RSTP   |               10 |             51 |
|  clk         |                                            |                     |              195 |            453 |
+--------------+--------------------------------------------+---------------------+------------------+----------------+


