// Seed: 2138170903
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_7 = -1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1
    , id_16,
    input tri1 id_2
    , id_17,
    output uwire id_3,
    input wire id_4,
    input tri id_5,
    input supply1 id_6,
    output tri id_7,
    input uwire id_8,
    input uwire id_9,
    output wor id_10,
    input uwire id_11,
    input wor id_12,
    input tri id_13,
    output tri0 id_14
);
  wire id_18;
  wire id_19;
  assign id_1 = -1'b0;
  always @(posedge -1) id_17 += -1;
  logic [1 : 1] id_20;
  ;
  xor primCall (id_10, id_9, id_5, id_11, id_4, id_17, id_12, id_0, id_19, id_13, id_8);
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_17,
      id_19,
      id_20
  );
  assign id_1 = (id_11) | id_9;
endmodule
