snd_pcm_substream	,	V_52
regmap	,	V_82
CS4265_SPDIF_CTL1	,	V_15
snd_pcm_hw_params	,	V_54
ENOMEM	,	V_81
SND_SOC_BIAS_OFF	,	V_72
i2c_client	,	V_75
CS4265_SPDIF_CTL2	,	V_16
dev_info	,	F_25
snd_soc_codec_get_drvdata	,	F_6
SND_SOC_DAIFMT_I2S	,	V_44
"CS4265 Device ID (%X). Expected %X\n"	,	L_6
dev	,	V_2
CS4265_CHIP_ID	,	V_20
dapm	,	V_73
"CS4265 Version %x\n"	,	L_7
CS4265_CHIP_ID_MASK	,	V_86
id	,	V_77
clk_map_table	,	V_25
"can't get correct mclk\n"	,	L_3
ARRAY_SIZE	,	F_4
regmap_read	,	F_24
sysclk	,	V_36
index	,	V_56
mute	,	V_49
params	,	V_55
fm_mode	,	V_60
SND_SOC_BIAS_ON	,	V_68
GFP_KERNEL	,	V_80
device	,	V_1
devid	,	V_79
ENODEV	,	V_88
"Invalid freq parameter %d\n"	,	L_2
SND_SOC_DAIFMT_FORMAT_MASK	,	V_43
freq	,	V_30
clk_id	,	V_29
cs4265_readable_register	,	F_1
CS4265_SPDIF_CTL2_MUTE	,	V_51
CS4265_CHA_PGA_CTL	,	V_10
CS4265_SIG_SEL	,	V_8
CS4265_DAC_CTL_DIF	,	V_63
stream	,	V_57
bias_level	,	V_74
soc_codec_cs4265	,	V_90
cs4265_pcm_hw_params	,	F_11
CS4265_DAC_CHB_VOL	,	V_13
devm_regmap_init_i2c	,	F_17
substream	,	V_53
SND_SOC_DAIFMT_MASTER_MASK	,	V_39
u8	,	T_1
CS4265_PWRCTL_PDN	,	V_70
i	,	V_24
SND_SOC_DAIFMT_CBM_CFM	,	V_40
CS4265_MCLK_FREQ	,	V_7
cs4265_dai	,	V_91
CS4265_ADC_MASTER	,	V_41
CS4265_STATUS_MODE_MSB	,	V_18
CS4265_ADC_CTL	,	V_6
EINVAL	,	V_26
cs4265	,	V_35
i2c_set_clientdata	,	F_23
CS4265_DAC_CTL_MUTE	,	V_50
cs4265_i2c_probe	,	F_15
SND_SOC_BIAS_PREPARE	,	V_69
mdelay	,	F_21
cs4265_set_bias_level	,	F_14
dir	,	V_31
fmt	,	V_37
dai	,	V_48
cs4265_regmap	,	V_83
reg	,	V_3
SND_SOC_DAIFMT_LEFT_J	,	V_46
params_rate	,	F_12
i2c_device_id	,	V_76
ret	,	V_78
CS4265_INT_MASK	,	V_17
"Invalid clk_id %d\n"	,	L_1
level	,	V_67
mclk	,	V_22
format	,	V_47
cs4265_private	,	V_34
SND_SOC_DAIFMT_CBS_CFS	,	V_42
PTR_ERR	,	F_19
CS4265_STATUS_MODE_LSB	,	V_19
CS4265_CHB_PGA_CTL	,	V_9
codec	,	V_33
iface	,	V_38
reset_gpio	,	V_84
SNDRV_PCM_STREAM_CAPTURE	,	V_58
"reset"	,	L_5
cs4265_i2c_remove	,	F_28
CS4265_ADC_CTL2	,	V_11
cs4265_digital_mute	,	F_10
"regmap_init() failed: %d\n"	,	L_4
devm_kzalloc	,	F_16
SND_SOC_DAIFMT_RIGHT_J	,	V_45
cs4265_volatile_register	,	F_2
mclkdiv	,	V_62
CS4265_DAC_CHA_VOL	,	V_12
CS4265_ADC_DIF	,	V_64
CS4265_ADC_FM	,	V_59
dev_err	,	F_7
CS4265_DAC_CTL2	,	V_14
rate	,	V_23
snd_soc_bias_level	,	V_66
regmap_write	,	F_26
client	,	V_92
gpiod_set_value_cansleep	,	F_22
cs4265_get_clk_index	,	F_3
CS4265_INT_STATUS	,	V_21
SND_SOC_BIAS_STANDBY	,	V_71
codec_dai	,	V_28
CS4265_PWRCTL	,	V_4
params_width	,	F_13
GPIOD_OUT_LOW	,	V_85
CS4265_SPDIF_CTL2_DIF	,	V_65
snd_soc_register_codec	,	F_27
cs4265_set_sysclk	,	F_5
cs4265_set_fmt	,	F_8
snd_soc_dai	,	V_27
CS4265_MCLK_FREQ_MASK	,	V_61
devm_gpiod_get_optional	,	F_20
snd_soc_unregister_codec	,	F_29
CS4265_REV_ID_MASK	,	V_89
snd_soc_codec	,	V_32
CS4265_CHIP_ID_VAL	,	V_87
CS4265_DAC_CTL	,	V_5
snd_soc_update_bits	,	F_9
IS_ERR	,	F_18
