// Seed: 1942637320
module module_0 #(
    parameter id_11 = 32'd40,
    parameter id_5  = 32'd67
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  inout wire _id_11;
  input wire id_10;
  output tri0 id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  input wire _id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_12, id_13;
  assign id_6 = id_10;
  wire [-1 : id_11  +  id_5] id_14;
  assign id_13 = (-1) ? 1 + -1 < 1 : id_4;
  wire id_15;
  assign id_9 = id_8[-1] != 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd17,
    parameter id_4 = 32'd14
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  input logic [7:0] id_3;
  inout wire _id_2;
  input wire id_1;
  assign id_2 = id_4;
  logic [-1 : id_4] id_5;
  logic id_6 = (id_3);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_2,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_2
  );
endmodule
