Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Tue Nov  4 10:49:42 2025

Top Model           : top_dual_udp
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 96.86%
Constraint File     : C:/Users/Lenovo/Desktop/11_3/10_29_class/q3q4/top.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -4.958ns, STNS: -998.998ns
	HWNS: -2.879ns, HTNS: -42.239ns
	Period Check WNS: 4.586ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         3034   u_clk_gen/u_pll_0/pll_inst.clkc[1]
           clk1:      125.000          602   u_video_mem_pll/pll_inst.clkc[0]
           clk2:      100.000          271   sd_card_clk
           clk3:      125.000          240   u_rx_pll/pll_inst.clkc[1]
           clk4:      125.000          193   u_clk_gen/u_pll_0/pll_inst.clkc[0]
           clk5:       25.000          172   u_video_mem_pll/pll_inst.clkc[2]
           clk6:      125.000           41   u_video_mem_pll/pll_inst.clkc[3]
           clk7:       50.000            4   u_video_mem_pll/pll_inst.refclk
           clk8:       50.000            3   u_clk_gen/u_pll_0/pll_inst.refclk
           clk9:      125.000            2   u_rx_pll/pll_inst.refclk
          clk10:       50.000            1   sys_pll_m0/pll_inst.refclk
          clk11:      125.000            1   u_clk_gen/u_pll_0/pll_inst.clkc[4]
          clk12:      125.000            1   u_video_mem_pll/pll_inst.clkc[1]
          clk13:       50.000            0   clk
          clk14:      125.000            0   u_rx_pll/pll_inst.clkc[0]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                10.098          99.030           -2.098   -299.971           -0.067     -0.114            0.326             3034                8            yes      yes
       clk1           local            0.000      4.000                 8.000         125.000                14.086          70.992           -4.565   -165.979           -0.004     -0.004            0.326              602                8            yes      yes
       clk2           local            0.000      5.000                10.000         100.000                 9.344         107.021           -2.487   -385.580           -2.879    -42.121            3.527              271                8            yes      yes
       clk3           local            0.000      4.000                 8.000         125.000                 5.231         191.168            1.246      0.000            0.094      0.000            0.326              240                5            yes      yes
       clk4           local            0.000      4.000                 8.000         125.000                 7.080         141.243            0.920      0.000            0.103      0.000            0.254              193                5             no       no
       clk5           local            0.000     20.000                40.000          25.000                11.270          88.731            0.499      0.000            0.104      0.000            0.066              172                8            yes       no
       clk6           local            0.000      4.000                 8.000         125.000                 3.848         259.875            4.152      0.000            0.244      0.000            0.326               41                1             no       no
       clk7           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                4                0             no       no
       clk8           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                3                0             no       no
       clk9           local            0.000      4.000                 8.000         125.000                 8.000         125.000            0.000      0.000            0.000      0.000            0.000                2                0             no       no
      clk10           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                1                0             no       no
      clk11           local            2.000      6.000                 8.000         125.000                 3.232         309.406            1.192      0.000            6.179      0.000            0.000                1                0             no       no
      clk12           local            2.000      6.000                 8.000         125.000                27.832          35.930           -4.958   -147.468            6.001      0.000            0.000                1                1             no       no
      clk13           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no
      clk14           local            0.000      4.000                 8.000         125.000                 8.000         125.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     10.098ns
Fmax           :     99.030MHz

Statistics:
Max            : SWNS     -2.098ns, STNS   -299.971ns,       583 Viol Endpoints,     10170 Total Endpoints,     86853 Paths Analyzed
Min            : HWNS     -0.067ns, HTNS     -0.114ns,         7 Viol Endpoints,     10170 Total Endpoints,     86853 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.098ns
Begin Point         : u_udp_cam_ctrl_cam/mult10_syn_2.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/U_s1_reg[7]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 10.027ns (cell 7.268ns (72%), net 2.759ns (28%))
Clock Skew          : 0.145ns
Logic Level         : 7 ( ADDER=6  LUT1=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.067          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult10_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y009            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult10_syn_2.p[18]
net (fo=2)                              0.757          4.190          net: u_udp_cam_ctrl_cam/skin_g_d1_s2_b1[1],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_189.e[0]
ADDER               x015y017z2          0.781    f     4.971       1  pin: u_udp_cam_ctrl_cam/add10_syn_189.fco
net (fo=1)                              0.000          4.971          net: u_udp_cam_ctrl_cam/add10_syn_86,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_190.fci
ADDER               x015y017z3          0.387    f     5.358       2  pin: u_udp_cam_ctrl_cam/add10_syn_190.fx[0]
net (fo=1)                              0.884          6.242          net: u_udp_cam_ctrl_cam/add10_syn_5[4],  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_185.e[0]
ADDER               x014y014z3          0.781    f     7.023       3  pin: u_udp_cam_ctrl_cam/add10_syn_185.fco
net (fo=1)                              0.000          7.023          net: u_udp_cam_ctrl_cam/add10_syn_174,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_186.fci
ADDER               x014y015z2          0.387    f     7.410       4  pin: u_udp_cam_ctrl_cam/add10_syn_186.fx[0]
net (fo=1)                              0.662          8.072          net: u_udp_cam_ctrl_cam/U_s1_b4[9],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.a[1]
ADDER               x015y010z1          0.627    f     8.699       5  pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          8.699          net: u_udp_cam_ctrl_cam/add11_syn_55,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fci
ADDER               x015y011z0          0.073    f     8.772          pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          8.772          net: u_udp_cam_ctrl_cam/add11_syn_57,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.fci
ADDER               x015y011z1          0.073    f     8.845          pin: u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.fco
net (fo=1)                              0.000          8.845          net: u_udp_cam_ctrl_cam/add11_syn_59,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add11_syn_71.fci
ADDER               x015y012z0          0.355    f     9.200       6  pin: u_udp_cam_ctrl_cam/add11_syn_71.f[1]
net (fo=2)                              0.456          9.656          net: u_udp_cam_ctrl_cam/U_s1_b3[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[7]_syn_4.d[1]
LUT1 (reg)          x015y012z2          0.371    r    10.027       7  net: u_udp_cam_ctrl_cam/U_s1[7],  ../../import/udp_cam_ctrl.v(106)
--------------------------------------------------------------------  ---------------
Arrival                                               10.027               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[7]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.098               

Slack               : -2.053ns
Begin Point         : u_udp_cam_ctrl_cam/mult10_syn_2.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/U_s1_reg[7]_syn_4.c[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.982ns (cell 7.363ns (73%), net 2.619ns (27%))
Clock Skew          : 0.145ns
Logic Level         : 7 ( ADDER=6  LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.067          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult10_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y009            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult10_syn_2.p[18]
net (fo=2)                              0.757          4.190          net: u_udp_cam_ctrl_cam/skin_g_d1_s2_b1[1],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_189.e[0]
ADDER               x015y017z2          0.781    f     4.971       1  pin: u_udp_cam_ctrl_cam/add10_syn_189.fco
net (fo=1)                              0.000          4.971          net: u_udp_cam_ctrl_cam/add10_syn_86,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_190.fci
ADDER               x015y017z3          0.387    f     5.358       2  pin: u_udp_cam_ctrl_cam/add10_syn_190.fx[0]
net (fo=1)                              0.884          6.242          net: u_udp_cam_ctrl_cam/add10_syn_5[4],  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_185.e[0]
ADDER               x014y014z3          0.781    f     7.023       3  pin: u_udp_cam_ctrl_cam/add10_syn_185.fco
net (fo=1)                              0.000          7.023          net: u_udp_cam_ctrl_cam/add10_syn_174,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_186.fci
ADDER               x014y015z2          0.387    f     7.410       4  pin: u_udp_cam_ctrl_cam/add10_syn_186.fx[0]
net (fo=1)                              0.662          8.072          net: u_udp_cam_ctrl_cam/U_s1_b4[9],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.a[1]
ADDER               x015y010z1          0.627    f     8.699       5  pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          8.699          net: u_udp_cam_ctrl_cam/add11_syn_55,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fci
ADDER               x015y011z0          0.073    f     8.772          pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          8.772          net: u_udp_cam_ctrl_cam/add11_syn_57,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.fci
ADDER               x015y011z1          0.073    f     8.845          pin: u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.fco
net (fo=1)                              0.000          8.845          net: u_udp_cam_ctrl_cam/add11_syn_59,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add11_syn_71.fci
ADDER               x015y012z0          0.355    f     9.200       6  pin: u_udp_cam_ctrl_cam/add11_syn_71.f[1]
net (fo=2)                              0.316          9.516          net: u_udp_cam_ctrl_cam/U_s1_b3[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[7]_syn_4.c[0]
LUT2 (reg)          x015y012z2          0.466    f     9.982       7  net: u_udp_cam_ctrl_cam/U_s1[8],  ../../import/udp_cam_ctrl.v(106)
--------------------------------------------------------------------  ---------------
Arrival                                                9.982               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[7]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.053               

Slack               : -1.880ns
Begin Point         : u_udp_cam_ctrl_cam/mult11_syn_2.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/V_s1_reg[7]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.809ns (cell 7.361ns (75%), net 2.448ns (25%))
Clock Skew          : 0.145ns
Logic Level         : 7 ( ADDER=6  LUT1=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.067          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult11_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y009            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult11_syn_2.p[1]
net (fo=2)                              0.628          4.061          net: u_udp_cam_ctrl_cam/skin_b_d2_s2_b1[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_187.a[1]
ADDER               x014y012z2          0.881    r     4.942       1  pin: u_udp_cam_ctrl_cam/sub1_syn_187.fco
net (fo=1)                              0.000          4.942          net: u_udp_cam_ctrl_cam/sub1_syn_85,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_188.fci
ADDER               x014y012z3          0.387    f     5.329       2  pin: u_udp_cam_ctrl_cam/sub1_syn_188.fx[0]
net (fo=1)                              0.610          5.939          net: u_udp_cam_ctrl_cam/sub1_syn_5[4],  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_183.e[0]
ADDER               x015y013z3          0.781    f     6.720       3  pin: u_udp_cam_ctrl_cam/sub1_syn_183.fco
net (fo=1)                              0.000          6.720          net: u_udp_cam_ctrl_cam/sub1_syn_172,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_184.fci
ADDER               x015y014z2          0.453    f     7.173       4  pin: u_udp_cam_ctrl_cam/sub1_syn_184.fx[1]
net (fo=1)                              0.607          7.780          net: u_udp_cam_ctrl_cam/V_s1_b4[11],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[3]_syn_4.a[1]
ADDER               x015y015z0          0.627    f     8.407       5  pin: u_udp_cam_ctrl_cam/V_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          8.407          net: u_udp_cam_ctrl_cam/add13_syn_57,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[5]_syn_4.fci
ADDER               x015y015z1          0.073    f     8.480          pin: u_udp_cam_ctrl_cam/V_s1_reg[5]_syn_4.fco
net (fo=1)                              0.000          8.480          net: u_udp_cam_ctrl_cam/add13_syn_59,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/add13_syn_71.fci
ADDER               x015y016z0          0.355    f     8.835       6  pin: u_udp_cam_ctrl_cam/add13_syn_71.f[1]
net (fo=2)                              0.603          9.438          net: u_udp_cam_ctrl_cam/V_s1_b3[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[7]_syn_4.d[0]
LUT1 (reg)          x015y016z3          0.371    r     9.809       7  net: u_udp_cam_ctrl_cam/V_s1[7],  ../../import/udp_cam_ctrl.v(106)
--------------------------------------------------------------------  ---------------
Arrival                                                9.809               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[7]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.880               

Slack               : -1.776ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[30]_syn_4.a[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.496ns (cell 2.738ns (28%), net 6.758ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=4  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x030y021z3          0.146    r     0.355          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.q[0]
net (fo=9)                              2.469          2.824          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[7],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_410.c[1]
LUT4                x033y016z1          0.251    r     3.075       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_410.f[1]
net (fo=2)                              0.738          3.813          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_119,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_436.a[1]
LUT5                x033y016z0          0.618    f     4.431       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_436.fx[0]
net (fo=1)                              0.834          5.265          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_121,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[61]_syn_4.b[1]
LUT4                x031y016z0          0.333    f     5.598       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[61]_syn_4.f[1]
net (fo=1)                              0.158          5.756          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_123,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.a[1]
LUT4                x031y016z3          0.424    f     6.180       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.f[1]
net (fo=48)                             2.103          8.283          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b5_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[152]_syn_4.a[1]
LUT5                x018y010z3          0.424    f     8.707       5  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[152]_syn_4.f[1]
net (fo=1)                              0.456          9.163          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[5]_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[30]_syn_4.a[0]
LUT4 (reg)          x018y010z2          0.542    f     9.705       6  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[5],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.705               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[30]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.776               

Slack               : -1.739ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[24]_syn_4.a[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.459ns (cell 2.738ns (28%), net 6.721ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=4  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x030y021z3          0.146    r     0.355          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.q[0]
net (fo=9)                              2.469          2.824          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[7],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_410.c[1]
LUT4                x033y016z1          0.251    r     3.075       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_410.f[1]
net (fo=2)                              0.738          3.813          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_119,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_436.a[1]
LUT5                x033y016z0          0.618    f     4.431       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_436.fx[0]
net (fo=1)                              0.834          5.265          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_121,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[61]_syn_4.b[1]
LUT4                x031y016z0          0.333    f     5.598       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[61]_syn_4.f[1]
net (fo=1)                              0.158          5.756          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_123,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.a[1]
LUT4                x031y016z3          0.424    f     6.180       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.f[1]
net (fo=48)                             2.066          8.246          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b5_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[89]_syn_4.a[1]
LUT5                x020y009z3          0.424    f     8.670       5  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[89]_syn_4.f[1]
net (fo=1)                              0.456          9.126          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[24]_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[24]_syn_4.a[1]
LUT4 (reg)          x019y008z3          0.542    f     9.668       6  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[24],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.668               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[24]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.739               

Slack               : -1.739ns
Begin Point         : u_udp_cam_ctrl_cam/mult5_syn_1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/Y_s1_reg[6]_syn_4.b[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.668ns (cell 7.211ns (74%), net 2.457ns (26%))
Clock Skew          : 0.145ns
Logic Level         : 7 ( ADDER=6  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.067          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult5_syn_1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y027            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult5_syn_1.p[2]
net (fo=1)                              0.678          4.111          net: u_udp_cam_ctrl_cam/Y_s1_b6[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_185.a[1]
ADDER               x014y032z2          0.881    r     4.992       1  pin: u_udp_cam_ctrl_cam/add6_syn_185.fco
net (fo=1)                              0.000          4.992          net: u_udp_cam_ctrl_cam/add6_syn_84,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_186.fci
ADDER               x014y032z3          0.132    f     5.124          pin: u_udp_cam_ctrl_cam/add6_syn_186.fco
net (fo=1)                              0.000          5.124          net: u_udp_cam_ctrl_cam/add6_syn_88,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_187.fci
ADDER               x014y033z2          0.264    r     5.388       2  pin: u_udp_cam_ctrl_cam/add6_syn_187.f[1]
net (fo=1)                              0.594          5.982          net: u_udp_cam_ctrl_cam/add6_syn_4[9],  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_182.e[1]
ADDER               x015y033z2          0.715    f     6.697       3  pin: u_udp_cam_ctrl_cam/add6_syn_182.fco
net (fo=1)                              0.000          6.697          net: u_udp_cam_ctrl_cam/add6_syn_174,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_183.fci
ADDER               x015y033z3          0.387    f     7.084       4  pin: u_udp_cam_ctrl_cam/add6_syn_183.fx[0]
net (fo=1)                              0.591          7.675          net: u_udp_cam_ctrl_cam/Y_s1_b4[12],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add8_syn_68.a[0]
ADDER               x015y034z1          0.706    f     8.381       5  pin: u_udp_cam_ctrl_cam/add8_syn_68.fco
net (fo=1)                              0.000          8.381          net: u_udp_cam_ctrl_cam/add8_syn_54,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add8_syn_71.fci
ADDER               x015y035z0          0.144    f     8.525       6  pin: u_udp_cam_ctrl_cam/add8_syn_71.f[0]
net (fo=2)                              0.594          9.119          net: u_udp_cam_ctrl_cam/Y_s1_b3[7],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[6]_syn_4.b[0]
LUT4 (reg)          x015y034z3          0.549    f     9.668       7  net: u_udp_cam_ctrl_cam/Y_s1[7],  ../../import/udp_cam_ctrl.v(105)
--------------------------------------------------------------------  ---------------
Arrival                                                9.668               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[6]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.739               

Slack               : -1.723ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[17]_syn_4.a[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.443ns (cell 2.722ns (28%), net 6.721ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=4  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x030y021z3          0.146    r     0.355          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.q[0]
net (fo=9)                              2.469          2.824          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[7],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_410.c[1]
LUT4                x033y016z1          0.251    r     3.075       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_410.f[1]
net (fo=2)                              0.738          3.813          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_119,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_436.a[1]
LUT5                x033y016z0          0.618    f     4.431       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_436.fx[0]
net (fo=1)                              0.834          5.265          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_121,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[61]_syn_4.b[1]
LUT4                x031y016z0          0.333    f     5.598       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[61]_syn_4.f[1]
net (fo=1)                              0.158          5.756          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_123,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.a[1]
LUT4                x031y016z3          0.424    f     6.180       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.f[1]
net (fo=48)                             1.928          8.108          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b5_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[55]_syn_4.a[1]
LUT5                x018y012z3          0.424    f     8.532       5  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[55]_syn_4.f[1]
net (fo=1)                              0.594          9.126          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[6]_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[17]_syn_4.a[0]
LUT4 (reg)          x020y012z1          0.526    f     9.652       6  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[6],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.652               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[17]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.723               

Slack               : -1.694ns
Begin Point         : u_udp_cam_ctrl_cam/mult11_syn_2.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/V_s1_reg[8]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.623ns (cell 7.166ns (74%), net 2.457ns (26%))
Clock Skew          : 0.145ns
Logic Level         : 7 ( ADDER=6  LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.067          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult11_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)      x016y009            3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult11_syn_2.p[1]
net (fo=2)                              0.628          4.061          net: u_udp_cam_ctrl_cam/skin_b_d2_s2_b1[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_187.a[1]
ADDER               x014y012z2          0.881    r     4.942       1  pin: u_udp_cam_ctrl_cam/sub1_syn_187.fco
net (fo=1)                              0.000          4.942          net: u_udp_cam_ctrl_cam/sub1_syn_85,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_188.fci
ADDER               x014y012z3          0.387    f     5.329       2  pin: u_udp_cam_ctrl_cam/sub1_syn_188.fx[0]
net (fo=1)                              0.610          5.939          net: u_udp_cam_ctrl_cam/sub1_syn_5[4],  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_183.e[0]
ADDER               x015y013z3          0.781    f     6.720       3  pin: u_udp_cam_ctrl_cam/sub1_syn_183.fco
net (fo=1)                              0.000          6.720          net: u_udp_cam_ctrl_cam/sub1_syn_172,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_184.fci
ADDER               x015y014z2          0.453    f     7.173       4  pin: u_udp_cam_ctrl_cam/sub1_syn_184.fx[1]
net (fo=1)                              0.607          7.780          net: u_udp_cam_ctrl_cam/V_s1_b4[11],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[3]_syn_4.a[1]
ADDER               x015y015z0          0.627    f     8.407       5  pin: u_udp_cam_ctrl_cam/V_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          8.407          net: u_udp_cam_ctrl_cam/add13_syn_57,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[5]_syn_4.fci
ADDER               x015y015z1          0.073    f     8.480          pin: u_udp_cam_ctrl_cam/V_s1_reg[5]_syn_4.fco
net (fo=1)                              0.000          8.480          net: u_udp_cam_ctrl_cam/add13_syn_59,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/add13_syn_71.fci
ADDER               x015y016z0          0.073    f     8.553          pin: u_udp_cam_ctrl_cam/add13_syn_71.fco
net (fo=1)                              0.000          8.553          net: u_udp_cam_ctrl_cam/add13_syn_61,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/add13_syn_73.fci
ADDER               x015y016z1          0.144    f     8.697       6  pin: u_udp_cam_ctrl_cam/add13_syn_73.f[0]
net (fo=1)                              0.612          9.309          net: u_udp_cam_ctrl_cam/V_s1_b3[9],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[8]_syn_4.d[0]
LUT2 (reg)          x015y017z1          0.314    r     9.623       7  net: u_udp_cam_ctrl_cam/V_s1[8],  ../../import/udp_cam_ctrl.v(106)
--------------------------------------------------------------------  ---------------
Arrival                                                9.623               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[8]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.694               

Slack               : -1.669ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[31]_syn_4.a[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.389ns (cell 2.722ns (28%), net 6.667ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=4  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x030y021z3          0.146    r     0.355          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.q[0]
net (fo=9)                              2.469          2.824          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[7],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_410.c[1]
LUT4                x033y016z1          0.251    r     3.075       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_410.f[1]
net (fo=2)                              0.738          3.813          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_119,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_436.a[1]
LUT5                x033y016z0          0.618    f     4.431       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_436.fx[0]
net (fo=1)                              0.834          5.265          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_121,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[61]_syn_4.b[1]
LUT4                x031y016z0          0.333    f     5.598       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[61]_syn_4.f[1]
net (fo=1)                              0.158          5.756          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_123,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.a[1]
LUT4                x031y016z3          0.424    f     6.180       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.f[1]
net (fo=48)                             1.874          8.054          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b5_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[74]_syn_4.a[1]
LUT5                x022y008z3          0.424    f     8.478       5  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[74]_syn_4.f[1]
net (fo=1)                              0.594          9.072          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[4]_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[31]_syn_4.a[0]
LUT4 (reg)          x021y008z1          0.526    f     9.598       6  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[4],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.598               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[31]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.669               

Slack               : -1.629ns
Begin Point         : u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[35]_syn_4.a[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.349ns (cell 2.738ns (29%), net 6.611ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=4  LUT5=2 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x030y021z3          0.146    r     0.355          pin: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[5]_syn_4.q[0]
net (fo=9)                              2.469          2.824          net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[7],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_410.c[1]
LUT4                x033y016z1          0.251    r     3.075       1  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_410.f[1]
net (fo=2)                              0.738          3.813          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_119,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_436.a[1]
LUT5                x033y016z0          0.618    f     4.431       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_436.fx[0]
net (fo=1)                              0.834          5.265          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_121,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[61]_syn_4.b[1]
LUT4                x031y016z0          0.333    f     5.598       3  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[61]_syn_4.f[1]
net (fo=1)                              0.158          5.756          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_123,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.a[1]
LUT4                x031y016z3          0.424    f     6.180       4  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.f[1]
net (fo=48)                             2.103          8.283          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b5_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[152]_syn_4.a[0]
LUT5                x018y010z3          0.424    f     8.707       5  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[152]_syn_4.f[0]
net (fo=1)                              0.309          9.016          net: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[3]_syn_2,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[35]_syn_4.a[0]
LUT4 (reg)          x018y011z2          0.542    f     9.558       6  net: u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[3],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.558               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[35]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.629               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             8.000             3.414             4.586   u_udp_cam_ctrl_cam/mult24_syn_2.clk
    ERAM             8.000             3.414             4.586   u_udp_cam_ctrl_cam/mult23_syn_2.clk
    ERAM             8.000             3.414             4.586   u_udp_cam_ctrl_cam/mult25_syn_3.clk
    ERAM             8.000             3.400             4.600   u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_12.clkb
    ERAM             8.000             3.400             4.600   u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_2.clkb

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.067ns
Begin Point         : u_udp_cam_ctrl_cam/mux212_syn_1103.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.394ns (cell 0.161ns (40%), net 0.233ns (60%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mux212_syn_1103.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y036z2          0.109    f     0.259          pin: u_udp_cam_ctrl_cam/mux212_syn_1103.q[0]
net (fo=28)                             0.233          0.492          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(383)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.sr
reg                 x025y034z3          0.052    f     0.544               
--------------------------------------------------------------------  ---------------
Arrival                                                0.544               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.093          0.611               
--------------------------------------------------------------------  ---------------
Required                                               0.611               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.067               

Slack               : -0.012ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[5] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.333ns (cell 0.109ns (32%), net 0.224ns (68%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[2]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x023y026z2          0.109    f     0.259          pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[2]_syn_4.q[0]
net (fo=5)                              0.224          0.483          net: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[3],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[5]
EMB (reg)           x024y018            0.000    f     0.483       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.483               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.012               

Slack               : -0.012ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/wr_addr_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addra[9] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.333ns (cell 0.109ns (32%), net 0.224ns (68%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_addr_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x023y052z1          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_addr_reg[6]_syn_4.q[0]
net (fo=6)                              0.224          0.483          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_addr[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(53)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addra[9]
EMB (reg)           x024y045            0.000    f     0.483       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.483               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.012               

Slack               : -0.011ns
Begin Point         : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/curr_pix_d1_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_12.dia[6] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.334ns (cell 0.109ns (32%), net 0.225ns (68%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/curr_pix_d1_reg[1]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x022y044z2          0.109    f     0.259          pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/curr_pix_d1_reg[1]_syn_4.q[0]
net (fo=2)                              0.225          0.484          net: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/curr_pix_d0[7],  ../../import/line_buffer.v(140)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_12.dia[6]
EMB (reg)           x024y036            0.000    f     0.484       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.484               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_12.clka
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : -0.004ns
Begin Point         : u7_rx_fifo/rd_addr_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_l/inst_syn_1.addrb[11] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.341ns (cell 0.109ns (31%), net 0.232ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x006y036z1          0.109    f     0.259          pin: u7_rx_fifo/rd_addr_reg[7]_syn_4.q[0]
net (fo=7)                              0.232          0.491          net: u7_rx_fifo/rd_addr[8],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_1.addrb[11]
EMB (reg)           x008y036            0.000    f     0.491       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.491               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_1.clkb
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.004               

Slack               : -0.004ns
Begin Point         : u7_rx_fifo/rd_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_1.addrb[5] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.341ns (cell 0.109ns (31%), net 0.232ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x006y035z1          0.109    f     0.259          pin: u7_rx_fifo/rd_addr_reg[0]_syn_4.q[0]
net (fo=6)                              0.232          0.491          net: u7_rx_fifo/rd_addr[2],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.addrb[5]
EMB (reg)           x008y027            0.000    f     0.491       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.491               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.clkb
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.004               

Slack               : -0.004ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.394ns (cell 0.161ns (40%), net 0.233ns (60%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x013y059z3          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.q[1]
net (fo=27)                             0.233          0.492          net: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/rsta,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(376)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.sr
reg                 x014y059z0          0.052    f     0.544               
--------------------------------------------------------------------  ---------------
Arrival                                                0.544               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.030          0.548               
--------------------------------------------------------------------  ---------------
Required                                               0.548               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.004               

Slack               : 0.024ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[3]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_2.addra[4] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.369ns (cell 0.109ns (29%), net 0.260ns (71%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[3]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y015z0          0.109    f     0.259          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[3]_syn_3.q[1]
net (fo=6)                              0.260          0.519          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress[3],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_2.addra[4]
EMB (reg)           x024y009            0.000    f     0.519       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.519               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_2.clka
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                  0.024               

Slack               : 0.030ns
Begin Point         : frame_read_write_m0/read_buf/lt0_syn_35.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[11] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.375ns (cell 0.109ns (29%), net 0.266ns (71%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_35.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y023z0          0.109    f     0.259          pin: frame_read_write_m0/read_buf/lt0_syn_35.q[0]
net (fo=5)                              0.266          0.525          net: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[9],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[11]
EMB (reg)           x024y018            0.000    f     0.525       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.525               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                  0.030               

Slack               : 0.037ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_28.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addra[4] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.382ns (cell 0.109ns (28%), net 0.273ns (72%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_28.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x026y051z0          0.109    f     0.259          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_28.q[0]
net (fo=6)                              0.273          0.532          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_addr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(53)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addra[4]
EMB (reg)           x024y045            0.000    f     0.532       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.532               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                  0.037               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]
Min Period     :     8.241ns
Fmax           :     121.345MHz

Statistics:
Max            : SWNS     -0.241ns, STNS     -0.681ns,         4 Viol Endpoints,      1279 Total Endpoints,      4849 Paths Analyzed
Min            : HWNS     -0.004ns, HTNS     -0.004ns,         1 Viol Endpoints,      1279 Total Endpoints,      4849 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.241ns
Begin Point         : frame_read_write_m0/write_data[16]_syn_5.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_8.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.961ns (cell 4.507ns (56%), net 3.454ns (44%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_data[16]_syn_5.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.146    r     0.355          pin: frame_read_write_m0/write_data[16]_syn_5.q[0]
net (fo=1)                              0.479          0.834          net: frame_read_write_m0/write_buf/shift_wraddr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.a[1]
ADDER               x005y020z0          0.627    f     1.461       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.461          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER               x005y020z1          0.144    f     1.605       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[0]
net (fo=3)                              0.764          2.369          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[1],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.a[1]
ADDER               x002y020z2          0.881    r     3.250       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.250          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER               x002y020z3          0.198    r     3.448       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.f[0]
net (fo=1)                              0.944          4.392          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[3],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[0]
ADDER               x002y018z0          0.627    f     5.019       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          5.019          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER               x002y018z1          0.073    f     5.092          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          5.092          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER               x002y019z0          0.073    f     5.165          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          5.165          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER               x002y019z1          0.073    f     5.238          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          5.238          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER               x002y020z0          0.073    f     5.311          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.311          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x002y020z1          0.073    f     5.384          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.384          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x002y021z0          0.073    f     5.457          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.457          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x002y021z1          0.073    f     5.530          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.530          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x002y022z0          0.073    f     5.603          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.603          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x002y022z1          0.144    f     5.747       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.794          6.541          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_164.a[0]
LUT5                x006y026z2          0.424    f     6.965       7  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_164.f[0]
net (fo=5)                              0.473          7.438          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_8.a[1]
LUT5 (reg)          x005y027z0          0.732    f     8.170       8  net: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r,  ../../src/frame_fifo_read.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                                8.170               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_8.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.241               

Slack               : -0.193ns
Begin Point         : frame_read_write_m0/write_data[16]_syn_5.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.913ns (cell 4.317ns (54%), net 3.596ns (46%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_data[16]_syn_5.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.146    r     0.355          pin: frame_read_write_m0/write_data[16]_syn_5.q[0]
net (fo=1)                              0.479          0.834          net: frame_read_write_m0/write_buf/shift_wraddr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.a[1]
ADDER               x005y020z0          0.627    f     1.461       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.461          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER               x005y020z1          0.144    f     1.605       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[0]
net (fo=3)                              0.764          2.369          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[1],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.a[1]
ADDER               x002y020z2          0.881    r     3.250       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.250          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER               x002y020z3          0.198    r     3.448       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.f[0]
net (fo=1)                              0.944          4.392          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[3],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[0]
ADDER               x002y018z0          0.627    f     5.019       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          5.019          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER               x002y018z1          0.073    f     5.092          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          5.092          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER               x002y019z0          0.073    f     5.165          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          5.165          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER               x002y019z1          0.073    f     5.238          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          5.238          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER               x002y020z0          0.073    f     5.311          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.311          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x002y020z1          0.073    f     5.384          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.384          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x002y021z0          0.073    f     5.457          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.457          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x002y021z1          0.073    f     5.530          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.530          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x002y022z0          0.073    f     5.603          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.603          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x002y022z1          0.144    f     5.747       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.794          6.541          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_164.a[0]
LUT5                x006y026z2          0.424    f     6.965       7  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_164.f[0]
net (fo=5)                              0.615          7.580          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1]
LUT4 (reg)          x004y028z2          0.542    f     8.122       8  net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[2],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                8.122               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.193               

Slack               : -0.160ns
Begin Point         : frame_read_write_m0/write_data[16]_syn_5.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.a[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.880ns (cell 4.317ns (54%), net 3.563ns (46%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_data[16]_syn_5.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.146    r     0.355          pin: frame_read_write_m0/write_data[16]_syn_5.q[0]
net (fo=1)                              0.479          0.834          net: frame_read_write_m0/write_buf/shift_wraddr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.a[1]
ADDER               x005y020z0          0.627    f     1.461       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.461          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER               x005y020z1          0.144    f     1.605       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[0]
net (fo=3)                              0.764          2.369          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[1],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.a[1]
ADDER               x002y020z2          0.881    r     3.250       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.250          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER               x002y020z3          0.198    r     3.448       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.f[0]
net (fo=1)                              0.944          4.392          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[3],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[0]
ADDER               x002y018z0          0.627    f     5.019       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          5.019          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER               x002y018z1          0.073    f     5.092          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          5.092          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER               x002y019z0          0.073    f     5.165          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          5.165          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER               x002y019z1          0.073    f     5.238          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          5.238          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER               x002y020z0          0.073    f     5.311          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.311          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x002y020z1          0.073    f     5.384          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.384          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x002y021z0          0.073    f     5.457          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.457          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x002y021z1          0.073    f     5.530          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.530          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x002y022z0          0.073    f     5.603          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.603          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x002y022z1          0.144    f     5.747       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              1.067          6.814          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[16]_syn_4.a[0]
LUT5                x004y025z3          0.424    f     7.238       7  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[16]_syn_4.f[0]
net (fo=1)                              0.309          7.547          net: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_160,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.a[0]
LUT4 (reg)          x005y025z2          0.542    f     8.089       8  net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[2],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                8.089               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.160               

Slack               : -0.087ns
Begin Point         : frame_read_write_m0/write_data[16]_syn_5.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.807ns (cell 4.507ns (57%), net 3.300ns (43%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_data[16]_syn_5.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.146    r     0.355          pin: frame_read_write_m0/write_data[16]_syn_5.q[0]
net (fo=1)                              0.479          0.834          net: frame_read_write_m0/write_buf/shift_wraddr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.a[1]
ADDER               x005y020z0          0.627    f     1.461       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.461          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER               x005y020z1          0.144    f     1.605       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[0]
net (fo=3)                              0.764          2.369          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[1],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.a[1]
ADDER               x002y020z2          0.881    r     3.250       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.250          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER               x002y020z3          0.198    r     3.448       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.f[0]
net (fo=1)                              0.944          4.392          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[3],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[0]
ADDER               x002y018z0          0.627    f     5.019       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          5.019          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER               x002y018z1          0.073    f     5.092          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          5.092          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER               x002y019z0          0.073    f     5.165          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          5.165          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER               x002y019z1          0.073    f     5.238          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          5.238          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER               x002y020z0          0.073    f     5.311          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.311          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x002y020z1          0.073    f     5.384          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.384          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x002y021z0          0.073    f     5.457          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.457          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x002y021z1          0.073    f     5.530          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.530          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x002y022z0          0.073    f     5.603          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.603          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x002y022z1          0.144    f     5.747       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.794          6.541          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_164.a[0]
LUT5                x006y026z2          0.424    f     6.965       7  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_164.f[0]
net (fo=5)                              0.319          7.284          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.a[1]
LUT5 (reg)          x004y026z1          0.732    f     8.016       8  net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[3],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                8.016               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.087               

Slack               : 0.012ns
Begin Point         : frame_read_write_m0/write_data[16]_syn_5.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.708ns (cell 4.146ns (53%), net 3.562ns (47%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_data[16]_syn_5.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.146    r     0.355          pin: frame_read_write_m0/write_data[16]_syn_5.q[0]
net (fo=1)                              0.479          0.834          net: frame_read_write_m0/write_buf/shift_wraddr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.a[1]
ADDER               x005y020z0          0.627    f     1.461       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.461          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER               x005y020z1          0.144    f     1.605       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[0]
net (fo=3)                              0.764          2.369          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[1],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.a[1]
ADDER               x002y020z2          0.881    r     3.250       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.250          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER               x002y020z3          0.198    r     3.448       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.f[0]
net (fo=1)                              0.944          4.392          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[3],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[0]
ADDER               x002y018z0          0.627    f     5.019       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          5.019          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER               x002y018z1          0.073    f     5.092          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          5.092          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER               x002y019z0          0.073    f     5.165          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          5.165          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER               x002y019z1          0.073    f     5.238          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          5.238          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER               x002y020z0          0.073    f     5.311          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.311          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x002y020z1          0.073    f     5.384          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.384          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x002y021z0          0.073    f     5.457          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.457          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x002y021z1          0.073    f     5.530          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.530          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x002y022z0          0.073    f     5.603          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.603          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x002y022z1          0.144    f     5.747       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.618          6.365          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6]_syn_4.a[0]
LUT5                x004y024z3          0.424    f     6.789       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6]_syn_4.f[0]
net (fo=2)                              0.757          7.546          net: frame_read_write_m0/frame_fifo_write_m0/sel1_syn_9,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.d[0]
LUT3 (reg)          x003y025z2          0.371    r     7.917       8  net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[3],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                7.917               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  0.012               

Slack               : 0.129ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_11.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.591ns (cell 4.558ns (60%), net 3.033ns (40%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x013y052z0          0.146    r     0.355          pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.q[1]
net (fo=1)                              0.602          0.957          net: u_video_subsystem/frame_read_write_m0/write_buf/shift_wraddr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.a[1]
ADDER               x013y053z0          0.627    f     1.584       1  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.584          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER               x013y053z1          0.355    f     1.939       2  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.603          2.542          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER               x010y054z2          0.770    f     3.312       3  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.312          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER               x010y054z3          0.132    f     3.444          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fco
net (fo=1)                              0.000          3.444          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_112,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fci
ADDER               x010y055z2          0.132    f     3.576          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          3.576          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x010y055z3          0.132    f     3.708          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          3.708          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x010y056z2          0.264    r     3.972       4  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.f[1]
net (fo=1)                              0.757          4.729          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_b[17],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.b[0]
ADDER               x011y057z1          0.627    f     5.356       5  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.356          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x011y058z0          0.073    f     5.429          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.429          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x011y058z1          0.144    f     5.573       6  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.459          6.032          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u7_rx_fifo/wr_data_pipe_reg[15]_syn_4.a[0]
LUT5                x011y058z2          0.424    f     6.456       7  pin: u7_rx_fifo/wr_data_pipe_reg[15]_syn_4.f[0]
net (fo=6)                              0.612          7.068          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_159,  ../../src/frame_fifo_read.v(174)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_11.a[1]
LUT5 (reg)          x009y059z1          0.732    f     7.800       8  net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r,  ../../src/frame_fifo_read.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                                7.800               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_11.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  0.129               

Slack               : 0.130ns
Begin Point         : frame_read_write_m0/write_data[16]_syn_5.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.590ns (cell 4.317ns (56%), net 3.273ns (44%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_data[16]_syn_5.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.146    r     0.355          pin: frame_read_write_m0/write_data[16]_syn_5.q[0]
net (fo=1)                              0.479          0.834          net: frame_read_write_m0/write_buf/shift_wraddr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.a[1]
ADDER               x005y020z0          0.627    f     1.461       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.461          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER               x005y020z1          0.144    f     1.605       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[0]
net (fo=3)                              0.764          2.369          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[1],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.a[1]
ADDER               x002y020z2          0.881    r     3.250       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.250          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER               x002y020z3          0.198    r     3.448       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.f[0]
net (fo=1)                              0.944          4.392          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[3],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[0]
ADDER               x002y018z0          0.627    f     5.019       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          5.019          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER               x002y018z1          0.073    f     5.092          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          5.092          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER               x002y019z0          0.073    f     5.165          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          5.165          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER               x002y019z1          0.073    f     5.238          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          5.238          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER               x002y020z0          0.073    f     5.311          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.311          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x002y020z1          0.073    f     5.384          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.384          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x002y021z0          0.073    f     5.457          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.457          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x002y021z1          0.073    f     5.530          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.530          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x002y022z0          0.073    f     5.603          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.603          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x002y022z1          0.144    f     5.747       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.618          6.365          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6]_syn_4.a[0]
LUT5                x004y024z3          0.424    f     6.789       7  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[6]_syn_4.f[0]
net (fo=2)                              0.468          7.257          net: frame_read_write_m0/frame_fifo_write_m0/sel1_syn_9,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.a[1]
LUT4 (reg)          x003y025z2          0.542    f     7.799       8  net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r,  ../../src/frame_fifo_write.v(66)
--------------------------------------------------------------------  ---------------
Arrival                                                7.799               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_9.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  0.130               

Slack               : 0.282ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.438ns (cell 4.558ns (61%), net 2.880ns (39%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x013y052z0          0.146    r     0.355          pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.q[1]
net (fo=1)                              0.602          0.957          net: u_video_subsystem/frame_read_write_m0/write_buf/shift_wraddr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.a[1]
ADDER               x013y053z0          0.627    f     1.584       1  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.584          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER               x013y053z1          0.355    f     1.939       2  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.603          2.542          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER               x010y054z2          0.770    f     3.312       3  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.312          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER               x010y054z3          0.132    f     3.444          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fco
net (fo=1)                              0.000          3.444          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_112,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fci
ADDER               x010y055z2          0.132    f     3.576          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          3.576          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x010y055z3          0.132    f     3.708          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          3.708          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x010y056z2          0.264    r     3.972       4  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.f[1]
net (fo=1)                              0.757          4.729          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_b[17],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.b[0]
ADDER               x011y057z1          0.627    f     5.356       5  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.356          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x011y058z0          0.073    f     5.429          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.429          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x011y058z1          0.144    f     5.573       6  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.459          6.032          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u7_rx_fifo/wr_data_pipe_reg[15]_syn_4.a[0]
LUT5                x011y058z2          0.424    f     6.456       7  pin: u7_rx_fifo/wr_data_pipe_reg[15]_syn_4.f[0]
net (fo=6)                              0.459          6.915          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_159,  ../../src/frame_fifo_read.v(174)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.a[1]
LUT5 (reg)          x010y059z0          0.732    f     7.647       8  net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[3],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                7.647               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  0.282               

Slack               : 0.285ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.435ns (cell 4.558ns (61%), net 2.877ns (39%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x013y052z0          0.146    r     0.355          pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.q[1]
net (fo=1)                              0.602          0.957          net: u_video_subsystem/frame_read_write_m0/write_buf/shift_wraddr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(58)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.a[1]
ADDER               x013y053z0          0.627    f     1.584       1  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.584          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER               x013y053z1          0.355    f     1.939       2  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.603          2.542          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER               x010y054z2          0.770    f     3.312       3  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.312          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER               x010y054z3          0.132    f     3.444          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fco
net (fo=1)                              0.000          3.444          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_112,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fci
ADDER               x010y055z2          0.132    f     3.576          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          3.576          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x010y055z3          0.132    f     3.708          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          3.708          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_120,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x010y056z2          0.264    r     3.972       4  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_131.f[1]
net (fo=1)                              0.757          4.729          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_b[17],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.b[0]
ADDER               x011y057z1          0.627    f     5.356       5  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.356          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x011y058z0          0.073    f     5.429          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.429          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x011y058z1          0.144    f     5.573       6  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.459          6.032          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u7_rx_fifo/wr_data_pipe_reg[15]_syn_4.a[0]
LUT5                x011y058z2          0.424    f     6.456       7  pin: u7_rx_fifo/wr_data_pipe_reg[15]_syn_4.f[0]
net (fo=6)                              0.456          6.912          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_159,  ../../src/frame_fifo_read.v(174)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1]
LUT5 (reg)          x010y059z1          0.732    f     7.644       8  net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[2],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                7.644               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               

Slack               : 0.462ns
Begin Point         : mode_mem_rst_cnt_reg[11]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/add5_syn_130.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.074ns (cell 0.961ns (13%), net 6.113ns (87%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT3=1 )
Max Fanout          : 57
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: mode_mem_rst_cnt_reg[11]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x003y027z3          0.146    r     0.355          pin: mode_mem_rst_cnt_reg[11]_syn_4.q[0]
net (fo=2)                              0.952          1.307          net: mode_mem_rst_cnt[11],  ../../top_dual_udp.v(165)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_rd_addr_4d_reg[8]_syn_4.d[1]
LUT4                x001y028z2          0.262    r     1.569       1  pin: u_sdram_ip/u2_ram/u2_wrrd/app_rd_addr_4d_reg[8]_syn_4.f[1]
net (fo=1)                              0.307          1.876          net: u_sdram_ip/u2_ram/u1_init_ref/ras_reg_syn_6,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_rd_addr_2d_reg[8]_syn_4.d[0]
LUT3                x002y028z2          0.262    r     2.138       2  pin: u_sdram_ip/u2_ram/u2_wrrd/app_rd_addr_2d_reg[8]_syn_4.f[0]
net (fo=14)                             2.087          4.225          net: u_sdram_ip/u2_ram/u1_init_ref/ras_reg_syn_12,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(0)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/rst_syn_24.d[1]
LUT4                x011y030z0          0.205    r     4.430       3  pin: frame_read_write_m0/frame_fifo_read_m0/rst_syn_24.f[1]
net (fo=57)                             2.767          7.197          net: frame_read_write_m0/frame_fifo_read_m0/rst_dup_5,  ../../src/frame_fifo_read.v(12)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add5_syn_130.sr
ADDER (reg)         x001y021z2          0.086    r     7.283               
--------------------------------------------------------------------  ---------------
Arrival                                                7.283               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add5_syn_130.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                        -0.043          7.745               
--------------------------------------------------------------------  ---------------
Required                                               7.745               
--------------------------------------------------------------------  ---------------
Slack                                                  0.462               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.004ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addra[5] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.341ns (cell 0.109ns (31%), net 0.232ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x023y062z1          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.q[1]
net (fo=6)                              0.232          0.491          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_addr[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(53)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addra[5]
EMB (reg)           x024y054            0.000    f     0.491       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.491               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clka
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.004               

Slack               : 0.112ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.510ns (cell 0.161ns (31%), net 0.349ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x013y058z2          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=29)                             0.349          0.608          net: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/rstb,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(383)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.sr
reg                 x014y057z2          0.052    f     0.660               
--------------------------------------------------------------------  ---------------
Arrival                                                0.660               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.030          0.548               
--------------------------------------------------------------------  ---------------
Required                                               0.548               
--------------------------------------------------------------------  ---------------
Slack                                                  0.112               

Slack               : 0.113ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.511ns (cell 0.161ns (31%), net 0.350ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x011y059z2          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.q[0]
net (fo=7)                              0.350          0.609          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.sr
reg                 x013y058z2          0.052    f     0.661               
--------------------------------------------------------------------  ---------------
Arrival                                                0.661               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.030          0.548               
--------------------------------------------------------------------  ---------------
Required                                               0.548               
--------------------------------------------------------------------  ---------------
Slack                                                  0.113               

Slack               : 0.138ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addra[6] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.483ns (cell 0.109ns (22%), net 0.374ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y028z0          0.109    f     0.259          pin: frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.q[0]
net (fo=6)                              0.374          0.633          net: frame_read_write_m0/read_buf/wr_addr[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addra[6]
EMB (reg)           x024y027            0.000    f     0.633       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.633               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clka
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                  0.138               

Slack               : 0.141ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addra[6] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.486ns (cell 0.109ns (22%), net 0.377ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x023y062z1          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_addr_reg[2]_syn_4.q[1]
net (fo=6)                              0.377          0.636          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_addr[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(53)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addra[6]
EMB (reg)           x024y054            0.000    f     0.636       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.636               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clka
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                  0.141               

Slack               : 0.214ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_3d_reg[14]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[14]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_3d_reg[14]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x022y052z0          0.109    f     0.259          pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_3d_reg[14]_syn_4.q[0]
net (fo=1)                              0.216          0.475          net: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_3d[15],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[14]_syn_4.mi[0]
reg                 x023y052z3          0.095    f     0.570          net: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d[15],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[14]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x021y066z2          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.q[1]
net (fo=1)                              0.216          0.475          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[1]
reg                 x020y066z1          0.095    f     0.570          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x020y066z0          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.q[0]
net (fo=1)                              0.216          0.475          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
reg                 x021y066z2          0.095    f     0.570          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.216ns
Begin Point         : frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.614ns (cell 0.161ns (26%), net 0.453ns (74%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x002y016z2          0.109    f     0.259          pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.q[0]
net (fo=27)                             0.453          0.712          net: frame_read_write_m0/write_buf/ram_inst/rstb,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(383)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.sr
reg                 x006y018z3          0.052    f     0.764               
--------------------------------------------------------------------  ---------------
Arrival                                                0.764               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.030          0.548               
--------------------------------------------------------------------  ---------------
Required                                               0.548               
--------------------------------------------------------------------  ---------------
Slack                                                  0.216               

Slack               : 0.223ns
Begin Point         : u_udp_cam_ctrl_tf/lt2_syn_31.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_tf/add3_syn_84.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_udp_cam_ctrl_tf/lt2_syn_31.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x013y034z0          0.109    f     0.259          pin: u_udp_cam_ctrl_tf/lt2_syn_31.q[0]
net (fo=1)                              0.225          0.484          net: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_2d[16],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_udp_cam_ctrl_tf/add3_syn_84.mi[0]
ADDER (reg)         x011y034z0          0.095    f     0.579          net: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_3d[16],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_udp_cam_ctrl_tf/add3_syn_84.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               


----------------------------------------------------------------------------------------------------
Path Group     :     u_rx_pll/pll_inst.clkc[1] -> u_rx_pll/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_rx_pll/pll_inst.clkc[1]
To Clock       :     u_rx_pll/pll_inst.clkc[1]
Min Period     :     5.231ns
Fmax           :     191.168MHz

Statistics:
Max            : SWNS      2.769ns, STNS      0.000ns,         0 Viol Endpoints,       674 Total Endpoints,      1418 Paths Analyzed
Min            : HWNS      0.094ns, HTNS      0.000ns,         0 Viol Endpoints,       674 Total Endpoints,      1418 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.769ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.880ns (cell 1.631ns (33%), net 3.249ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.201         -2.201          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.201          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.201          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.410          0.209          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z2          0.146    r     0.355          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.q[0]
net (fo=7)                              0.492          0.847          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.a[0]
LUT4                x012y066z0          0.408    f     1.255       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[0]
net (fo=2)                              0.456          1.711          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.d[1]
LUT4                x012y066z0          0.205    r     1.916       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[1]
net (fo=2)                              0.456          2.372          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.d[1]
LUT4                x013y067z3          0.262    r     2.634       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.309          2.943          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT3                x013y068z3          0.262    r     3.205       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=3)                              0.790          3.995          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.d[1]
LUT5                x013y068z2          0.262    r     4.257       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.f[1]
net (fo=6)                              0.746          5.003          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.sr
ADDER (reg)         x013y068z0          0.086    r     5.089               
--------------------------------------------------------------------  ---------------
Arrival                                                5.089               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                        -0.043          7.858               
--------------------------------------------------------------------  ---------------
Required                                               7.858               
--------------------------------------------------------------------  ---------------
Slack                                                  2.769               

Slack               : 2.769ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.880ns (cell 1.631ns (33%), net 3.249ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.201         -2.201          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.201          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.201          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.410          0.209          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z2          0.146    r     0.355          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.q[0]
net (fo=7)                              0.492          0.847          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.a[0]
LUT4                x012y066z0          0.408    f     1.255       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[0]
net (fo=2)                              0.456          1.711          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.d[1]
LUT4                x012y066z0          0.205    r     1.916       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[1]
net (fo=2)                              0.456          2.372          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.d[1]
LUT4                x013y067z3          0.262    r     2.634       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.309          2.943          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT3                x013y068z3          0.262    r     3.205       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=3)                              0.790          3.995          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.d[1]
LUT5                x013y068z2          0.262    r     4.257       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.f[1]
net (fo=6)                              0.746          5.003          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.sr
ADDER (reg)         x013y068z1          0.086    r     5.089               
--------------------------------------------------------------------  ---------------
Arrival                                                5.089               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                        -0.043          7.858               
--------------------------------------------------------------------  ---------------
Required                                               7.858               
--------------------------------------------------------------------  ---------------
Slack                                                  2.769               

Slack               : 2.849ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_3.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.a[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.871ns (cell 2.277ns (46%), net 2.594ns (54%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=5 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.201         -2.201          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.201          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.201          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.410          0.209          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_3.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x014y068z1          0.146    r     0.355          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_3.q[1]
net (fo=2)                              0.765          1.120          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R[3],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[1]
LUT4                x015y067z3          0.424    f     1.544       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[5]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[1]
net (fo=1)                              0.456          2.000          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[1]
LUT4                x014y066z3          0.424    f     2.424       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[1]
net (fo=2)                              0.594          3.018          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.a[0]
LUT4                x014y067z1          0.408    f     3.426       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.f[0]
net (fo=3)                              0.470          3.896          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_hTRAnbrn,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.b[0]
LUT4                x012y067z0          0.333    f     4.229       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[0]
net (fo=1)                              0.309          4.538          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_10,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.a[0]
LUT4 (reg)          x013y067z3          0.542    f     5.080       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_CWOYsM5J,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.080               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  2.849               

Slack               : 2.914ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.735ns (cell 1.631ns (34%), net 3.104ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.201         -2.201          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.201          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.201          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.410          0.209          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z2          0.146    r     0.355          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.q[0]
net (fo=7)                              0.492          0.847          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.a[0]
LUT4                x012y066z0          0.408    f     1.255       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[0]
net (fo=2)                              0.456          1.711          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.d[1]
LUT4                x012y066z0          0.205    r     1.916       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[1]
net (fo=2)                              0.456          2.372          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.d[1]
LUT4                x013y067z3          0.262    r     2.634       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.309          2.943          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT3                x013y068z3          0.262    r     3.205       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=3)                              0.790          3.995          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.d[1]
LUT5                x013y068z2          0.262    r     4.257       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.f[1]
net (fo=6)                              0.601          4.858          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0]_syn_4.sr
reg                 x014y068z0          0.086    r     4.944               
--------------------------------------------------------------------  ---------------
Arrival                                                4.944               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                        -0.043          7.858               
--------------------------------------------------------------------  ---------------
Required                                               7.858               
--------------------------------------------------------------------  ---------------
Slack                                                  2.914               

Slack               : 2.914ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.735ns (cell 1.631ns (34%), net 3.104ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.201         -2.201          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.201          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.201          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.410          0.209          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z2          0.146    r     0.355          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.q[0]
net (fo=7)                              0.492          0.847          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.a[0]
LUT4                x012y066z0          0.408    f     1.255       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[0]
net (fo=2)                              0.456          1.711          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.d[1]
LUT4                x012y066z0          0.205    r     1.916       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[1]
net (fo=2)                              0.456          2.372          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.d[1]
LUT4                x013y067z3          0.262    r     2.634       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.309          2.943          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT3                x013y068z3          0.262    r     3.205       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=3)                              0.790          3.995          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.d[1]
LUT5                x013y068z2          0.262    r     4.257       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.f[1]
net (fo=6)                              0.601          4.858          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.sr
ADDER (reg)         x013y067z1          0.086    r     4.944               
--------------------------------------------------------------------  ---------------
Arrival                                                4.944               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                        -0.043          7.858               
--------------------------------------------------------------------  ---------------
Required                                               7.858               
--------------------------------------------------------------------  ---------------
Slack                                                  2.914               

Slack               : 2.914ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.735ns (cell 1.631ns (34%), net 3.104ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.201         -2.201          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.201          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.201          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.410          0.209          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z2          0.146    r     0.355          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.q[0]
net (fo=7)                              0.492          0.847          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.a[0]
LUT4                x012y066z0          0.408    f     1.255       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[0]
net (fo=2)                              0.456          1.711          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.d[1]
LUT4                x012y066z0          0.205    r     1.916       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[1]
net (fo=2)                              0.456          2.372          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.d[1]
LUT4                x013y067z3          0.262    r     2.634       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.309          2.943          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT3                x013y068z3          0.262    r     3.205       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=3)                              0.790          3.995          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.d[1]
LUT5                x013y068z2          0.262    r     4.257       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.f[1]
net (fo=6)                              0.601          4.858          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.sr
ADDER (reg)         x013y069z0          0.086    r     4.944               
--------------------------------------------------------------------  ---------------
Arrival                                                4.944               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                        -0.043          7.858               
--------------------------------------------------------------------  ---------------
Required                                               7.858               
--------------------------------------------------------------------  ---------------
Slack                                                  2.914               

Slack               : 2.914ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.735ns (cell 1.631ns (34%), net 3.104ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.201         -2.201          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.201          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.201          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.410          0.209          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z2          0.146    r     0.355          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.q[0]
net (fo=7)                              0.492          0.847          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.a[0]
LUT4                x012y066z0          0.408    f     1.255       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[0]
net (fo=2)                              0.456          1.711          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.d[1]
LUT4                x012y066z0          0.205    r     1.916       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[1]
net (fo=2)                              0.456          2.372          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.d[1]
LUT4                x013y067z3          0.262    r     2.634       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.309          2.943          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT3                x013y068z3          0.262    r     3.205       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=3)                              0.790          3.995          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.d[1]
LUT5                x013y068z2          0.262    r     4.257       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.f[1]
net (fo=6)                              0.601          4.858          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.sr
ADDER (reg)         x013y069z1          0.086    r     4.944               
--------------------------------------------------------------------  ---------------
Arrival                                                4.944               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                        -0.043          7.858               
--------------------------------------------------------------------  ---------------
Required                                               7.858               
--------------------------------------------------------------------  ---------------
Slack                                                  2.914               

Slack               : 3.005ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_F3nxfdNo$al102_Ba3Y7fv8/al102_ofxvb7U3_reg_syn_17.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_20.b[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.715ns (cell 1.234ns (26%), net 3.481ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.201         -2.201          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.201          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.201          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.410          0.209          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_F3nxfdNo$al102_Ba3Y7fv8/al102_ofxvb7U3_reg_syn_17.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x014y063z1          0.146    r     0.355          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_F3nxfdNo$al102_Ba3Y7fv8/al102_ofxvb7U3_reg_syn_17.q[0]
net (fo=65)                             1.782          2.137          net: u4_trimac_block/rx_clk_en,  ../../import/temac_block.v(15)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[8]_syn_4.b[0]
LUT3                x021y069z2          0.431    f     2.568       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[8]_syn_4.f[0]
net (fo=8)                              1.699          4.267          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_rBT2HiW3/al102_7ap8NVcT_reg_syn_8,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_20.b[1]
LUT5 (reg)          x017y069z1          0.657    f     4.924       2  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.924               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_20.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  3.005               

Slack               : 3.065ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[7]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_28.a[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.655ns (cell 1.406ns (30%), net 3.249ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=3  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.201         -2.201          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.201          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.201          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.410          0.209          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[7]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x011y064z3          0.146    r     0.355          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[7]_syn_4.q[1]
net (fo=8)                              0.806          1.161          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[7],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[6]_syn_4.d[1]
LUT4                x011y062z0          0.205    r     1.366       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[6]_syn_4.f[1]
net (fo=6)                              0.764          2.130          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_28.d[1]
LUT4                x013y061z3          0.262    r     2.392       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_28.f[1]
net (fo=8)                              1.223          3.615          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n31,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_34.c[1]
LUT2                x013y061z1          0.251    r     3.866       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_34.f[1]
net (fo=3)                              0.456          4.322          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_18,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_28.a[0]
LUT4 (reg)          x013y061z3          0.542    f     4.864       4  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[29],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.864               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_28.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  3.065               

Slack               : 3.291ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_14.b[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.457ns (cell 1.994ns (44%), net 2.463ns (56%))
Clock Skew          : 0.036ns
Logic Level         : 5 ( LUT4=4  LUT5=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.201         -2.201          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.201          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.201          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.410          0.209          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z2          0.146    r     0.355          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_EYpHMlbx_reg_syn_5.q[0]
net (fo=7)                              0.492          0.847          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RZPnf_Yf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.a[0]
LUT4                x012y066z0          0.408    f     1.255       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[0]
net (fo=2)                              0.456          1.711          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.d[1]
LUT4                x012y066z0          0.205    r     1.916       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift_reg[9]_syn_4.f[1]
net (fo=2)                              0.456          2.372          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.d[1]
LUT4                x013y067z3          0.262    r     2.634       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.465          3.099          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_gR2N1e7t/al102_SCxeNf1R_reg[2]_syn_4.a[0]
LUT5                x012y067z3          0.424    f     3.523       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_gR2N1e7t/al102_SCxeNf1R_reg[2]_syn_4.f[0]
net (fo=1)                              0.594          4.117          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_14.b[0]
LUT4 (reg)          x010y067z2          0.549    f     4.666       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.666               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_14.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.015          7.957               
--------------------------------------------------------------------  ---------------
Required                                               7.957               
--------------------------------------------------------------------  ---------------
Slack                                                  3.291               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.094ns
Begin Point         : u7_rx_fifo/wr_addr_reg[6]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_11.addra[3] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.109ns (24%), net 0.330ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.879         -1.879          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.879          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.879          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.029          0.150          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x006y039z1          0.109    f     0.259          pin: u7_rx_fifo/wr_addr_reg[6]_syn_4.q[0]
net (fo=8)                              0.330          0.589          net: u7_rx_fifo/wr_addr[0],  ../../import/rx_client_fifo.v(76)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.addra[3]
EMB (reg)           x008y036            0.000    f     0.589       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                  0.094               

Slack               : 0.103ns
Begin Point         : u7_rx_fifo/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_l/inst_syn_1.addra[5] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.879         -1.879          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.879          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.879          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.029          0.150          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x007y039z0          0.109    f     0.259          pin: u7_rx_fifo/wr_addr_reg[2]_syn_4.q[1]
net (fo=7)                              0.339          0.598          net: u7_rx_fifo/wr_addr[2],  ../../import/rx_client_fifo.v(76)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_1.addra[5]
EMB (reg)           x008y036            0.000    f     0.598       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.598               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                  0.103               

Slack               : 0.112ns
Begin Point         : u7_rx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_11.csa[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.457ns (cell 0.109ns (23%), net 0.348ns (77%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.879         -1.879          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.879          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.879          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.029          0.150          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x007y040z0          0.109    f     0.259          pin: u7_rx_fifo/wr_addr_reg[10]_syn_4.q[1]
net (fo=7)                              0.348          0.607          net: u7_rx_fifo/wr_addr[10],  ../../import/rx_client_fifo.v(76)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.csa[0]
EMB (reg)           x008y036            0.000    f     0.607               
--------------------------------------------------------------------  ---------------
Arrival                                                0.607               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                  0.112               

Slack               : 0.156ns
Begin Point         : u7_rx_fifo/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_1.addra[5] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.564ns (cell 0.109ns (19%), net 0.455ns (81%))
Clock Skew          : 0.108ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.879         -1.879          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.879          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.879          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.029          0.150          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x007y039z0          0.109    f     0.259          pin: u7_rx_fifo/wr_addr_reg[2]_syn_4.q[1]
net (fo=7)                              0.455          0.714          net: u7_rx_fifo/wr_addr[2],  ../../import/rx_client_fifo.v(76)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.addra[5]
EMB (reg)           x008y027            0.000    f     0.714       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.714               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.093          0.558               
--------------------------------------------------------------------  ---------------
Required                                               0.558               
--------------------------------------------------------------------  ---------------
Slack                                                  0.156               

Slack               : 0.214ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.879         -1.879          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.879          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.879          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.029          0.150          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x014y068z2          0.109    f     0.259          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg_syn_4.q[0]
net (fo=2)                              0.216          0.475          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_CaBbJhyg,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.mi[1]
reg                 x013y068z3          0.095    f     0.570          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R[0],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[0]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[8]_syn_6.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[4]_syn_3.mi[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.879         -1.879          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.879          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.879          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.029          0.150          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[8]_syn_6.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x012y060z2          0.109    f     0.259          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[8]_syn_6.q[0]
net (fo=1)                              0.216          0.475          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_3J80Reqk_aead6cd6dadd/al102_RXwO_NRE[4],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[4]_syn_3.mi[1]
reg                 x011y060z0          0.095    f     0.570          net: rx_data[4],  ../../top_dual_udp.v(347)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[4]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.222ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.428ns (cell 0.204ns (47%), net 0.224ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.879         -1.879          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.879          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.879          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.029          0.150          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x021y068z2          0.109    f     0.259          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.q[1]
net (fo=5)                              0.224          0.483          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_DuhVyho3[2],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_3.mi[1]
reg                 x022y068z2          0.095    f     0.578          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R[0],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.578               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.222               

Slack               : 0.223ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_23.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_UkM0qNWm_reg_syn_5.mi[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.879         -1.879          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.879          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.879          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.029          0.150          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_23.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x010y065z1          0.109    f     0.259          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_23.q[0]
net (fo=2)                              0.225          0.484          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh_,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_UkM0qNWm_reg_syn_5.mi[1]
reg                 x011y065z0          0.095    f     0.579          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_y7WDGgou,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_UkM0qNWm_reg_syn_5.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.879         -1.879          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.879          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.879          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.029          0.150          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x026y069z2          0.109    f     0.259          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.q[1]
net (fo=1)                              0.225          0.484          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8[6],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[6]_syn_4.mi[0]
reg                 x025y069z0          0.095    f     0.579          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj[6],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[6]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_3.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_3.mi[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.879         -1.879          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.879          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.879          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.029          0.150          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x015y068z1          0.109    f     0.259          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_3.q[1]
net (fo=1)                              0.225          0.484          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R[2],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_3.mi[1]
reg                 x014y068z1          0.095    f     0.579          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R[3],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> sd_card_clk
Type           :     Self
From Clock     :     sd_card_clk
To Clock       :     sd_card_clk
Min Period     :     9.344ns
Fmax           :     107.021MHz

Statistics:
Max            : SWNS      0.656ns, STNS      0.000ns,         0 Viol Endpoints,       639 Total Endpoints,      2127 Paths Analyzed
Min            : HWNS     -2.543ns, HTNS    -15.324ns,        11 Viol Endpoints,       639 Total Endpoints,      2127 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.656ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.064ns (cell 2.053ns (22%), net 7.011ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT2=6  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.276          0.209          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.355          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             1.316          1.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.922       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.864          2.786          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     2.991       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.594          3.585          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     3.993       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              1.047          5.040          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     5.245       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.468          5.713          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     5.975       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.944          6.919          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.d[1]
LUT4                x009y001z3          0.262    r     7.181       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.f[1]
net (fo=14)                             1.778          8.959          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.d[0]
LUT2 (reg)          x022y003z1          0.314    r     9.273       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[4],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.273               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                        -0.043          9.929               
--------------------------------------------------------------------  ---------------
Required                                               9.929               
--------------------------------------------------------------------  ---------------
Slack                                                  0.656               

Slack               : 0.656ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.d[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 9.064ns (cell 2.053ns (22%), net 7.011ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT2=6  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.276          0.209          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.355          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             1.316          1.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.922       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.864          2.786          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     2.991       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.594          3.585          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     3.993       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              1.047          5.040          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     5.245       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.468          5.713          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     5.975       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.944          6.919          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.d[1]
LUT4                x009y001z3          0.262    r     7.181       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.f[1]
net (fo=14)                             1.778          8.959          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.d[1]
LUT2 (reg)          x022y003z1          0.314    r     9.273       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[3],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.273               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                        -0.043          9.929               
--------------------------------------------------------------------  ---------------
Required                                               9.929               
--------------------------------------------------------------------  ---------------
Slack                                                  0.656               

Slack               : 0.793ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]_syn_4.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.927ns (cell 2.053ns (22%), net 6.874ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT2=6  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.276          0.209          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.355          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             1.316          1.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.922       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.864          2.786          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     2.991       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.594          3.585          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     3.993       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              1.047          5.040          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     5.245       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.468          5.713          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     5.975       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.944          6.919          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.d[1]
LUT4                x009y001z3          0.262    r     7.181       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.f[1]
net (fo=14)                             1.641          8.822          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]_syn_4.d[0]
LUT2 (reg)          x017y005z0          0.314    r     9.136       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[10],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.136               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                        -0.043          9.929               
--------------------------------------------------------------------  ---------------
Required                                               9.929               
--------------------------------------------------------------------  ---------------
Slack                                                  0.793               

Slack               : 0.793ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]_syn_4.d[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.927ns (cell 2.053ns (22%), net 6.874ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT2=6  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.276          0.209          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.355          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             1.316          1.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.922       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.864          2.786          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     2.991       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.594          3.585          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     3.993       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              1.047          5.040          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     5.245       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.468          5.713          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     5.975       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.944          6.919          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.d[1]
LUT4                x009y001z3          0.262    r     7.181       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.f[1]
net (fo=14)                             1.641          8.822          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]_syn_4.d[1]
LUT2 (reg)          x017y005z0          0.314    r     9.136       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[12],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.136               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                        -0.043          9.929               
--------------------------------------------------------------------  ---------------
Required                                               9.929               
--------------------------------------------------------------------  ---------------
Slack                                                  0.793               

Slack               : 0.968ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_28.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.752ns (cell 2.053ns (23%), net 6.699ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT2=6  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.276          0.209          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.355          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             1.316          1.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.922       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.864          2.786          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     2.991       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.594          3.585          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     3.993       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              1.047          5.040          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     5.245       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.468          5.713          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     5.975       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.944          6.919          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.d[1]
LUT4                x009y001z3          0.262    r     7.181       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.f[1]
net (fo=14)                             1.466          8.647          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_28.d[0]
LUT2 (reg)          x017y004z0          0.314    r     8.961       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.961               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_28.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                        -0.043          9.929               
--------------------------------------------------------------------  ---------------
Required                                               9.929               
--------------------------------------------------------------------  ---------------
Slack                                                  0.968               

Slack               : 1.014ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.706ns (cell 2.053ns (23%), net 6.653ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT2=6  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.276          0.209          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.355          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             1.316          1.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.922       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.864          2.786          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     2.991       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.594          3.585          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     3.993       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              1.047          5.040          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     5.245       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.468          5.713          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     5.975       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.944          6.919          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.d[1]
LUT4                x009y001z3          0.262    r     7.181       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.f[1]
net (fo=14)                             1.420          8.601          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.d[0]
LUT2 (reg)          x015y005z0          0.314    r     8.915       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[14],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.915               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                        -0.043          9.929               
--------------------------------------------------------------------  ---------------
Required                                               9.929               
--------------------------------------------------------------------  ---------------
Slack                                                  1.014               

Slack               : 1.014ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.d[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.706ns (cell 2.053ns (23%), net 6.653ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT2=6  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.276          0.209          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.355          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             1.316          1.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.922       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.864          2.786          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     2.991       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.594          3.585          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     3.993       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              1.047          5.040          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     5.245       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.468          5.713          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     5.975       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.944          6.919          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.d[1]
LUT4                x009y001z3          0.262    r     7.181       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.f[1]
net (fo=14)                             1.420          8.601          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.d[1]
LUT2 (reg)          x015y005z0          0.314    r     8.915       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[13],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.915               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                        -0.043          9.929               
--------------------------------------------------------------------  ---------------
Required                                               9.929               
--------------------------------------------------------------------  ---------------
Slack                                                  1.014               

Slack               : 1.130ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_38.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.590ns (cell 2.053ns (23%), net 6.537ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT2=6  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.276          0.209          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.355          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             1.316          1.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.922       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.864          2.786          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     2.991       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.594          3.585          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     3.993       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              1.047          5.040          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     5.245       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.468          5.713          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     5.975       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              0.944          6.919          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.d[1]
LUT4                x009y001z3          0.262    r     7.181       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_42.f[1]
net (fo=14)                             1.304          8.485          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_38.d[0]
LUT2 (reg)          x017y003z1          0.314    r     8.799       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[11],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.799               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_38.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                        -0.043          9.929               
--------------------------------------------------------------------  ---------------
Required                                               9.929               
--------------------------------------------------------------------  ---------------
Slack                                                  1.130               

Slack               : 1.138ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_38.a[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.582ns (cell 3.288ns (38%), net 5.294ns (62%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT5=3  LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.276          0.209          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x011y003z3          0.146    r     0.355          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.q[1]
net (fo=4)                              1.028          1.383          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_32.b[0]
LUT3                x020y003z0          0.333    f     1.716       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_32.f[0]
net (fo=2)                              0.561          2.277          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.b[1]
LUT4                x013y003z2          0.431    f     2.708       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.f[1]
net (fo=2)                              0.618          3.326          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/send_data_b[1]_syn_22.d[0]
LUT3                x015y001z1          0.205    r     3.531       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/send_data_b[1]_syn_22.f[0]
net (fo=3)                              0.456          3.987          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_10,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_25.a[1]
LUT5                x012y001z1          0.618    f     4.605       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_25.fx[0]
net (fo=3)                              1.132          5.737          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b11_n,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_56.d[0]
LUT2                x011y007z0          0.205    r     5.942       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_56.f[0]
net (fo=2)                              0.649          6.591          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_1687,  ../../import/sd_card_cmd.v(74)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_40.a[1]
LUT5                x011y001z1          0.618    f     7.209       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_40.fx[0]
net (fo=2)                              0.850          8.059          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_22,  ../../import/sd_card_cmd.v(62)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_38.a[1]
LUT5 (reg)          x014y006z1          0.732    f     8.791       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req,  ../../import/sd_card_cmd.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                8.791               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_38.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                        -0.043          9.929               
--------------------------------------------------------------------  ---------------
Required                                               9.929               
--------------------------------------------------------------------  ---------------
Slack                                                  1.138               

Slack               : 1.434ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2164.b[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.286ns (cell 2.434ns (29%), net 5.852ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT2=5  LUT4=1  LUT3=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.276          0.209          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x023y003z0          0.146    r     0.355          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.q[0]
net (fo=23)                             1.316          1.671          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.c[1]
LUT2                x013y004z1          0.251    r     1.922       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_32.f[1]
net (fo=3)                              0.864          2.786          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.d[1]
LUT2                x022y003z0          0.205    r     2.991       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_40.f[1]
net (fo=1)                              0.594          3.585          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.a[1]
LUT2                x023y003z0          0.408    f     3.993       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_36.f[1]
net (fo=4)                              1.047          5.040          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[0]
LUT2                x012y001z0          0.205    r     5.245       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=4)                              0.468          5.713          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.d[0]
LUT2                x009y001z2          0.262    r     5.975       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg_syn_59.f[0]
net (fo=3)                              1.254          7.229          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_13.a[1]
LUT4                x012y003z0          0.408    f     7.637       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_13.f[1]
net (fo=1)                              0.309          7.946          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2164.b[0]
LUT3 (reg)          x012y002z2          0.549    f     8.495       7  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[2],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.495               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/mux24_syn_2164.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                        -0.043          9.929               
--------------------------------------------------------------------  ---------------
Required                                               9.929               
--------------------------------------------------------------------  ---------------
Slack                                                  1.434               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.543ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[11]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.dia[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.085ns (cell 0.276ns (25%), net 0.809ns (75%))
Clock Skew          : 3.328ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[11]_syn_3.clk
launch edge                             0.000    r     0.188               
--------------------------------------------------------------------  ---------------
clk2q               x006y020z3          0.128    f     0.316          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[11]_syn_3.q[1]
net (fo=1)                              0.401          0.717          net: sd_card_bmp_m0/bmp_read_m0/bmp_data[11],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(22)
                                                                      pin: u_ov5640_delay/cmos_wr_data_d1_reg[5]_syn_4.d[1]
LUT3                x006y018z1          0.148    f     0.865       1  pin: u_ov5640_delay/cmos_wr_data_d1_reg[5]_syn_4.f[1]
net (fo=1)                              0.408          1.273          net: frame_read_write_m0/write_data[19],  ../../src/frame_read_write.v(69)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.dia[1]
EMB (reg)           x008y018            0.000    f     1.273       2       
--------------------------------------------------------------------  ---------------
Arrival                                                1.273               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     3.401               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.601               
clock uncertainty                       0.100          3.701               
clock pessimism                         0.115          3.816               
--------------------------------------------------------------------  ---------------
Required                                               3.816               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.543               

Slack               : -2.465ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[16]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.dib[2] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.163ns (cell 0.337ns (28%), net 0.826ns (72%))
Clock Skew          : 3.328ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[16]_syn_3.clk
launch edge                             0.000    r     0.188               
--------------------------------------------------------------------  ---------------
clk2q               x007y019z1          0.128    f     0.316          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[16]_syn_3.q[0]
net (fo=1)                              0.415          0.731          net: sd_card_bmp_m0/bmp_read_m0/bmp_data[21],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(22)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[19]_syn_4.d[0]
LUT3                x004y019z3          0.209    f     0.940       1  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[19]_syn_4.f[0]
net (fo=1)                              0.411          1.351          net: frame_read_write_m0/write_data[29],  ../../src/frame_read_write.v(69)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.dib[2]
EMB (reg)           x008y018            0.000    f     1.351       2       
--------------------------------------------------------------------  ---------------
Arrival                                                1.351               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     3.401               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.601               
clock uncertainty                       0.100          3.701               
clock pessimism                         0.115          3.816               
--------------------------------------------------------------------  ---------------
Required                                               3.816               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.465               

Slack               : -2.344ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.dib[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.284ns (cell 0.276ns (21%), net 1.008ns (79%))
Clock Skew          : 3.328ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[2]_syn_4.clk
launch edge                             0.000    r     0.188               
--------------------------------------------------------------------  ---------------
clk2q               x006y019z3          0.128    f     0.316          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[2]_syn_4.q[1]
net (fo=1)                              0.559          0.875          net: sd_card_bmp_m0/bmp_read_m0/bmp_data[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(22)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[22]_syn_4.d[0]
LUT3                x007y023z0          0.148    f     1.023       1  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[22]_syn_4.f[0]
net (fo=1)                              0.449          1.472          net: frame_read_write_m0/write_data[10],  ../../src/frame_read_write.v(69)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.dib[1]
EMB (reg)           x008y018            0.000    f     1.472       2       
--------------------------------------------------------------------  ---------------
Arrival                                                1.472               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     3.401               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.601               
clock uncertainty                       0.100          3.701               
clock pessimism                         0.115          3.816               
--------------------------------------------------------------------  ---------------
Required                                               3.816               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.344               

Slack               : -2.296ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[0]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.dia[8] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.332ns (cell 0.276ns (20%), net 1.056ns (80%))
Clock Skew          : 3.328ns
Logic Level         : 2 ( LUT3=1  EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[0]_syn_3.clk
launch edge                             0.000    r     0.188               
--------------------------------------------------------------------  ---------------
clk2q               x005y019z3          0.128    f     0.316          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[0]_syn_3.q[1]
net (fo=1)                              0.607          0.923          net: sd_card_bmp_m0/bmp_read_m0/bmp_data[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(22)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[0]_syn_4.d[0]
LUT3                x006y023z1          0.148    f     1.071       1  pin: frame_read_write_m0/write_buf/rd_addr_b[0]_syn_4.f[0]
net (fo=1)                              0.449          1.520          net: frame_read_write_m0/write_data[8],  ../../src/frame_read_write.v(69)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.dia[8]
EMB (reg)           x008y018            0.000    f     1.520       2       
--------------------------------------------------------------------  ---------------
Arrival                                                1.520               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     3.401               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.601               
clock uncertainty                       0.100          3.701               
clock pessimism                         0.115          3.816               
--------------------------------------------------------------------  ---------------
Required                                               3.816               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.296               

Slack               : -1.158ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_addr_reg[0]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.958ns (cell 0.578ns (29%), net 1.380ns (71%))
Clock Skew          : 2.955ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            1.938          0.150          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x007y018z2          0.109    f     0.259          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[0]
net (fo=1)                              0.453          0.712          net: sd_write_en,  ../../top_dual_udp.v(370)
                                                                      pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.d[0]
LUT3                x003y020z2          0.179    f     0.891       1  pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.f[0]
net (fo=1)                              0.314          1.205          net: frame_read_write_m0/write_en,  ../../src/frame_read_write.v(68)
                                                                      pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.c[1]
LUT3                x003y020z2          0.237    r     1.442       2  pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.f[1]
net (fo=7)                              0.613          2.055          net: frame_read_write_m0/write_buf/wr_en_s,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(55)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[0]_syn_4.ce
reg                 x006y021z3          0.053    f     2.108               
--------------------------------------------------------------------  ---------------
Arrival                                                2.108               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.244          0.279          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.211          0.490          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.490          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.490          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.522          3.012          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     3.012               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.073               
clock uncertainty                       0.100          3.173               
clock pessimism                         0.093          3.266               
--------------------------------------------------------------------  ---------------
Required                                               3.266               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.158               

Slack               : -1.026ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.cea (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.229ns (cell 0.525ns (23%), net 1.704ns (77%))
Clock Skew          : 2.955ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            1.938          0.150          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x007y018z2          0.109    f     0.259          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[0]
net (fo=1)                              0.453          0.712          net: sd_write_en,  ../../top_dual_udp.v(370)
                                                                      pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.d[0]
LUT3                x003y020z2          0.179    f     0.891       1  pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.f[0]
net (fo=1)                              0.314          1.205          net: frame_read_write_m0/write_en,  ../../src/frame_read_write.v(68)
                                                                      pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.c[1]
LUT3                x003y020z2          0.237    r     1.442       2  pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.f[1]
net (fo=7)                              0.937          2.379          net: frame_read_write_m0/write_buf/wr_en_s,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(55)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.cea
EMB (reg)           x008y018            0.000    f     2.379               
--------------------------------------------------------------------  ---------------
Arrival                                                2.379               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.244          0.279          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.211          0.490          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.490          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.490          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.522          3.012          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     3.012               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.212               
clock uncertainty                       0.100          3.312               
clock pessimism                         0.093          3.405               
--------------------------------------------------------------------  ---------------
Required                                               3.405               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.026               

Slack               : -1.024ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.cea (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.231ns (cell 0.525ns (23%), net 1.706ns (77%))
Clock Skew          : 2.955ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            1.938          0.150          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x007y018z2          0.109    f     0.259          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[0]
net (fo=1)                              0.453          0.712          net: sd_write_en,  ../../top_dual_udp.v(370)
                                                                      pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.d[0]
LUT3                x003y020z2          0.179    f     0.891       1  pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.f[0]
net (fo=1)                              0.314          1.205          net: frame_read_write_m0/write_en,  ../../src/frame_read_write.v(68)
                                                                      pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.c[1]
LUT3                x003y020z2          0.237    r     1.442       2  pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.f[1]
net (fo=7)                              0.939          2.381          net: frame_read_write_m0/write_buf/wr_en_s,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(55)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.cea
EMB (reg)           x008y018            0.000    f     2.381               
--------------------------------------------------------------------  ---------------
Arrival                                                2.381               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.244          0.279          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.211          0.490          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.490          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.490          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.522          3.012          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     3.012               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.212               
clock uncertainty                       0.100          3.312               
clock pessimism                         0.093          3.405               
--------------------------------------------------------------------  ---------------
Required                                               3.405               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.024               

Slack               : -0.674ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_addr_reg[4]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.442ns (cell 0.578ns (23%), net 1.864ns (77%))
Clock Skew          : 2.955ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            1.938          0.150          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x007y018z2          0.109    f     0.259          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[0]
net (fo=1)                              0.453          0.712          net: sd_write_en,  ../../top_dual_udp.v(370)
                                                                      pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.d[0]
LUT3                x003y020z2          0.179    f     0.891       1  pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.f[0]
net (fo=1)                              0.314          1.205          net: frame_read_write_m0/write_en,  ../../src/frame_read_write.v(68)
                                                                      pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.c[1]
LUT3                x003y020z2          0.237    r     1.442       2  pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.f[1]
net (fo=7)                              1.097          2.539          net: frame_read_write_m0/write_buf/wr_en_s,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(55)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[4]_syn_4.ce
ADDER (reg)         x010y018z0          0.053    f     2.592               
--------------------------------------------------------------------  ---------------
Arrival                                                2.592               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.244          0.279          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.211          0.490          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.490          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.490          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.522          3.012          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     3.012               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.073               
clock uncertainty                       0.100          3.173               
clock pessimism                         0.093          3.266               
--------------------------------------------------------------------  ---------------
Required                                               3.266               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.674               

Slack               : -0.674ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_addr_reg[6]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.442ns (cell 0.578ns (23%), net 1.864ns (77%))
Clock Skew          : 2.955ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            1.938          0.150          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x007y018z2          0.109    f     0.259          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[0]
net (fo=1)                              0.453          0.712          net: sd_write_en,  ../../top_dual_udp.v(370)
                                                                      pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.d[0]
LUT3                x003y020z2          0.179    f     0.891       1  pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.f[0]
net (fo=1)                              0.314          1.205          net: frame_read_write_m0/write_en,  ../../src/frame_read_write.v(68)
                                                                      pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.c[1]
LUT3                x003y020z2          0.237    r     1.442       2  pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.f[1]
net (fo=7)                              1.097          2.539          net: frame_read_write_m0/write_buf/wr_en_s,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(55)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[6]_syn_4.ce
ADDER (reg)         x010y018z1          0.053    f     2.592               
--------------------------------------------------------------------  ---------------
Arrival                                                2.592               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.244          0.279          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.211          0.490          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.490          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.490          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.522          3.012          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[6]_syn_4.clk
capture edge                            0.000    r     3.012               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.073               
clock uncertainty                       0.100          3.173               
clock pessimism                         0.093          3.266               
--------------------------------------------------------------------  ---------------
Required                                               3.266               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.674               

Slack               : -0.560ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 2.556ns (cell 0.578ns (22%), net 1.978ns (78%))
Clock Skew          : 2.955ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            1.938          0.150          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x007y018z2          0.109    f     0.259          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg_syn_5.q[0]
net (fo=1)                              0.453          0.712          net: sd_write_en,  ../../top_dual_udp.v(370)
                                                                      pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.d[0]
LUT3                x003y020z2          0.179    f     0.891       1  pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.f[0]
net (fo=1)                              0.314          1.205          net: frame_read_write_m0/write_en,  ../../src/frame_read_write.v(68)
                                                                      pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.c[1]
LUT3                x003y020z2          0.237    r     1.442       2  pin: u_ov5640_delay/cmos_wr_data_d1_reg[12]_syn_4.f[1]
net (fo=7)                              1.211          2.653          net: frame_read_write_m0/write_buf/wr_en_s,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(55)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.ce
ADDER (reg)         x010y017z1          0.053    f     2.706               
--------------------------------------------------------------------  ---------------
Arrival                                                2.706               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.244          0.279          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.211          0.490          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.490          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.490          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.522          3.012          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     3.012               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.073               
clock uncertainty                       0.100          3.173               
clock pessimism                         0.093          3.266               
--------------------------------------------------------------------  ---------------
Required                                               3.266               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.560               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     6.585ns
Fmax           :     151.860MHz

Statistics:
Max            : SWNS      1.415ns, STNS      0.000ns,         0 Viol Endpoints,       505 Total Endpoints,      1154 Paths Analyzed
Min            : HWNS      0.103ns, HTNS      0.000ns,         0 Viol Endpoints,       505 Total Endpoints,      1154 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.415ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.305ns (cell 1.429ns (22%), net 4.876ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x005y060z2          0.146    r     0.355          pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.q[0]
net (fo=3)                              0.476          0.831          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.c[0]
LUT2                x006y062z2          0.348    f     1.179       1  pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.f[0]
net (fo=5)                              1.211          2.390          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_state_reg[5]_syn_4.a[0]
LUT4                x003y058z2          0.424    f     2.814       2  pin: u6_tx_fifo/rd_state_reg[5]_syn_4.f[0]
net (fo=3)                              0.456          3.270          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.a[0]
LUT4                x002y057z3          0.424    f     3.694       3  pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.f[0]
net (fo=28)                             2.733          6.427          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.ce
reg                 x007y044z0          0.087    r     6.514               
--------------------------------------------------------------------  ---------------
Arrival                                                6.514               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  1.415               

Slack               : 1.573ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr[10]_syn_25.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.147ns (cell 1.656ns (26%), net 4.491ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x005y060z2          0.146    r     0.355          pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.q[0]
net (fo=3)                              0.476          0.831          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.c[0]
LUT2                x006y062z2          0.348    f     1.179       1  pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.f[0]
net (fo=5)                              1.211          2.390          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_state_reg[5]_syn_4.a[0]
LUT4                x003y058z2          0.424    f     2.814       2  pin: u6_tx_fifo/rd_state_reg[5]_syn_4.f[0]
net (fo=3)                              0.456          3.270          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.a[0]
LUT4                x002y057z3          0.424    f     3.694       3  pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.f[0]
net (fo=28)                             2.348          6.042          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_25.d[0]
LUT3 (reg)          x004y045z1          0.314    r     6.356       4  net: u6_tx_fifo/rd_addr[10]_syn_11[0],  ../../import/tx_client_fifo.v(98)
--------------------------------------------------------------------  ---------------
Arrival                                                6.356               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_25.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  1.573               

Slack               : 1.578ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_eof_pipe_reg_syn_5.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.142ns (cell 1.429ns (23%), net 4.713ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x005y060z2          0.146    r     0.355          pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.q[0]
net (fo=3)                              0.476          0.831          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.c[0]
LUT2                x006y062z2          0.348    f     1.179       1  pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.f[0]
net (fo=5)                              1.211          2.390          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_state_reg[5]_syn_4.a[0]
LUT4                x003y058z2          0.424    f     2.814       2  pin: u6_tx_fifo/rd_state_reg[5]_syn_4.f[0]
net (fo=3)                              0.456          3.270          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.a[0]
LUT4                x002y057z3          0.424    f     3.694       3  pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.f[0]
net (fo=28)                             2.570          6.264          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/rd_eof_pipe_reg_syn_5.ce
reg                 x007y045z0          0.087    r     6.351               
--------------------------------------------------------------------  ---------------
Arrival                                                6.351               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_eof_pipe_reg_syn_5.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  1.578               

Slack               : 1.578ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.142ns (cell 1.429ns (23%), net 4.713ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x005y060z2          0.146    r     0.355          pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.q[0]
net (fo=3)                              0.476          0.831          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.c[0]
LUT2                x006y062z2          0.348    f     1.179       1  pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.f[0]
net (fo=5)                              1.211          2.390          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_state_reg[5]_syn_4.a[0]
LUT4                x003y058z2          0.424    f     2.814       2  pin: u6_tx_fifo/rd_state_reg[5]_syn_4.f[0]
net (fo=3)                              0.456          3.270          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.a[0]
LUT4                x002y057z3          0.424    f     3.694       3  pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.f[0]
net (fo=28)                             2.570          6.264          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.ce
reg                 x007y045z1          0.087    r     6.351               
--------------------------------------------------------------------  ---------------
Arrival                                                6.351               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  1.578               

Slack               : 1.818ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_l_reg[5]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.902ns (cell 1.429ns (24%), net 4.473ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x005y060z2          0.146    r     0.355          pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.q[0]
net (fo=3)                              0.476          0.831          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.c[0]
LUT2                x006y062z2          0.348    f     1.179       1  pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.f[0]
net (fo=5)                              1.211          2.390          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_state_reg[5]_syn_4.a[0]
LUT4                x003y058z2          0.424    f     2.814       2  pin: u6_tx_fifo/rd_state_reg[5]_syn_4.f[0]
net (fo=3)                              0.456          3.270          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.a[0]
LUT4                x002y057z3          0.424    f     3.694       3  pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.f[0]
net (fo=28)                             2.330          6.024          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[5]_syn_4.ce
reg                 x009y045z1          0.087    r     6.111               
--------------------------------------------------------------------  ---------------
Arrival                                                6.111               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_l_reg[5]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  1.818               

Slack               : 1.818ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_u_reg[5]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.902ns (cell 1.429ns (24%), net 4.473ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x005y060z2          0.146    r     0.355          pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.q[0]
net (fo=3)                              0.476          0.831          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.c[0]
LUT2                x006y062z2          0.348    f     1.179       1  pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.f[0]
net (fo=5)                              1.211          2.390          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_state_reg[5]_syn_4.a[0]
LUT4                x003y058z2          0.424    f     2.814       2  pin: u6_tx_fifo/rd_state_reg[5]_syn_4.f[0]
net (fo=3)                              0.456          3.270          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.a[0]
LUT4                x002y057z3          0.424    f     3.694       3  pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.f[0]
net (fo=28)                             2.330          6.024          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[5]_syn_4.ce
reg                 x009y045z0          0.087    r     6.111               
--------------------------------------------------------------------  ---------------
Arrival                                                6.111               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[5]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  1.818               

Slack               : 1.841ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_1.ceb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.745ns (cell 1.342ns (23%), net 4.403ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x005y060z2          0.146    r     0.355          pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.q[0]
net (fo=3)                              0.476          0.831          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.c[0]
LUT2                x006y062z2          0.348    f     1.179       1  pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.f[0]
net (fo=5)                              1.211          2.390          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_state_reg[5]_syn_4.a[0]
LUT4                x003y058z2          0.424    f     2.814       2  pin: u6_tx_fifo/rd_state_reg[5]_syn_4.f[0]
net (fo=3)                              0.456          3.270          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.a[0]
LUT4                x002y057z3          0.424    f     3.694       3  pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.f[0]
net (fo=28)                             2.260          5.954          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.ceb
EMB (reg)           x008y036            0.000    f     5.954               
--------------------------------------------------------------------  ---------------
Arrival                                                5.954               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clkb
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          7.938               
clock uncertainty                      -0.100          7.838               
clock pessimism                        -0.043          7.795               
--------------------------------------------------------------------  ---------------
Required                                               7.795               
--------------------------------------------------------------------  ---------------
Slack                                                  1.841               

Slack               : 2.004ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_u/inst_syn_1.ceb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.582ns (cell 1.342ns (24%), net 4.240ns (76%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x005y060z2          0.146    r     0.355          pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.q[0]
net (fo=3)                              0.476          0.831          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.c[0]
LUT2                x006y062z2          0.348    f     1.179       1  pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.f[0]
net (fo=5)                              1.211          2.390          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_state_reg[5]_syn_4.a[0]
LUT4                x003y058z2          0.424    f     2.814       2  pin: u6_tx_fifo/rd_state_reg[5]_syn_4.f[0]
net (fo=3)                              0.456          3.270          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.a[0]
LUT4                x002y057z3          0.424    f     3.694       3  pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.f[0]
net (fo=28)                             2.097          5.791          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.ceb
EMB (reg)           x008y036            0.000    f     5.791               
--------------------------------------------------------------------  ---------------
Arrival                                                5.791               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/ramgen_u/inst_syn_1.clkb
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          7.938               
clock uncertainty                      -0.100          7.838               
clock pessimism                        -0.043          7.795               
--------------------------------------------------------------------  ---------------
Required                                               7.795               
--------------------------------------------------------------------  ---------------
Slack                                                  2.004               

Slack               : 2.107ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_u_reg[0]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.613ns (cell 1.429ns (25%), net 4.184ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x005y060z2          0.146    r     0.355          pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.q[0]
net (fo=3)                              0.476          0.831          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.c[0]
LUT2                x006y062z2          0.348    f     1.179       1  pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.f[0]
net (fo=5)                              1.211          2.390          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_state_reg[5]_syn_4.a[0]
LUT4                x003y058z2          0.424    f     2.814       2  pin: u6_tx_fifo/rd_state_reg[5]_syn_4.f[0]
net (fo=3)                              0.456          3.270          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.a[0]
LUT4                x002y057z3          0.424    f     3.694       3  pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.f[0]
net (fo=28)                             2.041          5.735          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[0]_syn_4.ce
reg                 x009y046z2          0.087    r     5.822               
--------------------------------------------------------------------  ---------------
Arrival                                                5.822               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[0]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  2.107               

Slack               : 2.107ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.613ns (cell 1.429ns (25%), net 4.184ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x005y060z2          0.146    r     0.355          pin: u_ov5640_dri/u_i2c_dr/sel14_syn_229.q[0]
net (fo=3)                              0.476          0.831          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.c[0]
LUT2                x006y062z2          0.348    f     1.179       1  pin: u_ov5640_dri/u_i2c_dr/sel14_syn_227.f[0]
net (fo=5)                              1.211          2.390          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_state_reg[5]_syn_4.a[0]
LUT4                x003y058z2          0.424    f     2.814       2  pin: u6_tx_fifo/rd_state_reg[5]_syn_4.f[0]
net (fo=3)                              0.456          3.270          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.a[0]
LUT4                x002y057z3          0.424    f     3.694       3  pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_23.f[0]
net (fo=28)                             2.041          5.735          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.ce
reg                 x009y046z3          0.087    r     5.822               
--------------------------------------------------------------------  ---------------
Arrival                                                5.822               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  2.107               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.103ns
Begin Point         : u6_tx_fifo/rd_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_11.addrb[5] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x005y048z0          0.109    f     0.259          pin: u6_tx_fifo/rd_addr_reg[2]_syn_4.q[0]
net (fo=7)                              0.339          0.598          net: u6_tx_fifo/rd_addr[2],  ../../import/tx_client_fifo.v(98)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_11.addrb[5]
EMB (reg)           x008y045            0.000    f     0.598       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.598               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_11.clkb
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                  0.103               

Slack               : 0.212ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_21.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[5]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.402ns (cell 0.162ns (40%), net 0.240ns (60%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_21.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z0          0.109    f     0.259          pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_21.q[0]
net (fo=28)                             0.240          0.499          net: u4_trimac_block/tx_clk_en_dup_359,  ../../import/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[5]_syn_4.ce
reg                 x010y068z2          0.053    f     0.552               
--------------------------------------------------------------------  ---------------
Arrival                                                0.552               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[5]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.014          0.340               
--------------------------------------------------------------------  ---------------
Required                                               0.340               
--------------------------------------------------------------------  ---------------
Slack                                                  0.212               

Slack               : 0.212ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_21.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[14]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.402ns (cell 0.162ns (40%), net 0.240ns (60%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_21.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z0          0.109    f     0.259          pin: u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_21.q[0]
net (fo=28)                             0.240          0.499          net: u4_trimac_block/tx_clk_en_dup_359,  ../../import/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[14]_syn_4.ce
reg                 x010y068z3          0.053    f     0.552               
--------------------------------------------------------------------  ---------------
Arrival                                                0.552               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[14]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.014          0.340               
--------------------------------------------------------------------  ---------------
Required                                               0.340               
--------------------------------------------------------------------  ---------------
Slack                                                  0.212               

Slack               : 0.214ns
Begin Point         : u6_tx_fifo/rd_start_addr_reg[8]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[8]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x005y049z0          0.109    f     0.259          pin: u6_tx_fifo/rd_start_addr_reg[8]_syn_3.q[1]
net (fo=1)                              0.216          0.475          net: u6_tx_fifo/rd_start_addr[8],  ../../import/tx_client_fifo.v(149)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.mi[0]
reg                 x006y049z0          0.095    f     0.570          net: u6_tx_fifo/rd_addr_txfer[8],  ../../import/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.223ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_h3sVGed__reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ohxZ6Sk6_reg_syn_15.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_h3sVGed__reg_syn_5.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x004y069z2          0.109    f     0.259          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_h3sVGed__reg_syn_5.q[1]
net (fo=2)                              0.225          0.484          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_h3sVGed_,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ohxZ6Sk6_reg_syn_15.mi[0]
reg                 x005y069z2          0.095    f     0.579          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_A8NaWC68,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ohxZ6Sk6_reg_syn_15.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u6_tx_fifo/rd_txfer_tog_reg1_syn_13.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/add4_syn_72.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_13.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x001y052z2          0.109    f     0.259          pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_13.q[0]
net (fo=1)                              0.225          0.484          net: u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../import/tx_client_fifo.v(788)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/add4_syn_72.mi[0]
ADDER (reg)         x002y052z0          0.095    f     0.579          net: u6_tx_fifo/frame_in_fifo,  ../../import/tx_client_fifo.v(94)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/add4_syn_72.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_SCxeNmfv_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_SCxeNmfv_reg[5]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x012y070z2          0.109    f     0.259          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_SCxeNmfv_reg[5]_syn_4.q[1]
net (fo=1)                              0.225          0.484          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_SCxeNmfv[5],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1]_syn_3.mi[0]
reg                 x014y070z1          0.095    f     0.579          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[5],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_SCxeNmfv_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_SCxeNmfv_reg[1]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x012y070z1          0.109    f     0.259          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_SCxeNmfv_reg[1]_syn_4.q[1]
net (fo=1)                              0.225          0.484          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_SCxeNmfv[1],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1]_syn_3.mi[1]
reg                 x014y070z1          0.095    f     0.579          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[1],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u6_tx_fifo/rd_start_addr_reg[4]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[4]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x006y052z3          0.109    f     0.259          pin: u6_tx_fifo/rd_start_addr_reg[4]_syn_3.q[1]
net (fo=1)                              0.225          0.484          net: u6_tx_fifo/rd_start_addr[4],  ../../import/tx_client_fifo.v(149)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.mi[1]
reg                 x004y052z2          0.095    f     0.579          net: u6_tx_fifo/rd_addr_txfer[4],  ../../import/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u6_tx_fifo/rd_addr_reg[3]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_start_addr_reg[2]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[3]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x002y050z1          0.109    f     0.259          pin: u6_tx_fifo/rd_addr_reg[3]_syn_4.q[1]
net (fo=7)                              0.225          0.484          net: u6_tx_fifo/rd_addr[3],  ../../import/tx_client_fifo.v(98)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[2]_syn_3.mi[0]
reg                 x003y050z3          0.095    f     0.579          net: u6_tx_fifo/rd_start_addr[3],  ../../import/tx_client_fifo.v(149)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[2]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[2] -> u_video_mem_pll/pll_inst.clkc[2]
Type           :     Self
From Clock     :     u_video_mem_pll/pll_inst.clkc[2]
To Clock       :     u_video_mem_pll/pll_inst.clkc[2]
Min Period     :     9.310ns
Fmax           :     107.411MHz

Statistics:
Max            : SWNS     30.690ns, STNS      0.000ns,         0 Viol Endpoints,       355 Total Endpoints,      1000 Paths Analyzed
Min            : HWNS      0.104ns, HTNS      0.000ns,         0 Viol Endpoints,       355 Total Endpoints,      1000 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 30.690ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3]_syn_4.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 9.058ns (cell 3.285ns (36%), net 5.773ns (64%))
Clock Skew          : 0.036ns
Logic Level         : 8 ( LUT4=3  LUT3=3  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x029y066z2          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.q[1]
net (fo=6)                              1.461          1.816          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.b[1]
LUT4                x033y068z2          0.431    f     2.247       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.f[1]
net (fo=2)                              0.594          2.841          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.d[1]
LUT5                x033y069z3          0.262    r     3.103       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.f[1]
net (fo=4)                              0.667          3.770          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.a[1]
LUT3                x030y068z0          0.408    f     4.178       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[1]
net (fo=1)                              0.503          4.681          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.d[1]
LUT3                x031y069z2          0.262    r     4.943       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.f[1]
net (fo=2)                              0.459          5.402          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.a[1]
LUT4                x029y070z0          0.408    f     5.810       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.f[1]
net (fo=4)                              0.757          6.567          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_19,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.b[0]
LUT4                x030y069z2          0.431    f     6.998       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.f[0]
net (fo=2)                              0.738          7.736          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_24.d[0]
LUT3                x029y070z1          0.205    r     7.941       7  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_24.f[0]
net (fo=3)                              0.594          8.535          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3]_syn_4.a[1]
LUT5 (reg)          x029y069z1          0.732    f     9.267       8  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.267               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                        -0.015         39.957               
--------------------------------------------------------------------  ---------------
Required                                              39.957               
--------------------------------------------------------------------  ---------------
Slack                                                 30.690               

Slack               : 31.149ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.d[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 8.571ns (cell 2.924ns (34%), net 5.647ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( LUT4=3  LUT3=3  LUT5=1  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x029y066z2          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.q[1]
net (fo=6)                              1.461          1.816          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.b[1]
LUT4                x033y068z2          0.431    f     2.247       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.f[1]
net (fo=2)                              0.594          2.841          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.d[1]
LUT5                x033y069z3          0.262    r     3.103       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.f[1]
net (fo=4)                              0.667          3.770          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.a[1]
LUT3                x030y068z0          0.408    f     4.178       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[1]
net (fo=1)                              0.503          4.681          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.d[1]
LUT3                x031y069z2          0.262    r     4.943       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.f[1]
net (fo=2)                              0.459          5.402          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.a[1]
LUT4                x029y070z0          0.408    f     5.810       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.f[1]
net (fo=4)                              0.757          6.567          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_19,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.b[0]
LUT4                x030y069z2          0.431    f     6.998       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.f[0]
net (fo=2)                              0.738          7.736          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_24.d[0]
LUT3                x029y070z1          0.205    r     7.941       7  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_24.f[0]
net (fo=3)                              0.468          8.409          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.d[1]
LUT2 (reg)          x030y069z3          0.371    r     8.780       8  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.780               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                        -0.043         39.929               
--------------------------------------------------------------------  ---------------
Required                                              39.929               
--------------------------------------------------------------------  ---------------
Slack                                                 31.149               

Slack               : 32.196ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 7.524ns (cell 2.761ns (36%), net 4.763ns (64%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT4=6  LUT5=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x033y066z3          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[2]_syn_4.q[1]
net (fo=3)                              1.292          1.647          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.c[1]
LUT4                x038y067z1          0.251    r     1.898       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.f[1]
net (fo=2)                              0.456          2.354          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_4.d[1]
LUT4                x037y068z3          0.262    r     2.616       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_4.f[1]
net (fo=4)                              0.474          3.090          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.a[0]
LUT4                x038y067z1          0.408    f     3.498       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.f[0]
net (fo=1)                              0.459          3.957          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.a[0]
LUT4                x036y068z3          0.424    f     4.381       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.f[0]
net (fo=5)                              0.885          5.266          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.b[0]
LUT4                x037y066z0          0.333    f     5.599       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.f[0]
net (fo=2)                              0.459          6.058          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]_syn_4.d[1]
LUT4                x037y066z1          0.205    r     6.263       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]_syn_4.f[1]
net (fo=3)                              0.738          7.001          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.a[1]
LUT5 (reg)          x038y065z1          0.732    f     7.733       7  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.733               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                        -0.043         39.929               
--------------------------------------------------------------------  ---------------
Required                                              39.929               
--------------------------------------------------------------------  ---------------
Slack                                                 32.196               

Slack               : 32.253ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 7.467ns (cell 2.719ns (36%), net 4.748ns (64%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT4=3  LUT3=3  LUT5=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x029y066z2          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.q[1]
net (fo=6)                              1.461          1.816          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.b[1]
LUT4                x033y068z2          0.431    f     2.247       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.f[1]
net (fo=2)                              0.594          2.841          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.d[1]
LUT5                x033y069z3          0.262    r     3.103       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.f[1]
net (fo=4)                              0.667          3.770          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.a[1]
LUT3                x030y068z0          0.408    f     4.178       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[1]
net (fo=1)                              0.503          4.681          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.d[1]
LUT3                x031y069z2          0.262    r     4.943       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.f[1]
net (fo=2)                              0.459          5.402          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.a[1]
LUT4                x029y070z0          0.408    f     5.810       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.f[1]
net (fo=4)                              0.757          6.567          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_19,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.b[0]
LUT4                x030y069z2          0.431    f     6.998       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.f[0]
net (fo=2)                              0.307          7.305          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.d[0]
LUT3 (reg)          x031y069z2          0.371    r     7.676       7  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.676               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                        -0.043         39.929               
--------------------------------------------------------------------  ---------------
Required                                              39.929               
--------------------------------------------------------------------  ---------------
Slack                                                 32.253               

Slack               : 32.424ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt3_syn_18.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]_syn_4.a[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 7.296ns (cell 2.933ns (40%), net 4.363ns (60%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( LUT4=6  LUT5=1  LUT3=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt3_syn_18.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x022y069z0          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt3_syn_18.q[0]
net (fo=6)                              1.165          1.520          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2]_syn_4.b[1]
LUT4                x027y068z0          0.333    f     1.853       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2]_syn_4.f[1]
net (fo=2)                              0.459          2.312          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0]_syn_4.d[1]
LUT4                x027y068z1          0.205    r     2.517       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0]_syn_4.f[1]
net (fo=4)                              0.171          2.688          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.a[1]
LUT3                x027y068z2          0.424    f     3.112       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[1]
net (fo=1)                              0.456          3.568          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.d[1]
LUT4                x026y069z2          0.262    r     3.830       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[1]
net (fo=2)                              0.459          4.289          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[5]_syn_4.a[0]
LUT4                x026y069z1          0.408    f     4.697       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[5]_syn_4.f[0]
net (fo=4)                              0.603          5.300          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]_syn_4.a[0]
LUT4                x025y068z1          0.408    f     5.708       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]_syn_4.f[0]
net (fo=2)                              0.456          6.164          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[5]_syn_4.d[1]
LUT4                x026y069z1          0.205    r     6.369       7  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[5]_syn_4.f[1]
net (fo=2)                              0.594          6.963          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]_syn_4.a[0]
LUT5 (reg)          x026y068z3          0.542    f     7.505       8  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.505               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                        -0.043         39.929               
--------------------------------------------------------------------  ---------------
Required                                              39.929               
--------------------------------------------------------------------  ---------------
Slack                                                 32.424               

Slack               : 32.456ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt3_syn_18.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.d[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 7.264ns (cell 2.705ns (37%), net 4.559ns (63%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( LUT4=6  LUT3=1  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt3_syn_18.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x022y069z0          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt3_syn_18.q[0]
net (fo=6)                              1.165          1.520          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2]_syn_4.b[1]
LUT4                x027y068z0          0.333    f     1.853       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2]_syn_4.f[1]
net (fo=2)                              0.459          2.312          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0]_syn_4.d[1]
LUT4                x027y068z1          0.205    r     2.517       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0]_syn_4.f[1]
net (fo=4)                              0.171          2.688          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.a[1]
LUT3                x027y068z2          0.424    f     3.112       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.f[1]
net (fo=1)                              0.456          3.568          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.d[1]
LUT4                x026y069z2          0.262    r     3.830       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[1]
net (fo=2)                              0.459          4.289          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[5]_syn_4.a[0]
LUT4                x026y069z1          0.408    f     4.697       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[5]_syn_4.f[0]
net (fo=4)                              0.603          5.300          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]_syn_4.a[0]
LUT4                x025y068z1          0.408    f     5.708       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]_syn_4.f[0]
net (fo=2)                              0.456          6.164          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[5]_syn_4.d[1]
LUT4                x026y069z1          0.205    r     6.369       7  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[5]_syn_4.f[1]
net (fo=2)                              0.790          7.159          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.d[1]
LUT2 (reg)          x025y068z0          0.314    r     7.473       8  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.473               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                        -0.043         39.929               
--------------------------------------------------------------------  ---------------
Required                                              39.929               
--------------------------------------------------------------------  ---------------
Slack                                                 32.456               

Slack               : 32.808ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.a[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 6.912ns (cell 2.459ns (35%), net 4.453ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=3  LUT3=2  LUT5=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x029y066z2          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.q[1]
net (fo=6)                              1.461          1.816          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.b[1]
LUT4                x033y068z2          0.431    f     2.247       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.f[1]
net (fo=2)                              0.594          2.841          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.d[1]
LUT5                x033y069z3          0.262    r     3.103       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.f[1]
net (fo=4)                              0.667          3.770          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.a[1]
LUT3                x030y068z0          0.408    f     4.178       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[1]
net (fo=1)                              0.503          4.681          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.d[1]
LUT3                x031y069z2          0.262    r     4.943       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.f[1]
net (fo=2)                              0.459          5.402          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.a[0]
LUT4                x029y070z0          0.408    f     5.810       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.f[0]
net (fo=5)                              0.769          6.579          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.a[0]
LUT4 (reg)          x030y069z3          0.542    f     7.121       6  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.121               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                        -0.043         39.929               
--------------------------------------------------------------------  ---------------
Required                                              39.929               
--------------------------------------------------------------------  ---------------
Slack                                                 32.808               

Slack               : 32.813ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.b[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 6.907ns (cell 2.466ns (35%), net 4.441ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=3  LUT3=2  LUT5=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x029y066z2          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]_syn_4.q[1]
net (fo=6)                              1.461          1.816          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.b[1]
LUT4                x033y068z2          0.431    f     2.247       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.f[1]
net (fo=2)                              0.594          2.841          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.d[1]
LUT5                x033y069z3          0.262    r     3.103       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.f[1]
net (fo=4)                              0.667          3.770          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.a[1]
LUT3                x030y068z0          0.408    f     4.178       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[1]
net (fo=1)                              0.503          4.681          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.d[1]
LUT3                x031y069z2          0.262    r     4.943       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.f[1]
net (fo=2)                              0.459          5.402          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.a[1]
LUT4                x029y070z0          0.408    f     5.810       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.f[1]
net (fo=4)                              0.757          6.567          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_19,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.b[0]
LUT4 (reg)          x030y069z2          0.549    f     7.116       6  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.116               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                        -0.043         39.929               
--------------------------------------------------------------------  ---------------
Required                                              39.929               
--------------------------------------------------------------------  ---------------
Slack                                                 32.813               

Slack               : 33.014ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[2]_syn_4.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 6.706ns (cell 2.832ns (42%), net 3.874ns (58%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  ADDER=2  LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x029y067z0          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]_syn_3.q[1]
net (fo=7)                              0.749          1.104          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]_syn_3.a[0]
LUT5                x029y067z0          0.618    f     1.722       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]_syn_3.fx[0]
net (fo=6)                              1.313          3.035          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_b_n_syn_6.d[1]
LUT4                x034y069z1          0.205    r     3.240       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_b_n_syn_6.f[1]
net (fo=1)                              0.561          3.801          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_b_n,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub2_syn_36.a[0]
ADDER               x031y068z0          0.706    f     4.507       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub2_syn_36.fco
net (fo=1)                              0.000          4.507          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub2_syn_24,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub2_syn_39.fci
ADDER               x031y068z1          0.355    f     4.862       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub2_syn_39.f[1]
net (fo=1)                              0.795          5.657          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b7[3],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_22.b[0]
LUT5                x034y068z2          0.431    f     6.088       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_22.f[0]
net (fo=1)                              0.456          6.544          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[3]_syn_2,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[2]_syn_4.d[0]
LUT3 (reg)          x036y069z2          0.371    r     6.915       6  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.915               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[2]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                        -0.043         39.929               
--------------------------------------------------------------------  ---------------
Required                                              39.929               
--------------------------------------------------------------------  ---------------
Slack                                                 33.014               

Slack               : 33.045ns
Begin Point         : u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/color_bar_m0/vs_reg_reg_syn_9.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 6.675ns (cell 2.429ns (36%), net 4.246ns (64%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( LUT3=3  LUT5=2  LUT4=2 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x017y067z1          0.146    r     0.355          pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[0]_syn_4.q[1]
net (fo=3)                              0.625          0.980          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt[0],  ../../src/color_bar.v(141)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[10]_syn_4.a[0]
LUT5                x018y066z3          0.424    f     1.404       1  pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[10]_syn_4.f[0]
net (fo=2)                              0.459          1.863          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_5,  ../../src/color_bar.v(246)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[2]_syn_4.d[1]
LUT5                x017y065z3          0.262    r     2.125       2  pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[2]_syn_4.f[1]
net (fo=3)                              0.594          2.719          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_7,  ../../src/color_bar.v(246)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[9]_syn_4.d[0]
LUT3                x017y067z0          0.205    r     2.924       3  pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[9]_syn_4.f[0]
net (fo=3)                              0.456          3.380          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_9,  ../../src/color_bar.v(246)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[0]_syn_4.a[0]
LUT4                x017y067z1          0.408    f     3.788       4  pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[0]_syn_4.f[0]
net (fo=9)                              1.278          5.066          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/hs_reg_n2,  NOFILE(0)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_cnt_reg[7]_syn_4.d[0]
LUT3                x017y065z0          0.205    r     5.271       5  pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_cnt_reg[7]_syn_4.f[0]
net (fo=2)                              0.309          5.580          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_21,  ../../src/color_bar.v(246)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/vs_reg_d0_reg_syn_5.a[0]
LUT4                x017y064z1          0.408    f     5.988       6  pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/vs_reg_d0_reg_syn_5.f[0]
net (fo=1)                              0.525          6.513          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/vs_reg_i_syn_2,  ../../src/color_bar.v(236)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/vs_reg_reg_syn_9.d[0]
LUT3 (reg)          x015y064z2          0.371    r     6.884       7  net: u_video_subsystem/video_timing_data_m0/color_bar_m0/vs_reg,  ../../src/color_bar.v(138)
--------------------------------------------------------------------  ---------------
Arrival                                                6.884               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/vs_reg_reg_syn_9.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                        -0.043         39.929               
--------------------------------------------------------------------  ---------------
Required                                              39.929               
--------------------------------------------------------------------  ---------------
Slack                                                 33.045               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.104ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.502ns (cell 0.161ns (32%), net 0.341ns (68%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x018y062z0          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.q[0]
net (fo=27)                             0.341          0.600          net: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/rstb,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(383)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.sr
reg                 x021y062z3          0.052    f     0.652               
--------------------------------------------------------------------  ---------------
Arrival                                                0.652               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.030          0.548               
--------------------------------------------------------------------  ---------------
Required                                               0.548               
--------------------------------------------------------------------  ---------------
Slack                                                  0.104               

Slack               : 0.214ns
Begin Point         : u_video_subsystem/u_udp_writer/add3_syn_117.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[9]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/add3_syn_117.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x020y062z2          0.109    f     0.259          pin: u_video_subsystem/u_udp_writer/add3_syn_117.q[1]
net (fo=1)                              0.216          0.475          net: u_video_subsystem/video_delay_m0/de_d[8],  ../../src/video_delay.v(22)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[9]_syn_4.mi[1]
reg                 x021y062z2          0.095    f     0.570          net: u_video_subsystem/video_delay_m0/de_d[9],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[9]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_video_subsystem/video_delay_m0/hs_d_reg[18]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/hs_d_reg[12]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[18]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x030y066z1          0.109    f     0.259          pin: u_video_subsystem/video_delay_m0/hs_d_reg[18]_syn_3.q[1]
net (fo=1)                              0.216          0.475          net: u_video_subsystem/video_delay_m0/hs_d[18],  ../../src/video_delay.v(20)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[12]_syn_3.mi[0]
reg                 x031y066z2          0.095    f     0.570          net: u_video_subsystem/video_delay_m0/hs_d[19],  ../../src/video_delay.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[12]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_video_subsystem/video_delay_m0/hs_d_reg[13]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/hs_d_reg[18]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[13]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x031y066z3          0.109    f     0.259          pin: u_video_subsystem/video_delay_m0/hs_d_reg[13]_syn_3.q[0]
net (fo=1)                              0.216          0.475          net: u_video_subsystem/video_delay_m0/hs_d[17],  ../../src/video_delay.v(20)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[18]_syn_3.mi[1]
reg                 x030y066z1          0.095    f     0.570          net: u_video_subsystem/video_delay_m0/hs_d[18],  ../../src/video_delay.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[18]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.219ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[5] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.564ns (cell 0.109ns (19%), net 0.455ns (81%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x023y065z1          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_addr_reg[2]_syn_4.q[1]
net (fo=6)                              0.455          0.714          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_addr[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(54)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[5]
EMB (reg)           x024y054            0.000    f     0.714       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.714               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.365               
clock uncertainty                       0.100          0.465               
clock pessimism                         0.030          0.495               
--------------------------------------------------------------------  ---------------
Required                                               0.495               
--------------------------------------------------------------------  ---------------
Slack                                                  0.219               

Slack               : 0.223ns
Begin Point         : u_video_subsystem/video_delay_m0/de_d_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_udp_writer/add3_syn_117.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x021y062z0          0.109    f     0.259          pin: u_video_subsystem/video_delay_m0/de_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.225          0.484          net: u_video_subsystem/video_delay_m0/de_d[6],  ../../src/video_delay.v(22)
                                                                      pin: u_video_subsystem/u_udp_writer/add3_syn_117.mi[0]
ADDER (reg)         x020y062z2          0.095    f     0.579          net: u_video_subsystem/video_delay_m0/de_d[7],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/add3_syn_117.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u_video_subsystem/video_delay_m0/de_d_reg[1]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[2]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[1]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x019y064z2          0.109    f     0.259          pin: u_video_subsystem/video_delay_m0/de_d_reg[1]_syn_3.q[0]
net (fo=1)                              0.225          0.484          net: u_video_subsystem/video_delay_m0/de_d[1],  ../../src/video_delay.v(22)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[2]_syn_4.mi[0]
reg                 x021y064z0          0.095    f     0.579          net: u_video_subsystem/video_delay_m0/de_d[2],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[2]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u_video_subsystem/video_delay_m0/de_d_reg[9]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[13]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[9]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x021y062z2          0.109    f     0.259          pin: u_video_subsystem/video_delay_m0/de_d_reg[9]_syn_4.q[1]
net (fo=1)                              0.225          0.484          net: u_video_subsystem/video_delay_m0/de_d[9],  ../../src/video_delay.v(22)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[13]_syn_4.mi[0]
reg                 x022y062z3          0.095    f     0.579          net: u_video_subsystem/video_delay_m0/de_d[10],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[13]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u_video_subsystem/video_delay_m0/hs_d_reg[12]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/hs_d_reg[18]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[12]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x031y066z2          0.109    f     0.259          pin: u_video_subsystem/video_delay_m0/hs_d_reg[12]_syn_3.q[0]
net (fo=1)                              0.225          0.484          net: u_video_subsystem/video_delay_m0/hs_d[19],  ../../src/video_delay.v(20)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[18]_syn_3.mi[0]
reg                 x030y066z1          0.095    f     0.579          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/HS_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(19)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[18]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u_video_subsystem/video_delay_m0/vs_d_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_delay_m0/vs_d_reg[6]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vs_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x029y059z1          0.109    f     0.259          pin: u_video_subsystem/video_delay_m0/vs_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.225          0.484          net: u_video_subsystem/video_delay_m0/vs_d[5],  ../../src/video_delay.v(21)
                                                                      pin: u_video_subsystem/video_delay_m0/vs_d_reg[6]_syn_3.mi[1]
reg                 x030y059z0          0.095    f     0.579          net: u_video_subsystem/video_delay_m0/vs_d[6],  ../../src/video_delay.v(21)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vs_d_reg[6]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[3] -> u_video_mem_pll/pll_inst.clkc[3]
Type           :     Self
From Clock     :     u_video_mem_pll/pll_inst.clkc[3]
To Clock       :     u_video_mem_pll/pll_inst.clkc[3]
Min Period     :     3.848ns
Fmax           :     259.875MHz

Statistics:
Max            : SWNS      4.152ns, STNS      0.000ns,         0 Viol Endpoints,        58 Total Endpoints,        87 Paths Analyzed
Min            : HWNS      0.285ns, HTNS      0.000ns,         0 Viol Endpoints,        58 Total Endpoints,        87 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.152ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 3.497ns (cell 0.289ns (8%), net 3.208ns (92%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z2          0.146    r     0.355          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.q[0]
net (fo=32)                             3.208          3.563          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.sr
reg                 x028y069z2          0.143    f     3.706               
--------------------------------------------------------------------  ---------------
Arrival                                                3.706               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                        -0.043          7.858               
--------------------------------------------------------------------  ---------------
Required                                               7.858               
--------------------------------------------------------------------  ---------------
Slack                                                  4.152               

Slack               : 4.498ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 3.222ns (cell 0.517ns (16%), net 2.705ns (84%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z2          0.146    r     0.355          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.q[0]
net (fo=32)                             2.705          3.060          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0]
LUT3 (reg)          x031y068z3          0.371    r     3.431       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.431               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  4.498               

Slack               : 4.498ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 3.222ns (cell 0.517ns (16%), net 2.705ns (84%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z2          0.146    r     0.355          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.q[0]
net (fo=32)                             2.705          3.060          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1]
LUT3 (reg)          x031y068z3          0.371    r     3.431       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.431               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  4.498               

Slack               : 4.550ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 3.170ns (cell 0.460ns (14%), net 2.710ns (86%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z2          0.146    r     0.355          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.q[0]
net (fo=32)                             2.710          3.065          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0]
LUT3 (reg)          x028y067z0          0.314    r     3.379       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.379               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  4.550               

Slack               : 4.550ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.d[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 3.170ns (cell 0.460ns (14%), net 2.710ns (86%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z2          0.146    r     0.355          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.q[0]
net (fo=32)                             2.710          3.065          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.d[1]
LUT3 (reg)          x028y067z0          0.314    r     3.379       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.379               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  4.550               

Slack               : 4.840ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.880ns (cell 0.460ns (15%), net 2.420ns (85%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z2          0.146    r     0.355          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.q[0]
net (fo=32)                             2.420          2.775          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0]
LUT3 (reg)          x028y067z1          0.314    r     3.089       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.089               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  4.840               

Slack               : 4.840ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.880ns (cell 0.460ns (15%), net 2.420ns (85%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z2          0.146    r     0.355          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.q[0]
net (fo=32)                             2.420          2.775          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1]
LUT3 (reg)          x028y067z1          0.314    r     3.089       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.089               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  4.840               

Slack               : 4.875ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.774ns (cell 0.289ns (10%), net 2.485ns (90%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z2          0.146    r     0.355          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.q[0]
net (fo=32)                             2.485          2.840          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.sr
reg                 x033y069z3          0.143    f     2.983               
--------------------------------------------------------------------  ---------------
Arrival                                                2.983               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                        -0.043          7.858               
--------------------------------------------------------------------  ---------------
Required                                               7.858               
--------------------------------------------------------------------  ---------------
Slack                                                  4.875               

Slack               : 4.893ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.827ns (cell 0.517ns (18%), net 2.310ns (82%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z2          0.146    r     0.355          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.q[0]
net (fo=32)                             2.310          2.665          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x033y067z3          0.371    r     3.036       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.036               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  4.893               

Slack               : 4.893ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.827ns (cell 0.517ns (18%), net 2.310ns (82%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x037y054z2          0.146    r     0.355          pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.q[0]
net (fo=32)                             2.310          2.665          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x033y067z3          0.371    r     3.036       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.036               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                        -0.043          7.929               
--------------------------------------------------------------------  ---------------
Required                                               7.929               
--------------------------------------------------------------------  ---------------
Slack                                                  4.893               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.285ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.461ns (cell 0.350ns (75%), net 0.111ns (25%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x028y067z1          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.q[1]
net (fo=1)                              0.111          0.370          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1]
LUT3 (reg)          x028y067z0          0.241    f     0.611       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.611               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               

Slack               : 0.339ns
Begin Point         : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/add0_syn_68.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/add0_syn_68.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x035y045z2          0.109    f     0.259          pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/add0_syn_68.q[0]
net (fo=2)                              0.341          0.600          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.mi[0]
reg                 x036y043z0          0.095    f     0.695          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.695               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.339               

Slack               : 0.344ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.d[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.550ns (cell 0.325ns (59%), net 0.225ns (41%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT1=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x036y043z0          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.q[0]
net (fo=1)                              0.225          0.484          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.d[1]
LUT1 (reg)          x038y043z0          0.216    f     0.700       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.700               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.344               

Slack               : 0.345ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_udp_writer/write_data_b2[2]_syn_29.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x037y065z2          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7]_syn_4.q[0]
net (fo=1)                              0.331          0.590          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[2]_syn_29.mi[0]
reg                 x037y062z3          0.095    f     0.685          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.685               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[2]_syn_29.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.014          0.340               
--------------------------------------------------------------------  ---------------
Required                                               0.340               
--------------------------------------------------------------------  ---------------
Slack                                                  0.345               

Slack               : 0.346ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x037y057z3          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=1)                              0.332          0.591          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.mi[0]
reg                 x037y054z2          0.095    f     0.686          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.686               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[4]_syn_32.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.014          0.340               
--------------------------------------------------------------------  ---------------
Required                                               0.340               
--------------------------------------------------------------------  ---------------
Slack                                                  0.346               

Slack               : 0.369ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.c[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.575ns (cell 0.350ns (60%), net 0.225ns (40%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x036y067z1          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.q[1]
net (fo=1)                              0.225          0.484          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.c[1]
LUT3 (reg)          x034y067z0          0.241    f     0.725       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.725               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.385ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.c[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.575ns (cell 0.350ns (60%), net 0.225ns (40%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x028y069z2          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.q[0]
net (fo=1)                              0.225          0.484          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.c[0]
LUT3 (reg)          x028y067z1          0.241    f     0.725       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.725               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.014          0.340               
--------------------------------------------------------------------  ---------------
Required                                               0.340               
--------------------------------------------------------------------  ---------------
Slack                                                  0.385               

Slack               : 0.446ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/add0_syn_68.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.652ns (cell 0.204ns (31%), net 0.448ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x033y047z3          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_4.q[0]
net (fo=1)                              0.448          0.707          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/add0_syn_68.mi[0]
ADDER (reg)         x035y045z2          0.095    f     0.802          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.802               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/add0_syn_68.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.030          0.356               
--------------------------------------------------------------------  ---------------
Required                                               0.356               
--------------------------------------------------------------------  ---------------
Slack                                                  0.446               

Slack               : 0.454ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_CLK_P_syn_2.do[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.431ns (cell 0.109ns (25%), net 0.322ns (75%))
Clock Skew          : 0.120ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x039y033z1          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[0]
net (fo=1)                              0.322          0.581          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: HDMI_CLK_P_syn_2.do[0]
PAD (reg)           x040y032            0.000    f     0.581          net: HDMI_CLK_PHDMI_CLK_P,  ../../top_dual_udp.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                0.581               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.065          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_CLK_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.100          0.097               
clock pessimism                         0.030          0.127               
--------------------------------------------------------------------  ---------------
Required                                               0.127               
--------------------------------------------------------------------  ---------------
Slack                                                  0.454               

Slack               : 0.465ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x037y053z2          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.q[0]
net (fo=2)                              0.322          0.581          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.mi[1]
reg                 x037y053z2          0.095    f     0.676          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.676               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.000          0.226               
clock pessimism                        -0.015          0.211               
--------------------------------------------------------------------  ---------------
Required                                               0.211               
--------------------------------------------------------------------  ---------------
Slack                                                  0.465               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     7.080ns
Fmax           :     141.243MHz

Statistics:
Max            : SWNS      0.920ns, STNS      0.000ns,         0 Viol Endpoints,        37 Total Endpoints,       289 Paths Analyzed
Min            : HWNS      0.475ns, HTNS      0.000ns,         0 Viol Endpoints,        37 Total Endpoints,       289 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.920ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_state_reg[5]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.772ns (cell 0.989ns (14%), net 5.783ns (86%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            3.050          6.895          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_state_reg[5]_syn_4.sr
reg                 x003y058z2          0.086    r     6.981               
--------------------------------------------------------------------  ---------------
Arrival                                                6.981               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_state_reg[5]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  0.920               

Slack               : 1.071ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_state_reg[1]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.621ns (cell 0.989ns (14%), net 5.632ns (86%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            2.899          6.744          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_state_reg[1]_syn_4.sr
reg                 x002y057z2          0.086    r     6.830               
--------------------------------------------------------------------  ---------------
Arrival                                                6.830               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_state_reg[1]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  1.071               

Slack               : 1.083ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_state_reg[2]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.609ns (cell 0.989ns (14%), net 5.620ns (86%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            2.887          6.732          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_state_reg[2]_syn_3.sr
reg                 x002y056z2          0.086    r     6.818               
--------------------------------------------------------------------  ---------------
Arrival                                                6.818               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_state_reg[2]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  1.083               

Slack               : 1.234ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[11]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.458ns (cell 0.989ns (15%), net 5.469ns (85%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            2.736          6.581          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[11]_syn_4.sr
reg                 x003y055z2          0.086    r     6.667               
--------------------------------------------------------------------  ---------------
Arrival                                                6.667               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  1.234               

Slack               : 1.246ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[1]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.446ns (cell 0.989ns (15%), net 5.457ns (85%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            2.724          6.569          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1]_syn_4.sr
reg                 x005y054z3          0.086    r     6.655               
--------------------------------------------------------------------  ---------------
Arrival                                                6.655               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  1.246               

Slack               : 1.246ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[7]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.446ns (cell 0.989ns (15%), net 5.457ns (85%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            2.724          6.569          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[7]_syn_4.sr
reg                 x005y054z2          0.086    r     6.655               
--------------------------------------------------------------------  ---------------
Arrival                                                6.655               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[7]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  1.246               

Slack               : 1.246ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.446ns (cell 0.989ns (15%), net 5.457ns (85%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            2.724          6.569          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.sr
reg                 x002y054z3          0.086    r     6.655               
--------------------------------------------------------------------  ---------------
Arrival                                                6.655               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  1.246               

Slack               : 1.246ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.446ns (cell 0.989ns (15%), net 5.457ns (85%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            2.724          6.569          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.sr
reg                 x002y054z2          0.086    r     6.655               
--------------------------------------------------------------------  ---------------
Arrival                                                6.655               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  1.246               

Slack               : 1.271ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_start_addr_reg[1]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.421ns (cell 0.989ns (15%), net 5.432ns (85%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            2.699          6.544          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[1]_syn_3.sr
reg                 x001y052z3          0.086    r     6.630               
--------------------------------------------------------------------  ---------------
Arrival                                                6.630               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_start_addr_reg[1]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  1.271               

Slack               : 1.283ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[5]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.409ns (cell 0.989ns (15%), net 5.420ns (85%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            2.687          6.532          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[5]_syn_4.sr
reg                 x003y054z2          0.086    r     6.618               
--------------------------------------------------------------------  ---------------
Arrival                                                6.618               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.857          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.045          0.188          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[5]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  1.283               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.475ns
Begin Point         : u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_txfer_tog_reg1_syn_13.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.651ns (cell 0.204ns (31%), net 0.447ns (69%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x002y049z3          0.109    f     0.259          pin: u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.q[0]
net (fo=2)                              0.447          0.706          net: u6_tx_fifo/wr_frame_in_fifo,  ../../import/tx_client_fifo.v(129)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_13.mi[0]
reg                 x001y052z2          0.095    f     0.801          net: u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../import/tx_client_fifo.v(788)
--------------------------------------------------------------------  ---------------
Arrival                                                0.801               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_13.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.475               

Slack               : 2.433ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_256.c[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.609ns (cell 0.556ns (21%), net 2.053ns (79%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.953          1.212          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_20.d[1]
LUT4                x021y026z1          0.126    f     1.338       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_20.f[1]
net (fo=26)                             1.100          2.438          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_306,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_256.c[0]
LUT4 (reg)          x027y040z2          0.321    r     2.759       2  net: u4_trimac_block/reset_reg2[0],  ../../import/temac_block.v(152)
--------------------------------------------------------------------  ---------------
Arrival                                                2.759               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_256.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  2.433               

Slack               : 3.045ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_dec_addr_reg[2]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.168ns (cell 0.438ns (13%), net 2.730ns (87%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.546          0.805          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.d[1]
LUT4                x012y026z0          0.126    f     0.931       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.984          1.915          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     2.066       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             1.200          3.266          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[2]_syn_3.sr
reg                 x006y047z0          0.052    f     3.318               
--------------------------------------------------------------------  ---------------
Arrival                                                3.318               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[2]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.173               
clock uncertainty                       0.100          0.273               
clock pessimism                         0.000          0.273               
--------------------------------------------------------------------  ---------------
Required                                               0.273               
--------------------------------------------------------------------  ---------------
Slack                                                  3.045               

Slack               : 3.153ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.276ns (cell 0.438ns (13%), net 2.838ns (87%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.546          0.805          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.d[1]
LUT4                x012y026z0          0.126    f     0.931       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.984          1.915          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     2.066       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             1.308          3.374          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.sr
reg                 x007y051z1          0.052    f     3.426               
--------------------------------------------------------------------  ---------------
Arrival                                                3.426               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.173               
clock uncertainty                       0.100          0.273               
clock pessimism                         0.000          0.273               
--------------------------------------------------------------------  ---------------
Required                                               0.273               
--------------------------------------------------------------------  ---------------
Slack                                                  3.153               

Slack               : 3.161ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.284ns (cell 0.438ns (13%), net 2.846ns (87%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.546          0.805          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.d[1]
LUT4                x012y026z0          0.126    f     0.931       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.984          1.915          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     2.066       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             1.316          3.382          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.sr
reg                 x006y049z1          0.052    f     3.434               
--------------------------------------------------------------------  ---------------
Arrival                                                3.434               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.173               
clock uncertainty                       0.100          0.273               
clock pessimism                         0.000          0.273               
--------------------------------------------------------------------  ---------------
Required                                               0.273               
--------------------------------------------------------------------  ---------------
Slack                                                  3.161               

Slack               : 3.161ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.284ns (cell 0.438ns (13%), net 2.846ns (87%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.546          0.805          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.d[1]
LUT4                x012y026z0          0.126    f     0.931       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.984          1.915          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     2.066       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             1.316          3.382          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.sr
reg                 x006y049z0          0.052    f     3.434               
--------------------------------------------------------------------  ---------------
Arrival                                                3.434               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.173               
clock uncertainty                       0.100          0.273               
clock pessimism                         0.000          0.273               
--------------------------------------------------------------------  ---------------
Required                                               0.273               
--------------------------------------------------------------------  ---------------
Slack                                                  3.161               

Slack               : 3.280ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_dec_addr_reg[11]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.403ns (cell 0.524ns (15%), net 2.879ns (85%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.546          0.805          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.d[1]
LUT4                x012y026z0          0.126    f     0.931       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             1.152          2.083          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.c[0]
LUT4                x004y033z3          0.237    r     2.320       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.181          3.501          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[11]_syn_3.sr
reg                 x003y047z1          0.052    f     3.553               
--------------------------------------------------------------------  ---------------
Arrival                                                3.553               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[11]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.173               
clock uncertainty                       0.100          0.273               
clock pessimism                         0.000          0.273               
--------------------------------------------------------------------  ---------------
Required                                               0.273               
--------------------------------------------------------------------  ---------------
Slack                                                  3.280               

Slack               : 3.296ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[9]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.419ns (cell 0.438ns (12%), net 2.981ns (88%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.546          0.805          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.d[1]
LUT4                x012y026z0          0.126    f     0.931       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.984          1.915          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     2.066       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             1.451          3.517          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[9]_syn_4.sr
reg                 x006y051z1          0.052    f     3.569               
--------------------------------------------------------------------  ---------------
Arrival                                                3.569               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[9]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.173               
clock uncertainty                       0.100          0.273               
clock pessimism                         0.000          0.273               
--------------------------------------------------------------------  ---------------
Required                                               0.273               
--------------------------------------------------------------------  ---------------
Slack                                                  3.296               

Slack               : 3.296ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.419ns (cell 0.438ns (12%), net 2.981ns (88%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.546          0.805          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.d[1]
LUT4                x012y026z0          0.126    f     0.931       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.984          1.915          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     2.066       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             1.451          3.517          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.sr
reg                 x006y050z0          0.052    f     3.569               
--------------------------------------------------------------------  ---------------
Arrival                                                3.569               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.173               
clock uncertainty                       0.100          0.273               
clock pessimism                         0.000          0.273               
--------------------------------------------------------------------  ---------------
Required                                               0.273               
--------------------------------------------------------------------  ---------------
Slack                                                  3.296               

Slack               : 3.296ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_dec_addr_reg[7]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.419ns (cell 0.438ns (12%), net 2.981ns (88%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.546          0.805          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.d[1]
LUT4                x012y026z0          0.126    f     0.931       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.984          1.915          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     2.066       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             1.451          3.517          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[7]_syn_3.sr
reg                 x006y051z0          0.052    f     3.569               
--------------------------------------------------------------------  ---------------
Arrival                                                3.569               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.965          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.130          0.165          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_dec_addr_reg[7]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.173               
clock uncertainty                       0.100          0.273               
clock pessimism                         0.000          0.273               
--------------------------------------------------------------------  ---------------
Required                                               0.273               
--------------------------------------------------------------------  ---------------
Slack                                                  3.296               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[2] -> u_video_mem_pll/pll_inst.clkc[3]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[2]
To Clock       :     u_video_mem_pll/pll_inst.clkc[3]
Min Period     :     1.668ns
Fmax           :     599.520MHz

Statistics:
Max            : SWNS      6.332ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.244ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.332ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.431ns (cell 0.695ns (48%), net 0.736ns (52%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x030y067z1          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.736          1.091          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.b[1]
LUT3 (reg)          x035y069z3          0.549    f     1.640       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.640               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.332               

Slack               : 6.373ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.390ns (cell 0.695ns (50%), net 0.695ns (50%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x030y068z3          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.695          1.050          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x033y067z3          0.549    f     1.599       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.373               

Slack               : 6.417ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.346ns (cell 0.597ns (44%), net 0.749ns (56%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x035y068z1          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.q[0]
net (fo=1)                              0.749          1.104          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x034y067z0          0.451    f     1.555       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.555               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.417               

Slack               : 6.466ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x036y069z3          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.602          0.957          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x035y069z2          0.549    f     1.506       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.506               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.466               

Slack               : 6.478ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.285ns (cell 0.597ns (46%), net 0.688ns (54%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x030y068z3          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.688          1.043          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.b[1]
LUT3 (reg)          x034y067z1          0.451    f     1.494       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.494               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.478               

Slack               : 6.527ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.236ns (cell 0.695ns (56%), net 0.541ns (44%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x031y069z1          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.541          0.896          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0]
LUT3 (reg)          x035y069z3          0.549    f     1.445       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.445               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.527               

Slack               : 6.532ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.231ns (cell 0.695ns (56%), net 0.536ns (44%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x030y067z1          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.536          0.891          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x033y067z3          0.549    f     1.440       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.440               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.532               

Slack               : 6.535ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.228ns (cell 0.597ns (48%), net 0.631ns (52%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x038y069z2          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.q[1]
net (fo=1)                              0.631          0.986          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x036y067z1          0.451    f     1.437       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.437               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.535               

Slack               : 6.542ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_28.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_udp_writer/write_data_b2[19]_syn_28.b[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.221ns (cell 0.695ns (56%), net 0.526ns (44%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_28.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x037y066z3          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_28.q[0]
net (fo=1)                              0.526          0.881          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[19]_syn_28.b[0]
LUT3 (reg)          x038y064z3          0.549    f     1.430       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.430               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[19]_syn_28.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.542               

Slack               : 6.582ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_28.b[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.181ns (cell 0.597ns (50%), net 0.584ns (50%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x031y069z1          0.146    r     0.355          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.584          0.939          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_28.b[0]
LUT3 (reg)          x034y070z1          0.451    f     1.390       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.390               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_28.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.582               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.244ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_26.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_26.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x033y068z1          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_26.q[0]
net (fo=1)                              0.216          0.475          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0]
reg                 x033y069z3          0.095    f     0.570          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.253ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[7]_syn_28.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[7]_syn_28.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x038y053z2          0.109    f     0.259          pin: u_video_subsystem/u_udp_writer/write_data_b2[7]_syn_28.q[0]
net (fo=2)                              0.225          0.484          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.mi[0]
reg                 x037y053z2          0.095    f     0.579          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_5.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.350ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_22.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_24.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_22.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x037y069z3          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_22.q[0]
net (fo=1)                              0.322          0.581          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_24.mi[0]
reg                 x036y068z2          0.095    f     0.676          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.676               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_24.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.360ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x026y068z1          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9]_syn_4.q[0]
net (fo=1)                              0.332          0.591          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0]
reg                 x028y069z2          0.095    f     0.686          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.686               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.435ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x037y068z3          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.407          0.666          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0]
reg                 x036y068z3          0.095    f     0.761          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.761               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.468ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x038y065z0          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.216          0.475          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[0]
LUT3 (reg)          x038y064z0          0.319    r     0.794       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.794               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.468ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x038y065z0          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.216          0.475          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1]
LUT3 (reg)          x038y064z0          0.319    r     0.794       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.794               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.468ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x029y067z1          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.q[0]
net (fo=1)                              0.216          0.475          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x028y067z0          0.319    r     0.794       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.794               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.477ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x027y067z1          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.225          0.484          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x028y067z1          0.319    r     0.803       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.803               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               

Slack               : 0.477ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x027y067z1          0.109    f     0.259          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.225          0.484          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x028y067z1          0.319    r     0.803       1  net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.803               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=41)                             2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     1.291ns
Fmax           :     774.593MHz

Statistics:
Max            : SWNS      6.709ns, STNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
Min            : HWNS      0.244ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.709ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.054ns (cell 0.289ns (27%), net 0.765ns (73%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y049z1          0.146    r     0.355          pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[0]
net (fo=1)                              0.765          1.120          net: u6_tx_fifo/rd_addr_txfer[5],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.mi[0]
reg                 x004y051z2          0.143    r     1.263          net: u6_tx_fifo/wr_rd_addr[5],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.263               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.709               

Slack               : 6.725ns
Begin Point         : u_ov5640_dri/u_i2c_dr/sel14_syn_233.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/sel14_syn_206.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.038ns (cell 0.289ns (27%), net 0.749ns (73%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_233.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x004y059z1          0.146    r     0.355          pin: u_ov5640_dri/u_i2c_dr/sel14_syn_233.q[0]
net (fo=2)                              0.749          1.104          net: u6_tx_fifo/rd_tran_frame_tog,  ../../import/tx_client_fifo.v(114)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_206.mi[0]
reg                 x005y061z3          0.143    r     1.247          net: u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../import/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                1.247               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_ov5640_dri/u_i2c_dr/sel14_syn_206.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.725               

Slack               : 6.849ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.914ns (cell 0.289ns (31%), net 0.625ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y049z1          0.146    r     0.355          pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.625          0.980          net: u6_tx_fifo/rd_addr_txfer[3],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[0]
reg                 x004y047z1          0.143    r     1.123          net: u6_tx_fifo/wr_rd_addr[3],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.123               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.849               

Slack               : 6.872ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x002y049z1          0.146    r     0.355          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[0]
net (fo=1)                              0.602          0.957          net: u6_tx_fifo/rd_addr_txfer[2],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x002y051z2          0.143    r     1.100          net: u6_tx_fifo/wr_rd_addr[2],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.100               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.872               

Slack               : 6.872ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x004y052z2          0.146    r     0.355          pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[1]
net (fo=1)                              0.602          0.957          net: u6_tx_fifo/rd_addr_txfer[4],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.mi[1]
reg                 x004y051z2          0.143    r     1.100          net: u6_tx_fifo/wr_rd_addr[4],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.100               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.872               

Slack               : 6.872ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y050z0          0.146    r     0.355          pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[1]
net (fo=1)                              0.602          0.957          net: u6_tx_fifo/rd_addr_txfer[7],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.mi[1]
reg                 x004y050z3          0.143    r     1.100          net: u6_tx_fifo/wr_rd_addr[7],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.100               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.872               

Slack               : 6.948ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.815ns (cell 0.289ns (35%), net 0.526ns (65%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x002y054z2          0.146    r     0.355          pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.q[0]
net (fo=1)                              0.526          0.881          net: u6_tx_fifo/rd_addr_txfer[11],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[0]
reg                 x003y051z2          0.143    r     1.024          net: u6_tx_fifo/wr_rd_addr[11],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.024               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.948               

Slack               : 6.992ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x002y049z1          0.146    r     0.355          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[1]
net (fo=1)                              0.482          0.837          net: u6_tx_fifo/rd_addr_txfer[1],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[1]
reg                 x004y047z1          0.143    r     0.980          net: u6_tx_fifo/wr_rd_addr[1],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.980               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.992               

Slack               : 6.992ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y049z0          0.146    r     0.355          pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[0]
net (fo=1)                              0.482          0.837          net: u6_tx_fifo/rd_addr_txfer[8],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.mi[0]
reg                 x004y050z3          0.143    r     0.980          net: u6_tx_fifo/wr_rd_addr[8],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.980               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.992               

Slack               : 6.995ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.768ns (cell 0.289ns (37%), net 0.479ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x002y054z3          0.146    r     0.355          pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.479          0.834          net: u6_tx_fifo/rd_addr_txfer[0],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1]
reg                 x002y051z2          0.143    r     0.977          net: u6_tx_fifo/wr_rd_addr[0],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.977               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.244ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/sub1_syn_76.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x006y050z0          0.109    f     0.259          pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[0]
net (fo=1)                              0.216          0.475          net: u6_tx_fifo/rd_addr_txfer[9],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/sub1_syn_76.mi[0]
ADDER (reg)         x005y050z2          0.095    f     0.570          net: u6_tx_fifo/wr_rd_addr[9],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/sub1_syn_76.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.350ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/sub1_syn_76.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x006y049z0          0.109    f     0.259          pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[1]
net (fo=1)                              0.322          0.581          net: u6_tx_fifo/rd_addr_txfer[10],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/sub1_syn_76.mi[1]
ADDER (reg)         x005y050z2          0.095    f     0.676          net: u6_tx_fifo/wr_rd_addr[10],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.676               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/sub1_syn_76.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.359ns
Begin Point         : u6_tx_fifo/rd_txfer_tog_reg1_syn_13.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_13.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x001y052z2          0.109    f     0.259          pin: u6_tx_fifo/rd_txfer_tog_reg1_syn_13.q[1]
net (fo=2)                              0.331          0.590          net: u6_tx_fifo/rd_txfer_tog,  ../../import/tx_client_fifo.v(135)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.mi[1]
reg                 x001y055z3          0.095    f     0.685          net: u6_tx_fifo/rd_txfer_tog_reg[0],  ../../import/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                0.685               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.359ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x004y052z2          0.109    f     0.259          pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[0]
net (fo=1)                              0.331          0.590          net: u6_tx_fifo/rd_addr_txfer[6],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[1]
reg                 x003y051z2          0.095    f     0.685          net: u6_tx_fifo/wr_rd_addr[6],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.685               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.360ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x002y054z3          0.109    f     0.259          pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.332          0.591          net: u6_tx_fifo/rd_addr_txfer[0],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1]
reg                 x002y051z2          0.095    f     0.686          net: u6_tx_fifo/wr_rd_addr[0],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.686               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.369ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x002y049z1          0.109    f     0.259          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[1]
net (fo=1)                              0.341          0.600          net: u6_tx_fifo/rd_addr_txfer[1],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[1]
reg                 x004y047z1          0.095    f     0.695          net: u6_tx_fifo/wr_rd_addr[1],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.695               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.369ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x006y049z0          0.109    f     0.259          pin: u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[0]
net (fo=1)                              0.341          0.600          net: u6_tx_fifo/rd_addr_txfer[8],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.mi[0]
reg                 x004y050z3          0.095    f     0.695          net: u6_tx_fifo/wr_rd_addr[8],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.695               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.398ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x002y054z2          0.109    f     0.259          pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_3.q[0]
net (fo=1)                              0.370          0.629          net: u6_tx_fifo/rd_addr_txfer[11],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[0]
reg                 x003y051z2          0.095    f     0.724          net: u6_tx_fifo/wr_rd_addr[11],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.724               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.398               

Slack               : 0.435ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x002y049z1          0.109    f     0.259          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[0]
net (fo=1)                              0.407          0.666          net: u6_tx_fifo/rd_addr_txfer[2],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x002y051z2          0.095    f     0.761          net: u6_tx_fifo/wr_rd_addr[2],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.761               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.435ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x004y052z2          0.109    f     0.259          pin: u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[1]
net (fo=1)                              0.407          0.666          net: u6_tx_fifo/rd_addr_txfer[4],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.mi[1]
reg                 x004y051z2          0.095    f     0.761          net: u6_tx_fifo/wr_rd_addr[4],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.761               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> u_video_mem_pll/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     u_video_mem_pll/pll_inst.clkc[2]
Min Period     :     11.270ns
Fmax           :     88.731MHz

Statistics:
Max            : SWNS      5.746ns, STNS      0.000ns,         0 Viol Endpoints,        12 Total Endpoints,        12 Paths Analyzed
Min            : HWNS      0.253ns, HTNS      0.000ns,         0 Viol Endpoints,        12 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.746ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.a[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 2.017ns (cell 0.688ns (34%), net 1.329ns (66%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y059z1          0.146    r    32.355          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=5)                              1.329         33.684          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.a[1]
LUT4 (reg)          x017y063z2          0.542    f    34.226       1  net: u_video_subsystem/video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                               34.226               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                         0.000         39.972               
--------------------------------------------------------------------  ---------------
Required                                              39.972               
--------------------------------------------------------------------  ---------------
Slack                                                  5.746               

Slack               : 5.876ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.703ns (cell 0.232ns (13%), net 1.471ns (87%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y059z1          0.146    r    32.355          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=5)                              1.471         33.826          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.sr
reg                 x019y061z2          0.086    r    33.912               
--------------------------------------------------------------------  ---------------
Arrival                                               33.912               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.888               
clock uncertainty                      -0.100         39.788               
clock pessimism                         0.000         39.788               
--------------------------------------------------------------------  ---------------
Required                                              39.788               
--------------------------------------------------------------------  ---------------
Slack                                                  5.876               

Slack               : 6.329ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.250ns (cell 0.232ns (18%), net 1.018ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y059z1          0.146    r    32.355          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=5)                              1.018         33.373          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x018y062z0          0.086    r    33.459               
--------------------------------------------------------------------  ---------------
Arrival                                               33.459               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.888               
clock uncertainty                      -0.100         39.788               
clock pessimism                         0.000         39.788               
--------------------------------------------------------------------  ---------------
Required                                              39.788               
--------------------------------------------------------------------  ---------------
Slack                                                  6.329               

Slack               : 6.638ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.125ns (cell 0.289ns (25%), net 0.836ns (75%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x026y063z2          0.146    r    32.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.836         33.191          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1]
reg                 x021y062z3          0.143    r    33.334          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               33.334               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                         0.000         39.972               
--------------------------------------------------------------------  ---------------
Required                                              39.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.638               

Slack               : 6.777ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.986ns (cell 0.289ns (29%), net 0.697ns (71%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z1          0.146    r    32.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.697         33.052          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[0]
ADDER (reg)         x021y065z0          0.143    r    33.195          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               33.195               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                         0.000         39.972               
--------------------------------------------------------------------  ---------------
Required                                              39.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.777               

Slack               : 6.777ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.986ns (cell 0.289ns (29%), net 0.697ns (71%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z2          0.146    r    32.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[0]
net (fo=1)                              0.697         33.052          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[1]
ADDER (reg)         x021y065z0          0.143    r    33.195          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               33.195               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                         0.000         39.972               
--------------------------------------------------------------------  ---------------
Required                                              39.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.777               

Slack               : 6.784ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.979ns (cell 0.289ns (29%), net 0.690ns (71%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z2          0.146    r    32.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.690         33.045          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0]
reg                 x021y062z3          0.143    r    33.188          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               33.188               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                         0.000         39.972               
--------------------------------------------------------------------  ---------------
Required                                              39.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.784               

Slack               : 6.786ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.977ns (cell 0.289ns (29%), net 0.688ns (71%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x025y064z0          0.146    r    32.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.688         33.043          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1]
reg                 x022y066z0          0.143    r    33.186          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               33.186               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                         0.000         39.972               
--------------------------------------------------------------------  ---------------
Required                                              39.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.786               

Slack               : 6.992ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z1          0.146    r    32.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.482         32.837          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.mi[0]
reg                 x025y067z1          0.143    r    32.980          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.980               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                         0.000         39.972               
--------------------------------------------------------------------  ---------------
Required                                              39.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.992               

Slack               : 6.995ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.768ns (cell 0.289ns (37%), net 0.479ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z3          0.146    r    32.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.479         32.834          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.mi[0]
reg                 x026y065z3          0.143    r    32.977          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.977               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         40.072               
clock uncertainty                      -0.100         39.972               
clock pessimism                         0.000         39.972               
--------------------------------------------------------------------  ---------------
Required                                              39.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.253ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y064z0          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.225          0.484          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.mi[0]
reg                 x025y066z2          0.095    f     0.579          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.360ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z3          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.332          0.591          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.mi[0]
reg                 x026y065z3          0.095    f     0.686          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.686               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.360ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z3          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.332          0.591          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.mi[1]
reg                 x026y065z3          0.095    f     0.686          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.686               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.369ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z1          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.341          0.600          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.mi[0]
reg                 x025y067z1          0.095    f     0.695          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.695               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.511ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.161ns (18%), net 0.718ns (82%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x012y059z1          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=5)                              0.718          0.977          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x018y062z0          0.052    f     1.029               
--------------------------------------------------------------------  ---------------
Arrival                                                1.029               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  0.511               

Slack               : 0.518ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.694ns (cell 0.204ns (29%), net 0.490ns (71%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y064z0          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.490          0.749          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1]
reg                 x022y066z0          0.095    f     0.844          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.844               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.518               

Slack               : 0.519ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.695ns (cell 0.204ns (29%), net 0.491ns (71%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z2          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.491          0.750          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0]
reg                 x021y062z3          0.095    f     0.845          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.845               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.519               

Slack               : 0.525ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.701ns (cell 0.204ns (29%), net 0.497ns (71%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z1          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.497          0.756          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[0]
ADDER (reg)         x021y065z0          0.095    f     0.851          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.851               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.525               

Slack               : 0.525ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.701ns (cell 0.204ns (29%), net 0.497ns (71%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z2          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[0]
net (fo=1)                              0.497          0.756          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.mi[1]
ADDER (reg)         x021y065z0          0.095    f     0.851          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.851               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/sub1_syn_61.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.525               

Slack               : 0.625ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.801ns (cell 0.204ns (25%), net 0.597ns (75%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x026y063z2          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.597          0.856          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1]
reg                 x021y062z3          0.095    f     0.951          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.951               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.625               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[2] -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[2]
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]
Min Period     :     1.293ns
Fmax           :     773.395MHz

Statistics:
Max            : SWNS      6.707ns, STNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
Min            : HWNS      0.244ns, HTNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.707ns
Begin Point         : u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.056ns (cell 0.289ns (27%), net 0.767ns (73%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x017y063z2          0.146    r     0.355          pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.q[1]
net (fo=2)                              0.767          1.122          net: u_video_subsystem/video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0]
reg                 x017y063z0          0.143    r     1.265          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                1.265               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.707               

Slack               : 6.777ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.986ns (cell 0.289ns (29%), net 0.697ns (71%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x025y066z1          0.146    r     0.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.697          1.052          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0]
reg                 x020y066z0          0.143    r     1.195          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.195               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.777               

Slack               : 6.787ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.976ns (cell 0.289ns (29%), net 0.687ns (71%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x026y067z2          0.146    r     0.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.q[0]
net (fo=1)                              0.687          1.042          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0]
reg                 x022y066z2          0.143    r     1.185          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.185               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.787               

Slack               : 6.872ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.146    r     0.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.602          0.957          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[0]
reg                 x026y066z2          0.143    r     1.100          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.100               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.872               

Slack               : 6.933ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.830ns (cell 0.289ns (34%), net 0.541ns (66%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x025y066z2          0.146    r     0.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.541          0.896          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x021y066z2          0.143    r     1.039          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.039               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.933               

Slack               : 6.995ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.768ns (cell 0.289ns (37%), net 0.479ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x022y066z0          0.146    r     0.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.q[0]
net (fo=1)                              0.479          0.834          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.mi[1]
reg                 x023y068z0          0.143    r     0.977          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.977               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               

Slack               : 6.998ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.765ns (cell 0.289ns (37%), net 0.476ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x020y067z0          0.146    r     0.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.476          0.831          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0]
reg                 x019y066z1          0.143    r     0.974          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.974               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.998               

Slack               : 7.001ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.762ns (cell 0.289ns (37%), net 0.473ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x020y067z0          0.146    r     0.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.473          0.828          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1]
reg                 x019y066z1          0.143    r     0.971          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.971               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  7.001               

Slack               : 7.148ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.615ns (cell 0.289ns (46%), net 0.326ns (54%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x025y066z1          0.146    r     0.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.326          0.681          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0]
reg                 x025y067z2          0.143    r     0.824          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.824               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  7.148               

Slack               : 7.148ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.615ns (cell 0.289ns (46%), net 0.326ns (54%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.410          0.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.146    r     0.355          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.326          0.681          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x026y066z2          0.143    r     0.824          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.824               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  7.148               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.244ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y066z1          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.216          0.475          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0]
reg                 x025y067z2          0.095    f     0.570          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.244ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.216          0.475          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x026y066z2          0.095    f     0.570          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.350ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x020y067z0          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.322          0.581          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1]
reg                 x019y066z1          0.095    f     0.676          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.676               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.359ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x020y067z0          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.331          0.590          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0]
reg                 x019y066z1          0.095    f     0.685          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.685               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.360ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x022y066z0          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.q[0]
net (fo=1)                              0.332          0.591          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.mi[1]
reg                 x023y068z0          0.095    f     0.686          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.686               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.412ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.588ns (cell 0.204ns (34%), net 0.384ns (66%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y066z2          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.384          0.643          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x021y066z2          0.095    f     0.738          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.738               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.412               

Slack               : 0.435ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.407          0.666          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[0]
reg                 x026y066z2          0.095    f     0.761          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.761               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.518ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.694ns (cell 0.204ns (29%), net 0.490ns (71%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x026y067z2          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8]_syn_3.q[0]
net (fo=1)                              0.490          0.749          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0]
reg                 x022y066z2          0.095    f     0.844          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.844               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.518               

Slack               : 0.521ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.697ns (cell 0.204ns (29%), net 0.493ns (71%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y066z1          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.493          0.752          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0]
reg                 x020y066z0          0.095    f     0.847          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.847               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.521               

Slack               : 0.562ns
Begin Point         : u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.738ns (cell 0.204ns (27%), net 0.534ns (73%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.029          0.150          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x017y063z2          0.109    f     0.259          pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.q[1]
net (fo=2)                              0.534          0.793          net: u_video_subsystem/video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0]
reg                 x017y063z0          0.095    f     0.888          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                0.888               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.562               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     3.232ns
Fmax           :     309.406MHz

Statistics:
Max            : SWNS      1.192ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      6.179ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.192ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.650ns (cell 0.146ns (22%), net 0.504ns (78%))
Clock Skew          : 0.088ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x026y070z1          0.146    r     0.355          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.504          0.859          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.859               
--------------------------------------------------------------------  ---------------
Arrival                                                0.859               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              1.978          0.121          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../import/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.121               
--------------------------------------------------------------------  ---------------
recovery                                0.030          2.151               
clock uncertainty                      -0.100          2.051               
clock pessimism                         0.000          2.051               
--------------------------------------------------------------------  ---------------
Required                                               2.051               
--------------------------------------------------------------------  ---------------
Slack                                                  1.192               

Slack               : 1.279ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.472ns (cell 0.146ns (30%), net 0.326ns (70%))
Clock Skew          : 0.088ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -2.067          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            2.276          0.209          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z2          0.146    r     0.355          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.326          0.681          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../import/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     0.681          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../top_dual_udp.v(40)
--------------------------------------------------------------------  ---------------
Arrival                                                0.681               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              1.978          0.121          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../import/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.121               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          2.060               
clock uncertainty                      -0.100          1.960               
clock pessimism                         0.000          1.960               
--------------------------------------------------------------------  ---------------
Required                                               1.960               
--------------------------------------------------------------------  ---------------
Slack                                                  1.279               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.179ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.456ns (cell 0.109ns (23%), net 0.347ns (77%))
Clock Skew          : 0.050ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x026y070z1          0.109    f     0.259          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.347          0.606          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.606               
--------------------------------------------------------------------  ---------------
Arrival                                                0.606               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              2.065          0.100          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../import/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -5.900               
--------------------------------------------------------------------  ---------------
removal                                 0.227         -5.673               
clock uncertainty                       0.100         -5.573               
clock pessimism                         0.000         -5.573               
--------------------------------------------------------------------  ---------------
Required                                              -5.573               
--------------------------------------------------------------------  ---------------
Slack                                                  6.179               

Slack               : 6.278ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.325ns (cell 0.109ns (33%), net 0.216ns (67%))
Clock Skew          : 0.050ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000         -1.788          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=194)                            1.938          0.150          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z2          0.109    f     0.259          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.216          0.475          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../import/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     0.475          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../top_dual_udp.v(40)
--------------------------------------------------------------------  ---------------
Arrival                                                0.475               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              2.065          0.100          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../import/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -5.900               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -5.903               
clock uncertainty                       0.100         -5.803               
clock pessimism                         0.000         -5.803               
--------------------------------------------------------------------  ---------------
Required                                              -5.803               
--------------------------------------------------------------------  ---------------
Slack                                                  6.278               


Inter clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Cross Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]

Statistics:
Max            : SWNS      1.934ns, STNS      0.000ns,         0 Viol Endpoints,       942 Total Endpoints,        24 Paths Analyzed
Min            : HWNS      0.026ns, HTNS      0.000ns,         0 Viol Endpoints,       942 Total Endpoints,        24 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.934ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/mult16_syn_2.cea (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.657ns (cell 0.756ns (13%), net 4.901ns (87%))
Clock Skew          : 0.209ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 69
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             2.184          2.539          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.c[0]
LUT4                x015y028z3          0.348    f     2.887       1  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.f[0]
net (fo=6)                              0.473          3.360          net: u_udp_cam_ctrl_cam/rst_n_dup_3,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.d[1]
LUT4                x015y028z3          0.262    r     3.622       2  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.f[1]
net (fo=34)                             2.244          5.866          net: u_udp_cam_ctrl_cam/mux226_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mult16_syn_2.cea
MULT18 (reg)        x016y009            0.000    f     5.866               
--------------------------------------------------------------------  ---------------
Arrival                                                5.866               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.857          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult16_syn_2.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.100          7.900               
clock uncertainty                      -0.100          7.800               
clock pessimism                         0.000          7.800               
--------------------------------------------------------------------  ---------------
Required                                               7.800               
--------------------------------------------------------------------  ---------------
Slack                                                  1.934               

Slack               : 1.956ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/mult11_syn_2.ceb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.635ns (cell 0.756ns (13%), net 4.879ns (87%))
Clock Skew          : 0.209ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 69
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             2.184          2.539          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.c[0]
LUT4                x015y028z3          0.348    f     2.887       1  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.f[0]
net (fo=6)                              0.473          3.360          net: u_udp_cam_ctrl_cam/rst_n_dup_3,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.d[1]
LUT4                x015y028z3          0.262    r     3.622       2  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.f[1]
net (fo=34)                             2.222          5.844          net: u_udp_cam_ctrl_cam/mux226_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mult11_syn_2.ceb
MULT18 (reg)        x016y009            0.000    f     5.844               
--------------------------------------------------------------------  ---------------
Arrival                                                5.844               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.857          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult11_syn_2.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.100          7.900               
clock uncertainty                      -0.100          7.800               
clock pessimism                         0.000          7.800               
--------------------------------------------------------------------  ---------------
Required                                               7.800               
--------------------------------------------------------------------  ---------------
Slack                                                  1.956               

Slack               : 2.088ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/key4_debounce_unit/button_pulse_n_syn_23.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.491ns (cell 0.637ns (11%), net 4.854ns (89%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 69
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             3.340          3.695          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_113.c[1]
LUT2                x033y049z3          0.348    f     4.043       1  pin: u_udp_cam_ctrl_cam/mux250_syn_113.f[1]
net (fo=47)                             1.514          5.557          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/button_pulse_n_syn_23.sr
reg                 x038y046z1          0.143    f     5.700               
--------------------------------------------------------------------  ---------------
Arrival                                                5.700               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/button_pulse_n_syn_23.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  2.088               

Slack               : 2.088ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/key4_debounce_unit/button_pulse_n_syn_31.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.491ns (cell 0.637ns (11%), net 4.854ns (89%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 69
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             3.340          3.695          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_113.c[1]
LUT2                x033y049z3          0.348    f     4.043       1  pin: u_udp_cam_ctrl_cam/mux250_syn_113.f[1]
net (fo=47)                             1.514          5.557          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/button_pulse_n_syn_31.sr
reg                 x038y046z0          0.143    f     5.700               
--------------------------------------------------------------------  ---------------
Arrival                                                5.700               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/button_pulse_n_syn_31.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  2.088               

Slack               : 2.201ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/mult21_syn_4.rstpdn (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.190ns (cell 0.494ns (9%), net 4.696ns (91%))
Clock Skew          : 0.209ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 69
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             2.685          3.040          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_5.c[0]
LUT4                x015y022z3          0.348    f     3.388       1  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_5.f[0]
net (fo=61)                             2.011          5.399          net: u_udp_cam_ctrl_cam/rst_n_dup_38,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/mult21_syn_4.rstpdn
MULT18 (reg)        x016y000            0.000    f     5.399               
--------------------------------------------------------------------  ---------------
Arrival                                                5.399               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.857          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult21_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                      -0.100          7.600               
clock pessimism                         0.000          7.600               
--------------------------------------------------------------------  ---------------
Required                                               7.600               
--------------------------------------------------------------------  ---------------
Slack                                                  2.201               

Slack               : 2.251ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/key4_debounce_unit/count_reg[7]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.328ns (cell 0.637ns (11%), net 4.691ns (89%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 69
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             3.340          3.695          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_113.c[1]
LUT2                x033y049z3          0.348    f     4.043       1  pin: u_udp_cam_ctrl_cam/mux250_syn_113.f[1]
net (fo=47)                             1.351          5.394          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/count_reg[7]_syn_4.sr
reg                 x038y047z1          0.143    f     5.537               
--------------------------------------------------------------------  ---------------
Arrival                                                5.537               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/count_reg[7]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  2.251               

Slack               : 2.251ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/key4_debounce_unit/count_reg[10]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.328ns (cell 0.637ns (11%), net 4.691ns (89%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 69
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             3.340          3.695          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_113.c[1]
LUT2                x033y049z3          0.348    f     4.043       1  pin: u_udp_cam_ctrl_cam/mux250_syn_113.f[1]
net (fo=47)                             1.351          5.394          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/count_reg[10]_syn_4.sr
reg                 x038y047z0          0.143    f     5.537               
--------------------------------------------------------------------  ---------------
Arrival                                                5.537               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/count_reg[10]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  2.251               

Slack               : 2.251ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/key4_debounce_unit/count_reg[12]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.328ns (cell 0.637ns (11%), net 4.691ns (89%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 69
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             3.340          3.695          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_113.c[1]
LUT2                x033y049z3          0.348    f     4.043       1  pin: u_udp_cam_ctrl_cam/mux250_syn_113.f[1]
net (fo=47)                             1.351          5.394          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/count_reg[12]_syn_4.sr
reg                 x039y047z0          0.143    f     5.537               
--------------------------------------------------------------------  ---------------
Arrival                                                5.537               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/key4_debounce_unit/count_reg[12]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  2.251               

Slack               : 2.316ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/sepia_r_reg[4]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.376ns (cell 1.104ns (20%), net 4.272ns (80%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 69
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             2.184          2.539          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.c[0]
LUT4                x015y028z3          0.348    f     2.887       1  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.f[0]
net (fo=6)                              0.601          3.488          net: u_udp_cam_ctrl_cam/rst_n_dup_3,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_b_reg[7]_syn_4.d[0]
LUT2                x015y030z2          0.262    r     3.750       2  pin: u_udp_cam_ctrl_cam/temp_sepia_b_reg[7]_syn_4.f[0]
net (fo=3)                              0.171          3.921          net: u_udp_cam_ctrl_cam/mux242_syn_dup_45,  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_b_reg[7]_syn_4.d[1]
LUT2                x015y030z2          0.262    r     4.183       3  pin: u_udp_cam_ctrl_cam/temp_sepia_b_reg[7]_syn_4.f[1]
net (fo=5)                              1.316          5.499          net: u_udp_cam_ctrl_cam/mux242_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/sepia_r_reg[4]_syn_4.sr
reg                 x019y033z2          0.086    r     5.585               
--------------------------------------------------------------------  ---------------
Arrival                                                5.585               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/sepia_r_reg[4]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  2.316               

Slack               : 2.345ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/mult0_syn_1.ceb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.246ns (cell 0.756ns (14%), net 4.490ns (86%))
Clock Skew          : 0.209ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 69
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y041z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u1_init_ref/sdr_init_cnt_reg[19]_syn_4.q[0]
net (fo=69)                             2.184          2.539          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.c[0]
LUT4                x015y028z3          0.348    f     2.887       1  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.f[0]
net (fo=6)                              0.473          3.360          net: u_udp_cam_ctrl_cam/rst_n_dup_3,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.d[1]
LUT4                x015y028z3          0.262    r     3.622       2  pin: u_udp_cam_ctrl_cam/temp_sepia_r_reg[13]_syn_4.f[1]
net (fo=34)                             1.833          5.455          net: u_udp_cam_ctrl_cam/mux226_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mult0_syn_1.ceb
MULT18 (reg)        x016y036            0.000    f     5.455               
--------------------------------------------------------------------  ---------------
Arrival                                                5.455               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.857          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult0_syn_1.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.100          7.900               
clock uncertainty                      -0.100          7.800               
clock pessimism                         0.000          7.800               
--------------------------------------------------------------------  ---------------
Required                                               7.800               
--------------------------------------------------------------------  ---------------
Slack                                                  2.345               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.026ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.394ns (cell 0.161ns (40%), net 0.233ns (60%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x011y059z2          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[2]_syn_4.q[0]
net (fo=7)                              0.233          0.492          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.sr
reg                 x013y059z3          0.052    f     0.544               
--------------------------------------------------------------------  ---------------
Arrival                                                0.544               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  0.026               

Slack               : 0.244ns
Begin Point         : u_udp_cam_ctrl_cam/mux212_syn_1170.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_udp_cam_ctrl_cam/mux212_syn_1170.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y034z1          0.109    f     0.259          pin: u_udp_cam_ctrl_cam/mux212_syn_1170.q[0]
net (fo=1)                              0.216          0.475          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[0]
reg                 x025y033z1          0.095    f     0.570          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.244ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y032z3          0.109    f     0.259          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.216          0.475          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[1]
reg                 x025y033z1          0.095    f     0.570          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.570               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.253ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y032z2          0.109    f     0.259          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.225          0.484          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.mi[0]
reg                 x025y034z3          0.095    f     0.579          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.253ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y030z1          0.109    f     0.259          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.225          0.484          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.mi[1]
reg                 x025y032z1          0.095    f     0.579          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.350ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y032z2          0.109    f     0.259          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.322          0.581          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.mi[0]
reg                 x026y031z0          0.095    f     0.676          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.676               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.350ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y030z1          0.109    f     0.259          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.322          0.581          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.mi[0]
reg                 x025y032z1          0.095    f     0.676          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.676               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.359ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register/datain_reg[0]_b[4]_syn_6.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x025y030z0          0.109    f     0.259          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.331          0.590          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register/datain_reg[0]_b[4]_syn_6.mi[0]
reg                 x026y029z1          0.095    f     0.685          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.685               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/udp_shfit_register/datain_reg[0]_b[4]_syn_6.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.359ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x015y055z1          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.331          0.590          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0]
reg                 x015y058z0          0.095    f     0.685          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.685               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.360ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.879          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.879          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.029          0.150          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x015y055z2          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.332          0.591          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.mi[0]
reg                 x014y057z0          0.095    f     0.686          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.686               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> sd_card_clk
Type           :     Cross Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     sd_card_clk

Statistics:
Max            : SWNS     -2.487ns, STNS   -383.549ns,       244 Viol Endpoints,       244 Total Endpoints,         0 Paths Analyzed
Min            : HWNS      1.070ns, HTNS      0.000ns,         0 Viol Endpoints,       244 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.487ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[9]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 4.250ns (cell 1.489ns (35%), net 2.761ns (65%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             8.000    r     8.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r     8.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             0.576          8.931          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.a[0]
LUT4                x012y014z1          0.408    f     9.339       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.738         10.077          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f    10.501       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.846         11.347          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[0]
LUT5                x002y007z3          0.424    f    11.771       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[0]
net (fo=4)                              0.601         12.372          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[9]_syn_4.ce
reg                 x002y008z0          0.087    r    12.459               
--------------------------------------------------------------------  ---------------
Arrival                                               12.459               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[9]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                         0.000          9.972               
--------------------------------------------------------------------  ---------------
Required                                               9.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.487               

Slack               : -2.487ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[10]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 4.250ns (cell 1.489ns (35%), net 2.761ns (65%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             8.000    r     8.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r     8.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             0.576          8.931          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.a[0]
LUT4                x012y014z1          0.408    f     9.339       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.738         10.077          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f    10.501       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.846         11.347          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[0]
LUT5                x002y007z3          0.424    f    11.771       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[0]
net (fo=4)                              0.601         12.372          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[10]_syn_4.ce
reg                 x001y007z3          0.087    r    12.459               
--------------------------------------------------------------------  ---------------
Arrival                                               12.459               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[10]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                         0.000          9.972               
--------------------------------------------------------------------  ---------------
Required                                               9.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.487               

Slack               : -2.487ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[14]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 4.250ns (cell 1.489ns (35%), net 2.761ns (65%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             8.000    r     8.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r     8.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             0.576          8.931          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.a[0]
LUT4                x012y014z1          0.408    f     9.339       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.738         10.077          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f    10.501       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.846         11.347          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[0]
LUT5                x002y007z3          0.424    f    11.771       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[0]
net (fo=4)                              0.601         12.372          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[14]_syn_4.ce
reg                 x002y008z2          0.087    r    12.459               
--------------------------------------------------------------------  ---------------
Arrival                                               12.459               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[14]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                         0.000          9.972               
--------------------------------------------------------------------  ---------------
Required                                               9.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.487               

Slack               : -2.359ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[1]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 4.122ns (cell 1.489ns (36%), net 2.633ns (64%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             8.000    r     8.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r     8.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             0.576          8.931          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.a[0]
LUT4                x012y014z1          0.408    f     9.339       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.738         10.077          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f    10.501       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.846         11.347          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[1]
LUT5                x002y007z3          0.424    f    11.771       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[1]
net (fo=4)                              0.473         12.244          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[1]_syn_4.ce
reg                 x002y008z3          0.087    r    12.331               
--------------------------------------------------------------------  ---------------
Arrival                                               12.331               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[1]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                         0.000          9.972               
--------------------------------------------------------------------  ---------------
Required                                               9.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.359               

Slack               : -2.359ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[5]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 4.122ns (cell 1.489ns (36%), net 2.633ns (64%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             8.000    r     8.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r     8.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             0.576          8.931          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.a[0]
LUT4                x012y014z1          0.408    f     9.339       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.738         10.077          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f    10.501       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.846         11.347          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[1]
LUT5                x002y007z3          0.424    f    11.771       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[1]
net (fo=4)                              0.473         12.244          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[5]_syn_4.ce
reg                 x002y007z2          0.087    r    12.331               
--------------------------------------------------------------------  ---------------
Arrival                                               12.331               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[5]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                         0.000          9.972               
--------------------------------------------------------------------  ---------------
Required                                               9.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.359               

Slack               : -2.359ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[11]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 4.122ns (cell 1.489ns (36%), net 2.633ns (64%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             8.000    r     8.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r     8.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             0.576          8.931          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.a[0]
LUT4                x012y014z1          0.408    f     9.339       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.738         10.077          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f    10.501       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.846         11.347          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[0]
LUT5                x002y007z3          0.424    f    11.771       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[0]
net (fo=4)                              0.473         12.244          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[11]_syn_4.ce
reg                 x001y008z2          0.087    r    12.331               
--------------------------------------------------------------------  ---------------
Arrival                                               12.331               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[11]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                         0.000          9.972               
--------------------------------------------------------------------  ---------------
Required                                               9.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.359               

Slack               : -2.222ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : key2_syn_4.rst (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 3.943ns (cell 0.925ns (23%), net 3.018ns (77%))
Clock Skew          : 0.209ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 40
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             8.000    r     8.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.146    r     8.355          pin: soft_reset_cnt_reg[6]_syn_4.q[0]
net (fo=13)                             0.954          9.309          net: soft_reset_cnt[5],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[3]_syn_9.c[1]
LUT2                x020y015z3          0.348    f     9.657       1  pin: u6_tx_fifo/wr_data_pipe_reg[3]_syn_9.f[1]
net (fo=40)                             1.195         10.852          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_286,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[79]_syn_4.b[0]
LUT5                x030y011z3          0.431    f    11.283       2  pin: u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[79]_syn_4.f[0]
net (fo=1)                              0.869         12.152          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_20,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: key2_syn_4.rst
PAD (reg)           x040y011            0.000    f    12.152               
--------------------------------------------------------------------  ---------------
Arrival                                               12.152               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            1.857          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: key2_syn_4.ipclk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
recovery                                0.030         10.030               
clock uncertainty                      -0.100          9.930               
clock pessimism                         0.000          9.930               
--------------------------------------------------------------------  ---------------
Required                                               9.930               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.222               

Slack               : -2.205ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[2]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 3.968ns (cell 1.489ns (37%), net 2.479ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             8.000    r     8.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r     8.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             0.576          8.931          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.a[0]
LUT4                x012y014z1          0.408    f     9.339       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.738         10.077          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f    10.501       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.846         11.347          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[1]
LUT5                x002y007z3          0.424    f    11.771       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[1]
net (fo=4)                              0.319         12.090          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[2]_syn_4.ce
reg                 x002y005z1          0.087    r    12.177               
--------------------------------------------------------------------  ---------------
Arrival                                               12.177               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[2]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                         0.000          9.972               
--------------------------------------------------------------------  ---------------
Required                                               9.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.205               

Slack               : -2.205ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[4]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 3.968ns (cell 1.489ns (37%), net 2.479ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             8.000    r     8.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r     8.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             0.576          8.931          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.a[0]
LUT4                x012y014z1          0.408    f     9.339       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.738         10.077          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f    10.501       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             0.846         11.347          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.a[1]
LUT5                x002y007z3          0.424    f    11.771       3  pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[12]_syn_4.f[1]
net (fo=4)                              0.319         12.090          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[4]_syn_4.ce
reg                 x002y008z1          0.087    r    12.177               
--------------------------------------------------------------------  ---------------
Arrival                                               12.177               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[4]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                         0.000          9.972               
--------------------------------------------------------------------  ---------------
Required                                               9.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.205               

Slack               : -1.903ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/ax_debounce_m0/add0_syn_194.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 3.482ns (cell 1.064ns (30%), net 2.418ns (70%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             8.000    r     8.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r     8.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             0.576          8.931          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.a[0]
LUT4                x012y014z1          0.408    f     9.339       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_8.f[0]
net (fo=16)                             0.738         10.077          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_295,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.a[1]
LUT3                x009y007z3          0.424    f    10.501       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_120.f[1]
net (fo=94)                             1.104         11.605          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_5,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/ax_debounce_m0/add0_syn_194.sr
ADDER (reg)         x001y001z2          0.086    r    11.691               
--------------------------------------------------------------------  ---------------
Arrival                                               11.691               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/ax_debounce_m0/add0_syn_194.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          9.888               
clock uncertainty                      -0.100          9.788               
clock pessimism                         0.000          9.788               
--------------------------------------------------------------------  ---------------
Required                                               9.788               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.903               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.070ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.438ns (cell 0.524ns (36%), net 0.914ns (64%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.248          0.507          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.633       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.343          0.976          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.c[1]
LUT5                x013y012z3          0.237    r     1.213       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.f[1]
net (fo=3)                              0.323          1.536          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_9,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.sr
reg                 x013y012z3          0.052    f     1.588               
--------------------------------------------------------------------  ---------------
Arrival                                                1.588               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.130          0.165          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  1.070               

Slack               : 1.120ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[14]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.488ns (cell 0.661ns (44%), net 0.827ns (56%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z0          0.109    f     0.259          pin: soft_reset_cnt_reg[4]_syn_4.q[1]
net (fo=13)                             0.240          0.499          net: soft_reset_cnt[4],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[3]_syn_8.d[1]
LUT2                x010y013z2          0.179    f     0.678       1  pin: u6_tx_fifo/wr_data_pipe_reg[3]_syn_8.f[1]
net (fo=15)                             0.343          1.021          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_285,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.b[1]
LUT5                x011y011z3          0.321    r     1.342       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.f[1]
net (fo=18)                             0.244          1.586          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_25,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[14]_syn_4.sr
reg                 x010y011z0          0.052    f     1.638               
--------------------------------------------------------------------  ---------------
Arrival                                                1.638               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.130          0.165          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[14]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  1.120               

Slack               : 1.120ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[16]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.488ns (cell 0.661ns (44%), net 0.827ns (56%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z0          0.109    f     0.259          pin: soft_reset_cnt_reg[4]_syn_4.q[1]
net (fo=13)                             0.240          0.499          net: soft_reset_cnt[4],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[3]_syn_8.d[1]
LUT2                x010y013z2          0.179    f     0.678       1  pin: u6_tx_fifo/wr_data_pipe_reg[3]_syn_8.f[1]
net (fo=15)                             0.343          1.021          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_285,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.b[1]
LUT5                x011y011z3          0.321    r     1.342       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.f[1]
net (fo=18)                             0.244          1.586          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_25,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[16]_syn_4.sr
reg                 x010y011z1          0.052    f     1.638               
--------------------------------------------------------------------  ---------------
Arrival                                                1.638               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.130          0.165          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[16]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  1.120               

Slack               : 1.120ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[19]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.488ns (cell 0.661ns (44%), net 0.827ns (56%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z0          0.109    f     0.259          pin: soft_reset_cnt_reg[4]_syn_4.q[1]
net (fo=13)                             0.240          0.499          net: soft_reset_cnt[4],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[3]_syn_8.d[1]
LUT2                x010y013z2          0.179    f     0.678       1  pin: u6_tx_fifo/wr_data_pipe_reg[3]_syn_8.f[1]
net (fo=15)                             0.343          1.021          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_285,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.b[1]
LUT5                x011y011z3          0.321    r     1.342       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.f[1]
net (fo=18)                             0.244          1.586          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_25,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[19]_syn_4.sr
reg                 x012y011z0          0.052    f     1.638               
--------------------------------------------------------------------  ---------------
Arrival                                                1.638               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.130          0.165          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[19]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  1.120               

Slack               : 1.120ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[21]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.488ns (cell 0.661ns (44%), net 0.827ns (56%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z0          0.109    f     0.259          pin: soft_reset_cnt_reg[4]_syn_4.q[1]
net (fo=13)                             0.240          0.499          net: soft_reset_cnt[4],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[3]_syn_8.d[1]
LUT2                x010y013z2          0.179    f     0.678       1  pin: u6_tx_fifo/wr_data_pipe_reg[3]_syn_8.f[1]
net (fo=15)                             0.343          1.021          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_285,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.b[1]
LUT5                x011y011z3          0.321    r     1.342       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.f[1]
net (fo=18)                             0.244          1.586          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_25,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[21]_syn_4.sr
reg                 x012y011z1          0.052    f     1.638               
--------------------------------------------------------------------  ---------------
Arrival                                                1.638               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.130          0.165          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[21]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  1.120               

Slack               : 1.120ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[11]_syn_3.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.488ns (cell 0.661ns (44%), net 0.827ns (56%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z0          0.109    f     0.259          pin: soft_reset_cnt_reg[4]_syn_4.q[1]
net (fo=13)                             0.240          0.499          net: soft_reset_cnt[4],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[3]_syn_8.d[1]
LUT2                x010y013z2          0.179    f     0.678       1  pin: u6_tx_fifo/wr_data_pipe_reg[3]_syn_8.f[1]
net (fo=15)                             0.343          1.021          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_285,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.b[1]
LUT5                x011y011z3          0.321    r     1.342       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_7.f[1]
net (fo=18)                             0.244          1.586          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_25,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[11]_syn_3.sr
reg                 x009y011z1          0.052    f     1.638               
--------------------------------------------------------------------  ---------------
Arrival                                                1.638               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.130          0.165          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[11]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  1.120               

Slack               : 1.136ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_13.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.504ns (cell 0.524ns (34%), net 0.980ns (66%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.248          0.507          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.633       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.380          1.013          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_118.c[1]
LUT3                x012y006z2          0.237    r     1.250       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_118.f[1]
net (fo=25)                             0.352          1.602          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_11,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_13.sr
reg                 x012y003z0          0.052    f     1.654               
--------------------------------------------------------------------  ---------------
Arrival                                                1.654               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.130          0.165          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_13.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  1.136               

Slack               : 1.136ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/send_data_reg[1]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.504ns (cell 0.524ns (34%), net 0.980ns (66%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.248          0.507          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.633       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.380          1.013          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_118.c[1]
LUT3                x012y006z2          0.237    r     1.250       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_118.f[1]
net (fo=25)                             0.352          1.602          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_11,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/send_data_reg[1]_syn_4.sr
reg                 x012y003z1          0.052    f     1.654               
--------------------------------------------------------------------  ---------------
Arrival                                                1.654               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.130          0.165          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/send_data_reg[1]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  1.136               

Slack               : 1.137ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[10]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.505ns (cell 0.524ns (34%), net 0.981ns (66%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.248          0.507          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.633       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.343          0.976          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.c[1]
LUT5                x013y012z3          0.237    r     1.213       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.f[1]
net (fo=3)                              0.390          1.603          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_9,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[10]_syn_4.sr
reg                 x013y011z2          0.052    f     1.655               
--------------------------------------------------------------------  ---------------
Arrival                                                1.655               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.130          0.165          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[10]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  1.137               

Slack               : 1.137ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[17]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.505ns (cell 0.524ns (34%), net 0.981ns (66%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.248          0.507          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.d[1]
LUT4                x010y012z1          0.126    f     0.633       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_16.f[1]
net (fo=13)                             0.343          0.976          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_302,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.c[1]
LUT5                x013y012z3          0.237    r     1.213       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[28]_syn_4.f[1]
net (fo=3)                              0.390          1.603          net: sd_card_bmp_m0/bmp_read_m0/rst_dup_9,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[17]_syn_4.sr
reg                 x013y011z3          0.052    f     1.655               
--------------------------------------------------------------------  ---------------
Arrival                                                1.655               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -1.965          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.965          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.965          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.130          0.165          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[17]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  1.137               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Cross Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]

Statistics:
Max            : SWNS      0.597ns, STNS      0.000ns,         0 Viol Endpoints,       163 Total Endpoints,      1163 Paths Analyzed
Min            : HWNS      0.253ns, HTNS      0.000ns,         0 Viol Endpoints,       163 Total Endpoints,      1163 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.597ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[19]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.982ns (cell 1.178ns (16%), net 5.804ns (84%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.260          2.931          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.a[1]
LUT3                x010y036z0          0.408    f     3.339       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             2.210          5.549          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.d[0]
LUT2                x007y054z1          0.205    r     5.754       3  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.f[0]
net (fo=16)                             1.351          7.105          net: u2_udp_loopback/reset_dup_15,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[19]_syn_4.sr
reg                 x010y059z2          0.086    r     7.191               
--------------------------------------------------------------------  ---------------
Arrival                                                7.191               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[19]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.597               

Slack               : 0.723ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_11.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.856ns (cell 1.178ns (17%), net 5.678ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.260          2.931          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.a[1]
LUT3                x010y036z0          0.408    f     3.339       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             2.210          5.549          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.d[0]
LUT2                x007y054z1          0.205    r     5.754       3  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.f[0]
net (fo=16)                             1.225          6.979          net: u2_udp_loopback/reset_dup_15,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_11.sr
reg                 x009y059z1          0.086    r     7.065               
--------------------------------------------------------------------  ---------------
Arrival                                                7.065               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_11.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.723               

Slack               : 0.772ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_10.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.807ns (cell 1.178ns (17%), net 5.629ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.260          2.931          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.a[1]
LUT3                x010y036z0          0.408    f     3.339       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             2.210          5.549          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.d[0]
LUT2                x007y054z1          0.205    r     5.754       3  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.f[0]
net (fo=16)                             1.176          6.930          net: u2_udp_loopback/reset_dup_15,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_10.sr
reg                 x010y058z2          0.086    r     7.016               
--------------------------------------------------------------------  ---------------
Arrival                                                7.016               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_10.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.772               

Slack               : 0.772ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[13]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.807ns (cell 1.178ns (17%), net 5.629ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.260          2.931          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.a[1]
LUT3                x010y036z0          0.408    f     3.339       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             2.210          5.549          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.d[0]
LUT2                x007y054z1          0.205    r     5.754       3  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.f[0]
net (fo=16)                             1.176          6.930          net: u2_udp_loopback/reset_dup_15,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[13]_syn_4.sr
reg                 x010y058z3          0.086    r     7.016               
--------------------------------------------------------------------  ---------------
Arrival                                                7.016               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[13]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.772               

Slack               : 0.887ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.692ns (cell 1.178ns (17%), net 5.514ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.260          2.931          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.a[1]
LUT3                x010y036z0          0.408    f     3.339       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             2.210          5.549          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.d[0]
LUT2                x007y054z1          0.205    r     5.754       3  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.f[0]
net (fo=16)                             1.061          6.815          net: u2_udp_loopback/reset_dup_15,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.sr
reg                 x010y059z1          0.086    r     6.901               
--------------------------------------------------------------------  ---------------
Arrival                                                6.901               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.887               

Slack               : 0.887ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.692ns (cell 1.178ns (17%), net 5.514ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.260          2.931          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.a[1]
LUT3                x010y036z0          0.408    f     3.339       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             2.210          5.549          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.d[0]
LUT2                x007y054z1          0.205    r     5.754       3  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.f[0]
net (fo=16)                             1.061          6.815          net: u2_udp_loopback/reset_dup_15,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.sr
reg                 x010y059z0          0.086    r     6.901               
--------------------------------------------------------------------  ---------------
Arrival                                                6.901               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[3]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.887               

Slack               : 1.056ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[17]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.523ns (cell 1.178ns (18%), net 5.345ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.260          2.931          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.a[1]
LUT3                x010y036z0          0.408    f     3.339       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             2.210          5.549          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.d[0]
LUT2                x007y054z1          0.205    r     5.754       3  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.f[0]
net (fo=16)                             0.892          6.646          net: u2_udp_loopback/reset_dup_15,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[17]_syn_4.sr
reg                 x010y057z1          0.086    r     6.732               
--------------------------------------------------------------------  ---------------
Arrival                                                6.732               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_cnt_reg[17]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  1.056               

Slack               : 1.126ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[13]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.453ns (cell 1.194ns (18%), net 5.259ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.056          4.901          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[3]_syn_4.d[0]
LUT2                x004y054z0          0.205    r     5.106       3  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[3]_syn_4.f[0]
net (fo=25)                             1.470          6.576          net: u2_udp_loopback/reset_dup_8,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[13]_syn_4.sr
reg                 x002y060z1          0.086    r     6.662               
--------------------------------------------------------------------  ---------------
Arrival                                                6.662               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[13]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  1.126               

Slack               : 1.126ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[19]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.453ns (cell 1.194ns (18%), net 5.259ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.056          4.901          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[3]_syn_4.d[0]
LUT2                x004y054z0          0.205    r     5.106       3  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_5d_reg[3]_syn_4.f[0]
net (fo=25)                             1.470          6.576          net: u2_udp_loopback/reset_dup_8,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[19]_syn_4.sr
reg                 x002y060z0          0.086    r     6.662               
--------------------------------------------------------------------  ---------------
Arrival                                                6.662               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_cnt_reg[19]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  1.126               

Slack               : 1.184ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[1]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.395ns (cell 1.178ns (18%), net 5.217ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.260          2.931          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.a[1]
LUT3                x010y036z0          0.408    f     3.339       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             2.210          5.549          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.d[0]
LUT2                x007y054z1          0.205    r     5.754       3  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_4d_reg[1]_syn_4.f[0]
net (fo=16)                             0.764          6.518          net: u2_udp_loopback/reset_dup_15,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[1]_syn_4.sr
reg                 x007y054z3          0.086    r     6.604               
--------------------------------------------------------------------  ---------------
Arrival                                                6.604               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[1]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.888               
clock uncertainty                      -0.100          7.788               
clock pessimism                         0.000          7.788               
--------------------------------------------------------------------  ---------------
Required                                               7.788               
--------------------------------------------------------------------  ---------------
Slack                                                  1.184               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.253ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x021y033z2          0.109    f     0.259          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[1]
net (fo=1)                              0.225          0.484          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0]
reg                 x021y032z3          0.095    f     0.579          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.359ns
Begin Point         : u_video_subsystem/u_udp_writer/write_ready_reg_syn_21.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/u_udp_writer/write_ready_reg_syn_21.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x019y062z3          0.109    f     0.259          pin: u_video_subsystem/u_udp_writer/write_ready_reg_syn_21.q[0]
net (fo=2)                              0.331          0.590          net: u_video_subsystem/u_udp_writer/write_req,  ../../import/app.v(18)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_4.mi[0]
reg                 x017y062z3          0.095    f     0.685          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d0,  ../../src/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                0.685               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.398ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux12_syn_341.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x022y028z0          0.109    f     0.259          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.370          0.629          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux12_syn_341.mi[0]
reg                 x020y031z2          0.095    f     0.724          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.724               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_send_module/mux12_syn_341.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.398               

Slack               : 0.398ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x021y033z2          0.109    f     0.259          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[0]
net (fo=1)                              0.370          0.629          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0]
reg                 x022y027z0          0.095    f     0.724          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.724               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.398               

Slack               : 0.438ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_b2[21]_syn_29.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_tf/sel11_syn_822.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.614ns (cell 0.204ns (33%), net 0.410ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_b2[21]_syn_29.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x026y056z2          0.109    f     0.259          pin: u_video_subsystem/u_udp_writer/write_data_b2[21]_syn_29.q[0]
net (fo=1)                              0.410          0.669          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_udp_cam_ctrl_tf/sel11_syn_822.mi[0]
reg                 x018y056z2          0.095    f     0.764          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.764               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_udp_cam_ctrl_tf/sel11_syn_822.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.438               

Slack               : 0.465ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.641ns (cell 0.204ns (31%), net 0.437ns (69%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x022y028z0          0.109    f     0.259          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.437          0.696          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_4.mi[0]
reg                 x019y029z2          0.095    f     0.791          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.791               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.465               

Slack               : 0.475ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/wr_en_s_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.651ns (cell 0.204ns (31%), net 0.447ns (69%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_en_s_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x022y055z2          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_en_s_syn_4.q[0]
net (fo=1)                              0.447          0.706          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1]
reg                 x018y056z0          0.095    f     0.801          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.801               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.475               

Slack               : 0.481ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[5]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.657ns (cell 0.204ns (31%), net 0.453ns (69%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x023y053z3          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.453          0.712          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[5]_syn_4.mi[0]
reg                 x017y053z3          0.095    f     0.807          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.807               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_b[5]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.481               

Slack               : 0.505ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.681ns (cell 0.204ns (29%), net 0.477ns (71%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x022y053z0          0.109    f     0.259          pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.477          0.736          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1]
reg                 x018y055z1          0.095    f     0.831          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.831               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.505               

Slack               : 0.513ns
Begin Point         : u_udp_cam_ctrl_cam/lt11_syn_39.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/mux212_syn_1121.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.689ns (cell 0.204ns (29%), net 0.485ns (71%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/lt11_syn_39.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x022y029z0          0.109    f     0.259          pin: u_udp_cam_ctrl_cam/lt11_syn_39.q[0]
net (fo=1)                              0.485          0.744          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_udp_cam_ctrl_cam/mux212_syn_1121.mi[0]
reg                 x023y034z3          0.095    f     0.839          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.839               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_udp_cam_ctrl_cam/mux212_syn_1121.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.513               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_video_mem_pll/pll_inst.clkc[2]
Type           :     Cross Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_video_mem_pll/pll_inst.clkc[2]

Statistics:
Max            : SWNS      0.499ns, STNS      0.000ns,         0 Viol Endpoints,        71 Total Endpoints,       568 Paths Analyzed
Min            : HWNS      2.698ns, HTNS      0.000ns,         0 Viol Endpoints,        71 Total Endpoints,       568 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.499ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[20]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 7.080ns (cell 1.310ns (18%), net 5.770ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r    32.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             1.390         33.745          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.a[0]
LUT4                x017y029z0          0.408    f    34.153       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              1.262         35.415          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    35.823       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.205         37.028          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    37.290       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             1.913         39.203          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[20]_syn_3.sr
reg                 x027y066z0          0.086    r    39.289               
--------------------------------------------------------------------  ---------------
Arrival                                               39.289               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[20]_syn_3.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.888               
clock uncertainty                      -0.100         39.788               
clock pessimism                         0.000         39.788               
--------------------------------------------------------------------  ---------------
Required                                              39.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.499               

Slack               : 0.499ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[0]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 7.080ns (cell 1.310ns (18%), net 5.770ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r    32.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             1.390         33.745          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.a[0]
LUT4                x017y029z0          0.408    f    34.153       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              1.262         35.415          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    35.823       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.205         37.028          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    37.290       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             1.913         39.203          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[0]_syn_4.sr
reg                 x027y066z1          0.086    r    39.289               
--------------------------------------------------------------------  ---------------
Arrival                                               39.289               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[0]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.888               
clock uncertainty                      -0.100         39.788               
clock pessimism                         0.000         39.788               
--------------------------------------------------------------------  ---------------
Required                                              39.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.499               

Slack               : 0.649ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/hs_d_reg[11]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.930ns (cell 1.310ns (18%), net 5.620ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r    32.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             1.390         33.745          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.a[0]
LUT4                x017y029z0          0.408    f    34.153       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              1.262         35.415          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    35.823       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.205         37.028          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    37.290       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             1.763         39.053          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[11]_syn_3.sr
reg                 x029y065z0          0.086    r    39.139               
--------------------------------------------------------------------  ---------------
Arrival                                               39.139               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[11]_syn_3.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.888               
clock uncertainty                      -0.100         39.788               
clock pessimism                         0.000         39.788               
--------------------------------------------------------------------  ---------------
Required                                              39.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.649               

Slack               : 0.649ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/hs_d_reg[14]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.930ns (cell 1.310ns (18%), net 5.620ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r    32.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             1.390         33.745          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.a[0]
LUT4                x017y029z0          0.408    f    34.153       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              1.262         35.415          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    35.823       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.205         37.028          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    37.290       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             1.763         39.053          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[14]_syn_3.sr
reg                 x029y065z1          0.086    r    39.139               
--------------------------------------------------------------------  ---------------
Arrival                                               39.139               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[14]_syn_3.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.888               
clock uncertainty                      -0.100         39.788               
clock pessimism                         0.000         39.788               
--------------------------------------------------------------------  ---------------
Required                                              39.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.649               

Slack               : 0.662ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[6]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.917ns (cell 1.310ns (18%), net 5.607ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r    32.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             1.390         33.745          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.a[0]
LUT4                x017y029z0          0.408    f    34.153       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              1.262         35.415          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    35.823       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.205         37.028          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    37.290       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             1.750         39.040          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[6]_syn_4.sr
reg                 x027y065z1          0.086    r    39.126               
--------------------------------------------------------------------  ---------------
Arrival                                               39.126               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[6]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.888               
clock uncertainty                      -0.100         39.788               
clock pessimism                         0.000         39.788               
--------------------------------------------------------------------  ---------------
Required                                              39.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.662               

Slack               : 0.662ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[7]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.917ns (cell 1.310ns (18%), net 5.607ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r    32.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             1.390         33.745          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.a[0]
LUT4                x017y029z0          0.408    f    34.153       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              1.262         35.415          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    35.823       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.205         37.028          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    37.290       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             1.750         39.040          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[7]_syn_4.sr
reg                 x027y065z0          0.086    r    39.126               
--------------------------------------------------------------------  ---------------
Arrival                                               39.126               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[7]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.888               
clock uncertainty                      -0.100         39.788               
clock pessimism                         0.000         39.788               
--------------------------------------------------------------------  ---------------
Required                                              39.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.662               

Slack               : 0.735ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[22]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.844ns (cell 1.310ns (19%), net 5.534ns (81%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r    32.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             1.390         33.745          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.a[0]
LUT4                x017y029z0          0.408    f    34.153       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              1.262         35.415          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    35.823       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.205         37.028          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    37.290       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             1.677         38.967          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[22]_syn_4.sr
reg                 x026y066z0          0.086    r    39.053               
--------------------------------------------------------------------  ---------------
Arrival                                               39.053               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[22]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.888               
clock uncertainty                      -0.100         39.788               
clock pessimism                         0.000         39.788               
--------------------------------------------------------------------  ---------------
Required                                              39.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.735               

Slack               : 0.812ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_udp_writer/add1_syn_61.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.767ns (cell 1.310ns (19%), net 5.457ns (81%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r    32.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             1.390         33.745          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.a[0]
LUT4                x017y029z0          0.408    f    34.153       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              1.262         35.415          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    35.823       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.205         37.028          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    37.290       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             1.600         38.890          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/u_udp_writer/add1_syn_61.sr
ADDER (reg)         x028y063z0          0.086    r    38.976               
--------------------------------------------------------------------  ---------------
Arrival                                               38.976               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/add1_syn_61.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.888               
clock uncertainty                      -0.100         39.788               
clock pessimism                         0.000         39.788               
--------------------------------------------------------------------  ---------------
Required                                              39.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.812               

Slack               : 0.837ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[8]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.742ns (cell 1.310ns (19%), net 5.432ns (81%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r    32.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             1.390         33.745          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.a[0]
LUT4                x017y029z0          0.408    f    34.153       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              1.262         35.415          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    35.823       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.205         37.028          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    37.290       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             1.575         38.865          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[8]_syn_4.sr
reg                 x026y064z1          0.086    r    38.951               
--------------------------------------------------------------------  ---------------
Arrival                                               38.951               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[8]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.888               
clock uncertainty                      -0.100         39.788               
clock pessimism                         0.000         39.788               
--------------------------------------------------------------------  ---------------
Required                                              39.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.837               

Slack               : 0.837ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/vout_data_r_reg[18]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.742ns (cell 1.310ns (19%), net 5.432ns (81%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.209               
--------------------------------------------------------------------  ---------------
clk2q               x012y013z3          0.146    r    32.355          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=22)                             1.390         33.745          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.a[0]
LUT4                x017y029z0          0.408    f    34.153       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_10.f[0]
net (fo=3)                              1.262         35.415          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_297,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.a[1]
LUT2                x019y038z1          0.408    f    35.823       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             1.205         37.028          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.262    r    37.290       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             1.575         38.865          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[18]_syn_4.sr
reg                 x026y065z1          0.086    r    38.951               
--------------------------------------------------------------------  ---------------
Arrival                                               38.951               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.166          0.188          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vout_data_r_reg[18]_syn_4.clk
capture edge                           40.000    r    40.188               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.888               
clock uncertainty                      -0.100         39.788               
clock pessimism                         0.000         39.788               
--------------------------------------------------------------------  ---------------
Required                                              39.788               
--------------------------------------------------------------------  ---------------
Slack                                                  0.837               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.698ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[3]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.066ns (cell 0.642ns (20%), net 2.424ns (80%))
Clock Skew          : 0.015ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.259          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.838          1.097          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.248       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.500          1.748          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     1.899       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             0.854          2.753          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     2.932       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.232          3.164          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[3]_syn_4.sr
reg                 x020y061z2          0.052    f     3.216               
--------------------------------------------------------------------  ---------------
Arrival                                                3.216               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[3]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  2.698               

Slack               : 2.820ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/hs_d_reg[1]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.188ns (cell 0.642ns (20%), net 2.546ns (80%))
Clock Skew          : 0.015ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.259          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.838          1.097          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.248       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.500          1.748          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     1.899       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             0.854          2.753          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     2.932       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.354          3.286          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[1]_syn_4.sr
reg                 x022y061z2          0.052    f     3.338               
--------------------------------------------------------------------  ---------------
Arrival                                                3.338               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[1]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  2.820               

Slack               : 2.839ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.207ns (cell 0.642ns (20%), net 2.565ns (80%))
Clock Skew          : 0.015ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.259          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.838          1.097          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.248       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.500          1.748          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     1.899       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             0.854          2.753          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     2.932       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.373          3.305          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.sr
reg                 x017y063z2          0.052    f     3.357               
--------------------------------------------------------------------  ---------------
Arrival                                                3.357               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_8.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  2.839               

Slack               : 2.839ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[1]_syn_3.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.207ns (cell 0.642ns (20%), net 2.565ns (80%))
Clock Skew          : 0.015ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.259          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.838          1.097          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.248       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.500          1.748          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     1.899       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             0.854          2.753          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     2.932       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.373          3.305          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[1]_syn_3.sr
reg                 x019y064z2          0.052    f     3.357               
--------------------------------------------------------------------  ---------------
Arrival                                                3.357               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[1]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  2.839               

Slack               : 2.857ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_udp_writer/add3_syn_117.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.225ns (cell 0.642ns (19%), net 2.583ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.259          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.838          1.097          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.248       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.500          1.748          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     1.899       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             0.854          2.753          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     2.932       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.391          3.323          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/u_udp_writer/add3_syn_117.sr
ADDER (reg)         x020y062z2          0.052    f     3.375               
--------------------------------------------------------------------  ---------------
Arrival                                                3.375               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/add3_syn_117.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  2.857               

Slack               : 2.857ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_delay_m0/de_d_reg[9]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.225ns (cell 0.642ns (19%), net 2.583ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.259          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.838          1.097          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.248       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.500          1.748          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     1.899       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             0.854          2.753          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     2.932       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.391          3.323          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[9]_syn_4.sr
reg                 x021y062z2          0.052    f     3.375               
--------------------------------------------------------------------  ---------------
Arrival                                                3.375               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[9]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  2.857               

Slack               : 2.871ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_udp_writer/lt0_syn_30.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.239ns (cell 0.642ns (19%), net 2.597ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.259          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.838          1.097          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.248       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.500          1.748          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     1.899       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             0.748          2.647          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_cam_ctrl_tf/sel11_syn_789.d[0]
LUT2                x019y060z3          0.179    f     2.826       3  pin: u_udp_cam_ctrl_tf/sel11_syn_789.f[0]
net (fo=23)                             0.511          3.337          net: u2_udp_loopback/reset_dup_16,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/u_udp_writer/lt0_syn_30.sr
ADDER (reg)         x019y060z0          0.052    f     3.389               
--------------------------------------------------------------------  ---------------
Arrival                                                3.389               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_udp_writer/lt0_syn_30.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  2.871               

Slack               : 2.967ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/color_bar_m0/add1_syn_74.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.335ns (cell 0.642ns (19%), net 2.693ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.259          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.838          1.097          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.248       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.500          1.748          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     1.899       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             0.854          2.753          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     2.932       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.501          3.433          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/add1_syn_74.sr
ADDER (reg)         x018y064z2          0.052    f     3.485               
--------------------------------------------------------------------  ---------------
Arrival                                                3.485               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/add1_syn_74.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  2.967               

Slack               : 2.974ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[2]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.342ns (cell 0.642ns (19%), net 2.700ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.259          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.838          1.097          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.248       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.500          1.748          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     1.899       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             0.854          2.753          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     2.932       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.508          3.440          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[2]_syn_4.sr
reg                 x017y065z3          0.052    f     3.492               
--------------------------------------------------------------------  ---------------
Arrival                                                3.492               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  2.974               

Slack               : 2.974ns
Begin Point         : soft_reset_cnt_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[5]_syn_4.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 3.342ns (cell 0.642ns (19%), net 2.700ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 94
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y015z0          0.109    f     0.259          pin: soft_reset_cnt_reg[7]_syn_4.q[0]
net (fo=21)                             0.838          1.097          net: soft_reset_cnt[7],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.c[1]
LUT4                x017y029z1          0.151    f     1.248       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_19.f[1]
net (fo=3)                              0.500          1.748          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_305,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.c[1]
LUT2                x019y038z1          0.151    f     1.899       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_254.f[1]
net (fo=13)                             0.854          2.753          net: u7_rx_fifo/wr_sreset_dup_61,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.d[0]
LUT2                x019y061z2          0.179    f     2.932       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg_syn_5.f[0]
net (fo=94)                             0.508          3.440          net: u2_udp_loopback/reset_dup_18,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[5]_syn_4.sr
reg                 x017y065z2          0.052    f     3.492               
--------------------------------------------------------------------  ---------------
Arrival                                                3.492               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=172)                            2.230          0.165          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[5]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.418               
clock uncertainty                       0.100          0.518               
clock pessimism                         0.000          0.518               
--------------------------------------------------------------------  ---------------
Required                                               0.518               
--------------------------------------------------------------------  ---------------
Slack                                                  2.974               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_rx_pll/pll_inst.clkc[1]
Type           :     Cross Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_rx_pll/pll_inst.clkc[1]

Statistics:
Max            : SWNS      1.246ns, STNS      0.000ns,         0 Viol Endpoints,        34 Total Endpoints,       265 Paths Analyzed
Min            : HWNS      0.390ns, HTNS      0.000ns,         0 Viol Endpoints,        34 Total Endpoints,       265 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.246ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_dv_pipe_reg[1]_syn_3.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.446ns (cell 0.989ns (15%), net 5.457ns (85%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            2.724          6.569          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_dv_pipe_reg[1]_syn_3.sr
reg                 x005y055z3          0.086    r     6.655               
--------------------------------------------------------------------  ---------------
Arrival                                                6.655               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_dv_pipe_reg[1]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  1.246               

Slack               : 1.458ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_dv_pipe_reg[0]_syn_3.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.234ns (cell 0.989ns (15%), net 5.245ns (85%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            2.512          6.357          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_dv_pipe_reg[0]_syn_3.sr
reg                 x005y052z2          0.086    r     6.443               
--------------------------------------------------------------------  ---------------
Arrival                                                6.443               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_dv_pipe_reg[0]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  1.458               

Slack               : 1.584ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_state_reg[5]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.108ns (cell 0.989ns (16%), net 5.119ns (84%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            2.386          6.231          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_state_reg[5]_syn_4.sr
reg                 x002y050z2          0.086    r     6.317               
--------------------------------------------------------------------  ---------------
Arrival                                                6.317               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_state_reg[5]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  1.584               

Slack               : 2.087ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_eof_bram_reg[0]_syn_5.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.605ns (cell 0.989ns (17%), net 4.616ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.883          5.728          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_eof_bram_reg[0]_syn_5.sr
reg                 x005y047z0          0.086    r     5.814               
--------------------------------------------------------------------  ---------------
Arrival                                                5.814               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_eof_bram_reg[0]_syn_5.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  2.087               

Slack               : 2.505ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[8]_syn_9.a[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.258ns (cell 1.445ns (27%), net 3.813ns (73%))
Clock Skew          : 0.021ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.080          4.925          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[8]_syn_9.a[0]
LUT4 (reg)          x005y038z3          0.542    f     5.467       3  net: u7_rx_fifo/wr_rd_addr[8],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                5.467               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[8]_syn_9.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  2.505               

Slack               : 2.522ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_addr_diff_reg[3]_syn_3.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.170ns (cell 0.989ns (19%), net 4.181ns (81%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.448          5.293          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_addr_diff_reg[3]_syn_3.sr
reg                 x004y043z3          0.086    r     5.379               
--------------------------------------------------------------------  ---------------
Arrival                                                5.379               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_diff_reg[3]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  2.522               

Slack               : 2.522ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_addr_diff_reg[8]_syn_3.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.170ns (cell 0.989ns (19%), net 4.181ns (81%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.448          5.293          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_addr_diff_reg[8]_syn_3.sr
reg                 x004y043z2          0.086    r     5.379               
--------------------------------------------------------------------  ---------------
Arrival                                                5.379               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_diff_reg[8]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  2.522               

Slack               : 2.773ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_fifo_full_reg_syn_5.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.919ns (cell 0.989ns (20%), net 3.930ns (80%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.197          5.042          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_fifo_full_reg_syn_5.sr
reg                 x003y041z0          0.086    r     5.128               
--------------------------------------------------------------------  ---------------
Arrival                                                5.128               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_fifo_full_reg_syn_5.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  2.773               

Slack               : 2.773ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_state_reg[2]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.919ns (cell 0.989ns (20%), net 3.930ns (80%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 107
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.750          3.421          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.a[0]
LUT4                x004y033z3          0.424    f     3.845       2  pin: u4_trimac_block/reset_reg1_reg[0]_syn_8.f[0]
net (fo=107)                            1.197          5.042          net: u7_rx_fifo/wr_sreset_dup_91,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_state_reg[2]_syn_4.sr
reg                 x003y041z1          0.086    r     5.128               
--------------------------------------------------------------------  ---------------
Arrival                                                5.128               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_state_reg[2]_syn_4.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  2.773               

Slack               : 2.776ns
Begin Point         : soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_addr_diff_reg[11]_syn_3.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.916ns (cell 0.973ns (19%), net 3.943ns (81%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -2.067         -2.067          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.276          0.209          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y013z1          0.146    r     0.355          pin: soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=21)                             0.983          1.338          net: soft_reset_cnt[1],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.b[0]
LUT4                x012y027z1          0.333    f     1.671       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_13.f[0]
net (fo=15)                             1.260          2.931          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_dup_300,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.a[1]
LUT3                x010y036z0          0.408    f     3.339       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             1.700          5.039          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_addr_diff_reg[11]_syn_3.sr
reg                 x007y044z2          0.086    r     5.125               
--------------------------------------------------------------------  ---------------
Arrival                                                5.125               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.978         -1.978          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.978          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.978          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.166          0.188          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_diff_reg[11]_syn_3.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          8.001               
clock uncertainty                      -0.100          7.901               
clock pessimism                         0.000          7.901               
--------------------------------------------------------------------  ---------------
Required                                               7.901               
--------------------------------------------------------------------  ---------------
Slack                                                  2.776               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.390ns
Begin Point         : u7_rx_fifo/rd_addr_reg[11]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.c[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.566ns (cell 0.350ns (61%), net 0.216ns (39%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[11]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x005y039z3          0.109    f     0.259          pin: u7_rx_fifo/rd_addr_reg[11]_syn_4.q[0]
net (fo=4)                              0.216          0.475          net: u7_rx_fifo/rd_addr[11],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.c[0]
LUT4 (reg)          x005y038z0          0.241    f     0.716       1  net: u7_rx_fifo/wr_rd_addr[11],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                0.716               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.390               

Slack               : 0.390ns
Begin Point         : u7_rx_fifo/rd_addr_reg[9]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.c[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.566ns (cell 0.350ns (61%), net 0.216ns (39%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[9]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x005y037z3          0.109    f     0.259          pin: u7_rx_fifo/rd_addr_reg[9]_syn_4.q[1]
net (fo=7)                              0.216          0.475          net: u7_rx_fifo/rd_addr[9],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.c[1]
LUT4 (reg)          x005y038z0          0.241    f     0.716       1  net: u7_rx_fifo/wr_rd_addr[9],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                0.716               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_9.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.390               

Slack               : 0.398ns
Begin Point         : u7_rx_fifo/update_addr_tog_reg1_syn_11.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.mi[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/update_addr_tog_reg1_syn_11.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x006y035z0          0.109    f     0.259          pin: u7_rx_fifo/update_addr_tog_reg1_syn_11.q[1]
net (fo=2)                              0.370          0.629          net: u7_rx_fifo/update_addr_tog,  ../../import/rx_client_fifo.v(116)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.mi[0]
reg                 x005y038z2          0.095    f     0.724          net: u7_rx_fifo/update_addr_tog_reg[0],  ../../import/rx_client_fifo.v(774)
--------------------------------------------------------------------  ---------------
Arrival                                                0.724               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.398               

Slack               : 0.522ns
Begin Point         : u7_rx_fifo/rd_addr_reg[9]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.c[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.698ns (cell 0.350ns (50%), net 0.348ns (50%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[9]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x005y037z3          0.109    f     0.259          pin: u7_rx_fifo/rd_addr_reg[9]_syn_4.q[0]
net (fo=8)                              0.348          0.607          net: u7_rx_fifo/rd_addr[10],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.c[0]
LUT4 (reg)          x006y038z0          0.241    f     0.848       1  net: u7_rx_fifo/wr_rd_addr[10],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                0.848               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.522               

Slack               : 0.616ns
Begin Point         : u7_rx_fifo/rd_addr_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.c[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.792ns (cell 0.350ns (44%), net 0.442ns (56%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x006y036z1          0.109    f     0.259          pin: u7_rx_fifo/rd_addr_reg[7]_syn_4.q[1]
net (fo=7)                              0.442          0.701          net: u7_rx_fifo/rd_addr[7],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.c[1]
LUT4 (reg)          x006y038z0          0.241    f     0.942       1  net: u7_rx_fifo/wr_rd_addr[7],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                0.942               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_11.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.616               

Slack               : 0.789ns
Begin Point         : u7_rx_fifo/rd_addr_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[8]_syn_9.c[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.965ns (cell 0.430ns (44%), net 0.535ns (56%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x006y036z1          0.109    f     0.259          pin: u7_rx_fifo/rd_addr_reg[7]_syn_4.q[0]
net (fo=7)                              0.535          0.794          net: u7_rx_fifo/rd_addr[8],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[8]_syn_9.c[0]
LUT4 (reg)          x005y038z3          0.321    r     1.115       1  net: u7_rx_fifo/wr_rd_addr[8],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                1.115               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[8]_syn_9.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.789               

Slack               : 0.805ns
Begin Point         : u7_rx_fifo/rd_addr_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.c[1] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.981ns (cell 0.430ns (43%), net 0.551ns (57%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x006y036z0          0.109    f     0.259          pin: u7_rx_fifo/rd_addr_reg[6]_syn_4.q[1]
net (fo=7)                              0.551          0.810          net: u7_rx_fifo/rd_addr[6],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.c[1]
LUT4 (reg)          x005y038z2          0.321    r     1.131       1  net: u7_rx_fifo/wr_rd_addr[6],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                1.131               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6]_syn_9.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.805               

Slack               : 2.232ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/reset_reg1_reg[0]_syn_4.c[0] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.408ns (cell 0.556ns (23%), net 1.852ns (77%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.546          0.805          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.d[1]
LUT4                x012y026z0          0.126    f     0.931       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             1.306          2.237          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_4.c[0]
LUT4 (reg)          x010y040z2          0.321    r     2.558       2  net: u4_trimac_block/reset_reg1[0],  ../../import/temac_block.v(151)
--------------------------------------------------------------------  ---------------
Arrival                                                2.558               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  2.232               

Slack               : 2.303ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_start_addr_reg[1]_syn_3.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.426ns (cell 0.438ns (18%), net 1.988ns (82%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.546          0.805          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.d[1]
LUT4                x012y026z0          0.126    f     0.931       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.984          1.915          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     2.066       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             0.458          2.524          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_start_addr_reg[1]_syn_3.sr
reg                 x009y040z3          0.052    f     2.576               
--------------------------------------------------------------------  ---------------
Arrival                                                2.576               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_start_addr_reg[1]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.173               
clock uncertainty                       0.100          0.273               
clock pessimism                         0.000          0.273               
--------------------------------------------------------------------  ---------------
Required                                               0.273               
--------------------------------------------------------------------  ---------------
Slack                                                  2.303               

Slack               : 2.370ns
Begin Point         : soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_start_addr_reg[3]_syn_3.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.493ns (cell 0.438ns (17%), net 2.055ns (83%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.788         -1.788          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           1.938          0.150          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y014z1          0.109    f     0.259          pin: soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=21)                             0.546          0.805          net: soft_reset_cnt[6],  ../../top_dual_udp.v(141)
                                                                      pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.d[1]
LUT4                x012y026z0          0.126    f     0.931       1  pin: u6_tx_fifo/wr_data_pipe_reg[0]_syn_23.f[1]
net (fo=16)                             0.984          1.915          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_66,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.c[1]
LUT3                x010y036z0          0.151    f     2.066       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_240.f[1]
net (fo=53)                             0.525          2.591          net: u7_rx_fifo/wr_sreset_dup_52,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_start_addr_reg[3]_syn_3.sr
reg                 x006y038z1          0.052    f     2.643               
--------------------------------------------------------------------  ---------------
Arrival                                                2.643               

source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.065         -2.065          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.065          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.065          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.230          0.165          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_start_addr_reg[3]_syn_3.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.173               
clock uncertainty                       0.100          0.273               
clock pessimism                         0.000          0.273               
--------------------------------------------------------------------  ---------------
Required                                               0.273               
--------------------------------------------------------------------  ---------------
Slack                                                  2.370               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> sd_card_clk
Type           :     Cross Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     sd_card_clk

Statistics:
Max            : SWNS     -0.761ns, STNS     -2.031ns,         3 Viol Endpoints,        13 Total Endpoints,        10 Paths Analyzed
Min            : HWNS     -2.879ns, HTNS    -26.797ns,        10 Viol Endpoints,        13 Total Endpoints,        10 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.761ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/state_reg[2]_syn_4.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 2.524ns (cell 1.140ns (45%), net 1.384ns (55%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     8.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y019z0          0.146    r     8.355          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=7)                              0.727          9.082          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[21]_syn_4.d[0]
LUT3                x002y016z3          0.262    r     9.344       1  pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[21]_syn_4.f[0]
net (fo=2)                              0.657         10.001          net: sd_card_bmp_m0/bmp_read_m0/sel3_syn_88,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[2]_syn_4.a[0]
LUT5 (reg)          x007y015z0          0.732    f    10.733       2  net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                               10.733               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[2]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                         0.000          9.972               
--------------------------------------------------------------------  ---------------
Required                                               9.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.761               

Slack               : -0.740ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/state_reg[3]_syn_4.b[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 2.503ns (cell 1.227ns (49%), net 1.276ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     8.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y019z0          0.146    r     8.355          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=7)                              0.682          9.037          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.a[1]
LUT3                x004y015z3          0.424    f     9.461       1  pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.f[1]
net (fo=4)                              0.594         10.055          net: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_8,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(165)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[3]_syn_4.b[0]
LUT5 (reg)          x004y014z0          0.657    f    10.712       2  net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                               10.712               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[3]_syn_4.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                         0.000          9.972               
--------------------------------------------------------------------  ---------------
Required                                               9.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.740               

Slack               : -0.530ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 2.293ns (cell 1.302ns (56%), net 0.991ns (44%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     8.209               
--------------------------------------------------------------------  ---------------
clk2q               x006y019z0          0.146    r     8.355          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=7)                              0.682          9.037          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.a[1]
LUT3                x004y015z3          0.424    f     9.461       1  pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.f[1]
net (fo=4)                              0.309          9.770          net: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_8,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(165)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.a[0]
LUT5 (reg)          x005y015z0          0.732    f    10.502       2  net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                               10.502               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -1.857          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.857          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.857          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.045          0.188          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.clk
capture edge                           10.000    r    10.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         10.072               
clock uncertainty                      -0.100          9.972               
clock pessimism                         0.000          9.972               
--------------------------------------------------------------------  ---------------
Required                                               9.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.530               

Slack               : 3.496ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : fast
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.730ns (cell 0.195ns (26%), net 0.535ns (74%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     8.165               
--------------------------------------------------------------------  ---------------
clk2q               x006y019z0          0.123    r     8.288          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=7)                              0.535          8.823          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.sr
reg                 x004y015z3          0.072    r     8.895               
--------------------------------------------------------------------  ---------------
Arrival                                                8.895               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.clk
capture edge                           10.000    r    12.744               
--------------------------------------------------------------------  ---------------
recovery                               -0.253         12.491               
clock uncertainty                      -0.100         12.391               
clock pessimism                         0.000         12.391               
--------------------------------------------------------------------  ---------------
Required                                              12.391               
--------------------------------------------------------------------  ---------------
Slack                                                  3.496               

Slack               : 3.548ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : fast
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.835ns (cell 0.244ns (29%), net 0.591ns (71%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             8.000    r     8.165               
--------------------------------------------------------------------  ---------------
clk2q               x005y022z1          0.123    r     8.288          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.591          8.879          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[1]
reg                 x005y022z3          0.121    r     9.000          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                9.000               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.clk
capture edge                           10.000    r    12.744               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         12.648               
clock uncertainty                      -0.100         12.548               
clock pessimism                         0.000         12.548               
--------------------------------------------------------------------  ---------------
Required                                              12.548               
--------------------------------------------------------------------  ---------------
Slack                                                  3.548               

Slack               : 3.591ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : fast
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.792ns (cell 0.244ns (30%), net 0.548ns (70%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             8.000    r     8.165               
--------------------------------------------------------------------  ---------------
clk2q               x006y018z3          0.123    r     8.288          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.548          8.836          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0]
reg                 x009y020z1          0.121    r     8.957          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.957               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
capture edge                           10.000    r    12.744               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         12.648               
clock uncertainty                      -0.100         12.548               
clock pessimism                         0.000         12.548               
--------------------------------------------------------------------  ---------------
Required                                              12.548               
--------------------------------------------------------------------  ---------------
Slack                                                  3.591               

Slack               : 3.651ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : fast
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.732ns (cell 0.244ns (33%), net 0.488ns (67%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             8.000    r     8.165               
--------------------------------------------------------------------  ---------------
clk2q               x005y022z1          0.123    r     8.288          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.488          8.776          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
reg                 x007y020z1          0.121    r     8.897          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.897               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                           10.000    r    12.744               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         12.648               
clock uncertainty                      -0.100         12.548               
clock pessimism                         0.000         12.548               
--------------------------------------------------------------------  ---------------
Required                                              12.548               
--------------------------------------------------------------------  ---------------
Slack                                                  3.651               

Slack               : 3.653ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : fast
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.730ns (cell 0.244ns (33%), net 0.486ns (67%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk
launch edge                             8.000    r     8.165               
--------------------------------------------------------------------  ---------------
clk2q               x005y024z0          0.123    r     8.288          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.q[0]
net (fo=1)                              0.486          8.774          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1]
reg                 x006y024z1          0.121    r     8.895          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.895               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
capture edge                           10.000    r    12.744               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         12.648               
clock uncertainty                      -0.100         12.548               
clock pessimism                         0.000         12.548               
--------------------------------------------------------------------  ---------------
Required                                              12.548               
--------------------------------------------------------------------  ---------------
Slack                                                  3.653               

Slack               : 3.664ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : fast
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.719ns (cell 0.244ns (33%), net 0.475ns (67%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             8.000    r     8.165               
--------------------------------------------------------------------  ---------------
clk2q               x006y023z2          0.123    r     8.288          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.475          8.763          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1]
reg                 x004y023z2          0.121    r     8.884          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.884               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                           10.000    r    12.744               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         12.648               
clock uncertainty                      -0.100         12.548               
clock pessimism                         0.000         12.548               
--------------------------------------------------------------------  ---------------
Required                                              12.548               
--------------------------------------------------------------------  ---------------
Slack                                                  3.664               

Slack               : 3.761ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : fast
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.622ns (cell 0.244ns (39%), net 0.378ns (61%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             8.000    r     8.165               
--------------------------------------------------------------------  ---------------
clk2q               x006y018z3          0.123    r     8.288          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.378          8.666          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x007y020z1          0.121    r     8.787          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.787               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                           10.000    r    12.744               
--------------------------------------------------------------------  ---------------
setup                                  -0.096         12.648               
clock uncertainty                      -0.100         12.548               
clock pessimism                         0.000         12.548               
--------------------------------------------------------------------  ---------------
Required                                              12.548               
--------------------------------------------------------------------  ---------------
Slack                                                  3.761               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.879ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.508ns (cell 0.239ns (47%), net 0.269ns (53%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                             0.000    r     0.188               
--------------------------------------------------------------------  ---------------
clk2q               x005y023z0          0.128    f     0.316          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[1]
net (fo=1)                              0.269          0.585          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0]
reg                 x004y023z2          0.111    f     0.696          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.696               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            0.000    r     3.401               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.475               
clock uncertainty                       0.100          3.575               
clock pessimism                         0.000          3.575               
--------------------------------------------------------------------  ---------------
Required                                               3.575               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.879               

Slack               : -2.822ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.791ns (cell 0.189ns (23%), net 0.602ns (77%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.188               
--------------------------------------------------------------------  ---------------
clk2q               x006y019z0          0.128    f     0.316          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=7)                              0.602          0.918          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.sr
reg                 x004y015z3          0.061    f     0.979               
--------------------------------------------------------------------  ---------------
Arrival                                                0.979               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_5.clk
capture edge                            0.000    r     3.401               
--------------------------------------------------------------------  ---------------
removal                                 0.300          3.701               
clock uncertainty                       0.100          3.801               
clock pessimism                         0.000          3.801               
--------------------------------------------------------------------  ---------------
Required                                               3.801               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.822               

Slack               : -2.747ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.640ns (cell 0.239ns (37%), net 0.401ns (63%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.188               
--------------------------------------------------------------------  ---------------
clk2q               x006y023z2          0.128    f     0.316          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.401          0.717          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[0]
reg                 x005y024z2          0.111    f     0.828          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.828               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     3.401               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.475               
clock uncertainty                       0.100          3.575               
clock pessimism                         0.000          3.575               
--------------------------------------------------------------------  ---------------
Required                                               3.575               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.747               

Slack               : -2.733ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.654ns (cell 0.239ns (36%), net 0.415ns (64%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.188               
--------------------------------------------------------------------  ---------------
clk2q               x006y022z3          0.128    f     0.316          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.415          0.731          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x005y024z2          0.111    f     0.842          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.842               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     3.401               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.475               
clock uncertainty                       0.100          3.575               
clock pessimism                         0.000          3.575               
--------------------------------------------------------------------  ---------------
Required                                               3.575               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.733               

Slack               : -2.721ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.666ns (cell 0.239ns (35%), net 0.427ns (65%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.188               
--------------------------------------------------------------------  ---------------
clk2q               x006y018z3          0.128    f     0.316          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.427          0.743          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x007y020z1          0.111    f     0.854          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.854               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            0.000    r     3.401               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.475               
clock uncertainty                       0.100          3.575               
clock pessimism                         0.000          3.575               
--------------------------------------------------------------------  ---------------
Required                                               3.575               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.721               

Slack               : -2.639ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.748ns (cell 0.239ns (31%), net 0.509ns (69%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.188               
--------------------------------------------------------------------  ---------------
clk2q               x006y023z2          0.128    f     0.316          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.509          0.825          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1]
reg                 x004y023z2          0.111    f     0.936          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.936               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            0.000    r     3.401               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.475               
clock uncertainty                       0.100          3.575               
clock pessimism                         0.000          3.575               
--------------------------------------------------------------------  ---------------
Required                                               3.575               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.639               

Slack               : -2.615ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.772ns (cell 0.239ns (30%), net 0.533ns (70%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk
launch edge                             0.000    r     0.188               
--------------------------------------------------------------------  ---------------
clk2q               x005y024z0          0.128    f     0.316          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.q[0]
net (fo=1)                              0.533          0.849          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1]
reg                 x006y024z1          0.111    f     0.960          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.960               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
capture edge                            0.000    r     3.401               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.475               
clock uncertainty                       0.100          3.575               
clock pessimism                         0.000          3.575               
--------------------------------------------------------------------  ---------------
Required                                               3.575               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.615               

Slack               : -2.601ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.786ns (cell 0.239ns (30%), net 0.547ns (70%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.188               
--------------------------------------------------------------------  ---------------
clk2q               x005y022z1          0.128    f     0.316          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.547          0.863          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
reg                 x007y020z1          0.111    f     0.974          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.974               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            0.000    r     3.401               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.475               
clock uncertainty                       0.100          3.575               
clock pessimism                         0.000          3.575               
--------------------------------------------------------------------  ---------------
Required                                               3.575               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.601               

Slack               : -2.532ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.855ns (cell 0.239ns (27%), net 0.616ns (73%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.188               
--------------------------------------------------------------------  ---------------
clk2q               x006y018z3          0.128    f     0.316          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.616          0.932          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0]
reg                 x009y020z1          0.111    f     1.043          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.043               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
capture edge                            0.000    r     3.401               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.475               
clock uncertainty                       0.100          3.575               
clock pessimism                         0.000          3.575               
--------------------------------------------------------------------  ---------------
Required                                               3.575               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.532               

Slack               : -2.508ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.239ns (27%), net 0.640ns (73%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.188               
--------------------------------------------------------------------  ---------------
clk2q               x005y022z1          0.128    f     0.316          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.640          0.956          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.mi[1]
reg                 x005y022z3          0.111    f     1.067          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.067               

source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_3.clk
capture edge                            0.000    r     3.401               
--------------------------------------------------------------------  ---------------
hold                                    0.074          3.475               
clock uncertainty                       0.100          3.575               
clock pessimism                         0.000          3.575               
--------------------------------------------------------------------  ---------------
Required                                               3.575               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.508               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Cross Domain
From Clock     :     sd_card_clk
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]

Statistics:
Max            : SWNS     -2.347ns, STNS    -19.218ns,         9 Viol Endpoints,        10 Total Endpoints,         9 Paths Analyzed
Min            : HWNS      0.577ns, HTNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,         9 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.347ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/sub1_syn_61.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.918ns (cell 0.289ns (31%), net 0.629ns (69%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                            30.000    r    33.401               
--------------------------------------------------------------------  ---------------
clk2q               x005y020z3          0.146    r    33.547          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.629         34.176          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.mi[0]
ADDER (reg)         x005y020z0          0.143    r    34.319          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               34.319               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.clk
capture edge                           32.000    r    32.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         32.072               
clock uncertainty                      -0.100         31.972               
clock pessimism                         0.000         31.972               
--------------------------------------------------------------------  ---------------
Required                                              31.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.347               

Slack               : -2.197ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.768ns (cell 0.289ns (37%), net 0.479ns (63%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                            30.000    r    33.401               
--------------------------------------------------------------------  ---------------
clk2q               x004y023z3          0.146    r    33.547          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.479         34.026          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.mi[0]
reg                 x006y022z3          0.143    r    34.169          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               34.169               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
capture edge                           32.000    r    32.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         32.072               
clock uncertainty                      -0.100         31.972               
clock pessimism                         0.000         31.972               
--------------------------------------------------------------------  ---------------
Required                                              31.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.197               

Slack               : -2.191ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/sub1_syn_61.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.762ns (cell 0.289ns (37%), net 0.473ns (63%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                            30.000    r    33.401               
--------------------------------------------------------------------  ---------------
clk2q               x005y020z3          0.146    r    33.547          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.473         34.020          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.mi[1]
ADDER (reg)         x005y020z0          0.143    r    34.163          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               34.163               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.clk
capture edge                           32.000    r    32.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         32.072               
clock uncertainty                      -0.100         31.972               
clock pessimism                         0.000         31.972               
--------------------------------------------------------------------  ---------------
Required                                              31.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.191               

Slack               : -2.191ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.762ns (cell 0.289ns (37%), net 0.473ns (63%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
launch edge                            30.000    r    33.401               
--------------------------------------------------------------------  ---------------
clk2q               x006y024z1          0.146    r    33.547          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.q[0]
net (fo=1)                              0.473         34.020          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[0]
reg                 x006y022z1          0.143    r    34.163          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               34.163               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.clk
capture edge                           32.000    r    32.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         32.072               
clock uncertainty                      -0.100         31.972               
clock pessimism                         0.000         31.972               
--------------------------------------------------------------------  ---------------
Required                                              31.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.191               

Slack               : -2.108ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.679ns (cell 0.289ns (42%), net 0.390ns (58%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                            30.000    r    33.401               
--------------------------------------------------------------------  ---------------
clk2q               x009y021z0          0.146    r    33.547          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.390         33.937          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.mi[0]
reg                 x007y021z0          0.143    r    34.080          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               34.080               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk
capture edge                           32.000    r    32.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         32.072               
clock uncertainty                      -0.100         31.972               
clock pessimism                         0.000         31.972               
--------------------------------------------------------------------  ---------------
Required                                              31.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.108               

Slack               : -2.048ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.619ns (cell 0.289ns (46%), net 0.330ns (54%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                            30.000    r    33.401               
--------------------------------------------------------------------  ---------------
clk2q               x007y025z0          0.146    r    33.547          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.330         33.877          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.mi[0]
reg                 x007y027z0          0.143    r    34.020          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               34.020               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
capture edge                           32.000    r    32.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         32.072               
clock uncertainty                      -0.100         31.972               
clock pessimism                         0.000         31.972               
--------------------------------------------------------------------  ---------------
Required                                              31.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.048               

Slack               : -2.048ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.619ns (cell 0.289ns (46%), net 0.330ns (54%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                            30.000    r    33.401               
--------------------------------------------------------------------  ---------------
clk2q               x006y024z3          0.146    r    33.547          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.330         33.877          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[1]
reg                 x006y022z1          0.143    r    34.020          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               34.020               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.clk
capture edge                           32.000    r    32.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         32.072               
clock uncertainty                      -0.100         31.972               
clock pessimism                         0.000         31.972               
--------------------------------------------------------------------  ---------------
Required                                              31.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.048               

Slack               : -2.044ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.615ns (cell 0.289ns (46%), net 0.326ns (54%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                            30.000    r    33.401               
--------------------------------------------------------------------  ---------------
clk2q               x007y025z0          0.146    r    33.547          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.326         33.873          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0]
reg                 x007y024z0          0.143    r    34.016          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               34.016               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                           32.000    r    32.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         32.072               
clock uncertainty                      -0.100         31.972               
clock pessimism                         0.000         31.972               
--------------------------------------------------------------------  ---------------
Required                                              31.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.044               

Slack               : -2.044ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.615ns (cell 0.289ns (46%), net 0.326ns (54%))
Clock Skew          : 3.213ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.423          0.356          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.251          0.607          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.607          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.607          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.794          3.401          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                            30.000    r    33.401               
--------------------------------------------------------------------  ---------------
clk2q               x006y024z3          0.146    r    33.547          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.326         33.873          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1]
reg                 x007y024z0          0.143    r    34.016          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               34.016               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                           32.000    r    32.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         32.072               
clock uncertainty                      -0.100         31.972               
clock pessimism                         0.000         31.972               
--------------------------------------------------------------------  ---------------
Required                                              31.972               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.044               

Slack               : 0.683ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 1.080ns (cell 0.460ns (42%), net 0.620ns (58%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -2.067          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.067          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -2.067          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.276          0.209          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.clk
launch edge                            30.000    r    30.209               
--------------------------------------------------------------------  ---------------
clk2q               x005y015z0          0.146    r    30.355          pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.q[0]
net (fo=3)                              0.620         30.975          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(14)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.d[0]
LUT3 (reg)          x007y016z1          0.314    r    31.289       1  net: frame_read_write_m0/frame_fifo_write_m0/write_req_d0,  ../../src/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                               31.289               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.166          0.188          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
capture edge                           32.000    r    32.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         32.072               
clock uncertainty                      -0.100         31.972               
clock pessimism                         0.000         31.972               
--------------------------------------------------------------------  ---------------
Required                                              31.972               
--------------------------------------------------------------------  ---------------
Slack                                                  0.683               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.577ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.d[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.753ns (cell 0.325ns (43%), net 0.428ns (57%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            1.938          0.150          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x005y015z0          0.109    f     0.259          pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_16.q[0]
net (fo=3)                              0.428          0.687          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(14)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.d[0]
LUT3 (reg)          x007y016z1          0.216    f     0.903       1  net: frame_read_write_m0/frame_fifo_write_m0/write_req_d0,  ../../src/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                0.903               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.577               

Slack               : 2.838ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     2.744               
--------------------------------------------------------------------  ---------------
clk2q               x007y025z0          0.109    f     2.853          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.216          3.069          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0]
reg                 x007y024z0          0.095    f     3.164          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.164               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  2.838               

Slack               : 2.838ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     2.744               
--------------------------------------------------------------------  ---------------
clk2q               x006y024z3          0.109    f     2.853          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.216          3.069          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1]
reg                 x007y024z0          0.095    f     3.164          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.164               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  2.838               

Slack               : 2.847ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     2.744               
--------------------------------------------------------------------  ---------------
clk2q               x007y025z0          0.109    f     2.853          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.225          3.078          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.mi[0]
reg                 x007y027z0          0.095    f     3.173          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.173               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  2.847               

Slack               : 2.847ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     2.744               
--------------------------------------------------------------------  ---------------
clk2q               x006y024z3          0.109    f     2.853          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.225          3.078          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[1]
reg                 x006y022z1          0.095    f     3.173          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.173               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  2.847               

Slack               : 2.888ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.470ns (cell 0.204ns (43%), net 0.266ns (57%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     2.744               
--------------------------------------------------------------------  ---------------
clk2q               x009y021z0          0.109    f     2.853          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.266          3.119          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.mi[0]
reg                 x007y021z0          0.095    f     3.214          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.214               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  2.888               

Slack               : 2.944ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/sub1_syn_61.mi[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     2.744               
--------------------------------------------------------------------  ---------------
clk2q               x005y020z3          0.109    f     2.853          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.322          3.175          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.mi[1]
ADDER (reg)         x005y020z0          0.095    f     3.270          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.270               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  2.944               

Slack               : 2.944ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
launch edge                             0.000    r     2.744               
--------------------------------------------------------------------  ---------------
clk2q               x006y024z1          0.109    f     2.853          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.q[0]
net (fo=1)                              0.322          3.175          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[0]
reg                 x006y022z1          0.095    f     3.270          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.270               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  2.944               

Slack               : 2.954ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     2.744               
--------------------------------------------------------------------  ---------------
clk2q               x004y023z3          0.109    f     2.853          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.332          3.185          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.mi[0]
reg                 x006y022z3          0.095    f     3.280          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.280               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  2.954               

Slack               : 3.069ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/sub1_syn_61.mi[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.651ns (cell 0.204ns (31%), net 0.447ns (69%))
Clock Skew          : 2.579ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -1.788          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.788          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -1.788          pin: sys_pll_m0/bufg_feedback.clko
net (fo=246)                            2.043          0.255          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.c[0]
LUT3                x001y040z1          0.192          0.447          pin: u_sdram_ip/u2_ram/u1_init_ref/power_up_en_reg_syn_5.f[0]
net (fo=1)                              0.000          0.447          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_clk_syn_3.clki
GCLK                x001y041z0          0.000          0.447          pin: frame_read_write_m0/write_clk_syn_3.clko
net (fo=27)                             2.297          2.744          net: frame_read_write_m0/write_clk_syn_4,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     2.744               
--------------------------------------------------------------------  ---------------
clk2q               x005y020z3          0.109    f     2.853          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.447          3.300          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.mi[0]
ADDER (reg)         x005y020z0          0.095    f     3.395          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                3.395               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.230          0.165          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  3.069               


----------------------------------------------------------------------------------------------------
Path Group     :     u_rx_pll/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Cross Domain
From Clock     :     u_rx_pll/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]

Statistics:
Max            : SWNS      6.557ns, STNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.677ns, HTNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.557ns
Begin Point         : u7_rx_fifo/wr_store_frame_tog_reg1_syn_8.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/sub0_syn_70.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.206ns (cell 0.289ns (23%), net 0.917ns (77%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -2.201         -2.201          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -2.201          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -2.201          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.410          0.209          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_store_frame_tog_reg1_syn_8.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x002y050z3          0.146    r     0.355          pin: u7_rx_fifo/wr_store_frame_tog_reg1_syn_8.q[0]
net (fo=2)                              0.917          1.272          net: u7_rx_fifo/wr_store_frame_tog,  ../../import/rx_client_fifo.v(106)
                                                                      pin: u7_rx_fifo/sub0_syn_70.mi[0]
ADDER (reg)         x001y048z0          0.143    r     1.415          net: u7_rx_fifo/wr_store_frame_tog_reg[0],  ../../import/rx_client_fifo.v(401)
--------------------------------------------------------------------  ---------------
Arrival                                                1.415               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.857         -1.857          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.045          0.188          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/sub0_syn_70.clk
capture edge                            8.000    r     8.188               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.072               
clock uncertainty                      -0.100          7.972               
clock pessimism                         0.000          7.972               
--------------------------------------------------------------------  ---------------
Required                                               7.972               
--------------------------------------------------------------------  ---------------
Slack                                                  6.557               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.677ns
Begin Point         : u7_rx_fifo/wr_store_frame_tog_reg1_syn_8.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/sub0_syn_70.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.853ns (cell 0.204ns (23%), net 0.649ns (77%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y000            0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                 x040y000           -1.879         -1.879          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000         -1.879          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x039y001z2          0.000         -1.879          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=240)                            2.029          0.150          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_store_frame_tog_reg1_syn_8.clk
launch edge                             0.000    r     0.150               
--------------------------------------------------------------------  ---------------
clk2q               x002y050z3          0.109    f     0.259          pin: u7_rx_fifo/wr_store_frame_tog_reg1_syn_8.q[0]
net (fo=2)                              0.649          0.908          net: u7_rx_fifo/wr_store_frame_tog,  ../../import/rx_client_fifo.v(106)
                                                                      pin: u7_rx_fifo/sub0_syn_70.mi[0]
ADDER (reg)         x001y048z0          0.095    f     1.003          net: u7_rx_fifo/wr_store_frame_tog_reg[0],  ../../import/rx_client_fifo.v(401)
--------------------------------------------------------------------  ---------------
Arrival                                                1.003               

source latency                          0.000          0.000               
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000           -1.965         -1.965          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3034)                           2.130          0.165          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/sub0_syn_70.clk
capture edge                            0.000    r     0.165               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.226               
clock uncertainty                       0.100          0.326               
clock pessimism                         0.000          0.326               
--------------------------------------------------------------------  ---------------
Required                                               0.326               
--------------------------------------------------------------------  ---------------
Slack                                                  0.677               


IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for u_sdram_ip/sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> u_video_mem_pll/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     u_video_mem_pll/pll_inst.clkc[1]
Min Period     :     27.832ns
Fmax           :     35.930MHz

Statistics:
Max            : SWNS     -4.958ns, STNS   -147.468ns,        32 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      6.001ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -4.958ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[31] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.402ns (cell 8.193ns (78%), net 2.209ns (22%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.209          2.564          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_26.ts
PAD                 x040y005            3.047    f     5.611       1  pin: u_sdram_ip/sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          5.611          net: dq[31],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                5.611               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.297          0.319          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.434          3.753          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.753          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     5.753               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          0.753               
clock uncertainty                      -0.100          0.653               
clock pessimism                         0.000          0.653               
--------------------------------------------------------------------  ---------------
Required                                               0.653               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.958               

Slack               : -4.958ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[30] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.402ns (cell 8.193ns (78%), net 2.209ns (22%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.209          2.564          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_27.ts
PAD                 x040y005            3.047    f     5.611       1  pin: u_sdram_ip/sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          5.611          net: dq[30],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                5.611               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.297          0.319          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.434          3.753          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.753          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     5.753               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          0.753               
clock uncertainty                      -0.100          0.653               
clock pessimism                         0.000          0.653               
--------------------------------------------------------------------  ---------------
Required                                               0.653               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.958               

Slack               : -4.812ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.256ns (cell 8.193ns (79%), net 2.063ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.063          2.418          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_1.ts
PAD                 x000y059            3.047    f     5.465       1  pin: u_sdram_ip/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          5.465          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                5.465               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.297          0.319          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.434          3.753          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.753          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     5.753               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          0.753               
clock uncertainty                      -0.100          0.653               
clock pessimism                         0.000          0.653               
--------------------------------------------------------------------  ---------------
Required                                               0.653               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.812               

Slack               : -4.812ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.256ns (cell 8.193ns (79%), net 2.063ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.063          2.418          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_7.ts
PAD                 x000y059            3.047    f     5.465       1  pin: u_sdram_ip/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          5.465          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                5.465               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.297          0.319          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.434          3.753          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.753          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     5.753               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          0.753               
clock uncertainty                      -0.100          0.653               
clock pessimism                         0.000          0.653               
--------------------------------------------------------------------  ---------------
Required                                               0.653               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.812               

Slack               : -4.812ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[17] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.256ns (cell 8.193ns (79%), net 2.063ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.063          2.418          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_24.ts
PAD                 x000y005            3.047    f     5.465       1  pin: u_sdram_ip/sdram_syn_24.bpad
net (fo=0)          x020y036            0.000          5.465          net: dq[17],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[17]
--------------------------------------------------------------------  ---------------
Arrival                                                5.465               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.297          0.319          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.434          3.753          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.753          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     5.753               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          0.753               
clock uncertainty                      -0.100          0.653               
clock pessimism                         0.000          0.653               
--------------------------------------------------------------------  ---------------
Required                                               0.653               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.812               

Slack               : -4.812ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[16] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.256ns (cell 8.193ns (79%), net 2.063ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.063          2.418          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_25.ts
PAD                 x000y005            3.047    f     5.465       1  pin: u_sdram_ip/sdram_syn_25.bpad
net (fo=0)          x020y036            0.000          5.465          net: dq[16],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[16]
--------------------------------------------------------------------  ---------------
Arrival                                                5.465               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.297          0.319          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.434          3.753          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.753          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     5.753               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          0.753               
clock uncertainty                      -0.100          0.653               
clock pessimism                         0.000          0.653               
--------------------------------------------------------------------  ---------------
Required                                               0.653               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.812               

Slack               : -4.781ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[29] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.225ns (cell 8.193ns (80%), net 2.032ns (20%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.032          2.387          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_29.ts
PAD                 x040y008            3.047    f     5.434       1  pin: u_sdram_ip/sdram_syn_29.bpad
net (fo=0)          x020y036            0.000          5.434          net: dq[29],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[29]
--------------------------------------------------------------------  ---------------
Arrival                                                5.434               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.297          0.319          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.434          3.753          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.753          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     5.753               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          0.753               
clock uncertainty                      -0.100          0.653               
clock pessimism                         0.000          0.653               
--------------------------------------------------------------------  ---------------
Required                                               0.653               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.781               

Slack               : -4.781ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[28] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.225ns (cell 8.193ns (80%), net 2.032ns (20%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.032          2.387          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_30.ts
PAD                 x040y008            3.047    f     5.434       1  pin: u_sdram_ip/sdram_syn_30.bpad
net (fo=0)          x020y036            0.000          5.434          net: dq[28],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[28]
--------------------------------------------------------------------  ---------------
Arrival                                                5.434               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.297          0.319          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.434          3.753          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.753          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     5.753               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          0.753               
clock uncertainty                      -0.100          0.653               
clock pessimism                         0.000          0.653               
--------------------------------------------------------------------  ---------------
Required                                               0.653               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.781               

Slack               : -4.781ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[14] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.225ns (cell 8.193ns (80%), net 2.032ns (20%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.032          2.387          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_54.ts
PAD                 x040y056            3.047    f     5.434       1  pin: u_sdram_ip/sdram_syn_54.bpad
net (fo=0)          x020y036            0.000          5.434          net: dq[14],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[14]
--------------------------------------------------------------------  ---------------
Arrival                                                5.434               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.297          0.319          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.434          3.753          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.753          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     5.753               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          0.753               
clock uncertainty                      -0.100          0.653               
clock pessimism                         0.000          0.653               
--------------------------------------------------------------------  ---------------
Required                                               0.653               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.781               

Slack               : -4.781ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[15] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 10.225ns (cell 8.193ns (80%), net 2.032ns (20%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.201          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.201          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.410          0.209          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.clk
launch edge                             0.000    r     0.209               
--------------------------------------------------------------------  ---------------
clk2q               x019y031z1          0.146    r     0.355          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg_syn_12.q[1]
net (fo=33)                             2.032          2.387          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_55.ts
PAD                 x040y056            3.047    f     5.434       1  pin: u_sdram_ip/sdram_syn_55.bpad
net (fo=0)          x020y036            0.000          5.434          net: dq[15],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[15]
--------------------------------------------------------------------  ---------------
Arrival                                                5.434               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.297          0.319          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.434          3.753          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.753          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     5.753               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          0.753               
clock uncertainty                      -0.100          0.653               
clock pessimism                         0.000          0.653               
--------------------------------------------------------------------  ---------------
Required                                               0.653               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.781               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.001ns
Begin Point         : u_sdram_ip/sdram_syn_1.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_1.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     3.273          pin: u_sdram_ip/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          3.273          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                3.273               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -1.828               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -2.828               
clock uncertainty                       0.100         -2.728               
clock pessimism                         0.000         -2.728               
--------------------------------------------------------------------  ---------------
Required                                              -2.728               
--------------------------------------------------------------------  ---------------
Slack                                                  6.001               

Slack               : 6.001ns
Begin Point         : u_sdram_ip/sdram_syn_2.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[6] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_2.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     3.273          pin: u_sdram_ip/sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          3.273          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                3.273               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -1.828               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -2.828               
clock uncertainty                       0.100         -2.728               
clock pessimism                         0.000         -2.728               
--------------------------------------------------------------------  ---------------
Required                                              -2.728               
--------------------------------------------------------------------  ---------------
Slack                                                  6.001               

Slack               : 6.001ns
Begin Point         : u_sdram_ip/sdram_syn_3.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[7] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_3.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     3.273          pin: u_sdram_ip/sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          3.273          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                3.273               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -1.828               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -2.828               
clock uncertainty                       0.100         -2.728               
clock pessimism                         0.000         -2.728               
--------------------------------------------------------------------  ---------------
Required                                              -2.728               
--------------------------------------------------------------------  ---------------
Slack                                                  6.001               

Slack               : 6.001ns
Begin Point         : u_sdram_ip/sdram_syn_6.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.we_n (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_6.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            3.273    r     3.273          pin: u_sdram_ip/sdram_syn_6.opad
net (fo=1)          x020y036            0.000          3.273          net: we_n,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                3.273               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -1.828               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -2.828               
clock uncertainty                       0.100         -2.728               
clock pessimism                         0.000         -2.728               
--------------------------------------------------------------------  ---------------
Required                                              -2.728               
--------------------------------------------------------------------  ---------------
Slack                                                  6.001               

Slack               : 6.001ns
Begin Point         : u_sdram_ip/sdram_syn_7.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_7.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     3.273          pin: u_sdram_ip/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          3.273          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                3.273               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -1.828               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -2.828               
clock uncertainty                       0.100         -2.728               
clock pessimism                         0.000         -2.728               
--------------------------------------------------------------------  ---------------
Required                                              -2.728               
--------------------------------------------------------------------  ---------------
Slack                                                  6.001               

Slack               : 6.001ns
Begin Point         : u_sdram_ip/sdram_syn_8.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.cas_n (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_8.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     3.273          pin: u_sdram_ip/sdram_syn_8.opad
net (fo=1)          x020y036            0.000          3.273          net: cas_n,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                3.273               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -1.828               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -2.828               
clock uncertainty                       0.100         -2.728               
clock pessimism                         0.000         -2.728               
--------------------------------------------------------------------  ---------------
Required                                              -2.728               
--------------------------------------------------------------------  ---------------
Slack                                                  6.001               

Slack               : 6.001ns
Begin Point         : u_sdram_ip/sdram_syn_9.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.ras_n (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_9.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     3.273          pin: u_sdram_ip/sdram_syn_9.opad
net (fo=1)          x020y036            0.000          3.273          net: ras_n,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                3.273               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -1.828               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -2.828               
clock uncertainty                       0.100         -2.728               
clock pessimism                         0.000         -2.728               
--------------------------------------------------------------------  ---------------
Required                                              -2.728               
--------------------------------------------------------------------  ---------------
Slack                                                  6.001               

Slack               : 6.001ns
Begin Point         : u_sdram_ip/sdram_syn_11.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.addr[9] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_11.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     3.273          pin: u_sdram_ip/sdram_syn_11.opad
net (fo=1)          x020y036            0.000          3.273          net: addr[9],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                3.273               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -1.828               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -2.828               
clock uncertainty                       0.100         -2.728               
clock pessimism                         0.000         -2.728               
--------------------------------------------------------------------  ---------------
Required                                              -2.728               
--------------------------------------------------------------------  ---------------
Slack                                                  6.001               

Slack               : 6.001ns
Begin Point         : u_sdram_ip/sdram_syn_12.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.addr[8] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_12.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     3.273          pin: u_sdram_ip/sdram_syn_12.opad
net (fo=1)          x020y036            0.000          3.273          net: addr[8],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                3.273               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -1.828               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -2.828               
clock uncertainty                       0.100         -2.728               
clock pessimism                         0.000         -2.728               
--------------------------------------------------------------------  ---------------
Required                                              -2.728               
--------------------------------------------------------------------  ---------------
Slack                                                  6.001               

Slack               : 6.001ns
Begin Point         : u_sdram_ip/sdram_syn_13.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.addr[7] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_13.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            3.273    r     3.273          pin: u_sdram_ip/sdram_syn_13.opad
net (fo=1)          x020y036            0.000          3.273          net: addr[7],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                3.273               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -1.828               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -2.828               
clock uncertainty                       0.100         -2.728               
clock pessimism                         0.000         -2.728               
--------------------------------------------------------------------  ---------------
Required                                              -2.728               
--------------------------------------------------------------------  ---------------
Slack                                                  6.001               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[1] -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[1]
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]
Min Period     :     14.086ns
Fmax           :     70.992MHz

Statistics:
Max            : SWNS     -4.565ns, STNS   -146.080ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      6.430ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -4.565ns
Begin Point         : u_sdram_ip/sdram.dq[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_1.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     6.172               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         11.172          pin: u_sdram_ip/sdram.dq[0]
net (fo=0)                              0.000         11.172          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f    12.625          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.625               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_1.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                      -0.100          8.060               
clock pessimism                         0.000          8.060               
--------------------------------------------------------------------  ---------------
Required                                               8.060               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.565               

Slack               : -4.565ns
Begin Point         : u_sdram_ip/sdram.dq[6] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_2.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     6.172               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         11.172          pin: u_sdram_ip/sdram.dq[6]
net (fo=0)                              0.000         11.172          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f    12.625          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.625               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_2.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                      -0.100          8.060               
clock pessimism                         0.000          8.060               
--------------------------------------------------------------------  ---------------
Required                                               8.060               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.565               

Slack               : -4.565ns
Begin Point         : u_sdram_ip/sdram.dq[7] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_3.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     6.172               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         11.172          pin: u_sdram_ip/sdram.dq[7]
net (fo=0)                              0.000         11.172          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f    12.625          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.625               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_3.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                      -0.100          8.060               
clock pessimism                         0.000          8.060               
--------------------------------------------------------------------  ---------------
Required                                               8.060               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.565               

Slack               : -4.565ns
Begin Point         : u_sdram_ip/sdram.dq[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_7.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     6.172               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         11.172          pin: u_sdram_ip/sdram.dq[1]
net (fo=0)                              0.000         11.172          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f    12.625          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.625               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_7.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                      -0.100          8.060               
clock pessimism                         0.000          8.060               
--------------------------------------------------------------------  ---------------
Required                                               8.060               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.565               

Slack               : -4.565ns
Begin Point         : u_sdram_ip/sdram.dq[23] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_18.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     6.172               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         11.172          pin: u_sdram_ip/sdram.dq[23]
net (fo=0)                              0.000         11.172          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f    12.625          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.625               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_18.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                      -0.100          8.060               
clock pessimism                         0.000          8.060               
--------------------------------------------------------------------  ---------------
Required                                               8.060               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.565               

Slack               : -4.565ns
Begin Point         : u_sdram_ip/sdram.dq[22] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_19.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     6.172               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         11.172          pin: u_sdram_ip/sdram.dq[22]
net (fo=0)                              0.000         11.172          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f    12.625          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.625               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_19.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                      -0.100          8.060               
clock pessimism                         0.000          8.060               
--------------------------------------------------------------------  ---------------
Required                                               8.060               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.565               

Slack               : -4.565ns
Begin Point         : u_sdram_ip/sdram.dq[21] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_20.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     6.172               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         11.172          pin: u_sdram_ip/sdram.dq[21]
net (fo=0)                              0.000         11.172          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f    12.625          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.625               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_20.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                      -0.100          8.060               
clock pessimism                         0.000          8.060               
--------------------------------------------------------------------  ---------------
Required                                               8.060               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.565               

Slack               : -4.565ns
Begin Point         : u_sdram_ip/sdram.dq[20] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_21.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     6.172               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         11.172          pin: u_sdram_ip/sdram.dq[20]
net (fo=0)                              0.000         11.172          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f    12.625          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.625               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_21.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                      -0.100          8.060               
clock pessimism                         0.000          8.060               
--------------------------------------------------------------------  ---------------
Required                                               8.060               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.565               

Slack               : -4.565ns
Begin Point         : u_sdram_ip/sdram.dq[19] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_22.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     6.172               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         11.172          pin: u_sdram_ip/sdram.dq[19]
net (fo=0)                              0.000         11.172          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f    12.625          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.625               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_22.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                      -0.100          8.060               
clock pessimism                         0.000          8.060               
--------------------------------------------------------------------  ---------------
Required                                               8.060               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.565               

Slack               : -4.565ns
Begin Point         : u_sdram_ip/sdram.dq[18] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_23.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.201         -2.201          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.557          0.356          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            3.816          4.172          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          4.172          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     6.172               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         11.172          pin: u_sdram_ip/sdram.dq[18]
net (fo=0)                              0.000         11.172          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f    12.625          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.625               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.978         -1.978          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -1.978          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -1.978          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            1.978          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_23.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                      -0.100          8.060               
clock pessimism                         0.000          8.060               
--------------------------------------------------------------------  ---------------
Required                                               8.060               
--------------------------------------------------------------------  ---------------
Slack                                                 -4.565               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.430ns
Begin Point         : u_sdram_ip/sdram.dq[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_1.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.134          0.255          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            2.458          2.713          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          2.713          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     4.713               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.713          pin: u_sdram_ip/sdram.dq[0]
net (fo=0)                              0.000          5.713          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     6.691          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.691               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.065          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_1.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.100          0.261               
clock pessimism                         0.000          0.261               
--------------------------------------------------------------------  ---------------
Required                                               0.261               
--------------------------------------------------------------------  ---------------
Slack                                                  6.430               

Slack               : 6.430ns
Begin Point         : u_sdram_ip/sdram.dq[6] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_2.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.134          0.255          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            2.458          2.713          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          2.713          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     4.713               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.713          pin: u_sdram_ip/sdram.dq[6]
net (fo=0)                              0.000          5.713          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     6.691          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.691               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.065          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_2.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.100          0.261               
clock pessimism                         0.000          0.261               
--------------------------------------------------------------------  ---------------
Required                                               0.261               
--------------------------------------------------------------------  ---------------
Slack                                                  6.430               

Slack               : 6.430ns
Begin Point         : u_sdram_ip/sdram.dq[7] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_3.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.134          0.255          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            2.458          2.713          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          2.713          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     4.713               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.713          pin: u_sdram_ip/sdram.dq[7]
net (fo=0)                              0.000          5.713          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     6.691          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.691               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.065          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_3.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.100          0.261               
clock pessimism                         0.000          0.261               
--------------------------------------------------------------------  ---------------
Required                                               0.261               
--------------------------------------------------------------------  ---------------
Slack                                                  6.430               

Slack               : 6.430ns
Begin Point         : u_sdram_ip/sdram.dq[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_7.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.134          0.255          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            2.458          2.713          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          2.713          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     4.713               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.713          pin: u_sdram_ip/sdram.dq[1]
net (fo=0)                              0.000          5.713          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     6.691          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.691               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.065          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_7.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.100          0.261               
clock pessimism                         0.000          0.261               
--------------------------------------------------------------------  ---------------
Required                                               0.261               
--------------------------------------------------------------------  ---------------
Slack                                                  6.430               

Slack               : 6.430ns
Begin Point         : u_sdram_ip/sdram.dq[23] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_18.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.134          0.255          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            2.458          2.713          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          2.713          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     4.713               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.713          pin: u_sdram_ip/sdram.dq[23]
net (fo=0)                              0.000          5.713          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     6.691          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.691               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.065          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_18.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.100          0.261               
clock pessimism                         0.000          0.261               
--------------------------------------------------------------------  ---------------
Required                                               0.261               
--------------------------------------------------------------------  ---------------
Slack                                                  6.430               

Slack               : 6.430ns
Begin Point         : u_sdram_ip/sdram.dq[22] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_19.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.134          0.255          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            2.458          2.713          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          2.713          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     4.713               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.713          pin: u_sdram_ip/sdram.dq[22]
net (fo=0)                              0.000          5.713          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     6.691          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.691               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.065          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_19.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.100          0.261               
clock pessimism                         0.000          0.261               
--------------------------------------------------------------------  ---------------
Required                                               0.261               
--------------------------------------------------------------------  ---------------
Slack                                                  6.430               

Slack               : 6.430ns
Begin Point         : u_sdram_ip/sdram.dq[21] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_20.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.134          0.255          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            2.458          2.713          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          2.713          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     4.713               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.713          pin: u_sdram_ip/sdram.dq[21]
net (fo=0)                              0.000          5.713          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     6.691          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.691               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.065          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_20.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.100          0.261               
clock pessimism                         0.000          0.261               
--------------------------------------------------------------------  ---------------
Required                                               0.261               
--------------------------------------------------------------------  ---------------
Slack                                                  6.430               

Slack               : 6.430ns
Begin Point         : u_sdram_ip/sdram.dq[20] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_21.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.134          0.255          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            2.458          2.713          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          2.713          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     4.713               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.713          pin: u_sdram_ip/sdram.dq[20]
net (fo=0)                              0.000          5.713          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     6.691          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.691               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.065          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_21.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.100          0.261               
clock pessimism                         0.000          0.261               
--------------------------------------------------------------------  ---------------
Required                                               0.261               
--------------------------------------------------------------------  ---------------
Slack                                                  6.430               

Slack               : 6.430ns
Begin Point         : u_sdram_ip/sdram.dq[19] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_22.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.134          0.255          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            2.458          2.713          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          2.713          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     4.713               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.713          pin: u_sdram_ip/sdram.dq[19]
net (fo=0)                              0.000          5.713          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     6.691          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.691               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.065          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_22.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.100          0.261               
clock pessimism                         0.000          0.261               
--------------------------------------------------------------------  ---------------
Required                                               0.261               
--------------------------------------------------------------------  ---------------
Slack                                                  6.430               

Slack               : 6.430ns
Begin Point         : u_sdram_ip/sdram.dq[18] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_23.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -1.879         -1.879          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              2.134          0.255          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                 x040y041            2.458          2.713          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          2.713          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     4.713               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          5.713          pin: u_sdram_ip/sdram.dq[18]
net (fo=0)                              0.000          5.713          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     6.691          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.691               

source latency                          0.000          0.000               
PLL                 x040y071            0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                 x040y071           -2.065         -2.065          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000         -2.065          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000         -2.065          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=603)                            2.065          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_23.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.100          0.261               
clock pessimism                         0.000          0.261               
--------------------------------------------------------------------  ---------------
Required                                               0.261               
--------------------------------------------------------------------  ---------------
Slack                                                  6.430               




