
LAF 1.4.1 S;

SECTION HEADER;
   DESIGN CONTROL 0.0;
END;  // HEADER SECTION

SECTION DEVICE;
   TECHNOLOGY ispLSI;
   PART ispLSI2064A-80LJ84;
END;  // DEVICE SECTION

SECTION PHYSSIM;
   XPIN  XRESET  IN  XRESET  XTYPE RST  LOCK 24;
   XPIN  S2  IN  S2  XTYPE CLK  LOCK 20;
   XPIN  S1  IN  S1  XTYPE IO  LOCK 27;
   XPIN  R3  IN  R3  XTYPE CLK  LOCK 66;
   XPIN  R2  IN  R2  XTYPE IO  LOCK 18;
   XPIN  CLK  IN  CLK  XTYPE IO  LOCK 59;
   XPIN  WRAD  OUT  WRAD  XTYPE IO  LOCK 15;
   XPIN  TB_5US  OUT  TB_5US  XTYPE IO  LOCK 35;
   XPIN  TB_5MS  OUT  TB_5MS  XTYPE IO  LOCK 72;
   XPIN  TB_50US  OUT  TB_50US  XTYPE IO  LOCK 46;
   XPIN  TB_500US  OUT  TB_500US  XTYPE IO  LOCK 8;
   XPIN  TB_2US  OUT  TB_2US  XTYPE IO  LOCK 33;
   XPIN  TB_2MS  OUT  TB_2MS  XTYPE IO  LOCK 74;
   XPIN  TB_20US  OUT  TB_20US  XTYPE IO  LOCK 48;
   XPIN  TB_200US  OUT  TB_200US  XTYPE IO  LOCK 6;
   XPIN  TB_1US  OUT  TB_1US  XTYPE IO  LOCK 75;
   XPIN  TB_1MS  OUT  TB_1MS  XTYPE IO  LOCK 11;
   XPIN  TB_10US  OUT  TB_10US  XTYPE IO  LOCK 30;
   XPIN  TB_100US  OUT  TB_100US  XTYPE IO  LOCK 45;
   XPIN  READY  OUT  READY  XTYPE IO  LOCK 3;
   XPIN  READ  OUT  READ  XTYPE IO  LOCK 7;
   XPIN  CE_RAM  OUT  CE_RAM  XTYPE IO  LOCK 12;
   XPIN  C8  OUT  C8  XTYPE IO  LOCK 53;
   XPIN  A11  OUT  A11  XTYPE IO  LOCK 26;
   XPIN  A10  OUT  A10  XTYPE IO  LOCK 68;
   XPIN  A09  OUT  A09  XTYPE IO  LOCK 49;
   XPIN  A08  OUT  A08  XTYPE IO  LOCK 50;
   XPIN  A07  OUT  A07  XTYPE IO  LOCK 47;
   XPIN  A06  OUT  A06  XTYPE IO  LOCK 52;
   XPIN  A05  OUT  A05  XTYPE IO  LOCK 69;
   XPIN  A04  OUT  A04  XTYPE IO  LOCK 70;
   XPIN  A03  OUT  A03  XTYPE IO  LOCK 71;
   XPIN  A02  OUT  A02  XTYPE IO  LOCK 31;
   XPIN  A01  OUT  A01  XTYPE IO  LOCK 28;
   XPIN  A00  OUT  A00  XTYPE IO  LOCK 29;

   NET  FB200_FB203_FF203_U1_$1N5_grpi  SRC GRP_FB200_FB203_FF203_U1_$1N5_grpi.Z0  DST GLB_A1_IN4.A0 GLB_A1_IN4B.A0 GLB_B7_IN11.A0;
   NET  FB200_FB201_FF202_U1_$1N5_grpi  SRC GRP_FB200_FB201_FF202_U1_$1N5_grpi.Z0  DST GLB_A1_IN5.A0 GLB_A1_IN5B.A0 GLB_B2_IN10.A0 GLB_B2_IN10B.A0;
   NET  FB200_FB203_FF202_U1_$1N5_grpi  SRC GRP_FB200_FB203_FF202_U1_$1N5_grpi.Z0  DST GLB_A1_IN3.A0 GLB_A1_IN3B.A0;
   NET  FF001_U1_$1N77_grpi  SRC GRP_FF001_U1_$1N77_grpi.Z0  DST GLB_A1_IN1.A0 GLB_A1_IN1B.A0 GLB_A2_IN1.A0 GLB_A4_IN1.A0 GLB_A6_IN1B.A0
 GLB_B2_IN14B.A0 GLB_B3_IN14.A0 GLB_B5_IN14.A0;
   NET  FF002_U1_$1N77_grpi  SRC GRP_FF002_U1_$1N77_grpi.Z0  DST GLB_A1_IN8.A0 GLB_A1_IN8B.A0 GLB_A6_IN8B.A0 GLB_B2_IN7B.A0 GLB_B6_IN7B.A0;
   NET  FF003_U1_$1N77_grpi  SRC GRP_FF003_U1_$1N77_grpi.Z0  DST GLB_A1_IN12B.A0 GLB_A6_IN12B.A0 GLB_B2_IN3B.A0;
   NET  FB100_FB102_FF100_U1_$1N5_grpi  SRC GRP_FB100_FB102_FF100_U1_$1N5_grpi.Z0  DST GLB_A2_IN3.A0 GLB_A2_IN3B.A0 GLB_A4_IN3B.A0 GLB_A4_IN3.A0;
   NET  FB100_FB101_FF103_U1_$1N5_grpi  SRC GRP_FB100_FB101_FF103_U1_$1N5_grpi.Z0  DST GLB_A2_IN2.A0 GLB_A2_IN2B.A0;
   NET  FB100_FB101_FF100_U1_$1N5_grpi  SRC GRP_FB100_FB101_FF100_U1_$1N5_grpi.Z0  DST GLB_A2_IN11B.A0 GLB_A2_IN11.A0;
   NET  FB100_FB103_FF100_U1_$1N5_grpi  SRC GRP_FB100_FB103_FF100_U1_$1N5_grpi.Z0  DST GLB_A4_IN0.A0 GLB_A4_IN0B.A0 GLB_B5_IN15B.A0 GLB_B5_IN15.A0;
   NET  FB100_FB102_FF102_U1_$1N5_grpi  SRC GRP_FB100_FB102_FF102_U1_$1N5_grpi.Z0  DST GLB_A4_IN2.A0 GLB_A4_IN2B.A0;
   NET  FB200_FB203_FF201_U1_$1N5_grpi  SRC GRP_FB200_FB203_FF201_U1_$1N5_grpi.Z0  DST GLB_A6_IN3.A0 GLB_A6_IN3B.A0 GLB_B2_IN12.A0 GLB_B2_IN12B.A0;
   NET  FB200_FB202_FF202_U1_$1N5_grpi  SRC GRP_FB200_FB202_FF202_U1_$1N5_grpi.Z0  DST GLB_A6_IN0.A0 GLB_A6_IN0B.A0;
   NET  FB200_FB202_FF201_U1_$1N5_grpi  SRC GRP_FB200_FB202_FF201_U1_$1N5_grpi.Z0  DST GLB_A6_IN2.A0 GLB_A6_IN2B.A0 GLB_B2_IN13.A0 GLB_B2_IN13B.A0;
   NET  FB200_FB201_FF203_U1_$1N5_grpi  SRC GRP_FB200_FB201_FF203_U1_$1N5_grpi.Z0  DST GLB_B2_IN15.A0 GLB_B2_IN15B.A0;
   NET  FB100_FB104_FF103_U1_$1N5_grpi  SRC GRP_FB100_FB104_FF103_U1_$1N5_grpi.Z0  DST GLB_B3_IN7.A0 GLB_B3_IN7B.A0;
   NET  FB100_FB104_FF102_U1_$1N5_grpi  SRC GRP_FB100_FB104_FF102_U1_$1N5_grpi.Z0  DST GLB_B3_IN6.A0 GLB_B3_IN6B.A0;
   NET  FB100_FB104_FF100_U1_$1N5_grpi  SRC GRP_FB100_FB104_FF100_U1_$1N5_grpi.Z0  DST GLB_B3_IN11B.A0 GLB_B3_IN11.A0;
   NET  FB100_FB103_FF102_U1_$1N5_grpi  SRC GRP_FB100_FB103_FF102_U1_$1N5_grpi.Z0  DST GLB_B5_IN9.A0 GLB_B5_IN9B.A0;
   NET  FB100_FB103_FF101_U1_$1N5_grpi  SRC GRP_FB100_FB103_FF101_U1_$1N5_grpi.Z0  DST GLB_B5_IN8.A0 GLB_B5_IN8B.A0;
   NET  L2L_KEYWD_RESETb  SRC IOC_L2L_KEYWD_RESET.Z0  DST GRP_L2L_KEYWD_RESET_glb.XI0;
   NET  XRESET  EXT  DST IOC_L2L_KEYWD_RESET.XI0;
   NET  S2X  SRC IOC_S2X.Z0  DST GRP_S2X_clk0.XI0;
   NET  S2  EXT  DST IOC_S2X.XI0;
   NET  S1  EXT  DST IOC_IO1_IBUFO.XI0;
   NET  IO1_IBUFO  SRC IOC_IO1_IBUFO.Z0  DST GRP_S1X_grp.A0;
   NET  R3X  SRC IOC_R3X.Z0  DST GRP_R3X_clk1.XI0;
   NET  R3  EXT  DST IOC_R3X.XI0;
   NET  R2  EXT  DST IOC_IO63_IBUFO.XI0;
   NET  IO63_IBUFO  SRC IOC_IO63_IBUFO.Z0  DST GRP_R2X_grp.A0;
   NET  CLK  EXT  DST IOC_IO30_IBUFO.XI0;
   NET  IO30_IBUFO  SRC IOC_IO30_IBUFO.Z0  DST GRP_CLKX_grp.A0;
   NET  WRAD  EXT  SRC IOC_WRAD.XO0;
   NET  IO60_OBUFI  SRC IOC_IO60_OBUFI.Z0  DST IOC_WRAD.A0;
   NET  GND_947_iomux  SRC GRP_GND_947_iomux.Z0  DST IOC_IO60_OBUFI.A0;
   NET  TB_5US  EXT  SRC IOC_TB_5US.XO0;
   NET  IO9_OBUFI  SRC IOC_IO9_OBUFI.Z0  DST IOC_TB_5US.A0;
   NET  FB100_FB101_FF103_U1_$1N5_iomux  SRC GRP_FB100_FB101_FF103_U1_$1N5_iomux.Z0  DST IOC_IO9_OBUFI.A0;
   NET  TB_5MS  EXT  SRC IOC_TB_5MS.XO0;
   NET  IO36_OBUFI  SRC IOC_IO36_OBUFI.Z0  DST IOC_TB_5MS.A0;
   NET  FB100_FB104_FF103_U1_$1N5_iomux  SRC GRP_FB100_FB104_FF103_U1_$1N5_iomux.Z0  DST IOC_IO36_OBUFI.A0;
   NET  TB_50US  EXT  SRC IOC_TB_50US.XO0;
   NET  IO17_OBUFI  SRC IOC_IO17_OBUFI.Z0  DST IOC_TB_50US.A0;
   NET  FB100_FB102_FF103_U1_$1N5_iomux  SRC GRP_FB100_FB102_FF103_U1_$1N5_iomux.Z0  DST IOC_IO17_OBUFI.A0;
   NET  TB_500US  EXT  SRC IOC_TB_500US.XO0;
   NET  IO53_OBUFI  SRC IOC_IO53_OBUFI.Z0  DST IOC_TB_500US.A0;
   NET  FB100_FB103_FF103_U1_$1N5_iomux  SRC GRP_FB100_FB103_FF103_U1_$1N5_iomux.Z0  DST IOC_IO53_OBUFI.A0;
   NET  TB_2US  EXT  SRC IOC_TB_2US.XO0;
   NET  IO7_OBUFI  SRC IOC_IO7_OBUFI.Z0  DST IOC_TB_2US.A0;
   NET  FB100_FB101_FF101_U1_$1N5_iomux  SRC GRP_FB100_FB101_FF101_U1_$1N5_iomux.Z0  DST IOC_IO7_OBUFI.A0;
   NET  TB_2MS  EXT  SRC IOC_TB_2MS.XO0;
   NET  IO38_OBUFI  SRC IOC_IO38_OBUFI.Z0  DST IOC_TB_2MS.A0;
   NET  FB100_FB104_FF101_U1_$1N5_iomux  SRC GRP_FB100_FB104_FF101_U1_$1N5_iomux.Z0  DST IOC_IO38_OBUFI.A0;
   NET  TB_20US  EXT  SRC IOC_TB_20US.XO0;
   NET  IO19_OBUFI  SRC IOC_IO19_OBUFI.Z0  DST IOC_TB_20US.A0;
   NET  FB100_FB102_FF101_U1_$1N5_iomux  SRC GRP_FB100_FB102_FF101_U1_$1N5_iomux.Z0  DST IOC_IO19_OBUFI.A0;
   NET  TB_200US  EXT  SRC IOC_TB_200US.XO0;
   NET  IO51_OBUFI  SRC IOC_IO51_OBUFI.Z0  DST IOC_TB_200US.A0;
   NET  FB100_FB103_FF101_U1_$1N5_iomux  SRC GRP_FB100_FB103_FF101_U1_$1N5_iomux.Z0  DST IOC_IO51_OBUFI.A0;
   NET  TB_1US  EXT  SRC IOC_TB_1US.XO0;
   NET  IO39_OBUFI  SRC IOC_IO39_OBUFI.Z0  DST IOC_TB_1US.A0;
   NET  FB100_FB101_FF100_U1_$1N5_iomux  SRC GRP_FB100_FB101_FF100_U1_$1N5_iomux.Z0  DST IOC_IO39_OBUFI.A0;
   NET  TB_1MS  EXT  SRC IOC_TB_1MS.XO0;
   NET  IO56_OBUFI  SRC IOC_IO56_OBUFI.Z0  DST IOC_TB_1MS.A0;
   NET  FB100_FB104_FF100_U1_$1N5_iomux  SRC GRP_FB100_FB104_FF100_U1_$1N5_iomux.Z0  DST IOC_IO56_OBUFI.A0;
   NET  TB_10US  EXT  SRC IOC_TB_10US.XO0;
   NET  IO4_OBUFI  SRC IOC_IO4_OBUFI.Z0  DST IOC_TB_10US.A0;
   NET  FB100_FB102_FF100_U1_$1N5_iomux  SRC GRP_FB100_FB102_FF100_U1_$1N5_iomux.Z0  DST IOC_IO4_OBUFI.A0;
   NET  TB_100US  EXT  SRC IOC_TB_100US.XO0;
   NET  IO16_OBUFI  SRC IOC_IO16_OBUFI.Z0  DST IOC_TB_100US.A0;
   NET  FB100_FB103_FF100_U1_$1N5_iomux  SRC GRP_FB100_FB103_FF100_U1_$1N5_iomux.Z0  DST IOC_IO16_OBUFI.A0;
   NET  READY  EXT  SRC IOC_READY.XO0;
   NET  IO48_OBUFI  SRC IOC_IO48_OBUFI.ZN0  DST IOC_READY.A0;
   NET  READ  EXT  SRC IOC_READ.XO0;
   NET  IO52_OBUFI  SRC IOC_IO52_OBUFI.Z0  DST IOC_READ.A0;
   NET  FF002_U1_$1N77_iomux  SRC GRP_FF002_U1_$1N77_iomux.Z0  DST IOC_IO48_OBUFI.A0 IOC_IO52_OBUFI.A0;
   NET  CE_RAM  EXT  SRC IOC_CE_RAM.XO0;
   NET  IO57_OBUFI  SRC IOC_IO57_OBUFI.Z0  DST IOC_CE_RAM.A0;
   NET  G001_Y_iomux  SRC GRP_G001_Y_iomux.Z0  DST IOC_IO57_OBUFI.A0;
   NET  C8  EXT  SRC IOC_C8.XO0;
   NET  IO24_OBUFI  SRC IOC_IO24_OBUFI.Z0  DST IOC_C8.A0;
   NET  FF003_U1_$1N77_iomux  SRC GRP_FF003_U1_$1N77_iomux.Z0  DST IOC_IO24_OBUFI.A0;
   NET  A11  EXT  SRC IOC_A11.XO0;
   NET  IO0_OBUFI  SRC IOC_IO0_OBUFI.Z0  DST IOC_A11.A0;
   NET  FB200_FB203_FF203_U1_$1N5_iomux  SRC GRP_FB200_FB203_FF203_U1_$1N5_iomux.Z0  DST IOC_IO0_OBUFI.A0;
   NET  A10  EXT  SRC IOC_A10.XO0;
   NET  IO32_OBUFI  SRC IOC_IO32_OBUFI.Z0  DST IOC_A10.A0;
   NET  FB200_FB203_FF202_U1_$1N5_iomux  SRC GRP_FB200_FB203_FF202_U1_$1N5_iomux.Z0  DST IOC_IO32_OBUFI.A0;
   NET  A09  EXT  SRC IOC_A09.XO0;
   NET  IO20_OBUFI  SRC IOC_IO20_OBUFI.Z0  DST IOC_A09.A0;
   NET  FB200_FB203_FF201_U1_$1N5_iomux  SRC GRP_FB200_FB203_FF201_U1_$1N5_iomux.Z0  DST IOC_IO20_OBUFI.A0;
   NET  A08  EXT  SRC IOC_A08.XO0;
   NET  IO21_OBUFI  SRC IOC_IO21_OBUFI.Z0  DST IOC_A08.A0;
   NET  FB200_FB203_FF200_U1_$1N5_iomux  SRC GRP_FB200_FB203_FF200_U1_$1N5_iomux.Z0  DST IOC_IO21_OBUFI.A0;
   NET  A07  EXT  SRC IOC_A07.XO0;
   NET  IO18_OBUFI  SRC IOC_IO18_OBUFI.Z0  DST IOC_A07.A0;
   NET  FB200_FB202_FF203_U1_$1N5_iomux  SRC GRP_FB200_FB202_FF203_U1_$1N5_iomux.Z0  DST IOC_IO18_OBUFI.A0;
   NET  A06  EXT  SRC IOC_A06.XO0;
   NET  IO23_OBUFI  SRC IOC_IO23_OBUFI.Z0  DST IOC_A06.A0;
   NET  FB200_FB202_FF202_U1_$1N5_iomux  SRC GRP_FB200_FB202_FF202_U1_$1N5_iomux.Z0  DST IOC_IO23_OBUFI.A0;
   NET  A05  EXT  SRC IOC_A05.XO0;
   NET  IO33_OBUFI  SRC IOC_IO33_OBUFI.Z0  DST IOC_A05.A0;
   NET  FB200_FB202_FF201_U1_$1N5_iomux  SRC GRP_FB200_FB202_FF201_U1_$1N5_iomux.Z0  DST IOC_IO33_OBUFI.A0;
   NET  A04  EXT  SRC IOC_A04.XO0;
   NET  IO34_OBUFI  SRC IOC_IO34_OBUFI.Z0  DST IOC_A04.A0;
   NET  FB200_FB202_FF200_U1_$1N5_iomux  SRC GRP_FB200_FB202_FF200_U1_$1N5_iomux.Z0  DST IOC_IO34_OBUFI.A0;
   NET  A03  EXT  SRC IOC_A03.XO0;
   NET  IO35_OBUFI  SRC IOC_IO35_OBUFI.Z0  DST IOC_A03.A0;
   NET  FB200_FB201_FF203_U1_$1N5_iomux  SRC GRP_FB200_FB201_FF203_U1_$1N5_iomux.Z0  DST IOC_IO35_OBUFI.A0;
   NET  A02  EXT  SRC IOC_A02.XO0;
   NET  IO5_OBUFI  SRC IOC_IO5_OBUFI.Z0  DST IOC_A02.A0;
   NET  FB200_FB201_FF202_U1_$1N5_iomux  SRC GRP_FB200_FB201_FF202_U1_$1N5_iomux.Z0  DST IOC_IO5_OBUFI.A0;
   NET  A01  EXT  SRC IOC_A01.XO0;
   NET  IO2_OBUFI  SRC IOC_IO2_OBUFI.Z0  DST IOC_A01.A0;
   NET  FB200_FB201_FF201_U1_$1N5_iomux  SRC GRP_FB200_FB201_FF201_U1_$1N5_iomux.Z0  DST IOC_IO2_OBUFI.A0;
   NET  A00  EXT  SRC IOC_A00.XO0;
   NET  IO3_OBUFI  SRC IOC_IO3_OBUFI.Z0  DST IOC_A00.A0;
   NET  FB200_FB201_FF200_U1_$1N5_iomux  SRC GRP_FB200_FB201_FF200_U1_$1N5_iomux.Z0  DST IOC_IO3_OBUFI.A0;
   NET  FB200_FB201_FF200_U1_$1N5  SRC GLB_FB200_FB201_FF200_U1_$1N5.Q0  DST GRP_FB200_FB201_FF200_U1_$1N5_ffb.A0 GRP_FB200_FB201_FF200_U1_$1N5_iomux.A0;
   NET  FB200_FB201_FF201_U1_$1N5  SRC GLB_FB200_FB201_FF201_U1_$1N5.Q0  DST GRP_FB200_FB201_FF201_U1_$1N5_ffb.A0 GRP_FB200_FB201_FF201_U1_$1N5_iomux.A0;
   NET  FB200_FB201_FF202_U1_$1N5  SRC GLB_FB200_FB201_FF202_U1_$1N5.Q0  DST GRP_FB200_FB201_FF202_U1_$1N5_grpi.A0 GRP_FB200_FB201_FF202_U1_$1N5_iomux.A0;
   NET  FB200_FB203_FF203_U1_$1N5  SRC GLB_FB200_FB203_FF203_U1_$1N5.Q0  DST GRP_FB200_FB203_FF203_U1_$1N5_grpi.A0 GRP_FB200_FB203_FF203_U1_$1N5_iomux.A0;
   NET  A1_CD  SRC GLB_A1_CD.Z0  DST GLB_FB200_FB201_FF200_U1_$1N5.CD GLB_FB200_FB201_FF201_U1_$1N5.CD GLB_FB200_FB201_FF202_U1_$1N5.CD GLB_FB200_FB203_FF203_U1_$1N5.CD;
   NET  A1_CLK  SRC GLB_A1_CLK.Z0  DST GLB_FB200_FB201_FF200_U1_$1N5.CLK GLB_FB200_FB201_FF201_U1_$1N5.CLK GLB_FB200_FB201_FF202_U1_$1N5.CLK GLB_FB200_FB203_FF203_U1_$1N5.CLK;
   NET  A1_CLKP  SRC GLB_A1_CLKP.ZN0  DST GLB_A1_CLK.A0;
   NET  A1_F3  SRC GLB_A1_F3.Z0  DST GLB_FB200_FB203_FF203_U1_$1N5.D0;
   NET  A1_F2  SRC GLB_A1_F2.Z0  DST GLB_FB200_FB201_FF202_U1_$1N5.D0;
   NET  A1_F1  SRC GLB_A1_F1.Z0  DST GLB_FB200_FB201_FF201_U1_$1N5.D0;
   NET  A1_F0  SRC GLB_A1_F0.Z0  DST GLB_FB200_FB201_FF200_U1_$1N5.D0;
   NET  A1_P19  SRC GLB_A1_P19.Z0  DST GLB_A1_CD.A0;
   NET  A1_IN12B  SRC GLB_A1_IN12B.ZN0  DST GLB_A1_P19.A0;
   NET  A1_P16  SRC GLB_A1_P16.Z0  DST GLB_A1_F3.A0;
   NET  A1_IN3  SRC GLB_A1_IN3.Z0  DST GLB_A1_P16.A1;
   NET  A1_IN4  SRC GLB_A1_IN4.Z0  DST GLB_A1_P16.A0;
   NET  A1_P15  SRC GLB_A1_P15.Z0  DST GLB_A1_F3.A1;
   NET  A1_IN3B  SRC GLB_A1_IN3B.ZN0  DST GLB_A1_P15.A1;
   NET  A1_IN4B  SRC GLB_A1_IN4B.ZN0  DST GLB_A1_P15.A0;
   NET  A1_P12  SRC GLB_A1_P12.Z0  DST GLB_A1_CLKP.A0;
   NET  A1_P11  SRC GLB_A1_P11.Z0  DST GLB_A1_F2.A0;
   NET  A1_IN5  SRC GLB_A1_IN5.Z0  DST GLB_A1_P11.A1;
   NET  A1_P10  SRC GLB_A1_P10.Z0  DST GLB_A1_F2.A1;
   NET  A1_IN5B  SRC GLB_A1_IN5B.ZN0  DST GLB_A1_P10.A1;
   NET  A1_P7  SRC GLB_A1_P7.Z0  DST GLB_A1_F1.A0;
   NET  A1_IN16  SRC GLB_A1_IN16.Z0  DST GLB_A1_P11.A0 GLB_A1_P7.A1;
   NET  FB200_FB201_FF201_U1_$1N5_ffb  SRC GRP_FB200_FB201_FF201_U1_$1N5_ffb.Z0  DST GLB_A1_IN16.A0 GLB_A1_IN16B.A0;
   NET  A1_P6  SRC GLB_A1_P6.Z0  DST GLB_A1_F1.A1;
   NET  A1_IN16B  SRC GLB_A1_IN16B.ZN0  DST GLB_A1_P10.A0 GLB_A1_P6.A1;
   NET  A1_P3  SRC GLB_A1_P3.Z0  DST GLB_A1_F0.A0;
   NET  A1_IN1  SRC GLB_A1_IN1.Z0  DST GLB_A1_P3.A1;
   NET  A1_P2  SRC GLB_A1_P2.Z0  DST GLB_A1_F0.A1;
   NET  A1_IN8  SRC GLB_A1_IN8.Z0  DST GLB_A1_P2.A1;
   NET  A1_IN17B  SRC GLB_A1_IN17B.ZN0  DST GLB_A1_P6.A0 GLB_A1_P3.A0 GLB_A1_P2.A0;
   NET  FB200_FB201_FF200_U1_$1N5_ffb  SRC GRP_FB200_FB201_FF200_U1_$1N5_ffb.Z0  DST GLB_A1_IN17B.A0 GLB_A1_IN17.A0;
   NET  A1_P1  SRC GLB_A1_P1.Z0  DST GLB_A1_F0.A2;
   NET  A1_IN1B  SRC GLB_A1_IN1B.ZN0  DST GLB_A1_P12.A1 GLB_A1_P1.A2;
   NET  A1_IN8B  SRC GLB_A1_IN8B.ZN0  DST GLB_A1_P12.A0 GLB_A1_P1.A1;
   NET  A1_IN17  SRC GLB_A1_IN17.Z0  DST GLB_A1_P7.A0 GLB_A1_P1.A0;
   NET  FB100_FB101_FF101_U1_$1N5  SRC GLB_FB100_FB101_FF101_U1_$1N5.Q0  DST GRP_FB100_FB101_FF101_U1_$1N5_ffb.A0 GRP_FB100_FB101_FF101_U1_$1N5_iomux.A0;
   NET  FB100_FB101_FF102_U1_$1N5  SRC GLB_FB100_FB101_FF102_U1_$1N5.Q0  DST GRP_FB100_FB101_FF102_U1_$1N5_ffb.A0;
   NET  FB100_FB101_FF103_U1_$1N5  SRC GLB_FB100_FB101_FF103_U1_$1N5.Q0  DST GRP_FB100_FB101_FF103_U1_$1N5_grpi.A0 GRP_FB100_FB101_FF103_U1_$1N5_iomux.A0;
   NET  FB100_FB102_FF100_U1_$1N5  SRC GLB_FB100_FB102_FF100_U1_$1N5.Q0  DST GRP_FB100_FB102_FF100_U1_$1N5_grpi.A0 GRP_FB100_FB102_FF100_U1_$1N5_iomux.A0;
   NET  A2_CD  SRC GLB_A2_CD.Z0  DST GLB_FB100_FB101_FF101_U1_$1N5.CD GLB_FB100_FB101_FF102_U1_$1N5.CD GLB_FB100_FB101_FF103_U1_$1N5.CD GLB_FB100_FB102_FF100_U1_$1N5.CD;
   NET  A2_CLK  SRC GLB_A2_CLK.Z0  DST GLB_FB100_FB101_FF101_U1_$1N5.CLK GLB_FB100_FB101_FF102_U1_$1N5.CLK GLB_FB100_FB101_FF103_U1_$1N5.CLK GLB_FB100_FB102_FF100_U1_$1N5.CLK;
   NET  A2_CLKP  SRC GLB_A2_CLKP.ZN0  DST GLB_A2_CLK.A0;
   NET  A2_F3  SRC GLB_A2_F3.Z0  DST GLB_FB100_FB102_FF100_U1_$1N5.D0;
   NET  A2_F2  SRC GLB_A2_F2.Z0  DST GLB_FB100_FB101_FF103_U1_$1N5.D0;
   NET  A2_F1  SRC GLB_A2_F1.Z0  DST GLB_FB100_FB101_FF102_U1_$1N5.D0;
   NET  A2_F0  SRC GLB_A2_F0.Z0  DST GLB_FB100_FB101_FF101_U1_$1N5.D0;
   NET  A2_P19  SRC GLB_A2_P19.Z0  DST GLB_A2_CD.A0;
   NET  A2_IN1  SRC GLB_A2_IN1.Z0  DST GLB_A2_P19.A0;
   NET  A2_P16  SRC GLB_A2_P16.Z0  DST GLB_A2_F3.A0;
   NET  A2_IN3  SRC GLB_A2_IN3.Z0  DST GLB_A2_P16.A0;
   NET  A2_P15  SRC GLB_A2_P15.Z0  DST GLB_A2_F3.A1;
   NET  A2_IN3B  SRC GLB_A2_IN3B.ZN0  DST GLB_A2_P15.A0;
   NET  A2_P12  SRC GLB_A2_P12.Z0  DST GLB_A2_CLKP.A0;
   NET  A2_IN10  SRC GLB_A2_IN10.Z0  DST GLB_A2_P12.A0;
   NET  A2_P11  SRC GLB_A2_P11.Z0  DST GLB_A2_F2.A0;
   NET  A2_P10  SRC GLB_A2_P10.Z0  DST GLB_A2_F2.A1;
   NET  A2_P7  SRC GLB_A2_P7.Z0  DST GLB_A2_F1.A0;
   NET  A2_IN16  SRC GLB_A2_IN16.Z0  DST GLB_A2_P10.A1 GLB_A2_P7.A1;
   NET  FB100_FB101_FF102_U1_$1N5_ffb  SRC GRP_FB100_FB101_FF102_U1_$1N5_ffb.Z0  DST GLB_A2_IN16.A0 GLB_A2_IN16B.A0;
   NET  A2_P6  SRC GLB_A2_P6.Z0  DST GLB_A2_F1.A1;
   NET  A2_IN16B  SRC GLB_A2_IN16B.ZN0  DST GLB_A2_P6.A1;
   NET  A2_P3  SRC GLB_A2_P3.Z0  DST GLB_A2_F0.A0;
   NET  A2_IN11B  SRC GLB_A2_IN11B.ZN0  DST GLB_A2_P11.A0 GLB_A2_P3.A1;
   NET  A2_P2  SRC GLB_A2_P2.Z0  DST GLB_A2_F0.A1;
   NET  A2_IN2  SRC GLB_A2_IN2.Z0  DST GLB_A2_P15.A1 GLB_A2_P11.A1 GLB_A2_P2.A1;
   NET  A2_IN17  SRC GLB_A2_IN17.Z0  DST GLB_A2_P10.A0 GLB_A2_P6.A0 GLB_A2_P3.A0 GLB_A2_P2.A0;
   NET  FB100_FB101_FF101_U1_$1N5_ffb  SRC GRP_FB100_FB101_FF101_U1_$1N5_ffb.Z0  DST GLB_A2_IN17.A0 GLB_A2_IN17B.A0;
   NET  A2_P1  SRC GLB_A2_P1.Z0  DST GLB_A2_F0.A2;
   NET  A2_IN2B  SRC GLB_A2_IN2B.ZN0  DST GLB_A2_P16.A1 GLB_A2_P10.A3 GLB_A2_P1.A2;
   NET  A2_IN11  SRC GLB_A2_IN11.Z0  DST GLB_A2_P10.A2 GLB_A2_P1.A1;
   NET  A2_IN17B  SRC GLB_A2_IN17B.ZN0  DST GLB_A2_P7.A0 GLB_A2_P1.A0;
   NET  FB100_FB102_FF101_U1_$1N5  SRC GLB_FB100_FB102_FF101_U1_$1N5.Q0  DST GRP_FB100_FB102_FF101_U1_$1N5_ffb.A0 GRP_FB100_FB102_FF101_U1_$1N5_iomux.A0;
   NET  FB100_FB102_FF102_U1_$1N5  SRC GLB_FB100_FB102_FF102_U1_$1N5.Q0  DST GRP_FB100_FB102_FF102_U1_$1N5_grpi.A0;
   NET  FB100_FB102_FF103_U1_$1N5  SRC GLB_FB100_FB102_FF103_U1_$1N5.Q0  DST GRP_FB100_FB102_FF103_U1_$1N5_ffb.A0 GRP_FB100_FB102_FF103_U1_$1N5_iomux.A0;
   NET  FB100_FB103_FF100_U1_$1N5  SRC GLB_FB100_FB103_FF100_U1_$1N5.Q0  DST GRP_FB100_FB103_FF100_U1_$1N5_grpi.A0 GRP_FB100_FB103_FF100_U1_$1N5_iomux.A0;
   NET  A4_CD  SRC GLB_A4_CD.Z0  DST GLB_FB100_FB102_FF101_U1_$1N5.CD GLB_FB100_FB102_FF102_U1_$1N5.CD GLB_FB100_FB102_FF103_U1_$1N5.CD GLB_FB100_FB103_FF100_U1_$1N5.CD;
   NET  A4_CLK  SRC GLB_A4_CLK.Z0  DST GLB_FB100_FB102_FF101_U1_$1N5.CLK GLB_FB100_FB102_FF102_U1_$1N5.CLK GLB_FB100_FB102_FF103_U1_$1N5.CLK GLB_FB100_FB103_FF100_U1_$1N5.CLK;
   NET  A4_CLKP  SRC GLB_A4_CLKP.ZN0  DST GLB_A4_CLK.A0;
   NET  A4_F3  SRC GLB_A4_F3.Z0  DST GLB_FB100_FB103_FF100_U1_$1N5.D0;
   NET  A4_F2  SRC GLB_A4_F2.Z0  DST GLB_FB100_FB102_FF103_U1_$1N5.D0;
   NET  A4_F1  SRC GLB_A4_F1.Z0  DST GLB_FB100_FB102_FF102_U1_$1N5.D0;
   NET  A4_F0  SRC GLB_A4_F0.Z0  DST GLB_FB100_FB102_FF101_U1_$1N5.D0;
   NET  A4_P19  SRC GLB_A4_P19.Z0  DST GLB_A4_CD.A0;
   NET  A4_IN1  SRC GLB_A4_IN1.Z0  DST GLB_A4_P19.A0;
   NET  A4_P16  SRC GLB_A4_P16.Z0  DST GLB_A4_F3.A0;
   NET  A4_IN0  SRC GLB_A4_IN0.Z0  DST GLB_A4_P16.A1;
   NET  A4_P15  SRC GLB_A4_P15.Z0  DST GLB_A4_F3.A1;
   NET  A4_IN0B  SRC GLB_A4_IN0B.ZN0  DST GLB_A4_P15.A1;
   NET  A4_P12  SRC GLB_A4_P12.Z0  DST GLB_A4_CLKP.A0;
   NET  A4_IN10  SRC GLB_A4_IN10.Z0  DST GLB_A4_P12.A0;
   NET  A4_P11  SRC GLB_A4_P11.Z0  DST GLB_A4_F2.A0;
   NET  A4_P10  SRC GLB_A4_P10.Z0  DST GLB_A4_F2.A1;
   NET  A4_P7  SRC GLB_A4_P7.Z0  DST GLB_A4_F1.A0;
   NET  A4_IN2  SRC GLB_A4_IN2.Z0  DST GLB_A4_P10.A3 GLB_A4_P7.A1;
   NET  A4_P6  SRC GLB_A4_P6.Z0  DST GLB_A4_F1.A1;
   NET  A4_IN2B  SRC GLB_A4_IN2B.ZN0  DST GLB_A4_P6.A1;
   NET  A4_P3  SRC GLB_A4_P3.Z0  DST GLB_A4_F0.A0;
   NET  A4_IN3B  SRC GLB_A4_IN3B.ZN0  DST GLB_A4_P11.A1 GLB_A4_P3.A1;
   NET  A4_P2  SRC GLB_A4_P2.Z0  DST GLB_A4_F0.A1;
   NET  A4_IN16  SRC GLB_A4_IN16.Z0  DST GLB_A4_P15.A0 GLB_A4_P11.A0 GLB_A4_P2.A1;
   NET  A4_IN17  SRC GLB_A4_IN17.Z0  DST GLB_A4_P10.A0 GLB_A4_P6.A0 GLB_A4_P3.A0 GLB_A4_P2.A0;
   NET  FB100_FB102_FF101_U1_$1N5_ffb  SRC GRP_FB100_FB102_FF101_U1_$1N5_ffb.Z0  DST GLB_A4_IN17.A0 GLB_A4_IN17B.A0;
   NET  FB100_FB102_FF103_U1_$1N5_ffb  SRC GRP_FB100_FB102_FF103_U1_$1N5_ffb.Z0  DST GLB_A4_IN16.A0 GLB_A4_IN16B.A0;
   NET  A4_P1  SRC GLB_A4_P1.Z0  DST GLB_A4_F0.A2;
   NET  A4_IN3  SRC GLB_A4_IN3.Z0  DST GLB_A4_P10.A2 GLB_A4_P1.A2;
   NET  A4_IN16B  SRC GLB_A4_IN16B.ZN0  DST GLB_A4_P16.A0 GLB_A4_P10.A1 GLB_A4_P1.A1;
   NET  A4_IN17B  SRC GLB_A4_IN17B.ZN0  DST GLB_A4_P7.A0 GLB_A4_P1.A0;
   NET  FB200_FB202_FF202_U1_$1N5  SRC GLB_FB200_FB202_FF202_U1_$1N5.Q0  DST GRP_FB200_FB202_FF202_U1_$1N5_grpi.A0 GRP_FB200_FB202_FF202_U1_$1N5_iomux.A0;
   NET  FB200_FB202_FF203_U1_$1N5  SRC GLB_FB200_FB202_FF203_U1_$1N5.Q0  DST GRP_FB200_FB202_FF203_U1_$1N5_ffb.A0 GRP_FB200_FB202_FF203_U1_$1N5_iomux.A0;
   NET  FB200_FB203_FF200_U1_$1N5  SRC GLB_FB200_FB203_FF200_U1_$1N5.Q0  DST GRP_FB200_FB203_FF200_U1_$1N5_ffb.A0 GRP_FB200_FB203_FF200_U1_$1N5_iomux.A0;
   NET  FB200_FB203_FF201_U1_$1N5  SRC GLB_FB200_FB203_FF201_U1_$1N5.Q0  DST GRP_FB200_FB203_FF201_U1_$1N5_grpi.A0 GRP_FB200_FB203_FF201_U1_$1N5_iomux.A0;
   NET  A6_CD  SRC GLB_A6_CD.Z0  DST GLB_FB200_FB202_FF202_U1_$1N5.CD GLB_FB200_FB202_FF203_U1_$1N5.CD GLB_FB200_FB203_FF200_U1_$1N5.CD GLB_FB200_FB203_FF201_U1_$1N5.CD;
   NET  A6_CLK  SRC GLB_A6_CLK.Z0  DST GLB_FB200_FB202_FF202_U1_$1N5.CLK GLB_FB200_FB202_FF203_U1_$1N5.CLK GLB_FB200_FB203_FF200_U1_$1N5.CLK GLB_FB200_FB203_FF201_U1_$1N5.CLK;
   NET  A6_CLKP  SRC GLB_A6_CLKP.ZN0  DST GLB_A6_CLK.A0;
   NET  A6_F3  SRC GLB_A6_F3.Z0  DST GLB_FB200_FB203_FF201_U1_$1N5.D0;
   NET  A6_F2  SRC GLB_A6_F2.Z0  DST GLB_FB200_FB203_FF200_U1_$1N5.D0;
   NET  A6_F1  SRC GLB_A6_F1.Z0  DST GLB_FB200_FB202_FF203_U1_$1N5.D0;
   NET  A6_F0  SRC GLB_A6_F0.Z0  DST GLB_FB200_FB202_FF202_U1_$1N5.D0;
   NET  A6_P19  SRC GLB_A6_P19.Z0  DST GLB_A6_CD.A0;
   NET  A6_IN12B  SRC GLB_A6_IN12B.ZN0  DST GLB_A6_P19.A0;
   NET  A6_P16  SRC GLB_A6_P16.Z0  DST GLB_A6_F3.A0;
   NET  A6_IN3  SRC GLB_A6_IN3.Z0  DST GLB_A6_P16.A1;
   NET  A6_P15  SRC GLB_A6_P15.Z0  DST GLB_A6_F3.A1;
   NET  A6_IN3B  SRC GLB_A6_IN3B.ZN0  DST GLB_A6_P15.A1;
   NET  A6_P12  SRC GLB_A6_P12.Z0  DST GLB_A6_CLKP.A0;
   NET  A6_IN1B  SRC GLB_A6_IN1B.ZN0  DST GLB_A6_P12.A1;
   NET  A6_IN8B  SRC GLB_A6_IN8B.ZN0  DST GLB_A6_P12.A0;
   NET  A6_P11  SRC GLB_A6_P11.Z0  DST GLB_A6_F2.A0;
   NET  A6_IN16  SRC GLB_A6_IN16.Z0  DST GLB_A6_P16.A0 GLB_A6_P11.A1;
   NET  FB200_FB203_FF200_U1_$1N5_ffb  SRC GRP_FB200_FB203_FF200_U1_$1N5_ffb.Z0  DST GLB_A6_IN16.A0 GLB_A6_IN16B.A0;
   NET  A6_P10  SRC GLB_A6_P10.Z0  DST GLB_A6_F2.A1;
   NET  A6_IN16B  SRC GLB_A6_IN16B.ZN0  DST GLB_A6_P15.A0 GLB_A6_P10.A1;
   NET  A6_P7  SRC GLB_A6_P7.Z0  DST GLB_A6_F1.A0;
   NET  A6_IN17  SRC GLB_A6_IN17.Z0  DST GLB_A6_P11.A0 GLB_A6_P7.A0;
   NET  FB200_FB202_FF203_U1_$1N5_ffb  SRC GRP_FB200_FB202_FF203_U1_$1N5_ffb.Z0  DST GLB_A6_IN17.A0 GLB_A6_IN17B.A0;
   NET  A6_P6  SRC GLB_A6_P6.Z0  DST GLB_A6_F1.A1;
   NET  A6_IN17B  SRC GLB_A6_IN17B.ZN0  DST GLB_A6_P10.A0 GLB_A6_P6.A0;
   NET  A6_P3  SRC GLB_A6_P3.Z0  DST GLB_A6_F0.A0;
   NET  A6_IN0  SRC GLB_A6_IN0.Z0  DST GLB_A6_P7.A1 GLB_A6_P3.A1;
   NET  A6_IN2  SRC GLB_A6_IN2.Z0  DST GLB_A6_P3.A0;
   NET  A6_P2  SRC GLB_A6_P2.Z0  DST GLB_A6_F0.A1;
   NET  A6_IN0B  SRC GLB_A6_IN0B.ZN0  DST GLB_A6_P6.A1 GLB_A6_P2.A1;
   NET  A6_IN2B  SRC GLB_A6_IN2B.ZN0  DST GLB_A6_P2.A0;
   NET  FF003_U1_$1N77  SRC GLB_FF003_U1_$1N77.Q0  DST GRP_FF003_U1_$1N77_grpi.A0 GRP_FF003_U1_$1N77_iomux.A0;
   NET  A7_CD  SRC GLB_A7_CD.Z0  DST GLB_FF003_U1_$1N77.CD;
   NET  A7_CLK  SRC GLB_A7_CLK.Z0  DST GLB_FF003_U1_$1N77.CLK;
   NET  R3X_clk1  SRC GRP_R3X_clk1.Z0  DST GLB_A7_CLK.A0;
   NET  A7_P13_xa  SRC GLB_A7_P13_xa.Z0  DST GLB_A7_X0O.A1;
   NET  A7_X0O  SRC GLB_A7_X0O.Z0  DST GLB_FF003_U1_$1N77.D0;
   NET  A7_G3  SRC GLB_A7_G3.Z0  DST GLB_A7_X0O.A0;
   NET  A7_P13  SRC GLB_A7_P13.Z0  DST GLB_A7_P13_xa.A0;
   NET  S1X_grp  SRC GRP_S1X_grp.Z0  DST GLB_A7_IN1.A0;
   NET  A7_P12  SRC GLB_A7_P12.Z0  DST GLB_A7_CD.A0;
   NET  A7_IN1  SRC GLB_A7_IN1.Z0  DST GLB_A7_P12.A0;
   NET  FB200_FB201_FF203_U1_$1N5  SRC GLB_FB200_FB201_FF203_U1_$1N5.Q0  DST GRP_FB200_FB201_FF203_U1_$1N5_grpi.A0 GRP_FB200_FB201_FF203_U1_$1N5_iomux.A0;
   NET  FB200_FB202_FF200_U1_$1N5  SRC GLB_FB200_FB202_FF200_U1_$1N5.Q0  DST GRP_FB200_FB202_FF200_U1_$1N5_ffb.A0 GRP_FB200_FB202_FF200_U1_$1N5_iomux.A0;
   NET  FB200_FB202_FF201_U1_$1N5  SRC GLB_FB200_FB202_FF201_U1_$1N5.Q0  DST GRP_FB200_FB202_FF201_U1_$1N5_grpi.A0 GRP_FB200_FB202_FF201_U1_$1N5_iomux.A0;
   NET  FB200_FB203_FF202_U1_$1N5  SRC GLB_FB200_FB203_FF202_U1_$1N5.Q0  DST GRP_FB200_FB203_FF202_U1_$1N5_grpi.A0 GRP_FB200_FB203_FF202_U1_$1N5_ffb.A0 GRP_FB200_FB203_FF202_U1_$1N5_iomux.A0;
   NET  B2_CD  SRC GLB_B2_CD.Z0  DST GLB_FB200_FB201_FF203_U1_$1N5.CD GLB_FB200_FB202_FF200_U1_$1N5.CD GLB_FB200_FB202_FF201_U1_$1N5.CD GLB_FB200_FB203_FF202_U1_$1N5.CD;
   NET  B2_CLK  SRC GLB_B2_CLK.Z0  DST GLB_FB200_FB201_FF203_U1_$1N5.CLK GLB_FB200_FB202_FF200_U1_$1N5.CLK GLB_FB200_FB202_FF201_U1_$1N5.CLK GLB_FB200_FB203_FF202_U1_$1N5.CLK;
   NET  B2_CLKP  SRC GLB_B2_CLKP.ZN0  DST GLB_B2_CLK.A0;
   NET  B2_F3  SRC GLB_B2_F3.Z0  DST GLB_FB200_FB203_FF202_U1_$1N5.D0;
   NET  B2_F2  SRC GLB_B2_F2.Z0  DST GLB_FB200_FB202_FF201_U1_$1N5.D0;
   NET  B2_F1  SRC GLB_B2_F1.Z0  DST GLB_FB200_FB202_FF200_U1_$1N5.D0;
   NET  B2_F0  SRC GLB_B2_F0.Z0  DST GLB_FB200_FB201_FF203_U1_$1N5.D0;
   NET  B2_P19  SRC GLB_B2_P19.Z0  DST GLB_B2_CD.A0;
   NET  B2_IN3B  SRC GLB_B2_IN3B.ZN0  DST GLB_B2_P19.A0;
   NET  B2_P16  SRC GLB_B2_P16.Z0  DST GLB_B2_F3.A0;
   NET  B2_IN12  SRC GLB_B2_IN12.Z0  DST GLB_B2_P16.A1;
   NET  B2_IN16  SRC GLB_B2_IN16.Z0  DST GLB_B2_P16.A0;
   NET  FB200_FB203_FF202_U1_$1N5_ffb  SRC GRP_FB200_FB203_FF202_U1_$1N5_ffb.Z0  DST GLB_B2_IN16.A0 GLB_B2_IN16B.A0;
   NET  B2_P15  SRC GLB_B2_P15.Z0  DST GLB_B2_F3.A1;
   NET  B2_IN12B  SRC GLB_B2_IN12B.ZN0  DST GLB_B2_P15.A1;
   NET  B2_IN16B  SRC GLB_B2_IN16B.ZN0  DST GLB_B2_P15.A0;
   NET  B2_P12  SRC GLB_B2_P12.Z0  DST GLB_B2_CLKP.A0;
   NET  B2_IN7B  SRC GLB_B2_IN7B.ZN0  DST GLB_B2_P12.A1;
   NET  B2_IN14B  SRC GLB_B2_IN14B.ZN0  DST GLB_B2_P12.A0;
   NET  B2_P11  SRC GLB_B2_P11.Z0  DST GLB_B2_F2.A0;
   NET  B2_IN13  SRC GLB_B2_IN13.Z0  DST GLB_B2_P11.A1;
   NET  B2_P10  SRC GLB_B2_P10.Z0  DST GLB_B2_F2.A1;
   NET  B2_IN13B  SRC GLB_B2_IN13B.ZN0  DST GLB_B2_P10.A1;
   NET  B2_P7  SRC GLB_B2_P7.Z0  DST GLB_B2_F1.A0;
   NET  B2_IN17  SRC GLB_B2_IN17.Z0  DST GLB_B2_P11.A0 GLB_B2_P7.A0;
   NET  FB200_FB202_FF200_U1_$1N5_ffb  SRC GRP_FB200_FB202_FF200_U1_$1N5_ffb.Z0  DST GLB_B2_IN17.A0 GLB_B2_IN17B.A0;
   NET  B2_P6  SRC GLB_B2_P6.Z0  DST GLB_B2_F1.A1;
   NET  B2_IN17B  SRC GLB_B2_IN17B.ZN0  DST GLB_B2_P10.A0 GLB_B2_P6.A0;
   NET  B2_P3  SRC GLB_B2_P3.Z0  DST GLB_B2_F0.A0;
   NET  B2_IN10  SRC GLB_B2_IN10.Z0  DST GLB_B2_P3.A1;
   NET  B2_IN15  SRC GLB_B2_IN15.Z0  DST GLB_B2_P7.A1 GLB_B2_P3.A0;
   NET  B2_P2  SRC GLB_B2_P2.Z0  DST GLB_B2_F0.A1;
   NET  B2_IN10B  SRC GLB_B2_IN10B.ZN0  DST GLB_B2_P2.A1;
   NET  B2_IN15B  SRC GLB_B2_IN15B.ZN0  DST GLB_B2_P6.A1 GLB_B2_P2.A0;
   NET  FB100_FB101_FF100_U1_$1N5  SRC GLB_FB100_FB101_FF100_U1_$1N5.Q0  DST GRP_FB100_FB101_FF100_U1_$1N5_grpi.A0 GRP_FB100_FB101_FF100_U1_$1N5_ffb.A0 GRP_FB100_FB101_FF100_U1_$1N5_iomux.A0;
   NET  FB100_FB104_FF101_U1_$1N5  SRC GLB_FB100_FB104_FF101_U1_$1N5.Q0  DST GRP_FB100_FB104_FF101_U1_$1N5_ffb.A0 GRP_FB100_FB104_FF101_U1_$1N5_iomux.A0;
   NET  FB100_FB104_FF102_U1_$1N5  SRC GLB_FB100_FB104_FF102_U1_$1N5.Q0  DST GRP_FB100_FB104_FF102_U1_$1N5_grpi.A0;
   NET  FB100_FB104_FF103_U1_$1N5  SRC GLB_FB100_FB104_FF103_U1_$1N5.Q0  DST GRP_FB100_FB104_FF103_U1_$1N5_grpi.A0 GRP_FB100_FB104_FF103_U1_$1N5_iomux.A0;
   NET  B3_CD  SRC GLB_B3_CD.Z0  DST GLB_FB100_FB101_FF100_U1_$1N5.CD GLB_FB100_FB104_FF101_U1_$1N5.CD GLB_FB100_FB104_FF102_U1_$1N5.CD GLB_FB100_FB104_FF103_U1_$1N5.CD;
   NET  B3_CLK  SRC GLB_B3_CLK.Z0  DST GLB_FB100_FB101_FF100_U1_$1N5.CLK GLB_FB100_FB104_FF101_U1_$1N5.CLK GLB_FB100_FB104_FF102_U1_$1N5.CLK GLB_FB100_FB104_FF103_U1_$1N5.CLK;
   NET  B3_CLKP  SRC GLB_B3_CLKP.ZN0  DST GLB_B3_CLK.A0;
   NET  B3_F3  SRC GLB_B3_F3.Z0  DST GLB_FB100_FB104_FF103_U1_$1N5.D0;
   NET  B3_F2  SRC GLB_B3_F2.Z0  DST GLB_FB100_FB104_FF102_U1_$1N5.D0;
   NET  B3_F1  SRC GLB_B3_F1.Z0  DST GLB_FB100_FB104_FF101_U1_$1N5.D0;
   NET  B3_F0  SRC GLB_B3_F0.Z0  DST GLB_FB100_FB101_FF100_U1_$1N5.D0;
   NET  B3_P19  SRC GLB_B3_P19.Z0  DST GLB_B3_CD.A0;
   NET  B3_IN14  SRC GLB_B3_IN14.Z0  DST GLB_B3_P19.A0;
   NET  B3_P16  SRC GLB_B3_P16.Z0  DST GLB_B3_F3.A0;
   NET  B3_P15  SRC GLB_B3_P15.Z0  DST GLB_B3_F3.A1;
   NET  B3_P12  SRC GLB_B3_P12.Z0  DST GLB_B3_CLKP.A0;
   NET  B3_P11  SRC GLB_B3_P11.Z0  DST GLB_B3_F2.A0;
   NET  B3_IN6  SRC GLB_B3_IN6.Z0  DST GLB_B3_P15.A3 GLB_B3_P11.A1;
   NET  B3_P10  SRC GLB_B3_P10.Z0  DST GLB_B3_F2.A1;
   NET  B3_IN6B  SRC GLB_B3_IN6B.ZN0  DST GLB_B3_P10.A1;
   NET  B3_P7  SRC GLB_B3_P7.Z0  DST GLB_B3_F1.A0;
   NET  B3_IN11B  SRC GLB_B3_IN11B.ZN0  DST GLB_B3_P16.A0 GLB_B3_P7.A1;
   NET  B3_P6  SRC GLB_B3_P6.Z0  DST GLB_B3_F1.A1;
   NET  B3_IN7  SRC GLB_B3_IN7.Z0  DST GLB_B3_P16.A1 GLB_B3_P6.A1;
   NET  B3_IN16  SRC GLB_B3_IN16.Z0  DST GLB_B3_P15.A0 GLB_B3_P10.A0 GLB_B3_P7.A0 GLB_B3_P6.A0;
   NET  FB100_FB104_FF101_U1_$1N5_ffb  SRC GRP_FB100_FB104_FF101_U1_$1N5_ffb.Z0  DST GLB_B3_IN16.A0 GLB_B3_IN16B.A0;
   NET  B3_P5  SRC GLB_B3_P5.Z0  DST GLB_B3_F1.A2;
   NET  B3_IN7B  SRC GLB_B3_IN7B.ZN0  DST GLB_B3_P15.A2 GLB_B3_P5.A2;
   NET  B3_IN11  SRC GLB_B3_IN11.Z0  DST GLB_B3_P15.A1 GLB_B3_P5.A1;
   NET  B3_IN16B  SRC GLB_B3_IN16B.ZN0  DST GLB_B3_P11.A0 GLB_B3_P5.A0;
   NET  B3_P3  SRC GLB_B3_P3.Z0  DST GLB_B3_F0.A0;
   NET  B3_IN5B  SRC GLB_B3_IN5B.ZN0  DST GLB_B3_P3.A1;
   NET  B3_IN17  SRC GLB_B3_IN17.Z0  DST GLB_B3_P3.A0;
   NET  FB100_FB101_FF100_U1_$1N5_ffb  SRC GRP_FB100_FB101_FF100_U1_$1N5_ffb.Z0  DST GLB_B3_IN17.A0 GLB_B3_IN17B.A0;
   NET  B3_P2  SRC GLB_B3_P2.Z0  DST GLB_B3_F0.A1;
   NET  B3_IN5  SRC GLB_B3_IN5.Z0  DST GLB_B3_P12.A0 GLB_B3_P2.A1;
   NET  B3_IN17B  SRC GLB_B3_IN17B.ZN0  DST GLB_B3_P2.A0;
   NET  FB100_FB103_FF101_U1_$1N5  SRC GLB_FB100_FB103_FF101_U1_$1N5.Q0  DST GRP_FB100_FB103_FF101_U1_$1N5_grpi.A0 GRP_FB100_FB103_FF101_U1_$1N5_iomux.A0;
   NET  FB100_FB103_FF102_U1_$1N5  SRC GLB_FB100_FB103_FF102_U1_$1N5.Q0  DST GRP_FB100_FB103_FF102_U1_$1N5_grpi.A0;
   NET  FB100_FB103_FF103_U1_$1N5  SRC GLB_FB100_FB103_FF103_U1_$1N5.Q0  DST GRP_FB100_FB103_FF103_U1_$1N5_ffb.A0 GRP_FB100_FB103_FF103_U1_$1N5_iomux.A0;
   NET  FB100_FB104_FF100_U1_$1N5  SRC GLB_FB100_FB104_FF100_U1_$1N5.Q0  DST GRP_FB100_FB104_FF100_U1_$1N5_grpi.A0 GRP_FB100_FB104_FF100_U1_$1N5_ffb.A0 GRP_FB100_FB104_FF100_U1_$1N5_iomux.A0;
   NET  B5_CD  SRC GLB_B5_CD.Z0  DST GLB_FB100_FB103_FF101_U1_$1N5.CD GLB_FB100_FB103_FF102_U1_$1N5.CD GLB_FB100_FB103_FF103_U1_$1N5.CD GLB_FB100_FB104_FF100_U1_$1N5.CD;
   NET  B5_CLK  SRC GLB_B5_CLK.Z0  DST GLB_FB100_FB103_FF101_U1_$1N5.CLK GLB_FB100_FB103_FF102_U1_$1N5.CLK GLB_FB100_FB103_FF103_U1_$1N5.CLK GLB_FB100_FB104_FF100_U1_$1N5.CLK;
   NET  B5_CLKP  SRC GLB_B5_CLKP.ZN0  DST GLB_B5_CLK.A0;
   NET  B5_F3  SRC GLB_B5_F3.Z0  DST GLB_FB100_FB104_FF100_U1_$1N5.D0;
   NET  B5_F2  SRC GLB_B5_F2.Z0  DST GLB_FB100_FB103_FF103_U1_$1N5.D0;
   NET  B5_F1  SRC GLB_B5_F1.Z0  DST GLB_FB100_FB103_FF102_U1_$1N5.D0;
   NET  B5_F0  SRC GLB_B5_F0.Z0  DST GLB_FB100_FB103_FF101_U1_$1N5.D0;
   NET  B5_P19  SRC GLB_B5_P19.Z0  DST GLB_B5_CD.A0;
   NET  B5_IN14  SRC GLB_B5_IN14.Z0  DST GLB_B5_P19.A0;
   NET  B5_P16  SRC GLB_B5_P16.Z0  DST GLB_B5_F3.A0;
   NET  B5_IN16  SRC GLB_B5_IN16.Z0  DST GLB_B5_P16.A1;
   NET  FB100_FB104_FF100_U1_$1N5_ffb  SRC GRP_FB100_FB104_FF100_U1_$1N5_ffb.Z0  DST GLB_B5_IN16.A0 GLB_B5_IN16B.A0;
   NET  B5_P15  SRC GLB_B5_P15.Z0  DST GLB_B5_F3.A1;
   NET  B5_IN16B  SRC GLB_B5_IN16B.ZN0  DST GLB_B5_P15.A1;
   NET  CLKX_grp  SRC GRP_CLKX_grp.Z0  DST GLB_A2_IN10.A0 GLB_A4_IN10.A0 GLB_B3_IN5B.A0 GLB_B3_IN5.A0 GLB_B5_IN5.A0;
   NET  B5_P12  SRC GLB_B5_P12.Z0  DST GLB_B5_CLKP.A0;
   NET  B5_IN5  SRC GLB_B5_IN5.Z0  DST GLB_B5_P12.A0;
   NET  B5_P11  SRC GLB_B5_P11.Z0  DST GLB_B5_F2.A0;
   NET  B5_P10  SRC GLB_B5_P10.Z0  DST GLB_B5_F2.A1;
   NET  B5_P7  SRC GLB_B5_P7.Z0  DST GLB_B5_F1.A0;
   NET  B5_IN9  SRC GLB_B5_IN9.Z0  DST GLB_B5_P10.A2 GLB_B5_P7.A0;
   NET  B5_P6  SRC GLB_B5_P6.Z0  DST GLB_B5_F1.A1;
   NET  B5_IN9B  SRC GLB_B5_IN9B.ZN0  DST GLB_B5_P6.A0;
   NET  B5_P3  SRC GLB_B5_P3.Z0  DST GLB_B5_F0.A0;
   NET  B5_IN15B  SRC GLB_B5_IN15B.ZN0  DST GLB_B5_P11.A1 GLB_B5_P3.A0;
   NET  B5_P2  SRC GLB_B5_P2.Z0  DST GLB_B5_F0.A1;
   NET  B5_IN8  SRC GLB_B5_IN8.Z0  DST GLB_B5_P10.A3 GLB_B5_P6.A1 GLB_B5_P3.A1 GLB_B5_P2.A1;
   NET  B5_IN17  SRC GLB_B5_IN17.Z0  DST GLB_B5_P15.A0 GLB_B5_P11.A0 GLB_B5_P2.A0;
   NET  FB100_FB103_FF103_U1_$1N5_ffb  SRC GRP_FB100_FB103_FF103_U1_$1N5_ffb.Z0  DST GLB_B5_IN17.A0 GLB_B5_IN17B.A0;
   NET  B5_P1  SRC GLB_B5_P1.Z0  DST GLB_B5_F0.A2;
   NET  B5_IN8B  SRC GLB_B5_IN8B.ZN0  DST GLB_B5_P7.A1 GLB_B5_P1.A2;
   NET  B5_IN15  SRC GLB_B5_IN15.Z0  DST GLB_B5_P10.A1 GLB_B5_P1.A1;
   NET  B5_IN17B  SRC GLB_B5_IN17B.ZN0  DST GLB_B5_P16.A0 GLB_B5_P10.A0 GLB_B5_P1.A0;
   NET  FF001_U1_$1N77  SRC GLB_FF001_U1_$1N77.Q0  DST GRP_FF001_U1_$1N77_grpi.A0 GRP_FF001_U1_$1N77_ffb.A0;
   NET  B6_CLK  SRC GLB_B6_CLK.Z0  DST GLB_FF001_U1_$1N77.CLK;
   NET  S2X_clk0  SRC GRP_S2X_clk0.Z0  DST GLB_B6_CLK.A0;
   NET  B6_P4_xa  SRC GLB_B6_P4_xa.Z0  DST GLB_B6_X2O.A1;
   NET  B6_X2O  SRC GLB_B6_X2O.Z0  DST GLB_FF001_U1_$1N77.D0;
   NET  B6_P8_xa  SRC GLB_B6_P8_xa.Z0  DST GLB_B6_X1O.A1;
   NET  G001_Y  SRC GLB_G001_Y.Z0  DST GRP_G001_Y_iomux.A0;
   NET  B6_X1O  SRC GLB_B6_X1O.Z0  DST GLB_G001_Y.A0;
   NET  GND_947  SRC GLB_GND_947.Z0  DST GRP_GND_947_iomux.A0;
   NET  B6_X0O  SRC GLB_B6_X0O.Z0  DST GLB_GND_947.A0;
   NET  B6_G3  SRC GLB_B6_G3.Z0  DST GLB_B6_X0O.A0;
   NET  B6_G2  SRC GLB_B6_G2.Z0  DST GLB_B6_X1O.A0;
   NET  B6_G1  SRC GLB_B6_G1.Z0  DST GLB_B6_X2O.A0;
   NET  B6_P8  SRC GLB_B6_P8.Z0  DST GLB_B6_P8_xa.A0;
   NET  B6_IN7B  SRC GLB_B6_IN7B.ZN0  DST GLB_B6_P8.A1;
   NET  B6_IN16B  SRC GLB_B6_IN16B.ZN0  DST GLB_B6_P8.A0;
   NET  FF001_U1_$1N77_ffb  SRC GRP_FF001_U1_$1N77_ffb.Z0  DST GLB_B6_IN16B.A0 GLB_B6_IN16.A0;
   NET  B6_P4  SRC GLB_B6_P4.Z0  DST GLB_B6_P4_xa.A0;
   NET  B6_IN16  SRC GLB_B6_IN16.Z0  DST GLB_B6_P4.A0;
   NET  FF002_U1_$1N77  SRC GLB_FF002_U1_$1N77.Q0  DST GRP_FF002_U1_$1N77_grpi.A0 GRP_FF002_U1_$1N77_iomux.A0;
   NET  L2L_KEYWD_RESET_glbb  SRC GRP_L2L_KEYWD_RESET_glb.Z0  DST GLB_FB200_FB201_FF200_U1_$1N5.RNESET GLB_FB200_FB201_FF201_U1_$1N5.RNESET GLB_FB200_FB201_FF202_U1_$1N5.RNESET GLB_FB200_FB203_FF203_U1_$1N5.RNESET GLB_FB100_FB101_FF101_U1_$1N5.RNESET
 GLB_FB100_FB101_FF102_U1_$1N5.RNESET GLB_FB100_FB101_FF103_U1_$1N5.RNESET GLB_FB100_FB102_FF100_U1_$1N5.RNESET GLB_FB100_FB102_FF101_U1_$1N5.RNESET GLB_FB100_FB102_FF102_U1_$1N5.RNESET
 GLB_FB100_FB102_FF103_U1_$1N5.RNESET GLB_FB100_FB103_FF100_U1_$1N5.RNESET GLB_FB200_FB202_FF202_U1_$1N5.RNESET GLB_FB200_FB202_FF203_U1_$1N5.RNESET GLB_FB200_FB203_FF200_U1_$1N5.RNESET
 GLB_FB200_FB203_FF201_U1_$1N5.RNESET GLB_FF003_U1_$1N77.RNESET GLB_FB200_FB201_FF203_U1_$1N5.RNESET GLB_FB200_FB202_FF200_U1_$1N5.RNESET GLB_FB200_FB202_FF201_U1_$1N5.RNESET
 GLB_FB200_FB203_FF202_U1_$1N5.RNESET GLB_FB100_FB101_FF100_U1_$1N5.RNESET GLB_FB100_FB104_FF101_U1_$1N5.RNESET GLB_FB100_FB104_FF102_U1_$1N5.RNESET GLB_FB100_FB104_FF103_U1_$1N5.RNESET
 GLB_FB100_FB103_FF101_U1_$1N5.RNESET GLB_FB100_FB103_FF102_U1_$1N5.RNESET GLB_FB100_FB103_FF103_U1_$1N5.RNESET GLB_FB100_FB104_FF100_U1_$1N5.RNESET GLB_FF001_U1_$1N77.RNESET
 GLB_FF002_U1_$1N77.RNESET;
   NET  B7_CD  SRC GLB_B7_CD.Z0  DST GLB_FF002_U1_$1N77.CD;
   NET  B7_CLKP  SRC GLB_B7_CLKP.Z0  DST GLB_FF002_U1_$1N77.CLK;
   NET  B7_P13_xa  SRC GLB_B7_P13_xa.Z0  DST GLB_B7_X0O.A1;
   NET  B7_X0O  SRC GLB_B7_X0O.Z0  DST GLB_FF002_U1_$1N77.D0;
   NET  B7_G3  SRC GLB_B7_G3.Z0  DST GLB_B7_X0O.A0;
   NET  GND  DST GLB_A7_G3.A0 GLB_FF001_U1_$1N77.CD GLB_B6_X0O.A1 GLB_B6_G3.A0 GLB_B6_G2.A0
 GLB_B6_G1.A0 GLB_B7_G3.A0;
   NET  R2X_grp  SRC GRP_R2X_grp.Z0  DST GLB_B7_IN4.A0;
   NET  B7_P19  SRC GLB_B7_P19.Z0  DST GLB_B7_CD.A0;
   NET  B7_IN4  SRC GLB_B7_IN4.Z0  DST GLB_B7_P19.A0;
   NET  B7_P13  SRC GLB_B7_P13.Z0  DST GLB_B7_P13_xa.A0;
   NET  VCC  DST GLB_A7_P13.A0 GLB_B7_P13.A0;
   NET  B7_P12  SRC GLB_B7_P12.Z0  DST GLB_B7_CLKP.A0;
   NET  B7_IN11  SRC GLB_B7_IN11.Z0  DST GLB_B7_P12.A0;

   SYM PGBUFI GLB_A1_P19 GLB glb07;
      PIN  Z0  OUT  A1_P19;
      PIN  A0  IN  A1_IN12B;
   END;  // SYM PGANDD1

   SYM PGAND2 GLB_A1_P16 GLB glb07;
      PIN  Z0  OUT  A1_P16;
      PIN  A1  IN  A1_IN3;
      PIN  A0  IN  A1_IN4;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A1_P15 GLB glb07;
      PIN  Z0  OUT  A1_P15;
      PIN  A1  IN  A1_IN3B;
      PIN  A0  IN  A1_IN4B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A1_P12 GLB glb07;
      PIN  Z0  OUT  A1_P12;
      PIN  A1  IN  A1_IN1B;
      PIN  A0  IN  A1_IN8B;
   END;  // SYM PGANDD2

   SYM PGAND2 GLB_A1_P11 GLB glb07;
      PIN  Z0  OUT  A1_P11;
      PIN  A1  IN  A1_IN5;
      PIN  A0  IN  A1_IN16;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A1_P10 GLB glb07;
      PIN  Z0  OUT  A1_P10;
      PIN  A1  IN  A1_IN5B;
      PIN  A0  IN  A1_IN16B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A1_P7 GLB glb07;
      PIN  Z0  OUT  A1_P7;
      PIN  A1  IN  A1_IN16;
      PIN  A0  IN  A1_IN17;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A1_P6 GLB glb07;
      PIN  Z0  OUT  A1_P6;
      PIN  A1  IN  A1_IN16B;
      PIN  A0  IN  A1_IN17B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A1_P3 GLB glb07;
      PIN  Z0  OUT  A1_P3;
      PIN  A1  IN  A1_IN1;
      PIN  A0  IN  A1_IN17B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A1_P2 GLB glb07;
      PIN  Z0  OUT  A1_P2;
      PIN  A1  IN  A1_IN8;
      PIN  A0  IN  A1_IN17B;
   END;  // SYM PGAND2

   SYM PGAND3 GLB_A1_P1 GLB glb07;
      PIN  Z0  OUT  A1_P1;
      PIN  A2  IN  A1_IN1B;
      PIN  A1  IN  A1_IN8B;
      PIN  A0  IN  A1_IN17;
   END;  // SYM PGAND3

   SYM PGORF72 GLB_A1_F3 GLB glb07;
      PIN  Z0  OUT  A1_F3;
      PIN  A1  IN  A1_P15;
      PIN  A0  IN  A1_P16;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_A1_F2 GLB glb07;
      PIN  Z0  OUT  A1_F2;
      PIN  A1  IN  A1_P10;
      PIN  A0  IN  A1_P11;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_A1_F1 GLB glb07;
      PIN  Z0  OUT  A1_F1;
      PIN  A1  IN  A1_P6;
      PIN  A0  IN  A1_P7;
   END;  // SYM PGORFB2

   SYM PGORF73 GLB_A1_F0 GLB glb07;
      PIN  Z0  OUT  A1_F0;
      PIN  A2  IN  A1_P1;
      PIN  A1  IN  A1_P2;
      PIN  A0  IN  A1_P3;
   END;  // SYM PGORFB3

   SYM PGBUFI GLB_A1_CD GLB glb07;
      PIN  Z0  OUT  A1_CD;
      PIN  A0  IN  A1_P19;
   END;  // SYM PGBUFR

   SYM PGBUFI GLB_A1_CLK GLB glb07;
      PIN  Z0  OUT  A1_CLK;
      PIN  A0  IN  A1_CLKP;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_A1_IN4 GLB glb07;
      PIN  Z0  OUT  A1_IN4;
      PIN  A0  IN  FB200_FB203_FF203_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A1_IN3 GLB glb07;
      PIN  Z0  OUT  A1_IN3;
      PIN  A0  IN  FB200_FB203_FF202_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A1_IN5 GLB glb07;
      PIN  Z0  OUT  A1_IN5;
      PIN  A0  IN  FB200_FB201_FF202_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A1_IN16 GLB glb07;
      PIN  Z0  OUT  A1_IN16;
      PIN  A0  IN  FB200_FB201_FF201_U1_$1N5_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A1_IN1 GLB glb07;
      PIN  Z0  OUT  A1_IN1;
      PIN  A0  IN  FF001_U1_$1N77_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A1_IN8 GLB glb07;
      PIN  Z0  OUT  A1_IN8;
      PIN  A0  IN  FF002_U1_$1N77_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A1_IN17 GLB glb07;
      PIN  Z0  OUT  A1_IN17;
      PIN  A0  IN  FB200_FB201_FF200_U1_$1N5_ffb;
   END;  // SYM PGBUFI

   SYM PGDFFR GLB_FB200_FB201_FF200_U1_$1N5 GLB glb07;
      PIN  Q0  OUT  FB200_FB201_FF200_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A1_CD;
      PIN  CLK  IN  A1_CLK;
      PIN  D0  IN  A1_F0;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB200_FB201_FF201_U1_$1N5 GLB glb07;
      PIN  Q0  OUT  FB200_FB201_FF201_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A1_CD;
      PIN  CLK  IN  A1_CLK;
      PIN  D0  IN  A1_F1;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB200_FB201_FF202_U1_$1N5 GLB glb07;
      PIN  Q0  OUT  FB200_FB201_FF202_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A1_CD;
      PIN  CLK  IN  A1_CLK;
      PIN  D0  IN  A1_F2;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB200_FB203_FF203_U1_$1N5 GLB glb07;
      PIN  Q0  OUT  FB200_FB203_FF203_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A1_CD;
      PIN  CLK  IN  A1_CLK;
      PIN  D0  IN  A1_F3;
   END;  // SYM PGDFFR

   SYM PGINVI GLB_A1_CLKP GLB glb07;
      PIN  ZN0  OUT  A1_CLKP;
      PIN  A0  IN  A1_P12;
   END;  // SYM PGINVKI

   SYM PGINVI GLB_A1_IN12B GLB glb07;
      PIN  ZN0  OUT  A1_IN12B;
      PIN  A0  IN  FF003_U1_$1N77_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A1_IN4B GLB glb07;
      PIN  ZN0  OUT  A1_IN4B;
      PIN  A0  IN  FB200_FB203_FF203_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A1_IN3B GLB glb07;
      PIN  ZN0  OUT  A1_IN3B;
      PIN  A0  IN  FB200_FB203_FF202_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A1_IN5B GLB glb07;
      PIN  ZN0  OUT  A1_IN5B;
      PIN  A0  IN  FB200_FB201_FF202_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A1_IN16B GLB glb07;
      PIN  ZN0  OUT  A1_IN16B;
      PIN  A0  IN  FB200_FB201_FF201_U1_$1N5_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A1_IN17B GLB glb07;
      PIN  ZN0  OUT  A1_IN17B;
      PIN  A0  IN  FB200_FB201_FF200_U1_$1N5_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A1_IN8B GLB glb07;
      PIN  ZN0  OUT  A1_IN8B;
      PIN  A0  IN  FF002_U1_$1N77_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A1_IN1B GLB glb07;
      PIN  ZN0  OUT  A1_IN1B;
      PIN  A0  IN  FF001_U1_$1N77_grpi;
   END;  // SYM PGINVI

   SYM PGBUFI GLB_A2_P19 GLB glb05;
      PIN  Z0  OUT  A2_P19;
      PIN  A0  IN  A2_IN1;
   END;  // SYM PGANDD1

   SYM PGAND2 GLB_A2_P16 GLB glb05;
      PIN  Z0  OUT  A2_P16;
      PIN  A1  IN  A2_IN2B;
      PIN  A0  IN  A2_IN3;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A2_P15 GLB glb05;
      PIN  Z0  OUT  A2_P15;
      PIN  A1  IN  A2_IN2;
      PIN  A0  IN  A2_IN3B;
   END;  // SYM PGAND2

   SYM PGBUFI GLB_A2_P12 GLB glb05;
      PIN  Z0  OUT  A2_P12;
      PIN  A0  IN  A2_IN10;
   END;  // SYM PGANDD1

   SYM PGAND2 GLB_A2_P11 GLB glb05;
      PIN  Z0  OUT  A2_P11;
      PIN  A1  IN  A2_IN2;
      PIN  A0  IN  A2_IN11B;
   END;  // SYM PGAND2

   SYM PGAND4 GLB_A2_P10 GLB glb05;
      PIN  Z0  OUT  A2_P10;
      PIN  A3  IN  A2_IN2B;
      PIN  A2  IN  A2_IN11;
      PIN  A1  IN  A2_IN16;
      PIN  A0  IN  A2_IN17;
   END;  // SYM PGAND4

   SYM PGAND2 GLB_A2_P7 GLB glb05;
      PIN  Z0  OUT  A2_P7;
      PIN  A1  IN  A2_IN16;
      PIN  A0  IN  A2_IN17B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A2_P6 GLB glb05;
      PIN  Z0  OUT  A2_P6;
      PIN  A1  IN  A2_IN16B;
      PIN  A0  IN  A2_IN17;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A2_P3 GLB glb05;
      PIN  Z0  OUT  A2_P3;
      PIN  A1  IN  A2_IN11B;
      PIN  A0  IN  A2_IN17;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A2_P2 GLB glb05;
      PIN  Z0  OUT  A2_P2;
      PIN  A1  IN  A2_IN2;
      PIN  A0  IN  A2_IN17;
   END;  // SYM PGAND2

   SYM PGAND3 GLB_A2_P1 GLB glb05;
      PIN  Z0  OUT  A2_P1;
      PIN  A2  IN  A2_IN2B;
      PIN  A1  IN  A2_IN11;
      PIN  A0  IN  A2_IN17B;
   END;  // SYM PGAND3

   SYM PGORF72 GLB_A2_F3 GLB glb05;
      PIN  Z0  OUT  A2_F3;
      PIN  A1  IN  A2_P15;
      PIN  A0  IN  A2_P16;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_A2_F2 GLB glb05;
      PIN  Z0  OUT  A2_F2;
      PIN  A1  IN  A2_P10;
      PIN  A0  IN  A2_P11;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_A2_F1 GLB glb05;
      PIN  Z0  OUT  A2_F1;
      PIN  A1  IN  A2_P6;
      PIN  A0  IN  A2_P7;
   END;  // SYM PGORFB2

   SYM PGORF73 GLB_A2_F0 GLB glb05;
      PIN  Z0  OUT  A2_F0;
      PIN  A2  IN  A2_P1;
      PIN  A1  IN  A2_P2;
      PIN  A0  IN  A2_P3;
   END;  // SYM PGORFB3

   SYM PGBUFI GLB_A2_CD GLB glb05;
      PIN  Z0  OUT  A2_CD;
      PIN  A0  IN  A2_P19;
   END;  // SYM PGBUFR

   SYM PGBUFI GLB_A2_CLK GLB glb05;
      PIN  Z0  OUT  A2_CLK;
      PIN  A0  IN  A2_CLKP;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_A2_IN1 GLB glb05;
      PIN  Z0  OUT  A2_IN1;
      PIN  A0  IN  FF001_U1_$1N77_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A2_IN3 GLB glb05;
      PIN  Z0  OUT  A2_IN3;
      PIN  A0  IN  FB100_FB102_FF100_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A2_IN10 GLB glb05;
      PIN  Z0  OUT  A2_IN10;
      PIN  A0  IN  CLKX_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A2_IN16 GLB glb05;
      PIN  Z0  OUT  A2_IN16;
      PIN  A0  IN  FB100_FB101_FF102_U1_$1N5_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A2_IN17 GLB glb05;
      PIN  Z0  OUT  A2_IN17;
      PIN  A0  IN  FB100_FB101_FF101_U1_$1N5_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A2_IN2 GLB glb05;
      PIN  Z0  OUT  A2_IN2;
      PIN  A0  IN  FB100_FB101_FF103_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A2_IN11 GLB glb05;
      PIN  Z0  OUT  A2_IN11;
      PIN  A0  IN  FB100_FB101_FF100_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGDFFR GLB_FB100_FB101_FF101_U1_$1N5 GLB glb05;
      PIN  Q0  OUT  FB100_FB101_FF101_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A2_CD;
      PIN  CLK  IN  A2_CLK;
      PIN  D0  IN  A2_F0;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB100_FB101_FF102_U1_$1N5 GLB glb05;
      PIN  Q0  OUT  FB100_FB101_FF102_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A2_CD;
      PIN  CLK  IN  A2_CLK;
      PIN  D0  IN  A2_F1;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB100_FB101_FF103_U1_$1N5 GLB glb05;
      PIN  Q0  OUT  FB100_FB101_FF103_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A2_CD;
      PIN  CLK  IN  A2_CLK;
      PIN  D0  IN  A2_F2;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB100_FB102_FF100_U1_$1N5 GLB glb05;
      PIN  Q0  OUT  FB100_FB102_FF100_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A2_CD;
      PIN  CLK  IN  A2_CLK;
      PIN  D0  IN  A2_F3;
   END;  // SYM PGDFFR

   SYM PGINVI GLB_A2_CLKP GLB glb05;
      PIN  ZN0  OUT  A2_CLKP;
      PIN  A0  IN  A2_P12;
   END;  // SYM PGINVKI

   SYM PGINVI GLB_A2_IN3B GLB glb05;
      PIN  ZN0  OUT  A2_IN3B;
      PIN  A0  IN  FB100_FB102_FF100_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A2_IN16B GLB glb05;
      PIN  ZN0  OUT  A2_IN16B;
      PIN  A0  IN  FB100_FB101_FF102_U1_$1N5_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A2_IN11B GLB glb05;
      PIN  ZN0  OUT  A2_IN11B;
      PIN  A0  IN  FB100_FB101_FF100_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A2_IN17B GLB glb05;
      PIN  ZN0  OUT  A2_IN17B;
      PIN  A0  IN  FB100_FB101_FF101_U1_$1N5_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A2_IN2B GLB glb05;
      PIN  ZN0  OUT  A2_IN2B;
      PIN  A0  IN  FB100_FB101_FF103_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGBUFI GLB_A4_P19 GLB glb04;
      PIN  Z0  OUT  A4_P19;
      PIN  A0  IN  A4_IN1;
   END;  // SYM PGANDD1

   SYM PGAND2 GLB_A4_P16 GLB glb04;
      PIN  Z0  OUT  A4_P16;
      PIN  A1  IN  A4_IN0;
      PIN  A0  IN  A4_IN16B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A4_P15 GLB glb04;
      PIN  Z0  OUT  A4_P15;
      PIN  A1  IN  A4_IN0B;
      PIN  A0  IN  A4_IN16;
   END;  // SYM PGAND2

   SYM PGBUFI GLB_A4_P12 GLB glb04;
      PIN  Z0  OUT  A4_P12;
      PIN  A0  IN  A4_IN10;
   END;  // SYM PGANDD1

   SYM PGAND2 GLB_A4_P11 GLB glb04;
      PIN  Z0  OUT  A4_P11;
      PIN  A1  IN  A4_IN3B;
      PIN  A0  IN  A4_IN16;
   END;  // SYM PGAND2

   SYM PGAND4 GLB_A4_P10 GLB glb04;
      PIN  Z0  OUT  A4_P10;
      PIN  A3  IN  A4_IN2;
      PIN  A2  IN  A4_IN3;
      PIN  A1  IN  A4_IN16B;
      PIN  A0  IN  A4_IN17;
   END;  // SYM PGAND4

   SYM PGAND2 GLB_A4_P7 GLB glb04;
      PIN  Z0  OUT  A4_P7;
      PIN  A1  IN  A4_IN2;
      PIN  A0  IN  A4_IN17B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A4_P6 GLB glb04;
      PIN  Z0  OUT  A4_P6;
      PIN  A1  IN  A4_IN2B;
      PIN  A0  IN  A4_IN17;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A4_P3 GLB glb04;
      PIN  Z0  OUT  A4_P3;
      PIN  A1  IN  A4_IN3B;
      PIN  A0  IN  A4_IN17;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A4_P2 GLB glb04;
      PIN  Z0  OUT  A4_P2;
      PIN  A1  IN  A4_IN16;
      PIN  A0  IN  A4_IN17;
   END;  // SYM PGAND2

   SYM PGAND3 GLB_A4_P1 GLB glb04;
      PIN  Z0  OUT  A4_P1;
      PIN  A2  IN  A4_IN3;
      PIN  A1  IN  A4_IN16B;
      PIN  A0  IN  A4_IN17B;
   END;  // SYM PGAND3

   SYM PGORF72 GLB_A4_F3 GLB glb04;
      PIN  Z0  OUT  A4_F3;
      PIN  A1  IN  A4_P15;
      PIN  A0  IN  A4_P16;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_A4_F2 GLB glb04;
      PIN  Z0  OUT  A4_F2;
      PIN  A1  IN  A4_P10;
      PIN  A0  IN  A4_P11;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_A4_F1 GLB glb04;
      PIN  Z0  OUT  A4_F1;
      PIN  A1  IN  A4_P6;
      PIN  A0  IN  A4_P7;
   END;  // SYM PGORFB2

   SYM PGORF73 GLB_A4_F0 GLB glb04;
      PIN  Z0  OUT  A4_F0;
      PIN  A2  IN  A4_P1;
      PIN  A1  IN  A4_P2;
      PIN  A0  IN  A4_P3;
   END;  // SYM PGORFB3

   SYM PGBUFI GLB_A4_CD GLB glb04;
      PIN  Z0  OUT  A4_CD;
      PIN  A0  IN  A4_P19;
   END;  // SYM PGBUFR

   SYM PGBUFI GLB_A4_CLK GLB glb04;
      PIN  Z0  OUT  A4_CLK;
      PIN  A0  IN  A4_CLKP;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_A4_IN1 GLB glb04;
      PIN  Z0  OUT  A4_IN1;
      PIN  A0  IN  FF001_U1_$1N77_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A4_IN0 GLB glb04;
      PIN  Z0  OUT  A4_IN0;
      PIN  A0  IN  FB100_FB103_FF100_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A4_IN10 GLB glb04;
      PIN  Z0  OUT  A4_IN10;
      PIN  A0  IN  CLKX_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A4_IN2 GLB glb04;
      PIN  Z0  OUT  A4_IN2;
      PIN  A0  IN  FB100_FB102_FF102_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A4_IN17 GLB glb04;
      PIN  Z0  OUT  A4_IN17;
      PIN  A0  IN  FB100_FB102_FF101_U1_$1N5_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A4_IN16 GLB glb04;
      PIN  Z0  OUT  A4_IN16;
      PIN  A0  IN  FB100_FB102_FF103_U1_$1N5_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A4_IN3 GLB glb04;
      PIN  Z0  OUT  A4_IN3;
      PIN  A0  IN  FB100_FB102_FF100_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGDFFR GLB_FB100_FB102_FF101_U1_$1N5 GLB glb04;
      PIN  Q0  OUT  FB100_FB102_FF101_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A4_CD;
      PIN  CLK  IN  A4_CLK;
      PIN  D0  IN  A4_F0;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB100_FB102_FF102_U1_$1N5 GLB glb04;
      PIN  Q0  OUT  FB100_FB102_FF102_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A4_CD;
      PIN  CLK  IN  A4_CLK;
      PIN  D0  IN  A4_F1;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB100_FB102_FF103_U1_$1N5 GLB glb04;
      PIN  Q0  OUT  FB100_FB102_FF103_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A4_CD;
      PIN  CLK  IN  A4_CLK;
      PIN  D0  IN  A4_F2;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB100_FB103_FF100_U1_$1N5 GLB glb04;
      PIN  Q0  OUT  FB100_FB103_FF100_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A4_CD;
      PIN  CLK  IN  A4_CLK;
      PIN  D0  IN  A4_F3;
   END;  // SYM PGDFFR

   SYM PGINVI GLB_A4_CLKP GLB glb04;
      PIN  ZN0  OUT  A4_CLKP;
      PIN  A0  IN  A4_P12;
   END;  // SYM PGINVKI

   SYM PGINVI GLB_A4_IN0B GLB glb04;
      PIN  ZN0  OUT  A4_IN0B;
      PIN  A0  IN  FB100_FB103_FF100_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A4_IN2B GLB glb04;
      PIN  ZN0  OUT  A4_IN2B;
      PIN  A0  IN  FB100_FB102_FF102_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A4_IN3B GLB glb04;
      PIN  ZN0  OUT  A4_IN3B;
      PIN  A0  IN  FB100_FB102_FF100_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A4_IN17B GLB glb04;
      PIN  ZN0  OUT  A4_IN17B;
      PIN  A0  IN  FB100_FB102_FF101_U1_$1N5_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A4_IN16B GLB glb04;
      PIN  ZN0  OUT  A4_IN16B;
      PIN  A0  IN  FB100_FB102_FF103_U1_$1N5_ffb;
   END;  // SYM PGINVI

   SYM PGBUFI GLB_A6_P19 GLB glb09;
      PIN  Z0  OUT  A6_P19;
      PIN  A0  IN  A6_IN12B;
   END;  // SYM PGANDD1

   SYM PGAND2 GLB_A6_P16 GLB glb09;
      PIN  Z0  OUT  A6_P16;
      PIN  A1  IN  A6_IN3;
      PIN  A0  IN  A6_IN16;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A6_P15 GLB glb09;
      PIN  Z0  OUT  A6_P15;
      PIN  A1  IN  A6_IN3B;
      PIN  A0  IN  A6_IN16B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A6_P12 GLB glb09;
      PIN  Z0  OUT  A6_P12;
      PIN  A1  IN  A6_IN1B;
      PIN  A0  IN  A6_IN8B;
   END;  // SYM PGANDD2

   SYM PGAND2 GLB_A6_P11 GLB glb09;
      PIN  Z0  OUT  A6_P11;
      PIN  A1  IN  A6_IN16;
      PIN  A0  IN  A6_IN17;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A6_P10 GLB glb09;
      PIN  Z0  OUT  A6_P10;
      PIN  A1  IN  A6_IN16B;
      PIN  A0  IN  A6_IN17B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A6_P7 GLB glb09;
      PIN  Z0  OUT  A6_P7;
      PIN  A1  IN  A6_IN0;
      PIN  A0  IN  A6_IN17;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A6_P6 GLB glb09;
      PIN  Z0  OUT  A6_P6;
      PIN  A1  IN  A6_IN0B;
      PIN  A0  IN  A6_IN17B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A6_P3 GLB glb09;
      PIN  Z0  OUT  A6_P3;
      PIN  A1  IN  A6_IN0;
      PIN  A0  IN  A6_IN2;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_A6_P2 GLB glb09;
      PIN  Z0  OUT  A6_P2;
      PIN  A1  IN  A6_IN0B;
      PIN  A0  IN  A6_IN2B;
   END;  // SYM PGAND2

   SYM PGORF72 GLB_A6_F3 GLB glb09;
      PIN  Z0  OUT  A6_F3;
      PIN  A1  IN  A6_P15;
      PIN  A0  IN  A6_P16;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_A6_F2 GLB glb09;
      PIN  Z0  OUT  A6_F2;
      PIN  A1  IN  A6_P10;
      PIN  A0  IN  A6_P11;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_A6_F1 GLB glb09;
      PIN  Z0  OUT  A6_F1;
      PIN  A1  IN  A6_P6;
      PIN  A0  IN  A6_P7;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_A6_F0 GLB glb09;
      PIN  Z0  OUT  A6_F0;
      PIN  A1  IN  A6_P2;
      PIN  A0  IN  A6_P3;
   END;  // SYM PGORFB2

   SYM PGBUFI GLB_A6_CD GLB glb09;
      PIN  Z0  OUT  A6_CD;
      PIN  A0  IN  A6_P19;
   END;  // SYM PGBUFR

   SYM PGBUFI GLB_A6_CLK GLB glb09;
      PIN  Z0  OUT  A6_CLK;
      PIN  A0  IN  A6_CLKP;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_A6_IN3 GLB glb09;
      PIN  Z0  OUT  A6_IN3;
      PIN  A0  IN  FB200_FB203_FF201_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A6_IN16 GLB glb09;
      PIN  Z0  OUT  A6_IN16;
      PIN  A0  IN  FB200_FB203_FF200_U1_$1N5_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A6_IN17 GLB glb09;
      PIN  Z0  OUT  A6_IN17;
      PIN  A0  IN  FB200_FB202_FF203_U1_$1N5_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A6_IN2 GLB glb09;
      PIN  Z0  OUT  A6_IN2;
      PIN  A0  IN  FB200_FB202_FF201_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_A6_IN0 GLB glb09;
      PIN  Z0  OUT  A6_IN0;
      PIN  A0  IN  FB200_FB202_FF202_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGDFFR GLB_FB200_FB202_FF202_U1_$1N5 GLB glb09;
      PIN  Q0  OUT  FB200_FB202_FF202_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A6_CD;
      PIN  CLK  IN  A6_CLK;
      PIN  D0  IN  A6_F0;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB200_FB202_FF203_U1_$1N5 GLB glb09;
      PIN  Q0  OUT  FB200_FB202_FF203_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A6_CD;
      PIN  CLK  IN  A6_CLK;
      PIN  D0  IN  A6_F1;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB200_FB203_FF200_U1_$1N5 GLB glb09;
      PIN  Q0  OUT  FB200_FB203_FF200_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A6_CD;
      PIN  CLK  IN  A6_CLK;
      PIN  D0  IN  A6_F2;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB200_FB203_FF201_U1_$1N5 GLB glb09;
      PIN  Q0  OUT  FB200_FB203_FF201_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A6_CD;
      PIN  CLK  IN  A6_CLK;
      PIN  D0  IN  A6_F3;
   END;  // SYM PGDFFR

   SYM PGINVI GLB_A6_CLKP GLB glb09;
      PIN  ZN0  OUT  A6_CLKP;
      PIN  A0  IN  A6_P12;
   END;  // SYM PGINVKI

   SYM PGINVI GLB_A6_IN12B GLB glb09;
      PIN  ZN0  OUT  A6_IN12B;
      PIN  A0  IN  FF003_U1_$1N77_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN3B GLB glb09;
      PIN  ZN0  OUT  A6_IN3B;
      PIN  A0  IN  FB200_FB203_FF201_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN8B GLB glb09;
      PIN  ZN0  OUT  A6_IN8B;
      PIN  A0  IN  FF002_U1_$1N77_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN1B GLB glb09;
      PIN  ZN0  OUT  A6_IN1B;
      PIN  A0  IN  FF001_U1_$1N77_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN16B GLB glb09;
      PIN  ZN0  OUT  A6_IN16B;
      PIN  A0  IN  FB200_FB203_FF200_U1_$1N5_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN17B GLB glb09;
      PIN  ZN0  OUT  A6_IN17B;
      PIN  A0  IN  FB200_FB202_FF203_U1_$1N5_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN2B GLB glb09;
      PIN  ZN0  OUT  A6_IN2B;
      PIN  A0  IN  FB200_FB202_FF201_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_A6_IN0B GLB glb09;
      PIN  ZN0  OUT  A6_IN0B;
      PIN  A0  IN  FB200_FB202_FF202_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGBUFI GLB_A7_P13 GLB glb00;
      PIN  Z0  OUT  A7_P13;
      PIN  A0  IN  VCC;
   END;  // SYM PGANDD1

   SYM PGBUFI GLB_A7_P12 GLB glb00;
      PIN  Z0  OUT  A7_P12;
      PIN  A0  IN  A7_IN1;
   END;  // SYM PGANDD1

   SYM PGBUFI GLB_A7_G3 GLB glb00;
      PIN  Z0  OUT  A7_G3;
      PIN  A0  IN  GND;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_A7_CD GLB glb00;
      PIN  Z0  OUT  A7_CD;
      PIN  A0  IN  A7_P12;
   END;  // SYM PGBUFR

   SYM PGBUFI GLB_A7_CLK GLB glb00;
      PIN  Z0  OUT  A7_CLK;
      PIN  A0  IN  R3X_clk1;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_A7_P13_xa GLB glb00;
      PIN  Z0  OUT  A7_P13_xa;
      PIN  A0  IN  A7_P13;
   END;  // SYM PGBUFXA

   SYM PGBUFI GLB_A7_IN1 GLB glb00;
      PIN  Z0  OUT  A7_IN1;
      PIN  A0  IN  S1X_grp;
   END;  // SYM PGBUFI

   SYM PGXOR2 GLB_A7_X0O GLB glb00;
      PIN  Z0  OUT  A7_X0O;
      PIN  A1  IN  A7_P13_xa;
      PIN  A0  IN  A7_G3;
   END;  // SYM PGXOR2

   SYM PGDFFR GLB_FF003_U1_$1N77 GLB glb00;
      PIN  Q0  OUT  FF003_U1_$1N77;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  A7_CD;
      PIN  CLK  IN  A7_CLK;
      PIN  D0  IN  A7_X0O;
   END;  // SYM PGDFFR

   SYM PGBUFI GLB_B2_P19 GLB glb08;
      PIN  Z0  OUT  B2_P19;
      PIN  A0  IN  B2_IN3B;
   END;  // SYM PGANDD1

   SYM PGAND2 GLB_B2_P16 GLB glb08;
      PIN  Z0  OUT  B2_P16;
      PIN  A1  IN  B2_IN12;
      PIN  A0  IN  B2_IN16;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B2_P15 GLB glb08;
      PIN  Z0  OUT  B2_P15;
      PIN  A1  IN  B2_IN12B;
      PIN  A0  IN  B2_IN16B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B2_P12 GLB glb08;
      PIN  Z0  OUT  B2_P12;
      PIN  A1  IN  B2_IN7B;
      PIN  A0  IN  B2_IN14B;
   END;  // SYM PGANDD2

   SYM PGAND2 GLB_B2_P11 GLB glb08;
      PIN  Z0  OUT  B2_P11;
      PIN  A1  IN  B2_IN13;
      PIN  A0  IN  B2_IN17;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B2_P10 GLB glb08;
      PIN  Z0  OUT  B2_P10;
      PIN  A1  IN  B2_IN13B;
      PIN  A0  IN  B2_IN17B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B2_P7 GLB glb08;
      PIN  Z0  OUT  B2_P7;
      PIN  A1  IN  B2_IN15;
      PIN  A0  IN  B2_IN17;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B2_P6 GLB glb08;
      PIN  Z0  OUT  B2_P6;
      PIN  A1  IN  B2_IN15B;
      PIN  A0  IN  B2_IN17B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B2_P3 GLB glb08;
      PIN  Z0  OUT  B2_P3;
      PIN  A1  IN  B2_IN10;
      PIN  A0  IN  B2_IN15;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B2_P2 GLB glb08;
      PIN  Z0  OUT  B2_P2;
      PIN  A1  IN  B2_IN10B;
      PIN  A0  IN  B2_IN15B;
   END;  // SYM PGAND2

   SYM PGORF72 GLB_B2_F3 GLB glb08;
      PIN  Z0  OUT  B2_F3;
      PIN  A1  IN  B2_P15;
      PIN  A0  IN  B2_P16;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_B2_F2 GLB glb08;
      PIN  Z0  OUT  B2_F2;
      PIN  A1  IN  B2_P10;
      PIN  A0  IN  B2_P11;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_B2_F1 GLB glb08;
      PIN  Z0  OUT  B2_F1;
      PIN  A1  IN  B2_P6;
      PIN  A0  IN  B2_P7;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_B2_F0 GLB glb08;
      PIN  Z0  OUT  B2_F0;
      PIN  A1  IN  B2_P2;
      PIN  A0  IN  B2_P3;
   END;  // SYM PGORFB2

   SYM PGBUFI GLB_B2_CD GLB glb08;
      PIN  Z0  OUT  B2_CD;
      PIN  A0  IN  B2_P19;
   END;  // SYM PGBUFR

   SYM PGBUFI GLB_B2_CLK GLB glb08;
      PIN  Z0  OUT  B2_CLK;
      PIN  A0  IN  B2_CLKP;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_B2_IN16 GLB glb08;
      PIN  Z0  OUT  B2_IN16;
      PIN  A0  IN  FB200_FB203_FF202_U1_$1N5_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B2_IN12 GLB glb08;
      PIN  Z0  OUT  B2_IN12;
      PIN  A0  IN  FB200_FB203_FF201_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B2_IN13 GLB glb08;
      PIN  Z0  OUT  B2_IN13;
      PIN  A0  IN  FB200_FB202_FF201_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B2_IN17 GLB glb08;
      PIN  Z0  OUT  B2_IN17;
      PIN  A0  IN  FB200_FB202_FF200_U1_$1N5_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B2_IN15 GLB glb08;
      PIN  Z0  OUT  B2_IN15;
      PIN  A0  IN  FB200_FB201_FF203_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B2_IN10 GLB glb08;
      PIN  Z0  OUT  B2_IN10;
      PIN  A0  IN  FB200_FB201_FF202_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGDFFR GLB_FB200_FB201_FF203_U1_$1N5 GLB glb08;
      PIN  Q0  OUT  FB200_FB201_FF203_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  B2_CD;
      PIN  CLK  IN  B2_CLK;
      PIN  D0  IN  B2_F0;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB200_FB202_FF200_U1_$1N5 GLB glb08;
      PIN  Q0  OUT  FB200_FB202_FF200_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  B2_CD;
      PIN  CLK  IN  B2_CLK;
      PIN  D0  IN  B2_F1;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB200_FB202_FF201_U1_$1N5 GLB glb08;
      PIN  Q0  OUT  FB200_FB202_FF201_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  B2_CD;
      PIN  CLK  IN  B2_CLK;
      PIN  D0  IN  B2_F2;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB200_FB203_FF202_U1_$1N5 GLB glb08;
      PIN  Q0  OUT  FB200_FB203_FF202_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  B2_CD;
      PIN  CLK  IN  B2_CLK;
      PIN  D0  IN  B2_F3;
   END;  // SYM PGDFFR

   SYM PGINVI GLB_B2_CLKP GLB glb08;
      PIN  ZN0  OUT  B2_CLKP;
      PIN  A0  IN  B2_P12;
   END;  // SYM PGINVKI

   SYM PGINVI GLB_B2_IN3B GLB glb08;
      PIN  ZN0  OUT  B2_IN3B;
      PIN  A0  IN  FF003_U1_$1N77_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B2_IN16B GLB glb08;
      PIN  ZN0  OUT  B2_IN16B;
      PIN  A0  IN  FB200_FB203_FF202_U1_$1N5_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B2_IN12B GLB glb08;
      PIN  ZN0  OUT  B2_IN12B;
      PIN  A0  IN  FB200_FB203_FF201_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B2_IN14B GLB glb08;
      PIN  ZN0  OUT  B2_IN14B;
      PIN  A0  IN  FF001_U1_$1N77_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B2_IN7B GLB glb08;
      PIN  ZN0  OUT  B2_IN7B;
      PIN  A0  IN  FF002_U1_$1N77_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B2_IN13B GLB glb08;
      PIN  ZN0  OUT  B2_IN13B;
      PIN  A0  IN  FB200_FB202_FF201_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B2_IN17B GLB glb08;
      PIN  ZN0  OUT  B2_IN17B;
      PIN  A0  IN  FB200_FB202_FF200_U1_$1N5_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B2_IN15B GLB glb08;
      PIN  ZN0  OUT  B2_IN15B;
      PIN  A0  IN  FB200_FB201_FF203_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B2_IN10B GLB glb08;
      PIN  ZN0  OUT  B2_IN10B;
      PIN  A0  IN  FB200_FB201_FF202_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGBUFI GLB_B3_P19 GLB glb06;
      PIN  Z0  OUT  B3_P19;
      PIN  A0  IN  B3_IN14;
   END;  // SYM PGANDD1

   SYM PGAND2 GLB_B3_P16 GLB glb06;
      PIN  Z0  OUT  B3_P16;
      PIN  A1  IN  B3_IN7;
      PIN  A0  IN  B3_IN11B;
   END;  // SYM PGAND2

   SYM PGAND4 GLB_B3_P15 GLB glb06;
      PIN  Z0  OUT  B3_P15;
      PIN  A3  IN  B3_IN6;
      PIN  A2  IN  B3_IN7B;
      PIN  A1  IN  B3_IN11;
      PIN  A0  IN  B3_IN16;
   END;  // SYM PGAND4

   SYM PGBUFI GLB_B3_P12 GLB glb06;
      PIN  Z0  OUT  B3_P12;
      PIN  A0  IN  B3_IN5;
   END;  // SYM PGANDD1

   SYM PGAND2 GLB_B3_P11 GLB glb06;
      PIN  Z0  OUT  B3_P11;
      PIN  A1  IN  B3_IN6;
      PIN  A0  IN  B3_IN16B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B3_P10 GLB glb06;
      PIN  Z0  OUT  B3_P10;
      PIN  A1  IN  B3_IN6B;
      PIN  A0  IN  B3_IN16;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B3_P7 GLB glb06;
      PIN  Z0  OUT  B3_P7;
      PIN  A1  IN  B3_IN11B;
      PIN  A0  IN  B3_IN16;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B3_P6 GLB glb06;
      PIN  Z0  OUT  B3_P6;
      PIN  A1  IN  B3_IN7;
      PIN  A0  IN  B3_IN16;
   END;  // SYM PGAND2

   SYM PGAND3 GLB_B3_P5 GLB glb06;
      PIN  Z0  OUT  B3_P5;
      PIN  A2  IN  B3_IN7B;
      PIN  A1  IN  B3_IN11;
      PIN  A0  IN  B3_IN16B;
   END;  // SYM PGAND3

   SYM PGAND2 GLB_B3_P3 GLB glb06;
      PIN  Z0  OUT  B3_P3;
      PIN  A1  IN  B3_IN5B;
      PIN  A0  IN  B3_IN17;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B3_P2 GLB glb06;
      PIN  Z0  OUT  B3_P2;
      PIN  A1  IN  B3_IN5;
      PIN  A0  IN  B3_IN17B;
   END;  // SYM PGAND2

   SYM PGORF72 GLB_B3_F3 GLB glb06;
      PIN  Z0  OUT  B3_F3;
      PIN  A1  IN  B3_P15;
      PIN  A0  IN  B3_P16;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_B3_F2 GLB glb06;
      PIN  Z0  OUT  B3_F2;
      PIN  A1  IN  B3_P10;
      PIN  A0  IN  B3_P11;
   END;  // SYM PGORFB2

   SYM PGORF73 GLB_B3_F1 GLB glb06;
      PIN  Z0  OUT  B3_F1;
      PIN  A2  IN  B3_P5;
      PIN  A1  IN  B3_P6;
      PIN  A0  IN  B3_P7;
   END;  // SYM PGORFB3

   SYM PGORF72 GLB_B3_F0 GLB glb06;
      PIN  Z0  OUT  B3_F0;
      PIN  A1  IN  B3_P2;
      PIN  A0  IN  B3_P3;
   END;  // SYM PGORFB2

   SYM PGBUFI GLB_B3_CD GLB glb06;
      PIN  Z0  OUT  B3_CD;
      PIN  A0  IN  B3_P19;
   END;  // SYM PGBUFR

   SYM PGBUFI GLB_B3_CLK GLB glb06;
      PIN  Z0  OUT  B3_CLK;
      PIN  A0  IN  B3_CLKP;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_B3_IN14 GLB glb06;
      PIN  Z0  OUT  B3_IN14;
      PIN  A0  IN  FF001_U1_$1N77_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B3_IN6 GLB glb06;
      PIN  Z0  OUT  B3_IN6;
      PIN  A0  IN  FB100_FB104_FF102_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B3_IN16 GLB glb06;
      PIN  Z0  OUT  B3_IN16;
      PIN  A0  IN  FB100_FB104_FF101_U1_$1N5_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B3_IN7 GLB glb06;
      PIN  Z0  OUT  B3_IN7;
      PIN  A0  IN  FB100_FB104_FF103_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B3_IN11 GLB glb06;
      PIN  Z0  OUT  B3_IN11;
      PIN  A0  IN  FB100_FB104_FF100_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B3_IN17 GLB glb06;
      PIN  Z0  OUT  B3_IN17;
      PIN  A0  IN  FB100_FB101_FF100_U1_$1N5_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B3_IN5 GLB glb06;
      PIN  Z0  OUT  B3_IN5;
      PIN  A0  IN  CLKX_grp;
   END;  // SYM PGBUFI

   SYM PGDFFR GLB_FB100_FB101_FF100_U1_$1N5 GLB glb06;
      PIN  Q0  OUT  FB100_FB101_FF100_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  B3_CD;
      PIN  CLK  IN  B3_CLK;
      PIN  D0  IN  B3_F0;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB100_FB104_FF101_U1_$1N5 GLB glb06;
      PIN  Q0  OUT  FB100_FB104_FF101_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  B3_CD;
      PIN  CLK  IN  B3_CLK;
      PIN  D0  IN  B3_F1;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB100_FB104_FF102_U1_$1N5 GLB glb06;
      PIN  Q0  OUT  FB100_FB104_FF102_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  B3_CD;
      PIN  CLK  IN  B3_CLK;
      PIN  D0  IN  B3_F2;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB100_FB104_FF103_U1_$1N5 GLB glb06;
      PIN  Q0  OUT  FB100_FB104_FF103_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  B3_CD;
      PIN  CLK  IN  B3_CLK;
      PIN  D0  IN  B3_F3;
   END;  // SYM PGDFFR

   SYM PGINVI GLB_B3_CLKP GLB glb06;
      PIN  ZN0  OUT  B3_CLKP;
      PIN  A0  IN  B3_P12;
   END;  // SYM PGINVKI

   SYM PGINVI GLB_B3_IN6B GLB glb06;
      PIN  ZN0  OUT  B3_IN6B;
      PIN  A0  IN  FB100_FB104_FF102_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN11B GLB glb06;
      PIN  ZN0  OUT  B3_IN11B;
      PIN  A0  IN  FB100_FB104_FF100_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN16B GLB glb06;
      PIN  ZN0  OUT  B3_IN16B;
      PIN  A0  IN  FB100_FB104_FF101_U1_$1N5_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN7B GLB glb06;
      PIN  ZN0  OUT  B3_IN7B;
      PIN  A0  IN  FB100_FB104_FF103_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN5B GLB glb06;
      PIN  ZN0  OUT  B3_IN5B;
      PIN  A0  IN  CLKX_grp;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B3_IN17B GLB glb06;
      PIN  ZN0  OUT  B3_IN17B;
      PIN  A0  IN  FB100_FB101_FF100_U1_$1N5_ffb;
   END;  // SYM PGINVI

   SYM PGBUFI GLB_B5_P19 GLB glb03;
      PIN  Z0  OUT  B5_P19;
      PIN  A0  IN  B5_IN14;
   END;  // SYM PGANDD1

   SYM PGAND2 GLB_B5_P16 GLB glb03;
      PIN  Z0  OUT  B5_P16;
      PIN  A1  IN  B5_IN16;
      PIN  A0  IN  B5_IN17B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B5_P15 GLB glb03;
      PIN  Z0  OUT  B5_P15;
      PIN  A1  IN  B5_IN16B;
      PIN  A0  IN  B5_IN17;
   END;  // SYM PGAND2

   SYM PGBUFI GLB_B5_P12 GLB glb03;
      PIN  Z0  OUT  B5_P12;
      PIN  A0  IN  B5_IN5;
   END;  // SYM PGANDD1

   SYM PGAND2 GLB_B5_P11 GLB glb03;
      PIN  Z0  OUT  B5_P11;
      PIN  A1  IN  B5_IN15B;
      PIN  A0  IN  B5_IN17;
   END;  // SYM PGAND2

   SYM PGAND4 GLB_B5_P10 GLB glb03;
      PIN  Z0  OUT  B5_P10;
      PIN  A3  IN  B5_IN8;
      PIN  A2  IN  B5_IN9;
      PIN  A1  IN  B5_IN15;
      PIN  A0  IN  B5_IN17B;
   END;  // SYM PGAND4

   SYM PGAND2 GLB_B5_P7 GLB glb03;
      PIN  Z0  OUT  B5_P7;
      PIN  A1  IN  B5_IN8B;
      PIN  A0  IN  B5_IN9;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B5_P6 GLB glb03;
      PIN  Z0  OUT  B5_P6;
      PIN  A1  IN  B5_IN8;
      PIN  A0  IN  B5_IN9B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B5_P3 GLB glb03;
      PIN  Z0  OUT  B5_P3;
      PIN  A1  IN  B5_IN8;
      PIN  A0  IN  B5_IN15B;
   END;  // SYM PGAND2

   SYM PGAND2 GLB_B5_P2 GLB glb03;
      PIN  Z0  OUT  B5_P2;
      PIN  A1  IN  B5_IN8;
      PIN  A0  IN  B5_IN17;
   END;  // SYM PGAND2

   SYM PGAND3 GLB_B5_P1 GLB glb03;
      PIN  Z0  OUT  B5_P1;
      PIN  A2  IN  B5_IN8B;
      PIN  A1  IN  B5_IN15;
      PIN  A0  IN  B5_IN17B;
   END;  // SYM PGAND3

   SYM PGORF72 GLB_B5_F3 GLB glb03;
      PIN  Z0  OUT  B5_F3;
      PIN  A1  IN  B5_P15;
      PIN  A0  IN  B5_P16;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_B5_F2 GLB glb03;
      PIN  Z0  OUT  B5_F2;
      PIN  A1  IN  B5_P10;
      PIN  A0  IN  B5_P11;
   END;  // SYM PGORFB2

   SYM PGORF72 GLB_B5_F1 GLB glb03;
      PIN  Z0  OUT  B5_F1;
      PIN  A1  IN  B5_P6;
      PIN  A0  IN  B5_P7;
   END;  // SYM PGORFB2

   SYM PGORF73 GLB_B5_F0 GLB glb03;
      PIN  Z0  OUT  B5_F0;
      PIN  A2  IN  B5_P1;
      PIN  A1  IN  B5_P2;
      PIN  A0  IN  B5_P3;
   END;  // SYM PGORFB3

   SYM PGBUFI GLB_B5_CD GLB glb03;
      PIN  Z0  OUT  B5_CD;
      PIN  A0  IN  B5_P19;
   END;  // SYM PGBUFR

   SYM PGBUFI GLB_B5_CLK GLB glb03;
      PIN  Z0  OUT  B5_CLK;
      PIN  A0  IN  B5_CLKP;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_B5_IN14 GLB glb03;
      PIN  Z0  OUT  B5_IN14;
      PIN  A0  IN  FF001_U1_$1N77_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B5_IN16 GLB glb03;
      PIN  Z0  OUT  B5_IN16;
      PIN  A0  IN  FB100_FB104_FF100_U1_$1N5_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B5_IN5 GLB glb03;
      PIN  Z0  OUT  B5_IN5;
      PIN  A0  IN  CLKX_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B5_IN9 GLB glb03;
      PIN  Z0  OUT  B5_IN9;
      PIN  A0  IN  FB100_FB103_FF102_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B5_IN17 GLB glb03;
      PIN  Z0  OUT  B5_IN17;
      PIN  A0  IN  FB100_FB103_FF103_U1_$1N5_ffb;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B5_IN8 GLB glb03;
      PIN  Z0  OUT  B5_IN8;
      PIN  A0  IN  FB100_FB103_FF101_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B5_IN15 GLB glb03;
      PIN  Z0  OUT  B5_IN15;
      PIN  A0  IN  FB100_FB103_FF100_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGDFFR GLB_FB100_FB103_FF101_U1_$1N5 GLB glb03;
      PIN  Q0  OUT  FB100_FB103_FF101_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  B5_CD;
      PIN  CLK  IN  B5_CLK;
      PIN  D0  IN  B5_F0;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB100_FB103_FF102_U1_$1N5 GLB glb03;
      PIN  Q0  OUT  FB100_FB103_FF102_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  B5_CD;
      PIN  CLK  IN  B5_CLK;
      PIN  D0  IN  B5_F1;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB100_FB103_FF103_U1_$1N5 GLB glb03;
      PIN  Q0  OUT  FB100_FB103_FF103_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  B5_CD;
      PIN  CLK  IN  B5_CLK;
      PIN  D0  IN  B5_F2;
   END;  // SYM PGDFFR

   SYM PGDFFR GLB_FB100_FB104_FF100_U1_$1N5 GLB glb03;
      PIN  Q0  OUT  FB100_FB104_FF100_U1_$1N5;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  B5_CD;
      PIN  CLK  IN  B5_CLK;
      PIN  D0  IN  B5_F3;
   END;  // SYM PGDFFR

   SYM PGINVI GLB_B5_CLKP GLB glb03;
      PIN  ZN0  OUT  B5_CLKP;
      PIN  A0  IN  B5_P12;
   END;  // SYM PGINVKI

   SYM PGINVI GLB_B5_IN16B GLB glb03;
      PIN  ZN0  OUT  B5_IN16B;
      PIN  A0  IN  FB100_FB104_FF100_U1_$1N5_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN9B GLB glb03;
      PIN  ZN0  OUT  B5_IN9B;
      PIN  A0  IN  FB100_FB103_FF102_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN15B GLB glb03;
      PIN  ZN0  OUT  B5_IN15B;
      PIN  A0  IN  FB100_FB103_FF100_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN17B GLB glb03;
      PIN  ZN0  OUT  B5_IN17B;
      PIN  A0  IN  FB100_FB103_FF103_U1_$1N5_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B5_IN8B GLB glb03;
      PIN  ZN0  OUT  B5_IN8B;
      PIN  A0  IN  FB100_FB103_FF101_U1_$1N5_grpi;
   END;  // SYM PGINVI

   SYM PGAND2 GLB_B6_P8 GLB glb02;
      PIN  Z0  OUT  B6_P8;
      PIN  A1  IN  B6_IN7B;
      PIN  A0  IN  B6_IN16B;
   END;  // SYM PGANDD2

   SYM PGBUFI GLB_B6_P4 GLB glb02;
      PIN  Z0  OUT  B6_P4;
      PIN  A0  IN  B6_IN16;
   END;  // SYM PGANDD1

   SYM PGBUFI GLB_B6_G3 GLB glb02;
      PIN  Z0  OUT  B6_G3;
      PIN  A0  IN  GND;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_B6_G2 GLB glb02;
      PIN  Z0  OUT  B6_G2;
      PIN  A0  IN  GND;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_B6_G1 GLB glb02;
      PIN  Z0  OUT  B6_G1;
      PIN  A0  IN  GND;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_B6_CLK GLB glb02;
      PIN  Z0  OUT  B6_CLK;
      PIN  A0  IN  S2X_clk0;
   END;  // SYM PGBUFK

   SYM PGBUFI GLB_B6_P4_xa GLB glb02;
      PIN  Z0  OUT  B6_P4_xa;
      PIN  A0  IN  B6_P4;
   END;  // SYM PGBUFXA

   SYM PGBUFI GLB_B6_P8_xa GLB glb02;
      PIN  Z0  OUT  B6_P8_xa;
      PIN  A0  IN  B6_P8;
   END;  // SYM PGBUFXA

   SYM PGBUFI GLB_G001_Y GLB glb02;
      PIN  Z0  OUT  G001_Y;
      PIN  A0  IN  B6_X1O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_GND_947 GLB glb02;
      PIN  Z0  OUT  GND_947;
      PIN  A0  IN  B6_X0O;
   END;  // SYM PGBUFXO

   SYM PGBUFI GLB_B6_IN16 GLB glb02;
      PIN  Z0  OUT  B6_IN16;
      PIN  A0  IN  FF001_U1_$1N77_ffb;
   END;  // SYM PGBUFI

   SYM PGXOR2 GLB_B6_X2O GLB glb02;
      PIN  Z0  OUT  B6_X2O;
      PIN  A1  IN  B6_P4_xa;
      PIN  A0  IN  B6_G1;
   END;  // SYM PGXOR2

   SYM PGXOR2 GLB_B6_X1O GLB glb02;
      PIN  Z0  OUT  B6_X1O;
      PIN  A1  IN  B6_P8_xa;
      PIN  A0  IN  B6_G2;
   END;  // SYM PGXOR2

   SYM PGXOR2 GLB_B6_X0O GLB glb02;
      PIN  Z0  OUT  B6_X0O;
      PIN  A1  IN  GND;
      PIN  A0  IN  B6_G3;
   END;  // SYM PGXOR2

   SYM PGDFFR GLB_FF001_U1_$1N77 GLB glb02;
      PIN  Q0  OUT  FF001_U1_$1N77;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  GND;
      PIN  CLK  IN  B6_CLK;
      PIN  D0  IN  B6_X2O;
   END;  // SYM PGDFFR

   SYM PGINVI GLB_B6_IN16B GLB glb02;
      PIN  ZN0  OUT  B6_IN16B;
      PIN  A0  IN  FF001_U1_$1N77_ffb;
   END;  // SYM PGINVI

   SYM PGINVI GLB_B6_IN7B GLB glb02;
      PIN  ZN0  OUT  B6_IN7B;
      PIN  A0  IN  FF002_U1_$1N77_grpi;
   END;  // SYM PGINVI

   SYM PGBUFI GLB_B7_P19 GLB glb01;
      PIN  Z0  OUT  B7_P19;
      PIN  A0  IN  B7_IN4;
   END;  // SYM PGANDD1

   SYM PGBUFI GLB_B7_P13 GLB glb01;
      PIN  Z0  OUT  B7_P13;
      PIN  A0  IN  VCC;
   END;  // SYM PGANDD1

   SYM PGBUFI GLB_B7_P12 GLB glb01;
      PIN  Z0  OUT  B7_P12;
      PIN  A0  IN  B7_IN11;
   END;  // SYM PGANDD1

   SYM PGBUFI GLB_B7_G3 GLB glb01;
      PIN  Z0  OUT  B7_G3;
      PIN  A0  IN  GND;
   END;  // SYM PGORG1

   SYM PGBUFI GLB_B7_CD GLB glb01;
      PIN  Z0  OUT  B7_CD;
      PIN  A0  IN  B7_P19;
   END;  // SYM PGBUFR

   SYM PGBUFI GLB_B7_CLKP GLB glb01;
      PIN  Z0  OUT  B7_CLKP;
      PIN  A0  IN  B7_P12;
   END;  // SYM PGBUFKI

   SYM PGBUFI GLB_B7_P13_xa GLB glb01;
      PIN  Z0  OUT  B7_P13_xa;
      PIN  A0  IN  B7_P13;
   END;  // SYM PGBUFXA

   SYM PGBUFI GLB_B7_IN4 GLB glb01;
      PIN  Z0  OUT  B7_IN4;
      PIN  A0  IN  R2X_grp;
   END;  // SYM PGBUFI

   SYM PGBUFI GLB_B7_IN11 GLB glb01;
      PIN  Z0  OUT  B7_IN11;
      PIN  A0  IN  FB200_FB203_FF203_U1_$1N5_grpi;
   END;  // SYM PGBUFI

   SYM PGXOR2 GLB_B7_X0O GLB glb01;
      PIN  Z0  OUT  B7_X0O;
      PIN  A1  IN  B7_P13_xa;
      PIN  A0  IN  B7_G3;
   END;  // SYM PGXOR2

   SYM PGDFFR GLB_FF002_U1_$1N77 GLB glb01;
      PIN  Q0  OUT  FF002_U1_$1N77;
      PIN  RNESET  IN  L2L_KEYWD_RESET_glbb;
      PIN  CD  IN  B7_CD;
      PIN  CLK  IN  B7_CLKP;
      PIN  D0  IN  B7_X0O;
   END;  // SYM PGDFFR

   SYM PXIN IOC_L2L_KEYWD_RESET IOC XRESET;
      PIN  Z0  OUT  L2L_KEYWD_RESETb;
      PIN  XI0  IN  XRESET;
   END;  // SYM PXINR

   SYM PXIN IOC_S2X IOC S2;
      PIN  Z0  OUT  S2X;
      PIN  XI0  IN  S2;
   END;  // SYM PXINK

   SYM PXIN IOC_IO1_IBUFO IOC S1;
      PIN  Z0  OUT  IO1_IBUFO;
      PIN  XI0  IN  S1;
   END;  // SYM PXIN

   SYM PXIN IOC_R3X IOC R3;
      PIN  Z0  OUT  R3X;
      PIN  XI0  IN  R3;
   END;  // SYM PXINK

   SYM PXIN IOC_IO63_IBUFO IOC R2;
      PIN  Z0  OUT  IO63_IBUFO;
      PIN  XI0  IN  R2;
   END;  // SYM PXIN

   SYM PXIN IOC_IO30_IBUFO IOC CLK;
      PIN  Z0  OUT  IO30_IBUFO;
      PIN  XI0  IN  CLK;
   END;  // SYM PXIN

   SYM PXOUT IOC_WRAD IOC WRAD;
      PIN  XO0  OUT  WRAD;
      PIN  A0  IN  IO60_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO60_OBUFI IOC WRAD;
      PIN  Z0  OUT  IO60_OBUFI;
      PIN  A0  IN  GND_947_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_TB_5US IOC TB_5US;
      PIN  XO0  OUT  TB_5US;
      PIN  A0  IN  IO9_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO9_OBUFI IOC TB_5US;
      PIN  Z0  OUT  IO9_OBUFI;
      PIN  A0  IN  FB100_FB101_FF103_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_TB_5MS IOC TB_5MS;
      PIN  XO0  OUT  TB_5MS;
      PIN  A0  IN  IO36_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO36_OBUFI IOC TB_5MS;
      PIN  Z0  OUT  IO36_OBUFI;
      PIN  A0  IN  FB100_FB104_FF103_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_TB_50US IOC TB_50US;
      PIN  XO0  OUT  TB_50US;
      PIN  A0  IN  IO17_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO17_OBUFI IOC TB_50US;
      PIN  Z0  OUT  IO17_OBUFI;
      PIN  A0  IN  FB100_FB102_FF103_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_TB_500US IOC TB_500US;
      PIN  XO0  OUT  TB_500US;
      PIN  A0  IN  IO53_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO53_OBUFI IOC TB_500US;
      PIN  Z0  OUT  IO53_OBUFI;
      PIN  A0  IN  FB100_FB103_FF103_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_TB_2US IOC TB_2US;
      PIN  XO0  OUT  TB_2US;
      PIN  A0  IN  IO7_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO7_OBUFI IOC TB_2US;
      PIN  Z0  OUT  IO7_OBUFI;
      PIN  A0  IN  FB100_FB101_FF101_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_TB_2MS IOC TB_2MS;
      PIN  XO0  OUT  TB_2MS;
      PIN  A0  IN  IO38_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO38_OBUFI IOC TB_2MS;
      PIN  Z0  OUT  IO38_OBUFI;
      PIN  A0  IN  FB100_FB104_FF101_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_TB_20US IOC TB_20US;
      PIN  XO0  OUT  TB_20US;
      PIN  A0  IN  IO19_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO19_OBUFI IOC TB_20US;
      PIN  Z0  OUT  IO19_OBUFI;
      PIN  A0  IN  FB100_FB102_FF101_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_TB_200US IOC TB_200US;
      PIN  XO0  OUT  TB_200US;
      PIN  A0  IN  IO51_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO51_OBUFI IOC TB_200US;
      PIN  Z0  OUT  IO51_OBUFI;
      PIN  A0  IN  FB100_FB103_FF101_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_TB_1US IOC TB_1US;
      PIN  XO0  OUT  TB_1US;
      PIN  A0  IN  IO39_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO39_OBUFI IOC TB_1US;
      PIN  Z0  OUT  IO39_OBUFI;
      PIN  A0  IN  FB100_FB101_FF100_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_TB_1MS IOC TB_1MS;
      PIN  XO0  OUT  TB_1MS;
      PIN  A0  IN  IO56_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO56_OBUFI IOC TB_1MS;
      PIN  Z0  OUT  IO56_OBUFI;
      PIN  A0  IN  FB100_FB104_FF100_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_TB_10US IOC TB_10US;
      PIN  XO0  OUT  TB_10US;
      PIN  A0  IN  IO4_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO4_OBUFI IOC TB_10US;
      PIN  Z0  OUT  IO4_OBUFI;
      PIN  A0  IN  FB100_FB102_FF100_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_TB_100US IOC TB_100US;
      PIN  XO0  OUT  TB_100US;
      PIN  A0  IN  IO16_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO16_OBUFI IOC TB_100US;
      PIN  Z0  OUT  IO16_OBUFI;
      PIN  A0  IN  FB100_FB103_FF100_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_READY IOC READY;
      PIN  XO0  OUT  READY;
      PIN  A0  IN  IO48_OBUFI;
   END;  // SYM PXOUT

   SYM PGINVI IOC_IO48_OBUFI IOC READY;
      PIN  ZN0  OUT  IO48_OBUFI;
      PIN  A0  IN  FF002_U1_$1N77_iomux;
   END;  // SYM PXINVO

   SYM PXOUT IOC_READ IOC READ;
      PIN  XO0  OUT  READ;
      PIN  A0  IN  IO52_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO52_OBUFI IOC READ;
      PIN  Z0  OUT  IO52_OBUFI;
      PIN  A0  IN  FF002_U1_$1N77_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_CE_RAM IOC CE_RAM;
      PIN  XO0  OUT  CE_RAM;
      PIN  A0  IN  IO57_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO57_OBUFI IOC CE_RAM;
      PIN  Z0  OUT  IO57_OBUFI;
      PIN  A0  IN  G001_Y_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_C8 IOC C8;
      PIN  XO0  OUT  C8;
      PIN  A0  IN  IO24_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO24_OBUFI IOC C8;
      PIN  Z0  OUT  IO24_OBUFI;
      PIN  A0  IN  FF003_U1_$1N77_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_A11 IOC A11;
      PIN  XO0  OUT  A11;
      PIN  A0  IN  IO0_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO0_OBUFI IOC A11;
      PIN  Z0  OUT  IO0_OBUFI;
      PIN  A0  IN  FB200_FB203_FF203_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_A10 IOC A10;
      PIN  XO0  OUT  A10;
      PIN  A0  IN  IO32_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO32_OBUFI IOC A10;
      PIN  Z0  OUT  IO32_OBUFI;
      PIN  A0  IN  FB200_FB203_FF202_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_A09 IOC A09;
      PIN  XO0  OUT  A09;
      PIN  A0  IN  IO20_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO20_OBUFI IOC A09;
      PIN  Z0  OUT  IO20_OBUFI;
      PIN  A0  IN  FB200_FB203_FF201_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_A08 IOC A08;
      PIN  XO0  OUT  A08;
      PIN  A0  IN  IO21_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO21_OBUFI IOC A08;
      PIN  Z0  OUT  IO21_OBUFI;
      PIN  A0  IN  FB200_FB203_FF200_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_A07 IOC A07;
      PIN  XO0  OUT  A07;
      PIN  A0  IN  IO18_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO18_OBUFI IOC A07;
      PIN  Z0  OUT  IO18_OBUFI;
      PIN  A0  IN  FB200_FB202_FF203_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_A06 IOC A06;
      PIN  XO0  OUT  A06;
      PIN  A0  IN  IO23_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO23_OBUFI IOC A06;
      PIN  Z0  OUT  IO23_OBUFI;
      PIN  A0  IN  FB200_FB202_FF202_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_A05 IOC A05;
      PIN  XO0  OUT  A05;
      PIN  A0  IN  IO33_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO33_OBUFI IOC A05;
      PIN  Z0  OUT  IO33_OBUFI;
      PIN  A0  IN  FB200_FB202_FF201_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_A04 IOC A04;
      PIN  XO0  OUT  A04;
      PIN  A0  IN  IO34_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO34_OBUFI IOC A04;
      PIN  Z0  OUT  IO34_OBUFI;
      PIN  A0  IN  FB200_FB202_FF200_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_A03 IOC A03;
      PIN  XO0  OUT  A03;
      PIN  A0  IN  IO35_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO35_OBUFI IOC A03;
      PIN  Z0  OUT  IO35_OBUFI;
      PIN  A0  IN  FB200_FB201_FF203_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_A02 IOC A02;
      PIN  XO0  OUT  A02;
      PIN  A0  IN  IO5_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO5_OBUFI IOC A02;
      PIN  Z0  OUT  IO5_OBUFI;
      PIN  A0  IN  FB200_FB201_FF202_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_A01 IOC A01;
      PIN  XO0  OUT  A01;
      PIN  A0  IN  IO2_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO2_OBUFI IOC A01;
      PIN  Z0  OUT  IO2_OBUFI;
      PIN  A0  IN  FB200_FB201_FF201_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PXOUT IOC_A00 IOC A00;
      PIN  XO0  OUT  A00;
      PIN  A0  IN  IO3_OBUFI;
   END;  // SYM PXOUT

   SYM PGBUFI IOC_IO3_OBUFI IOC A00;
      PIN  Z0  OUT  IO3_OBUFI;
      PIN  A0  IN  FB200_FB201_FF200_U1_$1N5_iomux;
   END;  // SYM PXBUFO

   SYM PGBUFI GRP_FB200_FB203_FF203_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB200_FB203_FF203_U1_$1N5_grpi;
      PIN  A0  IN  FB200_FB203_FF203_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB200_FB203_FF203_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB200_FB203_FF203_U1_$1N5_iomux;
      PIN  A0  IN  FB200_FB203_FF203_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB200_FB201_FF202_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB200_FB201_FF202_U1_$1N5_grpi;
      PIN  A0  IN  FB200_FB201_FF202_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB200_FB201_FF202_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB200_FB201_FF202_U1_$1N5_iomux;
      PIN  A0  IN  FB200_FB201_FF202_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB200_FB201_FF201_U1_$1N5_ffb  GRP;
      PIN  Z0  OUT  FB200_FB201_FF201_U1_$1N5_ffb;
      PIN  A0  IN  FB200_FB201_FF201_U1_$1N5;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FB200_FB201_FF201_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB200_FB201_FF201_U1_$1N5_iomux;
      PIN  A0  IN  FB200_FB201_FF201_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB200_FB201_FF200_U1_$1N5_ffb  GRP;
      PIN  Z0  OUT  FB200_FB201_FF200_U1_$1N5_ffb;
      PIN  A0  IN  FB200_FB201_FF200_U1_$1N5;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FB200_FB201_FF200_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB200_FB201_FF200_U1_$1N5_iomux;
      PIN  A0  IN  FB200_FB201_FF200_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB200_FB203_FF202_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB200_FB203_FF202_U1_$1N5_grpi;
      PIN  A0  IN  FB200_FB203_FF202_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB200_FB203_FF202_U1_$1N5_ffb  GRP;
      PIN  Z0  OUT  FB200_FB203_FF202_U1_$1N5_ffb;
      PIN  A0  IN  FB200_FB203_FF202_U1_$1N5;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FB200_FB203_FF202_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB200_FB203_FF202_U1_$1N5_iomux;
      PIN  A0  IN  FB200_FB203_FF202_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FF001_U1_$1N77_grpi  GRP;
      PIN  Z0  OUT  FF001_U1_$1N77_grpi;
      PIN  A0  IN  FF001_U1_$1N77;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FF001_U1_$1N77_ffb  GRP;
      PIN  Z0  OUT  FF001_U1_$1N77_ffb;
      PIN  A0  IN  FF001_U1_$1N77;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FF002_U1_$1N77_grpi  GRP;
      PIN  Z0  OUT  FF002_U1_$1N77_grpi;
      PIN  A0  IN  FF002_U1_$1N77;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FF002_U1_$1N77_iomux  GRP;
      PIN  Z0  OUT  FF002_U1_$1N77_iomux;
      PIN  A0  IN  FF002_U1_$1N77;
   END;  // SYM PRBUFX2

   SYM PGBUFI GRP_FF003_U1_$1N77_grpi  GRP;
      PIN  Z0  OUT  FF003_U1_$1N77_grpi;
      PIN  A0  IN  FF003_U1_$1N77;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FF003_U1_$1N77_iomux  GRP;
      PIN  Z0  OUT  FF003_U1_$1N77_iomux;
      PIN  A0  IN  FF003_U1_$1N77;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB100_FB102_FF100_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB100_FB102_FF100_U1_$1N5_grpi;
      PIN  A0  IN  FB100_FB102_FF100_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB100_FB102_FF100_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB100_FB102_FF100_U1_$1N5_iomux;
      PIN  A0  IN  FB100_FB102_FF100_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB100_FB101_FF103_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB100_FB101_FF103_U1_$1N5_grpi;
      PIN  A0  IN  FB100_FB101_FF103_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB100_FB101_FF103_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB100_FB101_FF103_U1_$1N5_iomux;
      PIN  A0  IN  FB100_FB101_FF103_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB100_FB101_FF102_U1_$1N5_ffb  GRP;
      PIN  Z0  OUT  FB100_FB101_FF102_U1_$1N5_ffb;
      PIN  A0  IN  FB100_FB101_FF102_U1_$1N5;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FB100_FB101_FF101_U1_$1N5_ffb  GRP;
      PIN  Z0  OUT  FB100_FB101_FF101_U1_$1N5_ffb;
      PIN  A0  IN  FB100_FB101_FF101_U1_$1N5;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FB100_FB101_FF101_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB100_FB101_FF101_U1_$1N5_iomux;
      PIN  A0  IN  FB100_FB101_FF101_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_CLKX_grp  GRP;
      PIN  Z0  OUT  CLKX_grp;
      PIN  A0  IN  IO30_IBUFO;
   END;  // SYM PRBUFO4

   SYM PGBUFI GRP_FB100_FB101_FF100_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB100_FB101_FF100_U1_$1N5_grpi;
      PIN  A0  IN  FB100_FB101_FF100_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB100_FB101_FF100_U1_$1N5_ffb  GRP;
      PIN  Z0  OUT  FB100_FB101_FF100_U1_$1N5_ffb;
      PIN  A0  IN  FB100_FB101_FF100_U1_$1N5;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FB100_FB101_FF100_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB100_FB101_FF100_U1_$1N5_iomux;
      PIN  A0  IN  FB100_FB101_FF100_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB100_FB103_FF100_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB100_FB103_FF100_U1_$1N5_grpi;
      PIN  A0  IN  FB100_FB103_FF100_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB100_FB103_FF100_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB100_FB103_FF100_U1_$1N5_iomux;
      PIN  A0  IN  FB100_FB103_FF100_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB100_FB102_FF103_U1_$1N5_ffb  GRP;
      PIN  Z0  OUT  FB100_FB102_FF103_U1_$1N5_ffb;
      PIN  A0  IN  FB100_FB102_FF103_U1_$1N5;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FB100_FB102_FF103_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB100_FB102_FF103_U1_$1N5_iomux;
      PIN  A0  IN  FB100_FB102_FF103_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB100_FB102_FF102_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB100_FB102_FF102_U1_$1N5_grpi;
      PIN  A0  IN  FB100_FB102_FF102_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB100_FB102_FF101_U1_$1N5_ffb  GRP;
      PIN  Z0  OUT  FB100_FB102_FF101_U1_$1N5_ffb;
      PIN  A0  IN  FB100_FB102_FF101_U1_$1N5;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FB100_FB102_FF101_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB100_FB102_FF101_U1_$1N5_iomux;
      PIN  A0  IN  FB100_FB102_FF101_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB200_FB203_FF201_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB200_FB203_FF201_U1_$1N5_grpi;
      PIN  A0  IN  FB200_FB203_FF201_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB200_FB203_FF201_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB200_FB203_FF201_U1_$1N5_iomux;
      PIN  A0  IN  FB200_FB203_FF201_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB200_FB203_FF200_U1_$1N5_ffb  GRP;
      PIN  Z0  OUT  FB200_FB203_FF200_U1_$1N5_ffb;
      PIN  A0  IN  FB200_FB203_FF200_U1_$1N5;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FB200_FB203_FF200_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB200_FB203_FF200_U1_$1N5_iomux;
      PIN  A0  IN  FB200_FB203_FF200_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB200_FB202_FF203_U1_$1N5_ffb  GRP;
      PIN  Z0  OUT  FB200_FB202_FF203_U1_$1N5_ffb;
      PIN  A0  IN  FB200_FB202_FF203_U1_$1N5;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FB200_FB202_FF203_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB200_FB202_FF203_U1_$1N5_iomux;
      PIN  A0  IN  FB200_FB202_FF203_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB200_FB202_FF202_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB200_FB202_FF202_U1_$1N5_grpi;
      PIN  A0  IN  FB200_FB202_FF202_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB200_FB202_FF202_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB200_FB202_FF202_U1_$1N5_iomux;
      PIN  A0  IN  FB200_FB202_FF202_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB200_FB202_FF201_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB200_FB202_FF201_U1_$1N5_grpi;
      PIN  A0  IN  FB200_FB202_FF201_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB200_FB202_FF201_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB200_FB202_FF201_U1_$1N5_iomux;
      PIN  A0  IN  FB200_FB202_FF201_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_S1X_grp  GRP;
      PIN  Z0  OUT  S1X_grp;
      PIN  A0  IN  IO1_IBUFO;
   END;  // SYM PRBUFO1

   SYM PXIN GRP_R3X_clk1  GRP;
      PIN  Z0  OUT  R3X_clk1;
      PIN  XI0  IN  R3X;
   END;  // SYM PKIN1

   SYM PGBUFI GRP_FB200_FB202_FF200_U1_$1N5_ffb  GRP;
      PIN  Z0  OUT  FB200_FB202_FF200_U1_$1N5_ffb;
      PIN  A0  IN  FB200_FB202_FF200_U1_$1N5;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FB200_FB202_FF200_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB200_FB202_FF200_U1_$1N5_iomux;
      PIN  A0  IN  FB200_FB202_FF200_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB200_FB201_FF203_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB200_FB201_FF203_U1_$1N5_grpi;
      PIN  A0  IN  FB200_FB201_FF203_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB200_FB201_FF203_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB200_FB201_FF203_U1_$1N5_iomux;
      PIN  A0  IN  FB200_FB201_FF203_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB100_FB104_FF103_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB100_FB104_FF103_U1_$1N5_grpi;
      PIN  A0  IN  FB100_FB104_FF103_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB100_FB104_FF103_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB100_FB104_FF103_U1_$1N5_iomux;
      PIN  A0  IN  FB100_FB104_FF103_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB100_FB104_FF102_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB100_FB104_FF102_U1_$1N5_grpi;
      PIN  A0  IN  FB100_FB104_FF102_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB100_FB104_FF101_U1_$1N5_ffb  GRP;
      PIN  Z0  OUT  FB100_FB104_FF101_U1_$1N5_ffb;
      PIN  A0  IN  FB100_FB104_FF101_U1_$1N5;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FB100_FB104_FF101_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB100_FB104_FF101_U1_$1N5_iomux;
      PIN  A0  IN  FB100_FB104_FF101_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB100_FB104_FF100_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB100_FB104_FF100_U1_$1N5_grpi;
      PIN  A0  IN  FB100_FB104_FF100_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB100_FB104_FF100_U1_$1N5_ffb  GRP;
      PIN  Z0  OUT  FB100_FB104_FF100_U1_$1N5_ffb;
      PIN  A0  IN  FB100_FB104_FF100_U1_$1N5;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FB100_FB104_FF100_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB100_FB104_FF100_U1_$1N5_iomux;
      PIN  A0  IN  FB100_FB104_FF100_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB100_FB103_FF103_U1_$1N5_ffb  GRP;
      PIN  Z0  OUT  FB100_FB103_FF103_U1_$1N5_ffb;
      PIN  A0  IN  FB100_FB103_FF103_U1_$1N5;
   END;  // SYM PGBUFF

   SYM PGBUFI GRP_FB100_FB103_FF103_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB100_FB103_FF103_U1_$1N5_iomux;
      PIN  A0  IN  FB100_FB103_FF103_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_FB100_FB103_FF102_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB100_FB103_FF102_U1_$1N5_grpi;
      PIN  A0  IN  FB100_FB103_FF102_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB100_FB103_FF101_U1_$1N5_grpi  GRP;
      PIN  Z0  OUT  FB100_FB103_FF101_U1_$1N5_grpi;
      PIN  A0  IN  FB100_FB103_FF101_U1_$1N5;
   END;  // SYM PRBUFOB

   SYM PGBUFI GRP_FB100_FB103_FF101_U1_$1N5_iomux  GRP;
      PIN  Z0  OUT  FB100_FB103_FF101_U1_$1N5_iomux;
      PIN  A0  IN  FB100_FB103_FF101_U1_$1N5;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_GND_947_iomux  GRP;
      PIN  Z0  OUT  GND_947_iomux;
      PIN  A0  IN  GND_947;
   END;  // SYM PRBUFX1

   SYM PGBUFI GRP_G001_Y_iomux  GRP;
      PIN  Z0  OUT  G001_Y_iomux;
      PIN  A0  IN  G001_Y;
   END;  // SYM PRBUFX1

   SYM PXIN GRP_S2X_clk0  GRP;
      PIN  Z0  OUT  S2X_clk0;
      PIN  XI0  IN  S2X;
   END;  // SYM PKIN0

   SYM PGBUFI GRP_R2X_grp  GRP;
      PIN  Z0  OUT  R2X_grp;
      PIN  A0  IN  IO63_IBUFO;
   END;  // SYM PRBUFO1

   SYM PXIN GRP_L2L_KEYWD_RESET_glb  GRP;
      PIN  Z0  OUT  L2L_KEYWD_RESET_glbb;
      PIN  XI0  IN  L2L_KEYWD_RESETb;
   END;  // SYM PXINRG
END;  // PHYSSIM SECTION

SECTION INSTANCE_TIMING_DATA;

// File created on Sun Mar 11 21:51:51 2007


// Copyright (c) Lattice Semiconductor Corp. 1992. All rights reserved.

// Part used: ispLSI2064A-80LJ84

// Device speed in units of hundredpsec
GLB_A1_P19 HL 20:0:20
GLB_A1_P19 LH 20:0:20
GLB_A1_P16 HL 16:0:16
GLB_A1_P16 LH 16:0:16
GLB_A1_P15 HL 16:0:16
GLB_A1_P15 LH 16:0:16
GLB_A1_P12 HL 20:0:20
GLB_A1_P12 LH 20:0:20
GLB_A1_P11 HL 16:0:16
GLB_A1_P11 LH 16:0:16
GLB_A1_P10 HL 16:0:16
GLB_A1_P10 LH 16:0:16
GLB_A1_P7 HL 16:0:16
GLB_A1_P7 LH 16:0:16
GLB_A1_P6 HL 16:0:16
GLB_A1_P6 LH 16:0:16
GLB_A1_P3 HL 16:0:16
GLB_A1_P3 LH 16:0:16
GLB_A1_P2 HL 16:0:16
GLB_A1_P2 LH 16:0:16
GLB_A1_P1 HL 16:0:16
GLB_A1_P1 LH 16:0:16
GLB_A1_F3 HL 40:0:40
GLB_A1_F3 LH 40:0:40
GLB_A1_F2 HL 40:0:40
GLB_A1_F2 LH 40:0:40
GLB_A1_F1 HL 40:0:40
GLB_A1_F1 LH 40:0:40
GLB_A1_F0 HL 40:0:40
GLB_A1_F0 LH 40:0:40
GLB_A1_CD HL 58:0:58
GLB_A1_CD LH 58:0:58
GLB_A1_CLK HL 8:0:8
GLB_A1_CLK LH 8:0:8
GLB_A1_IN4 HL 8:0:8
GLB_A1_IN4 LH 8:0:8
GLB_A1_IN3 HL 8:0:8
GLB_A1_IN3 LH 8:0:8
GLB_A1_IN5 HL 8:0:8
GLB_A1_IN5 LH 8:0:8
GLB_A1_IN16 HL 8:0:8
GLB_A1_IN16 LH 8:0:8
GLB_A1_IN1 HL 8:0:8
GLB_A1_IN1 LH 8:0:8
GLB_A1_IN8 HL 8:0:8
GLB_A1_IN8 LH 8:0:8
GLB_A1_IN17 HL 8:0:8
GLB_A1_IN17 LH 8:0:8
GLB_FB200_FB201_FF200_U1_$1N5 SUD1 14:0:14
GLB_FB200_FB201_FF200_U1_$1N5 SUD0 14:0:14
GLB_FB200_FB201_FF200_U1_$1N5 HOLDD1 60:0:60
GLB_FB200_FB201_FF200_U1_$1N5 HOLDD0 60:0:60
GLB_FB200_FB201_FF200_U1_$1N5 HLCQ 4:0:4
GLB_FB200_FB201_FF200_U1_$1N5 LHCQ 4:0:4
GLB_FB200_FB201_FF200_U1_$1N5 POSC1 60:0:60
GLB_FB200_FB201_FF200_U1_$1N5 POSC0 60:0:60
GLB_FB200_FB201_FF200_U1_$1N5 NEGC1 60:0:60
GLB_FB200_FB201_FF200_U1_$1N5 NEGC0 60:0:60
GLB_FB200_FB201_FF200_U1_$1N5 RECRC 0:0:0
GLB_FB200_FB201_FF200_U1_$1N5 HOLDRC 0:0:0
GLB_FB200_FB201_FF200_U1_$1N5 HLRQ 16:0:16
GLB_FB200_FB201_FF200_U1_$1N5 OR_HL 0:0:0
GLB_FB200_FB201_FF200_U1_$1N5 OR_LH 0:0:0
GLB_FB200_FB201_FF201_U1_$1N5 SUD1 14:0:14
GLB_FB200_FB201_FF201_U1_$1N5 SUD0 14:0:14
GLB_FB200_FB201_FF201_U1_$1N5 HOLDD1 60:0:60
GLB_FB200_FB201_FF201_U1_$1N5 HOLDD0 60:0:60
GLB_FB200_FB201_FF201_U1_$1N5 HLCQ 4:0:4
GLB_FB200_FB201_FF201_U1_$1N5 LHCQ 4:0:4
GLB_FB200_FB201_FF201_U1_$1N5 POSC1 60:0:60
GLB_FB200_FB201_FF201_U1_$1N5 POSC0 60:0:60
GLB_FB200_FB201_FF201_U1_$1N5 NEGC1 60:0:60
GLB_FB200_FB201_FF201_U1_$1N5 NEGC0 60:0:60
GLB_FB200_FB201_FF201_U1_$1N5 RECRC 0:0:0
GLB_FB200_FB201_FF201_U1_$1N5 HOLDRC 0:0:0
GLB_FB200_FB201_FF201_U1_$1N5 HLRQ 16:0:16
GLB_FB200_FB201_FF201_U1_$1N5 OR_HL 0:0:0
GLB_FB200_FB201_FF201_U1_$1N5 OR_LH 0:0:0
GLB_FB200_FB201_FF202_U1_$1N5 SUD1 14:0:14
GLB_FB200_FB201_FF202_U1_$1N5 SUD0 14:0:14
GLB_FB200_FB201_FF202_U1_$1N5 HOLDD1 60:0:60
GLB_FB200_FB201_FF202_U1_$1N5 HOLDD0 60:0:60
GLB_FB200_FB201_FF202_U1_$1N5 HLCQ 4:0:4
GLB_FB200_FB201_FF202_U1_$1N5 LHCQ 4:0:4
GLB_FB200_FB201_FF202_U1_$1N5 POSC1 60:0:60
GLB_FB200_FB201_FF202_U1_$1N5 POSC0 60:0:60
GLB_FB200_FB201_FF202_U1_$1N5 NEGC1 60:0:60
GLB_FB200_FB201_FF202_U1_$1N5 NEGC0 60:0:60
GLB_FB200_FB201_FF202_U1_$1N5 RECRC 0:0:0
GLB_FB200_FB201_FF202_U1_$1N5 HOLDRC 0:0:0
GLB_FB200_FB201_FF202_U1_$1N5 HLRQ 16:0:16
GLB_FB200_FB201_FF202_U1_$1N5 OR_HL 0:0:0
GLB_FB200_FB201_FF202_U1_$1N5 OR_LH 0:0:0
GLB_FB200_FB203_FF203_U1_$1N5 SUD1 14:0:14
GLB_FB200_FB203_FF203_U1_$1N5 SUD0 14:0:14
GLB_FB200_FB203_FF203_U1_$1N5 HOLDD1 60:0:60
GLB_FB200_FB203_FF203_U1_$1N5 HOLDD0 60:0:60
GLB_FB200_FB203_FF203_U1_$1N5 HLCQ 4:0:4
GLB_FB200_FB203_FF203_U1_$1N5 LHCQ 4:0:4
GLB_FB200_FB203_FF203_U1_$1N5 POSC1 60:0:60
GLB_FB200_FB203_FF203_U1_$1N5 POSC0 60:0:60
GLB_FB200_FB203_FF203_U1_$1N5 NEGC1 60:0:60
GLB_FB200_FB203_FF203_U1_$1N5 NEGC0 60:0:60
GLB_FB200_FB203_FF203_U1_$1N5 RECRC 0:0:0
GLB_FB200_FB203_FF203_U1_$1N5 HOLDRC 0:0:0
GLB_FB200_FB203_FF203_U1_$1N5 HLRQ 16:0:16
GLB_FB200_FB203_FF203_U1_$1N5 OR_HL 0:0:0
GLB_FB200_FB203_FF203_U1_$1N5 OR_LH 0:0:0
GLB_A1_CLKP HL 74:0:74
GLB_A1_CLKP LH 74:0:74
GLB_A1_IN12B HL 8:0:8
GLB_A1_IN12B LH 8:0:8
GLB_A1_IN4B HL 8:0:8
GLB_A1_IN4B LH 8:0:8
GLB_A1_IN3B HL 8:0:8
GLB_A1_IN3B LH 8:0:8
GLB_A1_IN5B HL 8:0:8
GLB_A1_IN5B LH 8:0:8
GLB_A1_IN16B HL 8:0:8
GLB_A1_IN16B LH 8:0:8
GLB_A1_IN17B HL 8:0:8
GLB_A1_IN17B LH 8:0:8
GLB_A1_IN8B HL 8:0:8
GLB_A1_IN8B LH 8:0:8
GLB_A1_IN1B HL 8:0:8
GLB_A1_IN1B LH 8:0:8
GLB_A2_P19 HL 20:0:20
GLB_A2_P19 LH 20:0:20
GLB_A2_P16 HL 16:0:16
GLB_A2_P16 LH 16:0:16
GLB_A2_P15 HL 16:0:16
GLB_A2_P15 LH 16:0:16
GLB_A2_P12 HL 20:0:20
GLB_A2_P12 LH 20:0:20
GLB_A2_P11 HL 16:0:16
GLB_A2_P11 LH 16:0:16
GLB_A2_P10 HL 16:0:16
GLB_A2_P10 LH 16:0:16
GLB_A2_P7 HL 16:0:16
GLB_A2_P7 LH 16:0:16
GLB_A2_P6 HL 16:0:16
GLB_A2_P6 LH 16:0:16
GLB_A2_P3 HL 16:0:16
GLB_A2_P3 LH 16:0:16
GLB_A2_P2 HL 16:0:16
GLB_A2_P2 LH 16:0:16
GLB_A2_P1 HL 16:0:16
GLB_A2_P1 LH 16:0:16
GLB_A2_F3 HL 40:0:40
GLB_A2_F3 LH 40:0:40
GLB_A2_F2 HL 40:0:40
GLB_A2_F2 LH 40:0:40
GLB_A2_F1 HL 40:0:40
GLB_A2_F1 LH 40:0:40
GLB_A2_F0 HL 40:0:40
GLB_A2_F0 LH 40:0:40
GLB_A2_CD HL 58:0:58
GLB_A2_CD LH 58:0:58
GLB_A2_CLK HL 8:0:8
GLB_A2_CLK LH 8:0:8
GLB_A2_IN1 HL 8:0:8
GLB_A2_IN1 LH 8:0:8
GLB_A2_IN3 HL 8:0:8
GLB_A2_IN3 LH 8:0:8
GLB_A2_IN10 HL 8:0:8
GLB_A2_IN10 LH 8:0:8
GLB_A2_IN16 HL 8:0:8
GLB_A2_IN16 LH 8:0:8
GLB_A2_IN17 HL 8:0:8
GLB_A2_IN17 LH 8:0:8
GLB_A2_IN2 HL 8:0:8
GLB_A2_IN2 LH 8:0:8
GLB_A2_IN11 HL 8:0:8
GLB_A2_IN11 LH 8:0:8
GLB_FB100_FB101_FF101_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB101_FF101_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB101_FF101_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB101_FF101_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB101_FF101_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB101_FF101_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB101_FF101_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB101_FF101_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB101_FF101_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB101_FF101_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB101_FF101_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB101_FF101_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB101_FF101_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB101_FF101_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB101_FF101_U1_$1N5 OR_LH 0:0:0
GLB_FB100_FB101_FF102_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB101_FF102_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB101_FF102_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB101_FF102_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB101_FF102_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB101_FF102_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB101_FF102_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB101_FF102_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB101_FF102_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB101_FF102_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB101_FF102_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB101_FF102_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB101_FF102_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB101_FF102_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB101_FF102_U1_$1N5 OR_LH 0:0:0
GLB_FB100_FB101_FF103_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB101_FF103_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB101_FF103_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB101_FF103_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB101_FF103_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB101_FF103_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB101_FF103_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB101_FF103_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB101_FF103_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB101_FF103_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB101_FF103_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB101_FF103_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB101_FF103_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB101_FF103_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB101_FF103_U1_$1N5 OR_LH 0:0:0
GLB_FB100_FB102_FF100_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB102_FF100_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB102_FF100_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB102_FF100_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB102_FF100_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB102_FF100_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB102_FF100_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB102_FF100_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB102_FF100_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB102_FF100_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB102_FF100_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB102_FF100_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB102_FF100_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB102_FF100_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB102_FF100_U1_$1N5 OR_LH 0:0:0
GLB_A2_CLKP HL 74:0:74
GLB_A2_CLKP LH 74:0:74
GLB_A2_IN3B HL 8:0:8
GLB_A2_IN3B LH 8:0:8
GLB_A2_IN16B HL 8:0:8
GLB_A2_IN16B LH 8:0:8
GLB_A2_IN11B HL 8:0:8
GLB_A2_IN11B LH 8:0:8
GLB_A2_IN17B HL 8:0:8
GLB_A2_IN17B LH 8:0:8
GLB_A2_IN2B HL 8:0:8
GLB_A2_IN2B LH 8:0:8
GLB_A4_P19 HL 20:0:20
GLB_A4_P19 LH 20:0:20
GLB_A4_P16 HL 16:0:16
GLB_A4_P16 LH 16:0:16
GLB_A4_P15 HL 16:0:16
GLB_A4_P15 LH 16:0:16
GLB_A4_P12 HL 20:0:20
GLB_A4_P12 LH 20:0:20
GLB_A4_P11 HL 16:0:16
GLB_A4_P11 LH 16:0:16
GLB_A4_P10 HL 16:0:16
GLB_A4_P10 LH 16:0:16
GLB_A4_P7 HL 16:0:16
GLB_A4_P7 LH 16:0:16
GLB_A4_P6 HL 16:0:16
GLB_A4_P6 LH 16:0:16
GLB_A4_P3 HL 16:0:16
GLB_A4_P3 LH 16:0:16
GLB_A4_P2 HL 16:0:16
GLB_A4_P2 LH 16:0:16
GLB_A4_P1 HL 16:0:16
GLB_A4_P1 LH 16:0:16
GLB_A4_F3 HL 40:0:40
GLB_A4_F3 LH 40:0:40
GLB_A4_F2 HL 40:0:40
GLB_A4_F2 LH 40:0:40
GLB_A4_F1 HL 40:0:40
GLB_A4_F1 LH 40:0:40
GLB_A4_F0 HL 40:0:40
GLB_A4_F0 LH 40:0:40
GLB_A4_CD HL 58:0:58
GLB_A4_CD LH 58:0:58
GLB_A4_CLK HL 8:0:8
GLB_A4_CLK LH 8:0:8
GLB_A4_IN1 HL 8:0:8
GLB_A4_IN1 LH 8:0:8
GLB_A4_IN0 HL 8:0:8
GLB_A4_IN0 LH 8:0:8
GLB_A4_IN10 HL 8:0:8
GLB_A4_IN10 LH 8:0:8
GLB_A4_IN2 HL 8:0:8
GLB_A4_IN2 LH 8:0:8
GLB_A4_IN17 HL 8:0:8
GLB_A4_IN17 LH 8:0:8
GLB_A4_IN16 HL 8:0:8
GLB_A4_IN16 LH 8:0:8
GLB_A4_IN3 HL 8:0:8
GLB_A4_IN3 LH 8:0:8
GLB_FB100_FB102_FF101_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB102_FF101_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB102_FF101_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB102_FF101_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB102_FF101_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB102_FF101_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB102_FF101_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB102_FF101_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB102_FF101_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB102_FF101_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB102_FF101_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB102_FF101_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB102_FF101_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB102_FF101_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB102_FF101_U1_$1N5 OR_LH 0:0:0
GLB_FB100_FB102_FF102_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB102_FF102_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB102_FF102_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB102_FF102_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB102_FF102_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB102_FF102_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB102_FF102_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB102_FF102_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB102_FF102_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB102_FF102_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB102_FF102_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB102_FF102_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB102_FF102_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB102_FF102_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB102_FF102_U1_$1N5 OR_LH 0:0:0
GLB_FB100_FB102_FF103_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB102_FF103_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB102_FF103_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB102_FF103_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB102_FF103_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB102_FF103_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB102_FF103_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB102_FF103_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB102_FF103_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB102_FF103_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB102_FF103_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB102_FF103_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB102_FF103_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB102_FF103_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB102_FF103_U1_$1N5 OR_LH 0:0:0
GLB_FB100_FB103_FF100_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB103_FF100_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB103_FF100_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB103_FF100_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB103_FF100_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB103_FF100_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB103_FF100_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB103_FF100_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB103_FF100_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB103_FF100_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB103_FF100_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB103_FF100_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB103_FF100_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB103_FF100_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB103_FF100_U1_$1N5 OR_LH 0:0:0
GLB_A4_CLKP HL 74:0:74
GLB_A4_CLKP LH 74:0:74
GLB_A4_IN0B HL 8:0:8
GLB_A4_IN0B LH 8:0:8
GLB_A4_IN2B HL 8:0:8
GLB_A4_IN2B LH 8:0:8
GLB_A4_IN3B HL 8:0:8
GLB_A4_IN3B LH 8:0:8
GLB_A4_IN17B HL 8:0:8
GLB_A4_IN17B LH 8:0:8
GLB_A4_IN16B HL 8:0:8
GLB_A4_IN16B LH 8:0:8
GLB_A6_P19 HL 20:0:20
GLB_A6_P19 LH 20:0:20
GLB_A6_P16 HL 16:0:16
GLB_A6_P16 LH 16:0:16
GLB_A6_P15 HL 16:0:16
GLB_A6_P15 LH 16:0:16
GLB_A6_P12 HL 20:0:20
GLB_A6_P12 LH 20:0:20
GLB_A6_P11 HL 16:0:16
GLB_A6_P11 LH 16:0:16
GLB_A6_P10 HL 16:0:16
GLB_A6_P10 LH 16:0:16
GLB_A6_P7 HL 16:0:16
GLB_A6_P7 LH 16:0:16
GLB_A6_P6 HL 16:0:16
GLB_A6_P6 LH 16:0:16
GLB_A6_P3 HL 16:0:16
GLB_A6_P3 LH 16:0:16
GLB_A6_P2 HL 16:0:16
GLB_A6_P2 LH 16:0:16
GLB_A6_F3 HL 40:0:40
GLB_A6_F3 LH 40:0:40
GLB_A6_F2 HL 40:0:40
GLB_A6_F2 LH 40:0:40
GLB_A6_F1 HL 40:0:40
GLB_A6_F1 LH 40:0:40
GLB_A6_F0 HL 40:0:40
GLB_A6_F0 LH 40:0:40
GLB_A6_CD HL 58:0:58
GLB_A6_CD LH 58:0:58
GLB_A6_CLK HL 8:0:8
GLB_A6_CLK LH 8:0:8
GLB_A6_IN3 HL 8:0:8
GLB_A6_IN3 LH 8:0:8
GLB_A6_IN16 HL 8:0:8
GLB_A6_IN16 LH 8:0:8
GLB_A6_IN17 HL 8:0:8
GLB_A6_IN17 LH 8:0:8
GLB_A6_IN2 HL 8:0:8
GLB_A6_IN2 LH 8:0:8
GLB_A6_IN0 HL 8:0:8
GLB_A6_IN0 LH 8:0:8
GLB_FB200_FB202_FF202_U1_$1N5 SUD1 14:0:14
GLB_FB200_FB202_FF202_U1_$1N5 SUD0 14:0:14
GLB_FB200_FB202_FF202_U1_$1N5 HOLDD1 60:0:60
GLB_FB200_FB202_FF202_U1_$1N5 HOLDD0 60:0:60
GLB_FB200_FB202_FF202_U1_$1N5 HLCQ 4:0:4
GLB_FB200_FB202_FF202_U1_$1N5 LHCQ 4:0:4
GLB_FB200_FB202_FF202_U1_$1N5 POSC1 60:0:60
GLB_FB200_FB202_FF202_U1_$1N5 POSC0 60:0:60
GLB_FB200_FB202_FF202_U1_$1N5 NEGC1 60:0:60
GLB_FB200_FB202_FF202_U1_$1N5 NEGC0 60:0:60
GLB_FB200_FB202_FF202_U1_$1N5 RECRC 0:0:0
GLB_FB200_FB202_FF202_U1_$1N5 HOLDRC 0:0:0
GLB_FB200_FB202_FF202_U1_$1N5 HLRQ 16:0:16
GLB_FB200_FB202_FF202_U1_$1N5 OR_HL 0:0:0
GLB_FB200_FB202_FF202_U1_$1N5 OR_LH 0:0:0
GLB_FB200_FB202_FF203_U1_$1N5 SUD1 14:0:14
GLB_FB200_FB202_FF203_U1_$1N5 SUD0 14:0:14
GLB_FB200_FB202_FF203_U1_$1N5 HOLDD1 60:0:60
GLB_FB200_FB202_FF203_U1_$1N5 HOLDD0 60:0:60
GLB_FB200_FB202_FF203_U1_$1N5 HLCQ 4:0:4
GLB_FB200_FB202_FF203_U1_$1N5 LHCQ 4:0:4
GLB_FB200_FB202_FF203_U1_$1N5 POSC1 60:0:60
GLB_FB200_FB202_FF203_U1_$1N5 POSC0 60:0:60
GLB_FB200_FB202_FF203_U1_$1N5 NEGC1 60:0:60
GLB_FB200_FB202_FF203_U1_$1N5 NEGC0 60:0:60
GLB_FB200_FB202_FF203_U1_$1N5 RECRC 0:0:0
GLB_FB200_FB202_FF203_U1_$1N5 HOLDRC 0:0:0
GLB_FB200_FB202_FF203_U1_$1N5 HLRQ 16:0:16
GLB_FB200_FB202_FF203_U1_$1N5 OR_HL 0:0:0
GLB_FB200_FB202_FF203_U1_$1N5 OR_LH 0:0:0
GLB_FB200_FB203_FF200_U1_$1N5 SUD1 14:0:14
GLB_FB200_FB203_FF200_U1_$1N5 SUD0 14:0:14
GLB_FB200_FB203_FF200_U1_$1N5 HOLDD1 60:0:60
GLB_FB200_FB203_FF200_U1_$1N5 HOLDD0 60:0:60
GLB_FB200_FB203_FF200_U1_$1N5 HLCQ 4:0:4
GLB_FB200_FB203_FF200_U1_$1N5 LHCQ 4:0:4
GLB_FB200_FB203_FF200_U1_$1N5 POSC1 60:0:60
GLB_FB200_FB203_FF200_U1_$1N5 POSC0 60:0:60
GLB_FB200_FB203_FF200_U1_$1N5 NEGC1 60:0:60
GLB_FB200_FB203_FF200_U1_$1N5 NEGC0 60:0:60
GLB_FB200_FB203_FF200_U1_$1N5 RECRC 0:0:0
GLB_FB200_FB203_FF200_U1_$1N5 HOLDRC 0:0:0
GLB_FB200_FB203_FF200_U1_$1N5 HLRQ 16:0:16
GLB_FB200_FB203_FF200_U1_$1N5 OR_HL 0:0:0
GLB_FB200_FB203_FF200_U1_$1N5 OR_LH 0:0:0
GLB_FB200_FB203_FF201_U1_$1N5 SUD1 14:0:14
GLB_FB200_FB203_FF201_U1_$1N5 SUD0 14:0:14
GLB_FB200_FB203_FF201_U1_$1N5 HOLDD1 60:0:60
GLB_FB200_FB203_FF201_U1_$1N5 HOLDD0 60:0:60
GLB_FB200_FB203_FF201_U1_$1N5 HLCQ 4:0:4
GLB_FB200_FB203_FF201_U1_$1N5 LHCQ 4:0:4
GLB_FB200_FB203_FF201_U1_$1N5 POSC1 60:0:60
GLB_FB200_FB203_FF201_U1_$1N5 POSC0 60:0:60
GLB_FB200_FB203_FF201_U1_$1N5 NEGC1 60:0:60
GLB_FB200_FB203_FF201_U1_$1N5 NEGC0 60:0:60
GLB_FB200_FB203_FF201_U1_$1N5 RECRC 0:0:0
GLB_FB200_FB203_FF201_U1_$1N5 HOLDRC 0:0:0
GLB_FB200_FB203_FF201_U1_$1N5 HLRQ 16:0:16
GLB_FB200_FB203_FF201_U1_$1N5 OR_HL 0:0:0
GLB_FB200_FB203_FF201_U1_$1N5 OR_LH 0:0:0
GLB_A6_CLKP HL 74:0:74
GLB_A6_CLKP LH 74:0:74
GLB_A6_IN12B HL 8:0:8
GLB_A6_IN12B LH 8:0:8
GLB_A6_IN3B HL 8:0:8
GLB_A6_IN3B LH 8:0:8
GLB_A6_IN8B HL 8:0:8
GLB_A6_IN8B LH 8:0:8
GLB_A6_IN1B HL 8:0:8
GLB_A6_IN1B LH 8:0:8
GLB_A6_IN16B HL 8:0:8
GLB_A6_IN16B LH 8:0:8
GLB_A6_IN17B HL 8:0:8
GLB_A6_IN17B LH 8:0:8
GLB_A6_IN2B HL 8:0:8
GLB_A6_IN2B LH 8:0:8
GLB_A6_IN0B HL 8:0:8
GLB_A6_IN0B LH 8:0:8
GLB_A7_P13 HL 20:0:20
GLB_A7_P13 LH 20:0:20
GLB_A7_P12 HL 20:0:20
GLB_A7_P12 LH 20:0:20
GLB_A7_G3 HL 16:0:16
GLB_A7_G3 LH 16:0:16
GLB_A7_CD HL 58:0:58
GLB_A7_CD LH 58:0:58
GLB_A7_CLK HL 8:0:8
GLB_A7_CLK LH 8:0:8
GLB_A7_P13_xa HL 36:0:36
GLB_A7_P13_xa LH 36:0:36
GLB_A7_IN1 HL 8:0:8
GLB_A7_IN1 LH 8:0:8
GLB_A7_X0O HL 16:0:16
GLB_A7_X0O LH 16:0:16
GLB_FF003_U1_$1N77 SUD1 14:0:14
GLB_FF003_U1_$1N77 SUD0 14:0:14
GLB_FF003_U1_$1N77 HOLDD1 60:0:60
GLB_FF003_U1_$1N77 HOLDD0 60:0:60
GLB_FF003_U1_$1N77 HLCQ 4:0:4
GLB_FF003_U1_$1N77 LHCQ 4:0:4
GLB_FF003_U1_$1N77 POSC1 60:0:60
GLB_FF003_U1_$1N77 POSC0 60:0:60
GLB_FF003_U1_$1N77 NEGC1 60:0:60
GLB_FF003_U1_$1N77 NEGC0 60:0:60
GLB_FF003_U1_$1N77 RECRC 0:0:0
GLB_FF003_U1_$1N77 HOLDRC 0:0:0
GLB_FF003_U1_$1N77 HLRQ 16:0:16
GLB_FF003_U1_$1N77 OR_HL 0:0:0
GLB_FF003_U1_$1N77 OR_LH 0:0:0
GLB_B2_P19 HL 20:0:20
GLB_B2_P19 LH 20:0:20
GLB_B2_P16 HL 16:0:16
GLB_B2_P16 LH 16:0:16
GLB_B2_P15 HL 16:0:16
GLB_B2_P15 LH 16:0:16
GLB_B2_P12 HL 20:0:20
GLB_B2_P12 LH 20:0:20
GLB_B2_P11 HL 16:0:16
GLB_B2_P11 LH 16:0:16
GLB_B2_P10 HL 16:0:16
GLB_B2_P10 LH 16:0:16
GLB_B2_P7 HL 16:0:16
GLB_B2_P7 LH 16:0:16
GLB_B2_P6 HL 16:0:16
GLB_B2_P6 LH 16:0:16
GLB_B2_P3 HL 16:0:16
GLB_B2_P3 LH 16:0:16
GLB_B2_P2 HL 16:0:16
GLB_B2_P2 LH 16:0:16
GLB_B2_F3 HL 40:0:40
GLB_B2_F3 LH 40:0:40
GLB_B2_F2 HL 40:0:40
GLB_B2_F2 LH 40:0:40
GLB_B2_F1 HL 40:0:40
GLB_B2_F1 LH 40:0:40
GLB_B2_F0 HL 40:0:40
GLB_B2_F0 LH 40:0:40
GLB_B2_CD HL 58:0:58
GLB_B2_CD LH 58:0:58
GLB_B2_CLK HL 8:0:8
GLB_B2_CLK LH 8:0:8
GLB_B2_IN16 HL 8:0:8
GLB_B2_IN16 LH 8:0:8
GLB_B2_IN12 HL 8:0:8
GLB_B2_IN12 LH 8:0:8
GLB_B2_IN13 HL 8:0:8
GLB_B2_IN13 LH 8:0:8
GLB_B2_IN17 HL 8:0:8
GLB_B2_IN17 LH 8:0:8
GLB_B2_IN15 HL 8:0:8
GLB_B2_IN15 LH 8:0:8
GLB_B2_IN10 HL 8:0:8
GLB_B2_IN10 LH 8:0:8
GLB_FB200_FB201_FF203_U1_$1N5 SUD1 14:0:14
GLB_FB200_FB201_FF203_U1_$1N5 SUD0 14:0:14
GLB_FB200_FB201_FF203_U1_$1N5 HOLDD1 60:0:60
GLB_FB200_FB201_FF203_U1_$1N5 HOLDD0 60:0:60
GLB_FB200_FB201_FF203_U1_$1N5 HLCQ 4:0:4
GLB_FB200_FB201_FF203_U1_$1N5 LHCQ 4:0:4
GLB_FB200_FB201_FF203_U1_$1N5 POSC1 60:0:60
GLB_FB200_FB201_FF203_U1_$1N5 POSC0 60:0:60
GLB_FB200_FB201_FF203_U1_$1N5 NEGC1 60:0:60
GLB_FB200_FB201_FF203_U1_$1N5 NEGC0 60:0:60
GLB_FB200_FB201_FF203_U1_$1N5 RECRC 0:0:0
GLB_FB200_FB201_FF203_U1_$1N5 HOLDRC 0:0:0
GLB_FB200_FB201_FF203_U1_$1N5 HLRQ 16:0:16
GLB_FB200_FB201_FF203_U1_$1N5 OR_HL 0:0:0
GLB_FB200_FB201_FF203_U1_$1N5 OR_LH 0:0:0
GLB_FB200_FB202_FF200_U1_$1N5 SUD1 14:0:14
GLB_FB200_FB202_FF200_U1_$1N5 SUD0 14:0:14
GLB_FB200_FB202_FF200_U1_$1N5 HOLDD1 60:0:60
GLB_FB200_FB202_FF200_U1_$1N5 HOLDD0 60:0:60
GLB_FB200_FB202_FF200_U1_$1N5 HLCQ 4:0:4
GLB_FB200_FB202_FF200_U1_$1N5 LHCQ 4:0:4
GLB_FB200_FB202_FF200_U1_$1N5 POSC1 60:0:60
GLB_FB200_FB202_FF200_U1_$1N5 POSC0 60:0:60
GLB_FB200_FB202_FF200_U1_$1N5 NEGC1 60:0:60
GLB_FB200_FB202_FF200_U1_$1N5 NEGC0 60:0:60
GLB_FB200_FB202_FF200_U1_$1N5 RECRC 0:0:0
GLB_FB200_FB202_FF200_U1_$1N5 HOLDRC 0:0:0
GLB_FB200_FB202_FF200_U1_$1N5 HLRQ 16:0:16
GLB_FB200_FB202_FF200_U1_$1N5 OR_HL 0:0:0
GLB_FB200_FB202_FF200_U1_$1N5 OR_LH 0:0:0
GLB_FB200_FB202_FF201_U1_$1N5 SUD1 14:0:14
GLB_FB200_FB202_FF201_U1_$1N5 SUD0 14:0:14
GLB_FB200_FB202_FF201_U1_$1N5 HOLDD1 60:0:60
GLB_FB200_FB202_FF201_U1_$1N5 HOLDD0 60:0:60
GLB_FB200_FB202_FF201_U1_$1N5 HLCQ 4:0:4
GLB_FB200_FB202_FF201_U1_$1N5 LHCQ 4:0:4
GLB_FB200_FB202_FF201_U1_$1N5 POSC1 60:0:60
GLB_FB200_FB202_FF201_U1_$1N5 POSC0 60:0:60
GLB_FB200_FB202_FF201_U1_$1N5 NEGC1 60:0:60
GLB_FB200_FB202_FF201_U1_$1N5 NEGC0 60:0:60
GLB_FB200_FB202_FF201_U1_$1N5 RECRC 0:0:0
GLB_FB200_FB202_FF201_U1_$1N5 HOLDRC 0:0:0
GLB_FB200_FB202_FF201_U1_$1N5 HLRQ 16:0:16
GLB_FB200_FB202_FF201_U1_$1N5 OR_HL 0:0:0
GLB_FB200_FB202_FF201_U1_$1N5 OR_LH 0:0:0
GLB_FB200_FB203_FF202_U1_$1N5 SUD1 14:0:14
GLB_FB200_FB203_FF202_U1_$1N5 SUD0 14:0:14
GLB_FB200_FB203_FF202_U1_$1N5 HOLDD1 60:0:60
GLB_FB200_FB203_FF202_U1_$1N5 HOLDD0 60:0:60
GLB_FB200_FB203_FF202_U1_$1N5 HLCQ 4:0:4
GLB_FB200_FB203_FF202_U1_$1N5 LHCQ 4:0:4
GLB_FB200_FB203_FF202_U1_$1N5 POSC1 60:0:60
GLB_FB200_FB203_FF202_U1_$1N5 POSC0 60:0:60
GLB_FB200_FB203_FF202_U1_$1N5 NEGC1 60:0:60
GLB_FB200_FB203_FF202_U1_$1N5 NEGC0 60:0:60
GLB_FB200_FB203_FF202_U1_$1N5 RECRC 0:0:0
GLB_FB200_FB203_FF202_U1_$1N5 HOLDRC 0:0:0
GLB_FB200_FB203_FF202_U1_$1N5 HLRQ 16:0:16
GLB_FB200_FB203_FF202_U1_$1N5 OR_HL 0:0:0
GLB_FB200_FB203_FF202_U1_$1N5 OR_LH 0:0:0
GLB_B2_CLKP HL 74:0:74
GLB_B2_CLKP LH 74:0:74
GLB_B2_IN3B HL 8:0:8
GLB_B2_IN3B LH 8:0:8
GLB_B2_IN16B HL 8:0:8
GLB_B2_IN16B LH 8:0:8
GLB_B2_IN12B HL 8:0:8
GLB_B2_IN12B LH 8:0:8
GLB_B2_IN14B HL 8:0:8
GLB_B2_IN14B LH 8:0:8
GLB_B2_IN7B HL 8:0:8
GLB_B2_IN7B LH 8:0:8
GLB_B2_IN13B HL 8:0:8
GLB_B2_IN13B LH 8:0:8
GLB_B2_IN17B HL 8:0:8
GLB_B2_IN17B LH 8:0:8
GLB_B2_IN15B HL 8:0:8
GLB_B2_IN15B LH 8:0:8
GLB_B2_IN10B HL 8:0:8
GLB_B2_IN10B LH 8:0:8
GLB_B3_P19 HL 20:0:20
GLB_B3_P19 LH 20:0:20
GLB_B3_P16 HL 16:0:16
GLB_B3_P16 LH 16:0:16
GLB_B3_P15 HL 16:0:16
GLB_B3_P15 LH 16:0:16
GLB_B3_P12 HL 20:0:20
GLB_B3_P12 LH 20:0:20
GLB_B3_P11 HL 16:0:16
GLB_B3_P11 LH 16:0:16
GLB_B3_P10 HL 16:0:16
GLB_B3_P10 LH 16:0:16
GLB_B3_P7 HL 16:0:16
GLB_B3_P7 LH 16:0:16
GLB_B3_P6 HL 16:0:16
GLB_B3_P6 LH 16:0:16
GLB_B3_P5 HL 16:0:16
GLB_B3_P5 LH 16:0:16
GLB_B3_P3 HL 16:0:16
GLB_B3_P3 LH 16:0:16
GLB_B3_P2 HL 16:0:16
GLB_B3_P2 LH 16:0:16
GLB_B3_F3 HL 40:0:40
GLB_B3_F3 LH 40:0:40
GLB_B3_F2 HL 40:0:40
GLB_B3_F2 LH 40:0:40
GLB_B3_F1 HL 40:0:40
GLB_B3_F1 LH 40:0:40
GLB_B3_F0 HL 40:0:40
GLB_B3_F0 LH 40:0:40
GLB_B3_CD HL 58:0:58
GLB_B3_CD LH 58:0:58
GLB_B3_CLK HL 8:0:8
GLB_B3_CLK LH 8:0:8
GLB_B3_IN14 HL 8:0:8
GLB_B3_IN14 LH 8:0:8
GLB_B3_IN6 HL 8:0:8
GLB_B3_IN6 LH 8:0:8
GLB_B3_IN16 HL 8:0:8
GLB_B3_IN16 LH 8:0:8
GLB_B3_IN7 HL 8:0:8
GLB_B3_IN7 LH 8:0:8
GLB_B3_IN11 HL 8:0:8
GLB_B3_IN11 LH 8:0:8
GLB_B3_IN17 HL 8:0:8
GLB_B3_IN17 LH 8:0:8
GLB_B3_IN5 HL 8:0:8
GLB_B3_IN5 LH 8:0:8
GLB_FB100_FB101_FF100_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB101_FF100_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB101_FF100_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB101_FF100_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB101_FF100_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB101_FF100_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB101_FF100_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB101_FF100_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB101_FF100_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB101_FF100_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB101_FF100_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB101_FF100_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB101_FF100_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB101_FF100_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB101_FF100_U1_$1N5 OR_LH 0:0:0
GLB_FB100_FB104_FF101_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB104_FF101_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB104_FF101_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB104_FF101_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB104_FF101_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB104_FF101_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB104_FF101_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB104_FF101_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB104_FF101_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB104_FF101_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB104_FF101_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB104_FF101_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB104_FF101_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB104_FF101_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB104_FF101_U1_$1N5 OR_LH 0:0:0
GLB_FB100_FB104_FF102_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB104_FF102_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB104_FF102_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB104_FF102_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB104_FF102_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB104_FF102_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB104_FF102_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB104_FF102_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB104_FF102_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB104_FF102_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB104_FF102_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB104_FF102_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB104_FF102_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB104_FF102_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB104_FF102_U1_$1N5 OR_LH 0:0:0
GLB_FB100_FB104_FF103_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB104_FF103_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB104_FF103_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB104_FF103_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB104_FF103_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB104_FF103_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB104_FF103_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB104_FF103_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB104_FF103_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB104_FF103_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB104_FF103_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB104_FF103_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB104_FF103_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB104_FF103_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB104_FF103_U1_$1N5 OR_LH 0:0:0
GLB_B3_CLKP HL 74:0:74
GLB_B3_CLKP LH 74:0:74
GLB_B3_IN6B HL 8:0:8
GLB_B3_IN6B LH 8:0:8
GLB_B3_IN11B HL 8:0:8
GLB_B3_IN11B LH 8:0:8
GLB_B3_IN16B HL 8:0:8
GLB_B3_IN16B LH 8:0:8
GLB_B3_IN7B HL 8:0:8
GLB_B3_IN7B LH 8:0:8
GLB_B3_IN5B HL 8:0:8
GLB_B3_IN5B LH 8:0:8
GLB_B3_IN17B HL 8:0:8
GLB_B3_IN17B LH 8:0:8
GLB_B5_P19 HL 20:0:20
GLB_B5_P19 LH 20:0:20
GLB_B5_P16 HL 16:0:16
GLB_B5_P16 LH 16:0:16
GLB_B5_P15 HL 16:0:16
GLB_B5_P15 LH 16:0:16
GLB_B5_P12 HL 20:0:20
GLB_B5_P12 LH 20:0:20
GLB_B5_P11 HL 16:0:16
GLB_B5_P11 LH 16:0:16
GLB_B5_P10 HL 16:0:16
GLB_B5_P10 LH 16:0:16
GLB_B5_P7 HL 16:0:16
GLB_B5_P7 LH 16:0:16
GLB_B5_P6 HL 16:0:16
GLB_B5_P6 LH 16:0:16
GLB_B5_P3 HL 16:0:16
GLB_B5_P3 LH 16:0:16
GLB_B5_P2 HL 16:0:16
GLB_B5_P2 LH 16:0:16
GLB_B5_P1 HL 16:0:16
GLB_B5_P1 LH 16:0:16
GLB_B5_F3 HL 40:0:40
GLB_B5_F3 LH 40:0:40
GLB_B5_F2 HL 40:0:40
GLB_B5_F2 LH 40:0:40
GLB_B5_F1 HL 40:0:40
GLB_B5_F1 LH 40:0:40
GLB_B5_F0 HL 40:0:40
GLB_B5_F0 LH 40:0:40
GLB_B5_CD HL 58:0:58
GLB_B5_CD LH 58:0:58
GLB_B5_CLK HL 8:0:8
GLB_B5_CLK LH 8:0:8
GLB_B5_IN14 HL 8:0:8
GLB_B5_IN14 LH 8:0:8
GLB_B5_IN16 HL 8:0:8
GLB_B5_IN16 LH 8:0:8
GLB_B5_IN5 HL 8:0:8
GLB_B5_IN5 LH 8:0:8
GLB_B5_IN9 HL 8:0:8
GLB_B5_IN9 LH 8:0:8
GLB_B5_IN17 HL 8:0:8
GLB_B5_IN17 LH 8:0:8
GLB_B5_IN8 HL 8:0:8
GLB_B5_IN8 LH 8:0:8
GLB_B5_IN15 HL 8:0:8
GLB_B5_IN15 LH 8:0:8
GLB_FB100_FB103_FF101_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB103_FF101_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB103_FF101_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB103_FF101_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB103_FF101_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB103_FF101_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB103_FF101_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB103_FF101_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB103_FF101_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB103_FF101_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB103_FF101_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB103_FF101_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB103_FF101_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB103_FF101_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB103_FF101_U1_$1N5 OR_LH 0:0:0
GLB_FB100_FB103_FF102_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB103_FF102_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB103_FF102_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB103_FF102_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB103_FF102_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB103_FF102_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB103_FF102_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB103_FF102_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB103_FF102_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB103_FF102_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB103_FF102_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB103_FF102_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB103_FF102_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB103_FF102_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB103_FF102_U1_$1N5 OR_LH 0:0:0
GLB_FB100_FB103_FF103_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB103_FF103_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB103_FF103_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB103_FF103_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB103_FF103_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB103_FF103_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB103_FF103_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB103_FF103_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB103_FF103_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB103_FF103_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB103_FF103_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB103_FF103_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB103_FF103_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB103_FF103_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB103_FF103_U1_$1N5 OR_LH 0:0:0
GLB_FB100_FB104_FF100_U1_$1N5 SUD1 14:0:14
GLB_FB100_FB104_FF100_U1_$1N5 SUD0 14:0:14
GLB_FB100_FB104_FF100_U1_$1N5 HOLDD1 60:0:60
GLB_FB100_FB104_FF100_U1_$1N5 HOLDD0 60:0:60
GLB_FB100_FB104_FF100_U1_$1N5 HLCQ 4:0:4
GLB_FB100_FB104_FF100_U1_$1N5 LHCQ 4:0:4
GLB_FB100_FB104_FF100_U1_$1N5 POSC1 60:0:60
GLB_FB100_FB104_FF100_U1_$1N5 POSC0 60:0:60
GLB_FB100_FB104_FF100_U1_$1N5 NEGC1 60:0:60
GLB_FB100_FB104_FF100_U1_$1N5 NEGC0 60:0:60
GLB_FB100_FB104_FF100_U1_$1N5 RECRC 0:0:0
GLB_FB100_FB104_FF100_U1_$1N5 HOLDRC 0:0:0
GLB_FB100_FB104_FF100_U1_$1N5 HLRQ 16:0:16
GLB_FB100_FB104_FF100_U1_$1N5 OR_HL 0:0:0
GLB_FB100_FB104_FF100_U1_$1N5 OR_LH 0:0:0
GLB_B5_CLKP HL 74:0:74
GLB_B5_CLKP LH 74:0:74
GLB_B5_IN16B HL 8:0:8
GLB_B5_IN16B LH 8:0:8
GLB_B5_IN9B HL 8:0:8
GLB_B5_IN9B LH 8:0:8
GLB_B5_IN15B HL 8:0:8
GLB_B5_IN15B LH 8:0:8
GLB_B5_IN17B HL 8:0:8
GLB_B5_IN17B LH 8:0:8
GLB_B5_IN8B HL 8:0:8
GLB_B5_IN8B LH 8:0:8
GLB_B6_P8 HL 20:0:20
GLB_B6_P8 LH 20:0:20
GLB_B6_P4 HL 20:0:20
GLB_B6_P4 LH 20:0:20
GLB_B6_G3 HL 16:0:16
GLB_B6_G3 LH 16:0:16
GLB_B6_G2 HL 16:0:16
GLB_B6_G2 LH 16:0:16
GLB_B6_G1 HL 16:0:16
GLB_B6_G1 LH 16:0:16
GLB_B6_CLK HL 8:0:8
GLB_B6_CLK LH 8:0:8
GLB_B6_P4_xa HL 36:0:36
GLB_B6_P4_xa LH 36:0:36
GLB_B6_P8_xa HL 36:0:36
GLB_B6_P8_xa LH 36:0:36
GLB_G001_Y HL 13:0:13
GLB_G001_Y LH 13:0:13
GLB_GND_947 HL 13:0:13
GLB_GND_947 LH 13:0:13
GLB_B6_IN16 HL 8:0:8
GLB_B6_IN16 LH 8:0:8
GLB_B6_X2O HL 16:0:16
GLB_B6_X2O LH 16:0:16
GLB_B6_X1O HL 16:0:16
GLB_B6_X1O LH 16:0:16
GLB_B6_X0O HL 16:0:16
GLB_B6_X0O LH 16:0:16
GLB_FF001_U1_$1N77 SUD1 14:0:14
GLB_FF001_U1_$1N77 SUD0 14:0:14
GLB_FF001_U1_$1N77 HOLDD1 60:0:60
GLB_FF001_U1_$1N77 HOLDD0 60:0:60
GLB_FF001_U1_$1N77 HLCQ 4:0:4
GLB_FF001_U1_$1N77 LHCQ 4:0:4
GLB_FF001_U1_$1N77 POSC1 60:0:60
GLB_FF001_U1_$1N77 POSC0 60:0:60
GLB_FF001_U1_$1N77 NEGC1 60:0:60
GLB_FF001_U1_$1N77 NEGC0 60:0:60
GLB_FF001_U1_$1N77 RECRC 0:0:0
GLB_FF001_U1_$1N77 HOLDRC 0:0:0
GLB_FF001_U1_$1N77 HLRQ 16:0:16
GLB_FF001_U1_$1N77 OR_HL 0:0:0
GLB_FF001_U1_$1N77 OR_LH 0:0:0
GLB_B6_IN16B HL 8:0:8
GLB_B6_IN16B LH 8:0:8
GLB_B6_IN7B HL 8:0:8
GLB_B6_IN7B LH 8:0:8
GLB_B7_P19 HL 20:0:20
GLB_B7_P19 LH 20:0:20
GLB_B7_P13 HL 20:0:20
GLB_B7_P13 LH 20:0:20
GLB_B7_P12 HL 20:0:20
GLB_B7_P12 LH 20:0:20
GLB_B7_G3 HL 16:0:16
GLB_B7_G3 LH 16:0:16
GLB_B7_CD HL 58:0:58
GLB_B7_CD LH 58:0:58
GLB_B7_CLKP HL 36:0:82
GLB_B7_CLKP LH 36:0:82
GLB_B7_P13_xa HL 36:0:36
GLB_B7_P13_xa LH 36:0:36
GLB_B7_IN4 HL 8:0:8
GLB_B7_IN4 LH 8:0:8
GLB_B7_IN11 HL 8:0:8
GLB_B7_IN11 LH 8:0:8
GLB_B7_X0O HL 16:0:16
GLB_B7_X0O LH 16:0:16
GLB_FF002_U1_$1N77 SUD1 14:0:14
GLB_FF002_U1_$1N77 SUD0 14:0:14
GLB_FF002_U1_$1N77 HOLDD1 60:0:60
GLB_FF002_U1_$1N77 HOLDD0 60:0:60
GLB_FF002_U1_$1N77 HLCQ 4:0:4
GLB_FF002_U1_$1N77 LHCQ 4:0:4
GLB_FF002_U1_$1N77 POSC1 60:0:60
GLB_FF002_U1_$1N77 POSC0 60:0:60
GLB_FF002_U1_$1N77 NEGC1 60:0:60
GLB_FF002_U1_$1N77 NEGC0 60:0:60
GLB_FF002_U1_$1N77 RECRC 0:0:0
GLB_FF002_U1_$1N77 HOLDRC 0:0:0
GLB_FF002_U1_$1N77 HLRQ 16:0:16
GLB_FF002_U1_$1N77 OR_HL 0:0:0
GLB_FF002_U1_$1N77 OR_LH 0:0:0
IOC_L2L_KEYWD_RESET HL 66:0:66
IOC_L2L_KEYWD_RESET LH 66:0:66
IOC_S2X HL 8:0:8
IOC_S2X LH 8:0:8
IOC_IO1_IBUFO HL 18:0:18
IOC_IO1_IBUFO LH 18:0:18
IOC_R3X HL 8:0:8
IOC_R3X LH 8:0:8
IOC_IO63_IBUFO HL 18:0:18
IOC_IO63_IBUFO LH 18:0:18
IOC_IO30_IBUFO HL 18:0:18
IOC_IO30_IBUFO LH 18:0:18
IOC_WRAD HL 16:0:16
IOC_WRAD LH 16:0:16
IOC_IO60_OBUFI HL 4:0:4
IOC_IO60_OBUFI LH 4:0:4
IOC_TB_5US HL 16:0:16
IOC_TB_5US LH 16:0:16
IOC_IO9_OBUFI HL 4:0:4
IOC_IO9_OBUFI LH 4:0:4
IOC_TB_5MS HL 16:0:16
IOC_TB_5MS LH 16:0:16
IOC_IO36_OBUFI HL 4:0:4
IOC_IO36_OBUFI LH 4:0:4
IOC_TB_50US HL 16:0:16
IOC_TB_50US LH 16:0:16
IOC_IO17_OBUFI HL 4:0:4
IOC_IO17_OBUFI LH 4:0:4
IOC_TB_500US HL 16:0:16
IOC_TB_500US LH 16:0:16
IOC_IO53_OBUFI HL 4:0:4
IOC_IO53_OBUFI LH 4:0:4
IOC_TB_2US HL 16:0:16
IOC_TB_2US LH 16:0:16
IOC_IO7_OBUFI HL 4:0:4
IOC_IO7_OBUFI LH 4:0:4
IOC_TB_2MS HL 16:0:16
IOC_TB_2MS LH 16:0:16
IOC_IO38_OBUFI HL 4:0:4
IOC_IO38_OBUFI LH 4:0:4
IOC_TB_20US HL 16:0:16
IOC_TB_20US LH 16:0:16
IOC_IO19_OBUFI HL 4:0:4
IOC_IO19_OBUFI LH 4:0:4
IOC_TB_200US HL 16:0:16
IOC_TB_200US LH 16:0:16
IOC_IO51_OBUFI HL 4:0:4
IOC_IO51_OBUFI LH 4:0:4
IOC_TB_1US HL 16:0:16
IOC_TB_1US LH 16:0:16
IOC_IO39_OBUFI HL 4:0:4
IOC_IO39_OBUFI LH 4:0:4
IOC_TB_1MS HL 16:0:16
IOC_TB_1MS LH 16:0:16
IOC_IO56_OBUFI HL 4:0:4
IOC_IO56_OBUFI LH 4:0:4
IOC_TB_10US HL 16:0:16
IOC_TB_10US LH 16:0:16
IOC_IO4_OBUFI HL 4:0:4
IOC_IO4_OBUFI LH 4:0:4
IOC_TB_100US HL 16:0:16
IOC_TB_100US LH 16:0:16
IOC_IO16_OBUFI HL 4:0:4
IOC_IO16_OBUFI LH 4:0:4
IOC_READY HL 16:0:16
IOC_READY LH 16:0:16
IOC_IO48_OBUFI HL 4:0:4
IOC_IO48_OBUFI LH 4:0:4
IOC_READ HL 16:0:16
IOC_READ LH 16:0:16
IOC_IO52_OBUFI HL 4:0:4
IOC_IO52_OBUFI LH 4:0:4
IOC_CE_RAM HL 16:0:16
IOC_CE_RAM LH 16:0:16
IOC_IO57_OBUFI HL 4:0:4
IOC_IO57_OBUFI LH 4:0:4
IOC_C8 HL 16:0:16
IOC_C8 LH 16:0:16
IOC_IO24_OBUFI HL 4:0:4
IOC_IO24_OBUFI LH 4:0:4
IOC_A11 HL 16:0:16
IOC_A11 LH 16:0:16
IOC_IO0_OBUFI HL 4:0:4
IOC_IO0_OBUFI LH 4:0:4
IOC_A10 HL 16:0:16
IOC_A10 LH 16:0:16
IOC_IO32_OBUFI HL 4:0:4
IOC_IO32_OBUFI LH 4:0:4
IOC_A09 HL 16:0:16
IOC_A09 LH 16:0:16
IOC_IO20_OBUFI HL 4:0:4
IOC_IO20_OBUFI LH 4:0:4
IOC_A08 HL 16:0:16
IOC_A08 LH 16:0:16
IOC_IO21_OBUFI HL 4:0:4
IOC_IO21_OBUFI LH 4:0:4
IOC_A07 HL 16:0:16
IOC_A07 LH 16:0:16
IOC_IO18_OBUFI HL 4:0:4
IOC_IO18_OBUFI LH 4:0:4
IOC_A06 HL 16:0:16
IOC_A06 LH 16:0:16
IOC_IO23_OBUFI HL 4:0:4
IOC_IO23_OBUFI LH 4:0:4
IOC_A05 HL 16:0:16
IOC_A05 LH 16:0:16
IOC_IO33_OBUFI HL 4:0:4
IOC_IO33_OBUFI LH 4:0:4
IOC_A04 HL 16:0:16
IOC_A04 LH 16:0:16
IOC_IO34_OBUFI HL 4:0:4
IOC_IO34_OBUFI LH 4:0:4
IOC_A03 HL 16:0:16
IOC_A03 LH 16:0:16
IOC_IO35_OBUFI HL 4:0:4
IOC_IO35_OBUFI LH 4:0:4
IOC_A02 HL 16:0:16
IOC_A02 LH 16:0:16
IOC_IO5_OBUFI HL 4:0:4
IOC_IO5_OBUFI LH 4:0:4
IOC_A01 HL 16:0:16
IOC_A01 LH 16:0:16
IOC_IO2_OBUFI HL 4:0:4
IOC_IO2_OBUFI LH 4:0:4
IOC_A00 HL 16:0:16
IOC_A00 LH 16:0:16
IOC_IO3_OBUFI HL 4:0:4
IOC_IO3_OBUFI LH 4:0:4
GRP_FB200_FB203_FF203_U1_$1N5_grpi HL 26:0:26
GRP_FB200_FB203_FF203_U1_$1N5_grpi LH 26:0:26
GRP_FB200_FB203_FF203_U1_$1N5_iomux HL 20:0:20
GRP_FB200_FB203_FF203_U1_$1N5_iomux LH 20:0:20
GRP_FB200_FB201_FF202_U1_$1N5_grpi HL 26:0:26
GRP_FB200_FB201_FF202_U1_$1N5_grpi LH 26:0:26
GRP_FB200_FB201_FF202_U1_$1N5_iomux HL 20:0:20
GRP_FB200_FB201_FF202_U1_$1N5_iomux LH 20:0:20
GRP_FB200_FB201_FF201_U1_$1N5_ffb HL 32:0:32
GRP_FB200_FB201_FF201_U1_$1N5_ffb LH 32:0:32
GRP_FB200_FB201_FF201_U1_$1N5_iomux HL 20:0:20
GRP_FB200_FB201_FF201_U1_$1N5_iomux LH 20:0:20
GRP_FB200_FB201_FF200_U1_$1N5_ffb HL 32:0:32
GRP_FB200_FB201_FF200_U1_$1N5_ffb LH 32:0:32
GRP_FB200_FB201_FF200_U1_$1N5_iomux HL 20:0:20
GRP_FB200_FB201_FF200_U1_$1N5_iomux LH 20:0:20
GRP_FB200_FB203_FF202_U1_$1N5_grpi HL 26:0:26
GRP_FB200_FB203_FF202_U1_$1N5_grpi LH 26:0:26
GRP_FB200_FB203_FF202_U1_$1N5_ffb HL 32:0:32
GRP_FB200_FB203_FF202_U1_$1N5_ffb LH 32:0:32
GRP_FB200_FB203_FF202_U1_$1N5_iomux HL 20:0:20
GRP_FB200_FB203_FF202_U1_$1N5_iomux LH 20:0:20
GRP_FF001_U1_$1N77_grpi HL 26:0:26
GRP_FF001_U1_$1N77_grpi LH 26:0:26
GRP_FF001_U1_$1N77_ffb HL 32:0:32
GRP_FF001_U1_$1N77_ffb LH 32:0:32
GRP_FF002_U1_$1N77_grpi HL 26:0:26
GRP_FF002_U1_$1N77_grpi LH 26:0:26
GRP_FF002_U1_$1N77_iomux HL 20:0:20
GRP_FF002_U1_$1N77_iomux LH 20:0:20
GRP_FF003_U1_$1N77_grpi HL 26:0:26
GRP_FF003_U1_$1N77_grpi LH 26:0:26
GRP_FF003_U1_$1N77_iomux HL 20:0:20
GRP_FF003_U1_$1N77_iomux LH 20:0:20
GRP_FB100_FB102_FF100_U1_$1N5_grpi HL 26:0:26
GRP_FB100_FB102_FF100_U1_$1N5_grpi LH 26:0:26
GRP_FB100_FB102_FF100_U1_$1N5_iomux HL 20:0:20
GRP_FB100_FB102_FF100_U1_$1N5_iomux LH 20:0:20
GRP_FB100_FB101_FF103_U1_$1N5_grpi HL 26:0:26
GRP_FB100_FB101_FF103_U1_$1N5_grpi LH 26:0:26
GRP_FB100_FB101_FF103_U1_$1N5_iomux HL 20:0:20
GRP_FB100_FB101_FF103_U1_$1N5_iomux LH 20:0:20
GRP_FB100_FB101_FF102_U1_$1N5_ffb HL 32:0:32
GRP_FB100_FB101_FF102_U1_$1N5_ffb LH 32:0:32
GRP_FB100_FB101_FF101_U1_$1N5_ffb HL 32:0:32
GRP_FB100_FB101_FF101_U1_$1N5_ffb LH 32:0:32
GRP_FB100_FB101_FF101_U1_$1N5_iomux HL 20:0:20
GRP_FB100_FB101_FF101_U1_$1N5_iomux LH 20:0:20
GRP_CLKX_grp HL 26:0:26
GRP_CLKX_grp LH 26:0:26
GRP_FB100_FB101_FF100_U1_$1N5_grpi HL 26:0:26
GRP_FB100_FB101_FF100_U1_$1N5_grpi LH 26:0:26
GRP_FB100_FB101_FF100_U1_$1N5_ffb HL 32:0:32
GRP_FB100_FB101_FF100_U1_$1N5_ffb LH 32:0:32
GRP_FB100_FB101_FF100_U1_$1N5_iomux HL 20:0:20
GRP_FB100_FB101_FF100_U1_$1N5_iomux LH 20:0:20
GRP_FB100_FB103_FF100_U1_$1N5_grpi HL 26:0:26
GRP_FB100_FB103_FF100_U1_$1N5_grpi LH 26:0:26
GRP_FB100_FB103_FF100_U1_$1N5_iomux HL 20:0:20
GRP_FB100_FB103_FF100_U1_$1N5_iomux LH 20:0:20
GRP_FB100_FB102_FF103_U1_$1N5_ffb HL 32:0:32
GRP_FB100_FB102_FF103_U1_$1N5_ffb LH 32:0:32
GRP_FB100_FB102_FF103_U1_$1N5_iomux HL 20:0:20
GRP_FB100_FB102_FF103_U1_$1N5_iomux LH 20:0:20
GRP_FB100_FB102_FF102_U1_$1N5_grpi HL 26:0:26
GRP_FB100_FB102_FF102_U1_$1N5_grpi LH 26:0:26
GRP_FB100_FB102_FF101_U1_$1N5_ffb HL 32:0:32
GRP_FB100_FB102_FF101_U1_$1N5_ffb LH 32:0:32
GRP_FB100_FB102_FF101_U1_$1N5_iomux HL 20:0:20
GRP_FB100_FB102_FF101_U1_$1N5_iomux LH 20:0:20
GRP_FB200_FB203_FF201_U1_$1N5_grpi HL 26:0:26
GRP_FB200_FB203_FF201_U1_$1N5_grpi LH 26:0:26
GRP_FB200_FB203_FF201_U1_$1N5_iomux HL 20:0:20
GRP_FB200_FB203_FF201_U1_$1N5_iomux LH 20:0:20
GRP_FB200_FB203_FF200_U1_$1N5_ffb HL 32:0:32
GRP_FB200_FB203_FF200_U1_$1N5_ffb LH 32:0:32
GRP_FB200_FB203_FF200_U1_$1N5_iomux HL 20:0:20
GRP_FB200_FB203_FF200_U1_$1N5_iomux LH 20:0:20
GRP_FB200_FB202_FF203_U1_$1N5_ffb HL 32:0:32
GRP_FB200_FB202_FF203_U1_$1N5_ffb LH 32:0:32
GRP_FB200_FB202_FF203_U1_$1N5_iomux HL 20:0:20
GRP_FB200_FB202_FF203_U1_$1N5_iomux LH 20:0:20
GRP_FB200_FB202_FF202_U1_$1N5_grpi HL 26:0:26
GRP_FB200_FB202_FF202_U1_$1N5_grpi LH 26:0:26
GRP_FB200_FB202_FF202_U1_$1N5_iomux HL 20:0:20
GRP_FB200_FB202_FF202_U1_$1N5_iomux LH 20:0:20
GRP_FB200_FB202_FF201_U1_$1N5_grpi HL 26:0:26
GRP_FB200_FB202_FF201_U1_$1N5_grpi LH 26:0:26
GRP_FB200_FB202_FF201_U1_$1N5_iomux HL 20:0:20
GRP_FB200_FB202_FF201_U1_$1N5_iomux LH 20:0:20
GRP_S1X_grp HL 26:0:26
GRP_S1X_grp LH 26:0:26
GRP_R3X_clk1 HL 20:0:20
GRP_R3X_clk1 LH 20:0:20
GRP_FB200_FB202_FF200_U1_$1N5_ffb HL 32:0:32
GRP_FB200_FB202_FF200_U1_$1N5_ffb LH 32:0:32
GRP_FB200_FB202_FF200_U1_$1N5_iomux HL 20:0:20
GRP_FB200_FB202_FF200_U1_$1N5_iomux LH 20:0:20
GRP_FB200_FB201_FF203_U1_$1N5_grpi HL 26:0:26
GRP_FB200_FB201_FF203_U1_$1N5_grpi LH 26:0:26
GRP_FB200_FB201_FF203_U1_$1N5_iomux HL 20:0:20
GRP_FB200_FB201_FF203_U1_$1N5_iomux LH 20:0:20
GRP_FB100_FB104_FF103_U1_$1N5_grpi HL 26:0:26
GRP_FB100_FB104_FF103_U1_$1N5_grpi LH 26:0:26
GRP_FB100_FB104_FF103_U1_$1N5_iomux HL 20:0:20
GRP_FB100_FB104_FF103_U1_$1N5_iomux LH 20:0:20
GRP_FB100_FB104_FF102_U1_$1N5_grpi HL 26:0:26
GRP_FB100_FB104_FF102_U1_$1N5_grpi LH 26:0:26
GRP_FB100_FB104_FF101_U1_$1N5_ffb HL 32:0:32
GRP_FB100_FB104_FF101_U1_$1N5_ffb LH 32:0:32
GRP_FB100_FB104_FF101_U1_$1N5_iomux HL 20:0:20
GRP_FB100_FB104_FF101_U1_$1N5_iomux LH 20:0:20
GRP_FB100_FB104_FF100_U1_$1N5_grpi HL 26:0:26
GRP_FB100_FB104_FF100_U1_$1N5_grpi LH 26:0:26
GRP_FB100_FB104_FF100_U1_$1N5_ffb HL 32:0:32
GRP_FB100_FB104_FF100_U1_$1N5_ffb LH 32:0:32
GRP_FB100_FB104_FF100_U1_$1N5_iomux HL 20:0:20
GRP_FB100_FB104_FF100_U1_$1N5_iomux LH 20:0:20
GRP_FB100_FB103_FF103_U1_$1N5_ffb HL 32:0:32
GRP_FB100_FB103_FF103_U1_$1N5_ffb LH 32:0:32
GRP_FB100_FB103_FF103_U1_$1N5_iomux HL 20:0:20
GRP_FB100_FB103_FF103_U1_$1N5_iomux LH 20:0:20
GRP_FB100_FB103_FF102_U1_$1N5_grpi HL 26:0:26
GRP_FB100_FB103_FF102_U1_$1N5_grpi LH 26:0:26
GRP_FB100_FB103_FF101_U1_$1N5_grpi HL 26:0:26
GRP_FB100_FB103_FF101_U1_$1N5_grpi LH 26:0:26
GRP_FB100_FB103_FF101_U1_$1N5_iomux HL 20:0:20
GRP_FB100_FB103_FF101_U1_$1N5_iomux LH 20:0:20
GRP_GND_947_iomux HL 20:0:20
GRP_GND_947_iomux LH 20:0:20
GRP_G001_Y_iomux HL 20:0:20
GRP_G001_Y_iomux LH 20:0:20
GRP_S2X_clk0 HL 20:0:20
GRP_S2X_clk0 LH 20:0:20
GRP_R2X_grp HL 26:0:26
GRP_R2X_grp LH 26:0:26
GRP_L2L_KEYWD_RESET_glb HL 48:0:48
GRP_L2L_KEYWD_RESET_glb LH 48:0:48

END; // TIMING

END;  // LAF
