# Full_Adder_Verilog
 Full Adder Implementation Using Two Half Adders in Verilog with Xilinx Vivado
