<HTML>
<HEAD>
<TITLE>18116047/</TITLE>
</HEAD>
<BODY BGCOLOR=white>
<HR>
18116059/<p><PRE>
&gt;&gt;&gt;&gt; file: solution_1.v
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 09.04.2019 02:00:57
// Design Name: 
// Module Name: fifo
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module fifo (clk, reset, rd, wr, w_data, r_data, empty, full);
input clk, reset, rd, wr;
input [7:0]  w_data;
output reg [7:0] r_data;
output reg  empty, full;
integer read_counter, write_counter;
reg [7:0] FIFO [7:0];


always @ (posedge clk)
begin

if(reset)
begin
empty = 1;
full = 0;
read_counter = -1;
write_counter = -1;
end

else 
begin 
if(rd==1 && empty==0)
begin
    r_data = FIFO[read_counter];
    full=0;
    FIFO[read_counter]=0;      //assigning 0 means deleting data from that position
    read_counter=(read_counter+1)%8;
if(read_counter==write_counter)
    begin
        read_counter=-1;
        write_counter=-1;
        empty=1;
    end
end

if(wr == 1 && full==0)
begin
if( read_counter&lt;0)
begin
    read_counter=0;
    write_counter=0;
    empty=0;
end
if((write_counter==7)&&(read_counter==0))
    full=1;
if(write_counter==(read_counter-1))
    full=1;
FIFO[write_counter] = w_data;
write_counter = (write_counter+1)%8;
    
end


end
end

endmodule
&gt;&gt;&gt;&gt; file: tb_1.v
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 19.04.2019 01:18:51
// Design Name: 
// Module Name: fifo_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
module fifo_tb;
reg clk, rd, wr, reset;
reg [7:0] w_data;
<A NAME="0"></A><FONT color = #FF0000><A HREF="match248-0.html#0" TARGET="0"><IMG SRC="../../bitmaps/tm_0_6.gif" ALT="other" BORDER="0" ALIGN=left></A>

wire full, empty;
wire [7:0] r_data;

fifo uut (.reset(reset), .clk(clk), .rd(rd), .wr(wr), .r_data(r_data), .w_data(w_data), .full(full), .empty(empty));
</FONT>
initial begin
clk  = 1'b0;
w_data = 8'h0;
rd  = 1'b0;
wr  = 1'b0;
reset  = 1'b1;

#50
reset = 1'b0;
wr = 1'b1;
w_data = 8'h1;

#20
w_data = 8'h2;

#20
w_data = 8'h3;

#20
w_data = 8'h4;

#20
w_data = 8'h5;

#20
w_data = 8'h6;

#20
w_data = 8'h7;

#20
w_data = 8'h0;

#20
wr = 1'b0;
rd = 1'b1;
end

always #10 clk = ~clk;
endmodule
</PRE>
</PRE>
</BODY>
</HTML>
