
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.732950                       # Number of seconds simulated
sim_ticks                                1732949597500                       # Number of ticks simulated
final_tick                               1732949597500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 509390                       # Simulator instruction rate (inst/s)
host_op_rate                                   838829                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1765493972                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666216                       # Number of bytes of host memory used
host_seconds                                   981.57                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          147392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       535985408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536132800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       147392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        147392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534111296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534111296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8374772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8377075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8345489                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8345489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              85053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          309290823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             309375876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         85053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            85053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       308209366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            308209366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       308209366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             85053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         309290823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            617585242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8377075                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8345489                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8377075                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8345489                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536131648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534109504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536132800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534111296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            523786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            523714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            523709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            523553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           523590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           523858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           523831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           523731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            521736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            521599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            521763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521668                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1732936582500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8377075                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8345489                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8377056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 520919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 520966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1425820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    750.614490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   566.749493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.442821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       170387     11.95%     11.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        68337      4.79%     16.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        79922      5.61%     22.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56834      3.99%     26.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        72030      5.05%     31.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        58053      4.07%     35.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        68918      4.83%     40.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34107      2.39%     42.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       817232     57.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1425820                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.079885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.042214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.818383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        520959    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520964                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.195472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515931     99.03%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               55      0.01%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4953      0.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520964                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 164556201500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            321626020250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41885285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19643.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38393.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       309.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       308.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    309.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    308.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7606908                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7689790                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     103628.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5089484820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2705125335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             29903548080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21780079380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         84299719920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          97356711930                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5871687360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    200884276920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     85974520800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     214846963905                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           748734936600                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            432.058114                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1504097102750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   7622628250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35810020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 839678557000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 223896396750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  185404392250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 440537603250                       # Time in different power states
system.mem_ctrls_1.actEnergy               5090869980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2705861565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             29908638900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21783227040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         84068615280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          97334182680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5869990080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    200462114400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     85688763360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     215169380430                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           748106728425                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            431.695604                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1504180297000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   7603906500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35707982000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 841397360750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 223153806250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  185452141000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 439634401000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1732949597500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3465899195                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3465899195                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8420614                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2045.570385                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263251881                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8422662                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.255188                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7987396500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2045.570385                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          756                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1168                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         551771748                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        551771748                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    157101552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157101552                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106150329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106150329                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263251881                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263251881                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263251881                       # number of overall hits
system.cpu.dcache.overall_hits::total       263251881                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       112831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        112831                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8309831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8309831                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8422662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8422662                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8422662                       # number of overall misses
system.cpu.dcache.overall_misses::total       8422662                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  27009417000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27009417000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 741133495000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 741133495000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 768142912000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 768142912000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 768142912000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 768142912000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000718                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000718                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.072600                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072600                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031003                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 239379.399279                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 239379.399279                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 89187.553273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89187.553273                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91199.541428                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91199.541428                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91199.541428                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91199.541428                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8387061                       # number of writebacks
system.cpu.dcache.writebacks::total           8387061                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       112831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       112831                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8309831                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8309831                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8422662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8422662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8422662                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8422662                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  26896586000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26896586000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 732823664000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 732823664000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 759720250000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 759720250000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 759720250000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 759720250000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.072600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 238379.399279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 238379.399279                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88187.553273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88187.553273                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 90199.541428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90199.541428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 90199.541428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90199.541428                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2158923                       # number of replacements
system.cpu.icache.tags.tagsinuse           455.674202                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673194222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2159435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            311.745536                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      896899093500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   455.674202                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.889989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.889989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1352866749                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1352866749                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673194222                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673194222                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673194222                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673194222                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673194222                       # number of overall hits
system.cpu.icache.overall_hits::total       673194222                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      2159435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2159435                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      2159435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2159435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      2159435                       # number of overall misses
system.cpu.icache.overall_misses::total       2159435                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  28361000500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  28361000500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  28361000500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  28361000500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  28361000500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  28361000500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003197                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003197                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003197                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13133.528215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13133.528215                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13133.528215                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13133.528215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13133.528215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13133.528215                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2158923                       # number of writebacks
system.cpu.icache.writebacks::total           2158923                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      2159435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2159435                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      2159435                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2159435                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      2159435                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2159435                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  26201565500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  26201565500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  26201565500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  26201565500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  26201565500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  26201565500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003197                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003197                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12133.528215                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12133.528215                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12133.528215                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12133.528215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12133.528215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12133.528215                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   8362740                       # number of replacements
system.l2.tags.tagsinuse                 16314.102434                       # Cycle average of tags in use
system.l2.tags.total_refs                    12782099                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8379124                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.525470                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9416892000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      198.655075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        312.048596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15803.398763                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.012125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.019046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.964563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995734                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          875                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15419                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  93025656                       # Number of tag accesses
system.l2.tags.data_accesses                 93025656                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8387061                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8387061                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2158923                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2158923                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              15086                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15086                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         2157132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2157132                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          32804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             32804                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               2157132                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 47890                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2205022                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              2157132                       # number of overall hits
system.l2.overall_hits::cpu.data                47890                       # number of overall hits
system.l2.overall_hits::total                 2205022                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8294745                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8294745                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2303                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2303                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        80027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           80027                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2303                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8374772                       # number of demand (read+write) misses
system.l2.demand_misses::total                8377075                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2303                       # number of overall misses
system.l2.overall_misses::cpu.data            8374772                       # number of overall misses
system.l2.overall_misses::total               8377075                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 720200435000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  720200435000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    288386000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    288386000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  26382769000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26382769000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     288386000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  746583204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     746871590000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    288386000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 746583204000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    746871590000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8387061                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8387061                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2158923                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2158923                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8309831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8309831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      2159435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2159435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       112831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        112831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           2159435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8422662                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10582097                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          2159435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8422662                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10582097                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.998185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998185                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001066                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001066                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.709264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.709264                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001066                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.994314                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791627                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001066                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.994314                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791627                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86826.109181                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86826.109181                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 125221.884498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 125221.884498                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 329673.347745                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 329673.347745                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 125221.884498                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89146.690083                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89156.607766                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 125221.884498                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89146.690083                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89156.607766                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8345489                       # number of writebacks
system.l2.writebacks::total                   8345489                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          410                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           410                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8294745                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8294745                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2303                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        80027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        80027                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8374772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8377075                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8374772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8377075                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 637252985000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 637252985000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    265356000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    265356000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  25582499000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25582499000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    265356000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 662835484000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 663100840000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    265356000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 662835484000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 663100840000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.998185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.709264                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.709264                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.994314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791627                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.994314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.791627                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76826.109181                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76826.109181                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 115221.884498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 115221.884498                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 319673.347745                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 319673.347745                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 115221.884498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79146.690083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79156.607766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 115221.884498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79146.690083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79156.607766                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      16737474                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8360399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82330                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8345489                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14910                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8294745                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8294745                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82330                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25114549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25114549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25114549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1070244096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1070244096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1070244096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8377075                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8377075    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8377075                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50129466000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44078527000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     21161634                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10579537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2751                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2751                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1732949597500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2272266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16732550                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2158923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           50804                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8309831                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8309831                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2159435                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       112831                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6477793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25265938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31743731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    276374912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1075822272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1352197184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8362740                       # Total snoops (count)
system.tol2bus.snoopTraffic                 534111296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18944837                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000145                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012052                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18942085     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2752      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18944837                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21126801000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3239152500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12633993000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
