Warning (10268): Verilog HDL information at weights.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/weights.sv Line: 15
