Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/leon/Documents/Code/sistemas-empotrados-S6/ISE/Practica2/main_isim_beh.exe -prj /home/leon/Documents/Code/sistemas-empotrados-S6/ISE/Practica2/main_beh.prj work.main 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "/home/leon/Documents/Code/sistemas-empotrados-S6/ISE/Practica2/split8.vhd" into library work
Parsing VHDL file "/home/leon/Documents/Code/sistemas-empotrados-S6/ISE/Practica2/program.vhd" into library work
Parsing VHDL file "/home/leon/Documents/Code/sistemas-empotrados-S6/ISE/Practica2/out_port.vhd" into library work
Parsing VHDL file "/home/leon/Documents/Code/sistemas-empotrados-S6/ISE/Practica2/nibble2byte_custom.vhd" into library work
Parsing VHDL file "/home/leon/Documents/Code/sistemas-empotrados-S6/ISE/Practica2/kcpsm6.vhd" into library work
Parsing VHDL file "/home/leon/Documents/Code/sistemas-empotrados-S6/ISE/Practica2/byte2nibble.vhd" into library work
Parsing VHDL file "/home/leon/Documents/Code/sistemas-empotrados-S6/ISE/Practica2/main.vhf" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 126028 KB
Fuse CPU Usage: 940 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package jtag_loader_pkg
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture lut6_2_v of entity LUT6_2 [\LUT6_2("11111111111111111111010...]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture lut6_v of entity LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture ram32m_v of entity RAM32M [\RAM32M("00000000000000000000000...]
Compiling architecture ram64m_v of entity RAM64M [\RAM64M("00000000000000000000000...]
Compiling architecture low_level_definition of entity kcpsm6 [\kcpsm6(('0','0','0','0','0','0'...]
Compiling architecture behavioral of entity byte2nibble [byte2nibble_default]
Compiling architecture behavioral of entity split8 [split8_default]
Compiling architecture behavioral of entity nibble2byte_custom [nibble2byte_custom_default]
Compiling architecture behavioral of entity out_port [out_port_default]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture ramb16bwer_v of entity RAMB16BWER [\RAMB16BWER(18,18,0,0,false,fals...]
Compiling architecture low_level_definition of entity program [\program("S6",1,0)(1,2)\]
Compiling architecture behavioral of entity main
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 114 VHDL Units
Built simulation executable /home/leon/Documents/Code/sistemas-empotrados-S6/ISE/Practica2/main_isim_beh.exe
Fuse Memory Usage: 1773104 KB
Fuse CPU Usage: 1300 ms
GCC CPU Usage: 2720 ms
