// Seed: 1891147363
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    input tri1 id_6,
    input tri0 id_7,
    id_13 = -1,
    input wand id_8,
    output wand id_9,
    input tri0 id_10,
    input wire id_11
);
  assign id_9 = id_1 & 1;
  assign id_0 = -1;
  logic [7:0] id_14;
  assign id_13 = id_14;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  tri0 id_15 = id_8;
  assign id_14 = id_14[(-1)];
endmodule
