// Seed: 4071937625
module module_0;
  always_latch id_1[-1 : 1==1] <= -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri  id_0,
    output wire id_1,
    output tri  id_2,
    output tri0 id_3,
    input  tri1 id_4
);
  initial id_2 = -1;
  genvar id_6;
  assign id_1 = id_6;
  module_0 modCall_1 ();
  and primCall (id_0, id_4, id_6);
endmodule
module module_2;
  assign id_1 = id_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input supply0 id_0,
    input supply0 id_1,
    input tri0 id_2
);
  wire id_4, id_5;
  module_0 modCall_1 ();
endmodule
