// Seed: 4288996233
module module_0;
  logic id_1;
  ;
  logic id_2 = 1;
  assign module_2.id_2 = 0;
  assign id_1 = 1'b0;
  tri1 id_3 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd54
) ();
  logic _id_1;
  ;
  genvar id_2;
  module_0 modCall_1 ();
  wire [(  1 'b0 ) : id_1] id_3[-1  +  id_1  >>  (  -1  -  1  ) : 1], id_4, id_5;
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    input wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    output wire id_5,
    output supply1 id_6,
    output wand id_7,
    output tri0 id_8,
    input wor id_9
);
  parameter id_11 = 1 / -1;
  module_0 modCall_1 ();
  assign id_5 = -1;
endmodule
