<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="415" />
   <irq preferredWidth="34" />
   <name preferredWidth="235" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="358" />
   <clocksource preferredWidth="356" />
   <frequency preferredWidth="338" />
  </columns>
 </clocktable>
 <window width="1920" height="1056" x="1594" y="111" />
 <library
   expandedCategories="Project/System,Library/Memories and Memory Controllers/External Memory Interfaces/DDR Interfaces,Library/Interface Protocols,Library/Verification,Library/Memories and Memory Controllers/External Memory Interfaces/SDRAM Interfaces,Library/Bridges/Memory-Mapped,Library/Memories and Memory Controllers,Library/Clock and Reset,Library/Peripherals,Library/DSP,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Interfaces/Flash,Library/Qsys Interconnect/Memory-Mapped,Project/Other,Library/DSP/Error Detection_Correction,Project/Terasic Technologies Inc./DE2_115,Library/Verification/Debug &amp; Performance,Library/Memories and Memory Controllers/External Memory Interfaces/LPDDR2 Interfaces,Library/Verification/Simulation,Library/Memories and Memory Controllers/On-Chip,Library/Memories and Memory Controllers/External Memory Interfaces/Flash Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces,Library/Interface Protocols/PCI,Library/Interface Protocols/DisplayPort,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Interfaces,Library/DSP/Video and Image Processing,Library/Embedded Processors,Library/Bridges/Streaming,Library/Peripherals/Display,Library/Interface Protocols/Transceiver PHY,Project/Terasic Technologies Inc.,Library/Window Bridge,Library/Bridges and Adapters,Library/Qsys Interconnect/Interrupt,Library/Interface Protocols/Ethernet/Submodules,Library/Interface Protocols/Serial,Library/Bridges and Adapters/DMA,Library/Memories and Memory Controllers/External Memory Interfaces/DDR3 Interfaces,Library/Qsys Interconnect,Library/Memories and Memory Controllers/External Memory Interfaces/Pattern Generators,Library,Library/Memories and Memory Controllers/External Memory Interfaces/DDR2 Interfaces,Library/Peripherals/Multiprocessor Coordination,Library/Peripherals/Debug and Performance,Library/Interface Protocols/Ethernet/Example Designs,Library/Interface Protocols/Ethernet,Library/Bridges,Library/Qsys Interconnect/AHB,Library/Interface Protocols/Interlaken,Library/Qsys Interconnect/AXI Interface,Library/Memories and Memory Controllers/External Memory Interfaces/QDR II Interfaces,Library/Bridges and Adapters/Streaming,Library/Interface Protocols/Ethernet/Example,Library/Qsys Interconnect/Tri-State Components,Project,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Models" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="0" />
</preferences>
