-sverilog $LAB_PATH/RTL/DEFINES.sv
-sverilog $LAB_PATH/RTL/BRIDGE_FIFO.sv
-sverilog $LAB_PATH/RTL/BRIDGE_ENGINE.sv
-sverilog $LAB_PATH/RTL/MASTER_APB.sv
-sverilog $LAB_PATH/RTL/SLAVE_AXI_READER.sv
-sverilog $LAB_PATH/RTL/SLAVE_AXI_WRITER.sv
-sverilog $LAB_PATH/RTL/AXI2APB_TOP.sv