Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Oct 17 14:44:03 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: comp1/clk_stat_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.060        0.000                      0                   29        0.237        0.000                      0                   29        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.060        0.000                      0                   29        0.237        0.000                      0                   29        4.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.890ns (26.530%)  route 2.465ns (73.470%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.625     5.227    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  comp1/clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.106     6.851    comp1/clock_counter_reg[3]
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124     6.975 r  comp1/clock_counter[0]_i_5/O
                         net (fo=1, routed)           0.548     7.524    comp1/clock_counter[0]_i_5_n_0
    SLICE_X31Y108        LUT6 (Prop_lut6_I3_O)        0.124     7.648 r  comp1/clock_counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.807    comp1/clock_counter[0]_i_3_n_0
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124     7.931 r  comp1/clock_counter[0]_i_1/O
                         net (fo=14, routed)          0.651     8.582    comp1/clear
    SLICE_X30Y108        FDRE                                         r  comp1/clock_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.503    14.925    comp1/CLK100MHZ
    SLICE_X30Y108        FDRE                                         r  comp1/clock_counter_reg[10]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X30Y108        FDRE (Setup_fdre_C_R)       -0.524    14.642    comp1/clock_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.890ns (26.530%)  route 2.465ns (73.470%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.625     5.227    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  comp1/clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.106     6.851    comp1/clock_counter_reg[3]
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124     6.975 r  comp1/clock_counter[0]_i_5/O
                         net (fo=1, routed)           0.548     7.524    comp1/clock_counter[0]_i_5_n_0
    SLICE_X31Y108        LUT6 (Prop_lut6_I3_O)        0.124     7.648 r  comp1/clock_counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.807    comp1/clock_counter[0]_i_3_n_0
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124     7.931 r  comp1/clock_counter[0]_i_1/O
                         net (fo=14, routed)          0.651     8.582    comp1/clear
    SLICE_X30Y108        FDRE                                         r  comp1/clock_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.503    14.925    comp1/CLK100MHZ
    SLICE_X30Y108        FDRE                                         r  comp1/clock_counter_reg[11]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X30Y108        FDRE (Setup_fdre_C_R)       -0.524    14.642    comp1/clock_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.890ns (26.530%)  route 2.465ns (73.470%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.625     5.227    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  comp1/clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.106     6.851    comp1/clock_counter_reg[3]
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124     6.975 r  comp1/clock_counter[0]_i_5/O
                         net (fo=1, routed)           0.548     7.524    comp1/clock_counter[0]_i_5_n_0
    SLICE_X31Y108        LUT6 (Prop_lut6_I3_O)        0.124     7.648 r  comp1/clock_counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.807    comp1/clock_counter[0]_i_3_n_0
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124     7.931 r  comp1/clock_counter[0]_i_1/O
                         net (fo=14, routed)          0.651     8.582    comp1/clear
    SLICE_X30Y108        FDRE                                         r  comp1/clock_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.503    14.925    comp1/CLK100MHZ
    SLICE_X30Y108        FDRE                                         r  comp1/clock_counter_reg[8]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X30Y108        FDRE (Setup_fdre_C_R)       -0.524    14.642    comp1/clock_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.890ns (26.530%)  route 2.465ns (73.470%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.625     5.227    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  comp1/clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.106     6.851    comp1/clock_counter_reg[3]
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124     6.975 r  comp1/clock_counter[0]_i_5/O
                         net (fo=1, routed)           0.548     7.524    comp1/clock_counter[0]_i_5_n_0
    SLICE_X31Y108        LUT6 (Prop_lut6_I3_O)        0.124     7.648 r  comp1/clock_counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.807    comp1/clock_counter[0]_i_3_n_0
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124     7.931 r  comp1/clock_counter[0]_i_1/O
                         net (fo=14, routed)          0.651     8.582    comp1/clear
    SLICE_X30Y108        FDRE                                         r  comp1/clock_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.503    14.925    comp1/CLK100MHZ
    SLICE_X30Y108        FDRE                                         r  comp1/clock_counter_reg[9]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X30Y108        FDRE (Setup_fdre_C_R)       -0.524    14.642    comp1/clock_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.890ns (27.339%)  route 2.365ns (72.661%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.625     5.227    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  comp1/clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.106     6.851    comp1/clock_counter_reg[3]
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124     6.975 r  comp1/clock_counter[0]_i_5/O
                         net (fo=1, routed)           0.548     7.524    comp1/clock_counter[0]_i_5_n_0
    SLICE_X31Y108        LUT6 (Prop_lut6_I3_O)        0.124     7.648 r  comp1/clock_counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.807    comp1/clock_counter[0]_i_3_n_0
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124     7.931 r  comp1/clock_counter[0]_i_1/O
                         net (fo=14, routed)          0.551     8.483    comp1/clear
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.504    14.926    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[0]/C
                         clock pessimism              0.301    15.227    
                         clock uncertainty           -0.035    15.192    
    SLICE_X30Y106        FDRE (Setup_fdre_C_R)       -0.524    14.668    comp1/clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.890ns (27.339%)  route 2.365ns (72.661%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.625     5.227    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  comp1/clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.106     6.851    comp1/clock_counter_reg[3]
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124     6.975 r  comp1/clock_counter[0]_i_5/O
                         net (fo=1, routed)           0.548     7.524    comp1/clock_counter[0]_i_5_n_0
    SLICE_X31Y108        LUT6 (Prop_lut6_I3_O)        0.124     7.648 r  comp1/clock_counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.807    comp1/clock_counter[0]_i_3_n_0
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124     7.931 r  comp1/clock_counter[0]_i_1/O
                         net (fo=14, routed)          0.551     8.483    comp1/clear
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.504    14.926    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[1]/C
                         clock pessimism              0.301    15.227    
                         clock uncertainty           -0.035    15.192    
    SLICE_X30Y106        FDRE (Setup_fdre_C_R)       -0.524    14.668    comp1/clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.890ns (27.339%)  route 2.365ns (72.661%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.625     5.227    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  comp1/clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.106     6.851    comp1/clock_counter_reg[3]
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124     6.975 r  comp1/clock_counter[0]_i_5/O
                         net (fo=1, routed)           0.548     7.524    comp1/clock_counter[0]_i_5_n_0
    SLICE_X31Y108        LUT6 (Prop_lut6_I3_O)        0.124     7.648 r  comp1/clock_counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.807    comp1/clock_counter[0]_i_3_n_0
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124     7.931 r  comp1/clock_counter[0]_i_1/O
                         net (fo=14, routed)          0.551     8.483    comp1/clear
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.504    14.926    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[2]/C
                         clock pessimism              0.301    15.227    
                         clock uncertainty           -0.035    15.192    
    SLICE_X30Y106        FDRE (Setup_fdre_C_R)       -0.524    14.668    comp1/clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.890ns (27.339%)  route 2.365ns (72.661%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.625     5.227    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  comp1/clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.106     6.851    comp1/clock_counter_reg[3]
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124     6.975 r  comp1/clock_counter[0]_i_5/O
                         net (fo=1, routed)           0.548     7.524    comp1/clock_counter[0]_i_5_n_0
    SLICE_X31Y108        LUT6 (Prop_lut6_I3_O)        0.124     7.648 r  comp1/clock_counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.807    comp1/clock_counter[0]_i_3_n_0
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124     7.931 r  comp1/clock_counter[0]_i_1/O
                         net (fo=14, routed)          0.551     8.483    comp1/clear
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.504    14.926    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[3]/C
                         clock pessimism              0.301    15.227    
                         clock uncertainty           -0.035    15.192    
    SLICE_X30Y106        FDRE (Setup_fdre_C_R)       -0.524    14.668    comp1/clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.890ns (27.672%)  route 2.326ns (72.328%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.625     5.227    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  comp1/clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.106     6.851    comp1/clock_counter_reg[3]
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124     6.975 r  comp1/clock_counter[0]_i_5/O
                         net (fo=1, routed)           0.548     7.524    comp1/clock_counter[0]_i_5_n_0
    SLICE_X31Y108        LUT6 (Prop_lut6_I3_O)        0.124     7.648 r  comp1/clock_counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.807    comp1/clock_counter[0]_i_3_n_0
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124     7.931 r  comp1/clock_counter[0]_i_1/O
                         net (fo=14, routed)          0.512     8.444    comp1/clear
    SLICE_X30Y107        FDRE                                         r  comp1/clock_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.503    14.925    comp1/CLK100MHZ
    SLICE_X30Y107        FDRE                                         r  comp1/clock_counter_reg[4]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    14.642    comp1/clock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.890ns (27.672%)  route 2.326ns (72.328%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.625     5.227    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  comp1/clock_counter_reg[3]/Q
                         net (fo=2, routed)           1.106     6.851    comp1/clock_counter_reg[3]
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124     6.975 r  comp1/clock_counter[0]_i_5/O
                         net (fo=1, routed)           0.548     7.524    comp1/clock_counter[0]_i_5_n_0
    SLICE_X31Y108        LUT6 (Prop_lut6_I3_O)        0.124     7.648 r  comp1/clock_counter[0]_i_3/O
                         net (fo=2, routed)           0.160     7.807    comp1/clock_counter[0]_i_3_n_0
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124     7.931 r  comp1/clock_counter[0]_i_1/O
                         net (fo=14, routed)          0.512     8.444    comp1/clear
    SLICE_X30Y107        FDRE                                         r  comp1/clock_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.503    14.925    comp1/CLK100MHZ
    SLICE_X30Y107        FDRE                                         r  comp1/clock_counter_reg[5]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    14.642    comp1/clock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  6.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clk_stat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.757%)  route 0.135ns (39.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.564     1.483    comp1/CLK100MHZ
    SLICE_X30Y109        FDRE                                         r  comp1/clock_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  comp1/clock_counter_reg[12]/Q
                         net (fo=3, routed)           0.135     1.782    comp1/clock_counter_reg[12]
    SLICE_X31Y108        LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  comp1/clk_stat_i_1/O
                         net (fo=1, routed)           0.000     1.827    comp1/clk_stat_i_1_n_0
    SLICE_X31Y108        FDRE                                         r  comp1/clk_stat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.835     2.000    comp1/CLK100MHZ
    SLICE_X31Y108        FDRE                                         r  comp1/clk_stat_reg/C
                         clock pessimism             -0.500     1.499    
    SLICE_X31Y108        FDRE (Hold_fdre_C_D)         0.091     1.590    comp1/clk_stat_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.565     1.484    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  comp1/clock_counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.774    comp1/clock_counter_reg[2]
    SLICE_X30Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  comp1/clock_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.884    comp1/clock_counter_reg[0]_i_2_n_5
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.836     2.001    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[2]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.134     1.618    comp1/clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.564     1.483    comp1/CLK100MHZ
    SLICE_X30Y108        FDRE                                         r  comp1/clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  comp1/clock_counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.773    comp1/clock_counter_reg[10]
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  comp1/clock_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    comp1/clock_counter_reg[8]_i_1_n_5
    SLICE_X30Y108        FDRE                                         r  comp1/clock_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.835     2.000    comp1/CLK100MHZ
    SLICE_X30Y108        FDRE                                         r  comp1/clock_counter_reg[10]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X30Y108        FDRE (Hold_fdre_C_D)         0.134     1.617    comp1/clock_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.564     1.483    comp1/CLK100MHZ
    SLICE_X30Y107        FDRE                                         r  comp1/clock_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  comp1/clock_counter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.774    comp1/clock_counter_reg[6]
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  comp1/clock_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    comp1/clock_counter_reg[4]_i_1_n_5
    SLICE_X30Y107        FDRE                                         r  comp1/clock_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.835     2.000    comp1/CLK100MHZ
    SLICE_X30Y107        FDRE                                         r  comp1/clock_counter_reg[6]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X30Y107        FDRE (Hold_fdre_C_D)         0.134     1.617    comp1/clock_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.565     1.484    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  comp1/clock_counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.774    comp1/clock_counter_reg[2]
    SLICE_X30Y106        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.920 r  comp1/clock_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.920    comp1/clock_counter_reg[0]_i_2_n_4
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.836     2.001    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[3]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.134     1.618    comp1/clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.564     1.483    comp1/CLK100MHZ
    SLICE_X30Y108        FDRE                                         r  comp1/clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  comp1/clock_counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.773    comp1/clock_counter_reg[10]
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.919 r  comp1/clock_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    comp1/clock_counter_reg[8]_i_1_n_4
    SLICE_X30Y108        FDRE                                         r  comp1/clock_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.835     2.000    comp1/CLK100MHZ
    SLICE_X30Y108        FDRE                                         r  comp1/clock_counter_reg[11]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X30Y108        FDRE (Hold_fdre_C_D)         0.134     1.617    comp1/clock_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.564     1.483    comp1/CLK100MHZ
    SLICE_X30Y107        FDRE                                         r  comp1/clock_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  comp1/clock_counter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.774    comp1/clock_counter_reg[6]
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.920 r  comp1/clock_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    comp1/clock_counter_reg[4]_i_1_n_4
    SLICE_X30Y107        FDRE                                         r  comp1/clock_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.835     2.000    comp1/CLK100MHZ
    SLICE_X30Y107        FDRE                                         r  comp1/clock_counter_reg[7]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X30Y107        FDRE (Hold_fdre_C_D)         0.134     1.617    comp1/clock_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.565     1.484    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  comp1/clock_counter_reg[0]/Q
                         net (fo=2, routed)           0.174     1.823    comp1/clock_counter_reg[0]
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  comp1/clock_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.868    comp1/clock_counter[0]_i_4_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.938 r  comp1/clock_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.938    comp1/clock_counter_reg[0]_i_2_n_7
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.836     2.001    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[0]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.134     1.618    comp1/clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.279ns (60.602%)  route 0.181ns (39.398%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.564     1.483    comp1/CLK100MHZ
    SLICE_X30Y109        FDRE                                         r  comp1/clock_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  comp1/clock_counter_reg[12]/Q
                         net (fo=3, routed)           0.181     1.829    comp1/clock_counter_reg[12]
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  comp1/clock_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    comp1/clock_counter_reg[12]_i_1_n_7
    SLICE_X30Y109        FDRE                                         r  comp1/clock_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.835     2.000    comp1/CLK100MHZ
    SLICE_X30Y109        FDRE                                         r  comp1/clock_counter_reg[12]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X30Y109        FDRE (Hold_fdre_C_D)         0.134     1.617    comp1/clock_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.565     1.484    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  comp1/clock_counter_reg[1]/Q
                         net (fo=2, routed)           0.186     1.834    comp1/clock_counter_reg[1]
    SLICE_X30Y106        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.945 r  comp1/clock_counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.945    comp1/clock_counter_reg[0]_i_2_n_6
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.836     2.001    comp1/CLK100MHZ
    SLICE_X30Y106        FDRE                                         r  comp1/clock_counter_reg[1]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.134     1.618    comp1/clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y108   comp1/clk_stat_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y106   comp1/clock_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y108   comp1/clock_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y108   comp1/clock_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y109   comp1/clock_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y109   comp1/clock_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y106   comp1/clock_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y106   comp1/clock_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y106   comp1/clock_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y108   comp1/clk_stat_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y108   comp1/clk_stat_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y106   comp1/clock_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y106   comp1/clock_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y108   comp1/clock_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y108   comp1/clock_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y108   comp1/clock_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y108   comp1/clock_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y109   comp1/clock_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y109   comp1/clock_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y108   comp1/clk_stat_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y108   comp1/clk_stat_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y106   comp1/clock_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y106   comp1/clock_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y108   comp1/clock_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y108   comp1/clock_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y108   comp1/clock_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y108   comp1/clock_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y109   comp1/clock_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y109   comp1/clock_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp2/led_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.996ns  (logic 4.011ns (50.165%)  route 3.985ns (49.835%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE                         0.000     0.000 r  comp2/led_status_reg/C
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  comp2/led_status_reg/Q
                         net (fo=1, routed)           3.985     4.441    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     7.996 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.996    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/led2_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.991ns (70.339%)  route 1.683ns (29.661%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  comp2/led2_status_reg/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  comp2/led2_status_reg/Q
                         net (fo=2, routed)           1.683     2.139    led2_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.674 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     5.674    led2
    K15                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/data_8bit_reg[1]_srl9/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            comp2/data_8bit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.617ns  (logic 1.617ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        SRL16E                       0.000     0.000 r  comp2/data_8bit_reg[1]_srl9/CLK
    SLICE_X30Y110        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     1.617 r  comp2/data_8bit_reg[1]_srl9/Q
                         net (fo=1, routed)           0.000     1.617    comp2/data_8bit_reg[1]_srl9_n_0
    SLICE_X30Y110        FDRE                                         r  comp2/data_8bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/led2_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/led2_status_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  comp2/led2_status_reg/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  comp2/led2_status_reg/Q
                         net (fo=2, routed)           0.522     0.978    comp2/led2_OBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.124     1.102 r  comp2/led2_status_i_1/O
                         net (fo=1, routed)           0.000     1.102    comp2/p_0_in
    SLICE_X0Y101         FDRE                                         r  comp2/led2_status_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/data_8bit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/data_8bit_reg[1]_srl9/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.830ns  (logic 0.478ns (57.568%)  route 0.352ns (42.432%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE                         0.000     0.000 r  comp2/data_8bit_reg[0]/C
    SLICE_X30Y110        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  comp2/data_8bit_reg[0]/Q
                         net (fo=2, routed)           0.352     0.830    comp2/data_8bit_reg_n_0_[0]
    SLICE_X30Y110        SRL16E                                       r  comp2/data_8bit_reg[1]_srl9/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/data_8bit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/led_status_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.830ns  (logic 0.478ns (57.568%)  route 0.352ns (42.432%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE                         0.000     0.000 r  comp2/data_8bit_reg[0]/C
    SLICE_X30Y110        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  comp2/data_8bit_reg[0]/Q
                         net (fo=2, routed)           0.352     0.830    comp2/data_8bit_reg_n_0_[0]
    SLICE_X31Y110        FDRE                                         r  comp2/led_status_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp2/data_8bit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/data_8bit_reg[1]_srl9/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.148ns (54.149%)  route 0.125ns (45.851%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE                         0.000     0.000 r  comp2/data_8bit_reg[0]/C
    SLICE_X30Y110        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  comp2/data_8bit_reg[0]/Q
                         net (fo=2, routed)           0.125     0.273    comp2/data_8bit_reg_n_0_[0]
    SLICE_X30Y110        SRL16E                                       r  comp2/data_8bit_reg[1]_srl9/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/data_8bit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/led_status_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.148ns (54.149%)  route 0.125ns (45.851%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE                         0.000     0.000 r  comp2/data_8bit_reg[0]/C
    SLICE_X30Y110        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  comp2/data_8bit_reg[0]/Q
                         net (fo=2, routed)           0.125     0.273    comp2/data_8bit_reg_n_0_[0]
    SLICE_X31Y110        FDRE                                         r  comp2/led_status_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/led2_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/led2_status_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  comp2/led2_status_reg/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  comp2/led2_status_reg/Q
                         net (fo=2, routed)           0.185     0.326    comp2/led2_OBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  comp2/led2_status_i_1/O
                         net (fo=1, routed)           0.000     0.371    comp2/p_0_in
    SLICE_X0Y101         FDRE                                         r  comp2/led2_status_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/data_8bit_reg[1]_srl9/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            comp2/data_8bit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        SRL16E                       0.000     0.000 r  comp2/data_8bit_reg[1]_srl9/CLK
    SLICE_X30Y110        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     0.488 r  comp2/data_8bit_reg[1]_srl9/Q
                         net (fo=1, routed)           0.000     0.488    comp2/data_8bit_reg[1]_srl9_n_0
    SLICE_X30Y110        FDRE                                         r  comp2/data_8bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/led2_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.377ns (80.476%)  route 0.334ns (19.524%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  comp2/led2_status_reg/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp2/led2_status_reg/Q
                         net (fo=2, routed)           0.334     0.475    led2_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.711 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     1.711    led2
    K15                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/led_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.840ns  (logic 1.397ns (49.192%)  route 1.443ns (50.808%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE                         0.000     0.000 r  comp2/led_status_reg/C
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp2/led_status_reg/Q
                         net (fo=1, routed)           1.443     1.584    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     2.840 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.840    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





