//! **************************************************************************
// Written by: Map P.40xd on Tue Feb 02 18:11:57 2021
//! **************************************************************************

SCHEMATIC START;
COMP "galIO<10>" LOCATE = SITE "AD4" LEVEL 1;
COMP "galIO<11>" LOCATE = SITE "AF5" LEVEL 1;
COMP "galIO<12>" LOCATE = SITE "AE5" LEVEL 1;
COMP "galIO<13>" LOCATE = SITE "AE6" LEVEL 1;
COMP "glt" LOCATE = SITE "AC23" LEVEL 1;
COMP "blkBusyIn" LOCATE = SITE "AC24" LEVEL 1;
COMP "ioFpga_10" LOCATE = SITE "U19" LEVEL 1;
COMP "ioFpga_11" LOCATE = SITE "L4" LEVEL 1;
COMP "ioFpga_20" LOCATE = SITE "T5" LEVEL 1;
COMP "ioFpga_12" LOCATE = SITE "L5" LEVEL 1;
COMP "ioFpga_21" LOCATE = SITE "U6" LEVEL 1;
COMP "ioFpga_13" LOCATE = SITE "K5" LEVEL 1;
COMP "ioFpga_22" LOCATE = SITE "W5" LEVEL 1;
COMP "ioFpga_14" LOCATE = SITE "K6" LEVEL 1;
COMP "ioFpga_15" LOCATE = SITE "K7" LEVEL 1;
COMP "ioFpga_17" LOCATE = SITE "U4" LEVEL 1;
COMP "ioFpga_18" LOCATE = SITE "T4" LEVEL 1;
COMP "ioFpga_19" LOCATE = SITE "U5" LEVEL 1;
COMP "dataUsb<0>" LOCATE = SITE "E7" LEVEL 1;
COMP "dataUsb<1>" LOCATE = SITE "F7" LEVEL 1;
COMP "dataUsb<2>" LOCATE = SITE "G7" LEVEL 1;
COMP "dataUsb<3>" LOCATE = SITE "G6" LEVEL 1;
COMP "dataUsb<4>" LOCATE = SITE "G5" LEVEL 1;
COMP "dataUsb<5>" LOCATE = SITE "G4" LEVEL 1;
COMP "dataUsb<6>" LOCATE = SITE "H4" LEVEL 1;
COMP "dataUsb<7>" LOCATE = SITE "J4" LEVEL 1;
COMP "adjust1" LOCATE = SITE "N6" LEVEL 1;
COMP "adjust2" LOCATE = SITE "R6" LEVEL 1;
COMP "adjust3" LOCATE = SITE "P6" LEVEL 1;
COMP "lWaitIn" LOCATE = SITE "AB22" LEVEL 1;
COMP "alignIn" LOCATE = SITE "AA23" LEVEL 1;
COMP "aux_0" LOCATE = SITE "W6" LEVEL 1;
COMP "aux_1" LOCATE = SITE "V7" LEVEL 1;
COMP "aux_2" LOCATE = SITE "V3" LEVEL 1;
COMP "sdi_n" LOCATE = SITE "W1" LEVEL 1;
COMP "sdi_p" LOCATE = SITE "Y1" LEVEL 1;
COMP "sdo_n" LOCATE = SITE "N1" LEVEL 1;
COMP "sdo_p" LOCATE = SITE "M1" LEVEL 1;
COMP "rdUsb_n" LOCATE = SITE "H6" LEVEL 1;
COMP "wrUsb" LOCATE = SITE "H7" LEVEL 1;
COMP "rxf_n" LOCATE = SITE "J6" LEVEL 1;
COMP "txe_n" LOCATE = SITE "J5" LEVEL 1;
COMP "sdi_H_n" LOCATE = SITE "R1" LEVEL 1;
COMP "sdi_H_p" LOCATE = SITE "P1" LEVEL 1;
COMP "sdi_L_n" LOCATE = SITE "R2" LEVEL 1;
COMP "sdi_L_p" LOCATE = SITE "T2" LEVEL 1;
COMP "sdo_H_n" LOCATE = SITE "V1" LEVEL 1;
COMP "sdo_H_p" LOCATE = SITE "V2" LEVEL 1;
COMP "sdo_L_n" LOCATE = SITE "U1" LEVEL 1;
COMP "sdo_L_p" LOCATE = SITE "U2" LEVEL 1;
COMP "resetIn" LOCATE = SITE "V4" LEVEL 1;
COMP "adcI1Sdo" LOCATE = SITE "J19" LEVEL 1;
COMP "adcI2Sdo" LOCATE = SITE "G20" LEVEL 1;
COMP "adcQ2Sdo" LOCATE = SITE "J23" LEVEL 1;
COMP "adcQ3Sdo" LOCATE = SITE "M22" LEVEL 1;
COMP "aVersB_0" LOCATE = SITE "AB21" LEVEL 1;
COMP "aVersB_1" LOCATE = SITE "AC21" LEVEL 1;
COMP "aVersB_2" LOCATE = SITE "AB20" LEVEL 1;
COMP "aVersB_3" LOCATE = SITE "AA20" LEVEL 1;
COMP "syncZer" LOCATE = SITE "AC22" LEVEL 1;
COMP "ucSpiSs_n" LOCATE = SITE "F4" LEVEL 1;
COMP "galIO<0>" LOCATE = SITE "V6" LEVEL 1;
COMP "galIO<1>" LOCATE = SITE "W3" LEVEL 1;
COMP "galIO<2>" LOCATE = SITE "W4" LEVEL 1;
COMP "galIO<3>" LOCATE = SITE "Y3" LEVEL 1;
COMP "galIO<4>" LOCATE = SITE "AA4" LEVEL 1;
COMP "galIO<5>" LOCATE = SITE "AA3" LEVEL 1;
COMP "galIO<6>" LOCATE = SITE "AD3" LEVEL 1;
COMP "galIO<7>" LOCATE = SITE "AF3" LEVEL 1;
COMP "galIO<8>" LOCATE = SITE "AE3" LEVEL 1;
COMP "galIO<9>" LOCATE = SITE "AF4" LEVEL 1;
COMP "adcQH1_n<0>" LOCATE = SITE "A22" LEVEL 1;
COMP "adcQH1_n<1>" LOCATE = SITE "A24" LEVEL 1;
COMP "adcQH1_n<2>" LOCATE = SITE "C23" LEVEL 1;
COMP "adcQH1_n<3>" LOCATE = SITE "A25" LEVEL 1;
COMP "adcQH1_n<4>" LOCATE = SITE "C26" LEVEL 1;
COMP "adcQH1_n<5>" LOCATE = SITE "C24" LEVEL 1;
COMP "adcQH1_n<6>" LOCATE = SITE "D25" LEVEL 1;
COMP "adcQH1_n<7>" LOCATE = SITE "C22" LEVEL 1;
COMP "adcQH1_p<0>" LOCATE = SITE "B22" LEVEL 1;
COMP "adcQH1_p<1>" LOCATE = SITE "A23" LEVEL 1;
COMP "adcQH1_p<2>" LOCATE = SITE "B24" LEVEL 1;
COMP "adcQH1_p<3>" LOCATE = SITE "B25" LEVEL 1;
COMP "adcQH1_p<4>" LOCATE = SITE "B26" LEVEL 1;
COMP "adcQH1_p<5>" LOCATE = SITE "D24" LEVEL 1;
COMP "adcQH1_p<6>" LOCATE = SITE "D26" LEVEL 1;
COMP "adcQH1_p<7>" LOCATE = SITE "D23" LEVEL 1;
COMP "adcQL1_n<0>" LOCATE = SITE "C1" LEVEL 1;
COMP "adcQL1_n<1>" LOCATE = SITE "B2" LEVEL 1;
COMP "adcQL1_n<2>" LOCATE = SITE "C3" LEVEL 1;
COMP "adcQL1_n<3>" LOCATE = SITE "A3" LEVEL 1;
COMP "adcQL1_n<4>" LOCATE = SITE "D4" LEVEL 1;
COMP "adcQL1_n<5>" LOCATE = SITE "B4" LEVEL 1;
COMP "adcQL1_n<6>" LOCATE = SITE "A5" LEVEL 1;
COMP "adcQL1_n<7>" LOCATE = SITE "B6" LEVEL 1;
COMP "adcQL1_p<0>" LOCATE = SITE "D1" LEVEL 1;
COMP "adcQL1_p<1>" LOCATE = SITE "B1" LEVEL 1;
COMP "adcQL1_p<2>" LOCATE = SITE "C2" LEVEL 1;
COMP "adcQL1_p<3>" LOCATE = SITE "A2" LEVEL 1;
COMP "adcQL1_p<4>" LOCATE = SITE "D3" LEVEL 1;
COMP "adcQL1_p<5>" LOCATE = SITE "C4" LEVEL 1;
COMP "adcQL1_p<6>" LOCATE = SITE "A4" LEVEL 1;
COMP "adcQL1_p<7>" LOCATE = SITE "B5" LEVEL 1;
COMP "adcQL1Rst_n" LOCATE = SITE "H18" LEVEL 1;
COMP "lWaitOut" LOCATE = SITE "AA22" LEVEL 1;
COMP "alignOut" LOCATE = SITE "AA24" LEVEL 1;
COMP "ioFpga_4" LOCATE = SITE "AD19" LEVEL 1;
COMP "ioFpga_5" LOCATE = SITE "AC19" LEVEL 1;
COMP "ioFpga_6" LOCATE = SITE "AB19" LEVEL 1;
COMP "ioFpga_7" LOCATE = SITE "AA19" LEVEL 1;
COMP "ioFpga_8" LOCATE = SITE "W19" LEVEL 1;
COMP "ledBleue" LOCATE = SITE "T3" LEVEL 1;
COMP "dacSda" LOCATE = SITE "L7" LEVEL 1;
COMP "dacScl" LOCATE = SITE "M7" LEVEL 1;
COMP "lt" LOCATE = SITE "Y23" LEVEL 1;
COMP "ledJaune" LOCATE = SITE "P4" LEVEL 1;
COMP "idFpga" LOCATE = SITE "M4" LEVEL 1;
COMP "galClk" LOCATE = SITE "Y7" LEVEL 1;
COMP "ledVerte" LOCATE = SITE "R3" LEVEL 1;
COMP "ledRouge" LOCATE = SITE "N4" LEVEL 1;
COMP "riserv_n<0>" LOCATE = SITE "E3" LEVEL 1;
COMP "riserv_n<1>" LOCATE = SITE "E1" LEVEL 1;
COMP "riserv_n<2>" LOCATE = SITE "G2" LEVEL 1;
COMP "riserv_n<3>" LOCATE = SITE "H1" LEVEL 1;
COMP "riserv_n<4>" LOCATE = SITE "H2" LEVEL 1;
COMP "riserv_n<5>" LOCATE = SITE "J3" LEVEL 1;
COMP "riserv_n<6>" LOCATE = SITE "K2" LEVEL 1;
COMP "riserv_n<7>" LOCATE = SITE "K1" LEVEL 1;
COMP "riserv_p<0>" LOCATE = SITE "F3" LEVEL 1;
COMP "riserv_p<1>" LOCATE = SITE "E2" LEVEL 1;
COMP "riserv_p<2>" LOCATE = SITE "F2" LEVEL 1;
COMP "riserv_p<3>" LOCATE = SITE "G1" LEVEL 1;
COMP "riserv_p<4>" LOCATE = SITE "J1" LEVEL 1;
COMP "riserv_p<5>" LOCATE = SITE "H3" LEVEL 1;
COMP "riserv_p<6>" LOCATE = SITE "K3" LEVEL 1;
COMP "riserv_p<7>" LOCATE = SITE "L2" LEVEL 1;
COMP "adcI1_n<0>" LOCATE = SITE "A7" LEVEL 1;
COMP "adcI1_n<1>" LOCATE = SITE "A8" LEVEL 1;
COMP "adcI1_n<2>" LOCATE = SITE "D9" LEVEL 1;
COMP "adcI1_n<3>" LOCATE = SITE "B10" LEVEL 1;
COMP "adcI1_n<4>" LOCATE = SITE "A10" LEVEL 1;
COMP "adcI1_n<5>" LOCATE = SITE "C12" LEVEL 1;
COMP "adcI1_n<6>" LOCATE = SITE "B12" LEVEL 1;
COMP "adcI1_n<7>" LOCATE = SITE "A12" LEVEL 1;
COMP "adcI1_p<0>" LOCATE = SITE "B7" LEVEL 1;
COMP "adcI1_p<1>" LOCATE = SITE "A9" LEVEL 1;
COMP "adcI1_p<2>" LOCATE = SITE "C9" LEVEL 1;
COMP "adcI1_p<3>" LOCATE = SITE "B9" LEVEL 1;
COMP "adcI1_p<4>" LOCATE = SITE "B11" LEVEL 1;
COMP "adcI1_p<5>" LOCATE = SITE "C11" LEVEL 1;
COMP "adcI1_p<6>" LOCATE = SITE "C13" LEVEL 1;
COMP "adcI1_p<7>" LOCATE = SITE "A13" LEVEL 1;
COMP "adcI2_n<0>" LOCATE = SITE "B14" LEVEL 1;
COMP "adcI2_n<1>" LOCATE = SITE "A15" LEVEL 1;
COMP "adcI2_n<2>" LOCATE = SITE "B16" LEVEL 1;
COMP "adcI2_n<3>" LOCATE = SITE "C16" LEVEL 1;
COMP "adcI2_n<4>" LOCATE = SITE "A17" LEVEL 1;
COMP "adcI2_n<5>" LOCATE = SITE "A19" LEVEL 1;
COMP "adcI2_n<6>" LOCATE = SITE "C18" LEVEL 1;
COMP "adcI2_n<7>" LOCATE = SITE "B20" LEVEL 1;
COMP "adcI2_p<0>" LOCATE = SITE "C14" LEVEL 1;
COMP "adcI2_p<1>" LOCATE = SITE "A14" LEVEL 1;
COMP "adcI2_p<2>" LOCATE = SITE "B15" LEVEL 1;
COMP "adcI2_p<3>" LOCATE = SITE "D16" LEVEL 1;
COMP "adcI2_p<4>" LOCATE = SITE "B17" LEVEL 1;
COMP "adcI2_p<5>" LOCATE = SITE "A18" LEVEL 1;
COMP "adcI2_p<6>" LOCATE = SITE "B19" LEVEL 1;
COMP "adcI2_p<7>" LOCATE = SITE "A20" LEVEL 1;
COMP "adcI1Rst_n" LOCATE = SITE "H19" LEVEL 1;
COMP "blkBusyOut" LOCATE = SITE "AB24" LEVEL 1;
COMP "adcI2Rst_n" LOCATE = SITE "E20" LEVEL 1;
COMP "ucSpiSdi" LOCATE = SITE "E6" LEVEL 1;
COMP "ucSpiSck" LOCATE = SITE "F5" LEVEL 1;
PIN ucSpiSck_pin<0> = BEL "ucSpiSck" PINNAME PAD;
PIN "ucSpiSck_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "ucSpiSdo" LOCATE = SITE "E5" LEVEL 1;
COMP "adcQH1Cs_n" LOCATE = SITE "E23" LEVEL 1;
COMP "adcQ2_n<0>" LOCATE = SITE "E26" LEVEL 1;
COMP "adcQ2_n<1>" LOCATE = SITE "F25" LEVEL 1;
COMP "adcQ2_n<2>" LOCATE = SITE "G25" LEVEL 1;
COMP "adcQ2_n<3>" LOCATE = SITE "H26" LEVEL 1;
COMP "adcQ2_n<4>" LOCATE = SITE "J24" LEVEL 1;
COMP "adcQ2_n<5>" LOCATE = SITE "J26" LEVEL 1;
COMP "adcQ2_n<6>" LOCATE = SITE "K26" LEVEL 1;
COMP "adcQ2_n<7>" LOCATE = SITE "L25" LEVEL 1;
COMP "adcQ2_p<0>" LOCATE = SITE "E25" LEVEL 1;
COMP "adcQ2_p<1>" LOCATE = SITE "F24" LEVEL 1;
COMP "adcQ2_p<2>" LOCATE = SITE "G24" LEVEL 1;
COMP "adcQ2_p<3>" LOCATE = SITE "G26" LEVEL 1;
COMP "adcQ2_p<4>" LOCATE = SITE "H24" LEVEL 1;
COMP "adcQ2_p<5>" LOCATE = SITE "J25" LEVEL 1;
COMP "adcQ2_p<6>" LOCATE = SITE "K25" LEVEL 1;
COMP "adcQ2_p<7>" LOCATE = SITE "L24" LEVEL 1;
COMP "adcQ3_n<0>" LOCATE = SITE "R26" LEVEL 1;
COMP "adcQ3_n<1>" LOCATE = SITE "T25" LEVEL 1;
COMP "adcQ3_n<2>" LOCATE = SITE "U25" LEVEL 1;
COMP "adcQ3_n<3>" LOCATE = SITE "U26" LEVEL 1;
COMP "adcQ3_n<4>" LOCATE = SITE "W26" LEVEL 1;
COMP "adcQ3_n<5>" LOCATE = SITE "Y26" LEVEL 1;
COMP "adcQ3_n<6>" LOCATE = SITE "AA25" LEVEL 1;
COMP "adcQ3_n<7>" LOCATE = SITE "AB26" LEVEL 1;
COMP "adcQ3_p<0>" LOCATE = SITE "R25" LEVEL 1;
COMP "adcQ3_p<1>" LOCATE = SITE "T24" LEVEL 1;
COMP "adcQ3_p<2>" LOCATE = SITE "U24" LEVEL 1;
COMP "adcQ3_p<3>" LOCATE = SITE "V26" LEVEL 1;
COMP "adcQ3_p<4>" LOCATE = SITE "W25" LEVEL 1;
COMP "adcQ3_p<5>" LOCATE = SITE "Y25" LEVEL 1;
COMP "adcQ3_p<6>" LOCATE = SITE "AB25" LEVEL 1;
COMP "adcQ3_p<7>" LOCATE = SITE "AC26" LEVEL 1;
COMP "adcQH1Sclk" LOCATE = SITE "E21" LEVEL 1;
COMP "adcQH1Sdio" LOCATE = SITE "F22" LEVEL 1;
COMP "adcQL1Cs_n" LOCATE = SITE "G17" LEVEL 1;
COMP "adcQL1Sclk" LOCATE = SITE "G16" LEVEL 1;
COMP "adcQL1Sdio" LOCATE = SITE "G19" LEVEL 1;
COMP "ckAdcQH1_n" LOCATE = SITE "B21" LEVEL 1;
COMP "ckAdcQH1_p" LOCATE = SITE "C21" LEVEL 1;
COMP "ckAdcQL1_n" LOCATE = SITE "C7" LEVEL 1;
COMP "ckAdcQL1_p" LOCATE = SITE "C6" LEVEL 1;
COMP "adcI1Cs_n" LOCATE = SITE "K20" LEVEL 1;
COMP "adcI2Cs_n" LOCATE = SITE "F20" LEVEL 1;
COMP "adcI1Sclk" LOCATE = SITE "J20" LEVEL 1;
COMP "adcI1Sdio" LOCATE = SITE "K21" LEVEL 1;
COMP "adcI2Sclk" LOCATE = SITE "G21" LEVEL 1;
COMP "adcI2Sdio" LOCATE = SITE "H21" LEVEL 1;
COMP "adcQ2Cs_n" LOCATE = SITE "H22" LEVEL 1;
COMP "adcQ3Cs_n" LOCATE = SITE "L22" LEVEL 1;
COMP "adcQ2Sclk" LOCATE = SITE "J21" LEVEL 1;
COMP "adcQ2Sdio" LOCATE = SITE "H23" LEVEL 1;
COMP "adcQH1Sdo" LOCATE = SITE "E22" LEVEL 1;
COMP "adcQ3Sclk" LOCATE = SITE "L23" LEVEL 1;
COMP "adcQ3Sdio" LOCATE = SITE "K23" LEVEL 1;
COMP "adcQL1Sdo" LOCATE = SITE "H17" LEVEL 1;
COMP "sysClk_n" LOCATE = SITE "F10" LEVEL 1;
COMP "sysClk_p" LOCATE = SITE "F9" LEVEL 1;
COMP "ckAdcI1_n" LOCATE = SITE "C8" LEVEL 1;
COMP "ckAdcI1_p" LOCATE = SITE "D8" LEVEL 1;
COMP "ckAdcI2_n" LOCATE = SITE "D20" LEVEL 1;
COMP "ckAdcI2_p" LOCATE = SITE "D21" LEVEL 1;
COMP "ckAdcQ2_n" LOCATE = SITE "M26" LEVEL 1;
COMP "ckAdcQ2_p" LOCATE = SITE "M25" LEVEL 1;
COMP "ckAdcQ3_n" LOCATE = SITE "N26" LEVEL 1;
COMP "ckAdcQ3_p" LOCATE = SITE "P26" LEVEL 1;
COMP "clk25MHz_n" LOCATE = SITE "E15" LEVEL 1;
COMP "clk25MHz_p" LOCATE = SITE "D15" LEVEL 1;
PIN sysMonBlock/system_mon/sysmon_inst/SYSMON_INST_pins<10> = BEL
        "sysMonBlock/system_mon/sysmon_inst/SYSMON_INST" PINNAME DCLK;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<33>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16"
        PINNAME CLKBL;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<111>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16"
        PINNAME REGCLKBL;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBU;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBU;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBU;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBU;
PIN
        q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>
        = BEL
        "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAL;
PIN
        q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>
        = BEL
        "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBL;
PIN
        q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>
        = BEL
        "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAL;
PIN
        q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>
        = BEL
        "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBL;
PIN
        q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>
        = BEL
        "q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAU;
PIN
        q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>
        = BEL
        "q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBU;
PIN
        q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>
        = BEL
        "q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAU;
PIN
        q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>
        = BEL
        "q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBU;
PIN
        q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>
        = BEL
        "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAU;
PIN
        q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>
        = BEL
        "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBU;
PIN
        q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>
        = BEL
        "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAU;
PIN
        q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>
        = BEL
        "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBU;
PIN
        q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<22>
        = BEL
        "q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAL;
PIN
        q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<23>
        = BEL
        "q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBL;
PIN
        q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<79>
        = BEL
        "q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAL;
PIN
        q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<80>
        = BEL
        "q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBL;
PIN
        q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>
        = BEL
        "q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAL;
PIN
        q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>
        = BEL
        "q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBL;
PIN
        q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>
        = BEL
        "q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAL;
PIN
        q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>
        = BEL
        "q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBL;
PIN
        q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>
        = BEL
        "q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAU;
PIN
        q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>
        = BEL
        "q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBU;
PIN
        q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>
        = BEL
        "q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAU;
PIN
        q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>
        = BEL
        "q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBU;
PIN
        q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>
        = BEL
        "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAL;
PIN
        q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>
        = BEL
        "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBL;
PIN
        q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>
        = BEL
        "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAL;
PIN
        q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>
        = BEL
        "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBL;
PIN
        q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>
        = BEL
        "q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAU;
PIN
        q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>
        = BEL
        "q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBU;
PIN
        q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>
        = BEL
        "q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAU;
PIN
        q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>
        = BEL
        "q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBU;
PIN
        qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>
        = BEL
        "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAL;
PIN
        qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>
        = BEL
        "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBL;
PIN
        qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>
        = BEL
        "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAL;
PIN
        qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>
        = BEL
        "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBL;
PIN
        qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>
        = BEL
        "qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAU;
PIN
        qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>
        = BEL
        "qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBU;
PIN
        qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>
        = BEL
        "qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAU;
PIN
        qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>
        = BEL
        "qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBU;
PIN
        qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>
        = BEL
        "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAL;
PIN
        qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>
        = BEL
        "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBL;
PIN
        qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>
        = BEL
        "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAL;
PIN
        qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>
        = BEL
        "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBL;
PIN
        qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>
        = BEL
        "qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAU;
PIN
        qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>
        = BEL
        "qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBU;
PIN
        qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>
        = BEL
        "qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAU;
PIN
        qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>
        = BEL
        "qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBU;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBU;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBU;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>
        = BEL
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>
        = BEL
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>
        = BEL
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>
        = BEL
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>
        = BEL
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>
        = BEL
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>
        = BEL
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>
        = BEL
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>
        = BEL
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>
        = BEL
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>
        = BEL
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>
        = BEL
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>
        = BEL
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>
        = BEL
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>
        = BEL
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>
        = BEL
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>
        = BEL
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>
        = BEL
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>
        = BEL
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>
        = BEL
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
PIN
        qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>
        = BEL
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKL;
PIN
        qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>
        = BEL
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME RDCLKU;
PIN
        qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>
        = BEL
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKL;
PIN
        qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>
        = BEL
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP"
        PINNAME WRCLKU;
TIMEGRP D_CLK = BEL "gltLocal" BEL "clk25Falling" BEL "clk25Resync" BEL
        "blkBusyOut" BEL "sync" BEL "ltRise" BEL "clk25Old" BEL "lt" BEL
        "ltOld" BEL "make_tel_a.virtu/scaler_13" BEL
        "make_tel_a.virtu/scaler_12" BEL "make_tel_a.virtu/scaler_11" BEL
        "make_tel_a.virtu/scaler_10" BEL "make_tel_a.virtu/scaler_9" BEL
        "make_tel_a.virtu/scaler_8" BEL "make_tel_a.virtu/scaler_7" BEL
        "make_tel_a.virtu/scaler_6" BEL "make_tel_a.virtu/scaler_5" BEL
        "make_tel_a.virtu/scaler_4" BEL "make_tel_a.virtu/scaler_3" BEL
        "make_tel_a.virtu/scaler_2" BEL "make_tel_a.virtu/scaler_1" BEL
        "make_tel_a.virtu/scaler_0" BEL "make_tel_a.virtu/oldClk25MHz" BEL
        "make_tel_a.virtu/ioFpga_4" BEL "make_tel_a.virtu/clk25Resync" BEL
        "adc_monitor/rstCnt_3" BEL "adc_monitor/rstCnt_2" BEL
        "adc_monitor/rstCnt_1" BEL "adc_monitor/rstCnt_0" BEL
        "adc_monitor/Mtrien_rstPort_n<4>" BEL
        "adc_monitor/Mtrien_rstPort_n<2>" BEL
        "adc_monitor/Mtrien_rstPort_n<1>" BEL "adc_monitor/startPulse" BEL
        "adc_monitor/adcToBeReseted_2" BEL "adc_monitor/adcToBeReseted_1" BEL
        "adc_monitor/adcToBeReseted_0" BEL "offsetAnalog/i2c_master/rdyLate"
        BEL "offsetAnalog/i2c_master/i2cCs_FSM_FFd1" BEL
        "offsetAnalog/i2c_master/i2cCs_FSM_FFd2" BEL
        "offsetAnalog/i2c_master/i2cByte/i2cCs_FSM_FFd2" BEL
        "offsetAnalog/i2c_master/i2cByte/i2cCs_FSM_FFd1" BEL
        "offsetAnalog/i2c_master/i2cByte/i2cCs_FSM_FFd3" BEL
        "offsetAnalog/i2c_master/i2cByte/preCompte_5" BEL
        "offsetAnalog/i2c_master/i2cByte/preCompte_4" BEL
        "offsetAnalog/i2c_master/i2cByte/preCompte_3" BEL
        "offsetAnalog/i2c_master/i2cByte/preCompte_2" BEL
        "offsetAnalog/i2c_master/i2cByte/preCompte_1" BEL
        "offsetAnalog/i2c_master/i2cByte/preCompte_0" BEL
        "offsetAnalog/i2c_master/i2cByte/bitCnt_2" BEL
        "offsetAnalog/i2c_master/i2cByte/bitCnt_1" BEL
        "offsetAnalog/i2c_master/i2cByte/bitCnt_0" BEL
        "offsetAnalog/i2c_master/i2cByte/phaseCnt_1" BEL
        "offsetAnalog/i2c_master/i2cByte/phaseCnt_0" BEL
        "offsetAnalog/i2c_master/i2cByte/dataRegister_7" BEL
        "offsetAnalog/i2c_master/i2cByte/dataRegister_6" BEL
        "offsetAnalog/i2c_master/i2cByte/dataRegister_5" BEL
        "offsetAnalog/i2c_master/i2cByte/dataRegister_4" BEL
        "offsetAnalog/i2c_master/i2cByte/dataRegister_3" BEL
        "offsetAnalog/i2c_master/i2cByte/dataRegister_2" BEL
        "offsetAnalog/i2c_master/i2cByte/dataRegister_1" BEL
        "offsetAnalog/i2c_master/i2cByte/dataRegister_0" BEL
        "offsetAnalog/i2c_master/i2cByte/lateStop" BEL
        "offsetAnalog/i2c_master/i2cByte/scl" BEL
        "offsetAnalog/offsetCs_FSM_FFd2" BEL "offsetAnalog/offsetCs_FSM_FFd1"
        BEL "offsetAnalog/timer_10" BEL "offsetAnalog/timer_9" BEL
        "offsetAnalog/timer_8" BEL "offsetAnalog/timer_7" BEL
        "offsetAnalog/timer_6" BEL "offsetAnalog/timer_5" BEL
        "offsetAnalog/timer_4" BEL "offsetAnalog/timer_3" BEL
        "offsetAnalog/timer_2" BEL "offsetAnalog/timer_1" BEL
        "offsetAnalog/timer_0" BEL "offsetAnalog/slowCtBusRd_9" BEL
        "offsetAnalog/slowCtBusRd_8" BEL "offsetAnalog/slowCtBusRd_7" BEL
        "offsetAnalog/slowCtBusRd_6" BEL "offsetAnalog/slowCtBusRd_5" BEL
        "offsetAnalog/slowCtBusRd_4" BEL "offsetAnalog/slowCtBusRd_3" BEL
        "offsetAnalog/slowCtBusRd_2" BEL "offsetAnalog/slowCtBusRd_1" BEL
        "offsetAnalog/slowCtBusRd_0" BEL "offsetAnalog/tensionDacCsi_11" BEL
        "offsetAnalog/tensionDacCsi_10" BEL "offsetAnalog/tensionDacCsi_9" BEL
        "offsetAnalog/tensionDacCsi_8" BEL "offsetAnalog/tensionDacCsi_7" BEL
        "offsetAnalog/tensionDacCsi_6" BEL "offsetAnalog/tensionDacCsi_5" BEL
        "offsetAnalog/tensionDacCsi_4" BEL "offsetAnalog/tensionDacCsi_3" BEL
        "offsetAnalog/tensionDacCsi_2" BEL "offsetAnalog/tensionDacSi2_11" BEL
        "offsetAnalog/tensionDacSi2_10" BEL "offsetAnalog/tensionDacSi2_9" BEL
        "offsetAnalog/tensionDacSi2_8" BEL "offsetAnalog/tensionDacSi2_7" BEL
        "offsetAnalog/tensionDacSi2_6" BEL "offsetAnalog/tensionDacSi2_5" BEL
        "offsetAnalog/tensionDacSi2_4" BEL "offsetAnalog/tensionDacSi2_3" BEL
        "offsetAnalog/tensionDacSi2_2" BEL "offsetAnalog/tensionDacSi1_11" BEL
        "offsetAnalog/tensionDacSi1_10" BEL "offsetAnalog/tensionDacSi1_9" BEL
        "offsetAnalog/tensionDacSi1_8" BEL "offsetAnalog/tensionDacSi1_7" BEL
        "offsetAnalog/tensionDacSi1_6" BEL "offsetAnalog/tensionDacSi1_5" BEL
        "offsetAnalog/tensionDacSi1_4" BEL "offsetAnalog/tensionDacSi1_3" BEL
        "offsetAnalog/tensionDacSi1_2" BEL "offsetAnalog/tensionDac_11" BEL
        "offsetAnalog/tensionDac_10" BEL "offsetAnalog/tensionDac_9" BEL
        "offsetAnalog/tensionDac_8" BEL "offsetAnalog/tensionDac_7" BEL
        "offsetAnalog/tensionDac_6" BEL "offsetAnalog/tensionDac_5" BEL
        "offsetAnalog/tensionDac_4" BEL "offsetAnalog/tensionDac_3" BEL
        "offsetAnalog/tensionDac_2" BEL "offsetAnalog/canal_1" BEL
        "offsetAnalog/canal_0" BEL "offsetAnalog/start" BEL
        "make_tel_a.scBloc_a/usb/address_3" BEL
        "make_tel_a.scBloc_a/usb/address_4" BEL
        "make_tel_a.scBloc_a/usb/address_5" BEL
        "make_tel_a.scBloc_a/usb/address_6" BEL
        "make_tel_a.scBloc_a/usb/address_7" BEL
        "make_tel_a.scBloc_a/usb/address_8" BEL
        "make_tel_a.scBloc_a/usb/blockCt_0" BEL
        "make_tel_a.scBloc_a/usb/address_9" BEL
        "make_tel_a.scBloc_a/usb/blockCt_1" BEL
        "make_tel_a.scBloc_a/usb/blockCt_2" BEL
        "make_tel_a.scBloc_a/usb/blockCt_3" BEL
        "make_tel_a.scBloc_a/usb/blockCt_4" BEL
        "make_tel_a.scBloc_a/usb/blockCt_5" BEL
        "make_tel_a.scBloc_a/usb/blockCt_6" BEL
        "make_tel_a.scBloc_a/usb/timeOutRaz" BEL
        "make_tel_a.scBloc_a/usb/blockCt_7" BEL
        "make_tel_a.scBloc_a/usb/usbPutRq" BEL
        "make_tel_a.scBloc_a/usb/blockCt_8" BEL
        "make_tel_a.scBloc_a/usb/blockCt_9" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.rd" BEL
        "make_tel_a.scBloc_a/usb/abort" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.wr" BEL
        "make_tel_a.scBloc_a/usb/address_10" BEL
        "make_tel_a.scBloc_a/usb/address_11" BEL
        "make_tel_a.scBloc_a/usb/readData_0" BEL
        "make_tel_a.scBloc_a/usb/readData_1" BEL
        "make_tel_a.scBloc_a/usb/readData_2" BEL
        "make_tel_a.scBloc_a/usb/readData_3" BEL
        "make_tel_a.scBloc_a/usb/readData_4" BEL
        "make_tel_a.scBloc_a/usb/readData_5" BEL
        "make_tel_a.scBloc_a/usb/readData_6" BEL
        "make_tel_a.scBloc_a/usb/readData_7" BEL
        "make_tel_a.scBloc_a/usb/readData_8" BEL
        "make_tel_a.scBloc_a/usb/readData_9" BEL
        "make_tel_a.scBloc_a/usb/readData_10" BEL
        "make_tel_a.scBloc_a/usb/readData_11" BEL
        "make_tel_a.scBloc_a/usb/readData_12" BEL
        "make_tel_a.scBloc_a/usb/readData_13" BEL
        "make_tel_a.scBloc_a/usb/readData_14" BEL
        "make_tel_a.scBloc_a/usb/readData_15" BEL
        "make_tel_a.scBloc_a/usb/address_12" BEL
        "make_tel_a.scBloc_a/usb/address_13" BEL
        "make_tel_a.scBloc_a/usb/address_14" BEL
        "make_tel_a.scBloc_a/usb/address_15" BEL
        "make_tel_a.scBloc_a/usb/driver" BEL
        "make_tel_a.scBloc_a/usb/blockCt_10" BEL
        "make_tel_a.scBloc_a/usb/usbGetRq" BEL
        "make_tel_a.scBloc_a/usb/blockCt_11" BEL
        "make_tel_a.scBloc_a/usb/blockCt_12" BEL
        "make_tel_a.scBloc_a/usb/blockCt_13" BEL
        "make_tel_a.scBloc_a/usb/address_0" BEL
        "make_tel_a.scBloc_a/usb/address_1" BEL
        "make_tel_a.scBloc_a/usb/address_2" BEL
        "make_tel_a.scBloc_a/usb/timeOutLd" BEL
        "make_tel_a.scBloc_a/usb/rxf_s" BEL "make_tel_a.scBloc_a/usb/txe_s"
        BEL "make_tel_a.scBloc_a/usb/slowCtBus.addr_0" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_1" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_2" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_3" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_4" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_5" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_6" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_7" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_8" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_9" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_10" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_11" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_12" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_13" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_14" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.addr_15" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_6" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_7" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_8" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_9" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_10" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_11" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_12" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_13" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_14" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_15" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_0" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_1" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_2" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_3" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_4" BEL
        "make_tel_a.scBloc_a/usb/slowCtBus.data_5" BEL
        "make_tel_a.scBloc_a/usb/usbCs_FSM_FFd1" BEL
        "make_tel_a.scBloc_a/usb/usbCs_FSM_FFd4" BEL
        "make_tel_a.scBloc_a/usb/usbCs_FSM_FFd5" BEL
        "make_tel_a.scBloc_a/usb/usbCs_FSM_FFd6" BEL
        "make_tel_a.scBloc_a/usb/usbCs_FSM_FFd10" BEL
        "make_tel_a.scBloc_a/usb/usbCs_FSM_FFd9" BEL
        "make_tel_a.scBloc_a/usb/usbCs_FSM_FFd13" BEL
        "make_tel_a.scBloc_a/usb/usbCs_FSM_FFd11" BEL
        "make_tel_a.scBloc_a/usb/usbCs_FSM_FFd12" BEL
        "make_tel_a.scBloc_a/usb/timeOut_22" BEL
        "make_tel_a.scBloc_a/usb/timeOut_21" BEL
        "make_tel_a.scBloc_a/usb/timeOut_23" BEL
        "make_tel_a.scBloc_a/usb/timeOut_19" BEL
        "make_tel_a.scBloc_a/usb/timeOut_18" BEL
        "make_tel_a.scBloc_a/usb/timeOut_20" BEL
        "make_tel_a.scBloc_a/usb/timeOut_16" BEL
        "make_tel_a.scBloc_a/usb/timeOut_15" BEL
        "make_tel_a.scBloc_a/usb/timeOut_17" BEL
        "make_tel_a.scBloc_a/usb/timeOut_13" BEL
        "make_tel_a.scBloc_a/usb/timeOut_12" BEL
        "make_tel_a.scBloc_a/usb/timeOut_14" BEL
        "make_tel_a.scBloc_a/usb/timeOut_10" BEL
        "make_tel_a.scBloc_a/usb/timeOut_9" BEL
        "make_tel_a.scBloc_a/usb/timeOut_11" BEL
        "make_tel_a.scBloc_a/usb/timeOut_7" BEL
        "make_tel_a.scBloc_a/usb/timeOut_6" BEL
        "make_tel_a.scBloc_a/usb/timeOut_8" BEL
        "make_tel_a.scBloc_a/usb/timeOut_4" BEL
        "make_tel_a.scBloc_a/usb/timeOut_3" BEL
        "make_tel_a.scBloc_a/usb/timeOut_5" BEL
        "make_tel_a.scBloc_a/usb/timeOut_1" BEL
        "make_tel_a.scBloc_a/usb/timeOut_0" BEL
        "make_tel_a.scBloc_a/usb/timeOut_2" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbCs_FSM_FFd9" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbCs_FSM_FFd8" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbCs_FSM_FFd7" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbCs_FSM_FFd6" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbCs_FSM_FFd5" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbCs_FSM_FFd4" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbCs_FSM_FFd2" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbCs_FSM_FFd1" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbCs_FSM_FFd3" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbGetData_7" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbGetData_6" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbGetData_5" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbGetData_4" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbGetData_3" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbGetData_2" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbGetData_1" BEL
        "make_tel_a.scBloc_a/usb/getteur/usbGetData_0" BEL
        "make_tel_a.scBloc_a/usb/getteur/timer_4" BEL
        "make_tel_a.scBloc_a/usb/getteur/timer_3" BEL
        "make_tel_a.scBloc_a/usb/getteur/timer_2" BEL
        "make_tel_a.scBloc_a/usb/getteur/timer_1" BEL
        "make_tel_a.scBloc_a/usb/getteur/timer_0" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_0" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_1" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_2" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_3" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_4" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_5" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_6" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_7" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_8" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_9" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_10" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_11" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_12" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_13" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_14" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_15" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.rd" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.wr" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_0" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_1" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_2" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_3" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_4" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_5" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_6" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_7" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_8" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_9" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_10" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_11" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_12" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_13" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_14" BEL
        "make_tel_a.scBloc_a/picItfBloc/busData_15" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_0" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_1" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_2" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_3" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_4" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_5" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_6" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_7" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_8" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_9" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_10" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_11" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_12" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_13" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_14" BEL
        "make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.data_15" BEL
        "make_tel_a.scBloc_a/picItfBloc/busWriteSync" BEL
        "make_tel_a.scBloc_a/picItfBloc/busReadSync" BEL
        "make_tel_a.scBloc_a/picItfBloc/busReadLate0" BEL
        "make_tel_a.scBloc_a/picItfBloc/busWriteLate" BEL
        "make_tel_a.scBloc_a/picItfBloc/busReadLate1" BEL
        "make_tel_a.scBloc_a/picItfBloc/busReadLate2" BEL
        "genIoBloc/clignoteur_9" BEL "genIoBloc/clignoteur_8" BEL
        "genIoBloc/clignoteur_7" BEL "genIoBloc/clignoteur_6" BEL
        "genIoBloc/clignoteur_5" BEL "genIoBloc/clignoteur_4" BEL
        "genIoBloc/clignoteur_3" BEL "genIoBloc/clignoteur_2" BEL
        "genIoBloc/clignoteur_1" BEL "genIoBloc/clignoteur_0" BEL
        "genIoBloc/isoCnt_13" BEL "genIoBloc/isoCnt_12" BEL
        "genIoBloc/isoCnt_11" BEL "genIoBloc/isoCnt_10" BEL
        "genIoBloc/isoCnt_9" BEL "genIoBloc/isoCnt_8" BEL "genIoBloc/isoCnt_7"
        BEL "genIoBloc/isoCnt_6" BEL "genIoBloc/isoCnt_5" BEL
        "genIoBloc/isoCnt_4" BEL "genIoBloc/isoCnt_3" BEL "genIoBloc/isoCnt_2"
        BEL "genIoBloc/isoCnt_1" BEL "genIoBloc/isoCnt_0" BEL
        "genIoBloc/halfUsec_5" BEL "genIoBloc/halfUsec_4" BEL
        "genIoBloc/halfUsec_3" BEL "genIoBloc/halfUsec_2" BEL
        "genIoBloc/halfUsec_1" BEL "genIoBloc/halfUsec_0" BEL
        "genIoBloc/halfMsec_8" BEL "genIoBloc/halfMsec_7" BEL
        "genIoBloc/halfMsec_6" BEL "genIoBloc/halfMsec_5" BEL
        "genIoBloc/halfMsec_4" BEL "genIoBloc/halfMsec_3" BEL
        "genIoBloc/halfMsec_2" BEL "genIoBloc/halfMsec_1" BEL
        "genIoBloc/halfMsec_0" BEL "genIoBloc/configReg_6" BEL
        "genIoBloc/configReg_7" BEL "genIoBloc/configReg_8" BEL
        "genIoBloc/configReg_9" BEL "genIoBloc/oldMs" BEL "genIoBloc/timer_8"
        BEL "genIoBloc/timer_7" BEL "genIoBloc/timer_6" BEL
        "genIoBloc/timer_5" BEL "genIoBloc/timer_4" BEL "genIoBloc/timer_3"
        BEL "genIoBloc/timer_2" BEL "genIoBloc/timer_1" BEL
        "genIoBloc/timer_0" BEL "genIoBloc/slowCtBusRd_15" BEL
        "genIoBloc/slowCtBusRd_14" BEL "genIoBloc/slowCtBusRd_13" BEL
        "genIoBloc/slowCtBusRd_12" BEL "genIoBloc/slowCtBusRd_11" BEL
        "genIoBloc/slowCtBusRd_10" BEL "genIoBloc/slowCtBusRd_9" BEL
        "genIoBloc/slowCtBusRd_8" BEL "genIoBloc/slowCtBusRd_7" BEL
        "genIoBloc/slowCtBusRd_6" BEL "genIoBloc/slowCtBusRd_5" BEL
        "genIoBloc/slowCtBusRd_4" BEL "genIoBloc/slowCtBusRd_3" BEL
        "genIoBloc/slowCtBusRd_2" BEL "genIoBloc/slowCtBusRd_1" BEL
        "genIoBloc/slowCtBusRd_0" BEL "genIoBloc/usec" BEL
        "genIoBloc/clignotant" BEL "genIoBloc/configReg_15" BEL
        "genIoBloc/configReg_14" BEL "genIoBloc/clear" BEL "genIoBloc/msec"
        BEL "genIoBloc/configReg_12" BEL "genIoBloc/configReg_13" BEL
        "genIoBloc/up" BEL "genIoBloc/configReg_11" BEL "genIoBloc/geneOnOff"
        BEL "genIoBloc/leds_reg_9" BEL "genIoBloc/configReg_10" BEL
        "genIoBloc/leds_reg_7" BEL "genIoBloc/leds_reg_8" BEL
        "genIoBloc/leds_reg_6" BEL "genIoBloc/telId_3" BEL "genIoBloc/telId_2"
        BEL "genIoBloc/telId_1" BEL "genIoBloc/telId_0" BEL
        "genIoBloc/leds_reg_5" BEL "genIoBloc/leds_reg_3" BEL
        "genIoBloc/leds_reg_2" BEL "genIoBloc/leds_reg_4" BEL
        "genIoBloc/leds_reg_1" BEL "genIoBloc/leds_reg_15" BEL
        "genIoBloc/leds_reg_0" BEL "genIoBloc/leds_reg_14" BEL
        "genIoBloc/leds_reg_13" BEL "genIoBloc/redOld" BEL
        "genIoBloc/leds_reg_12" BEL "genIoBloc/configReg_5" BEL
        "genIoBloc/leds_reg_11" BEL "genIoBloc/configReg_4" BEL
        "genIoBloc/configReg_2" BEL "genIoBloc/greenOld" BEL
        "genIoBloc/leds_reg_10" BEL "genIoBloc/configReg_1" BEL
        "genIoBloc/alignezMoi" BEL "genIoBloc/alignFromSc" BEL
        "idModule/slowCtBusRd_15" BEL "idModule/slowCtBusRd_14" BEL
        "idModule/slowCtBusRd_13" BEL "idModule/slowCtBusRd_12" BEL
        "idModule/slowCtBusRd_11" BEL "idModule/slowCtBusRd_10" BEL
        "idModule/slowCtBusRd_9" BEL "idModule/slowCtBusRd_8" BEL
        "idModule/slowCtBusRd_7" BEL "idModule/slowCtBusRd_6" BEL
        "idModule/slowCtBusRd_5" BEL "idModule/slowCtBusRd_4" BEL
        "idModule/slowCtBusRd_3" BEL "idModule/slowCtBusRd_2" BEL
        "idModule/slowCtBusRd_1" BEL "idModule/slowCtBusRd_0" BEL
        "idModule/identification_15" BEL "idModule/identification_14" BEL
        "idModule/identification_13" BEL "idModule/identification_12" BEL
        "idModule/identification_11" BEL "idModule/identification_10" BEL
        "idModule/identification_9" BEL "idModule/identification_8" BEL
        "idModule/identification_7" BEL "idModule/identification_6" BEL
        "idModule/identification_5" BEL "idModule/identification_4" BEL
        "idModule/identification_3" BEL "idModule/identification_2" BEL
        "idModule/identification_1" BEL "idModule/identification_0" BEL
        "finisseur/dataCnter_3" BEL "finisseur/dataCnter_2" BEL
        "finisseur/dataCnter_1" BEL "finisseur/dataCnter_0" BEL
        "finisseur/termiCs_FSM_FFd2" BEL "finisseur/termiCs_FSM_FFd1" BEL
        "make_tel_a.globalTrig/state_FSM_FFd2" BEL
        "make_tel_a.globalTrig/state_FSM_FFd1" BEL
        "make_tel_a.globalTrig/timer_5" BEL "make_tel_a.globalTrig/timer_4"
        BEL "make_tel_a.globalTrig/timer_3" BEL
        "make_tel_a.globalTrig/timer_2" BEL "make_tel_a.globalTrig/timer_1"
        BEL "make_tel_a.globalTrig/timer_0" BEL "make_tel_a.globalTrig/glt"
        BEL "picoBlock/readLate" BEL "picoBlock/letterBoxLocal" BEL
        "adc_monitor/spi_inst/initCs_FSM_FFd2" BEL
        "adc_monitor/spi_inst/initCs_FSM_FFd1" BEL
        "adc_monitor/spi_inst/spiCs_FSM_FFd2" BEL
        "adc_monitor/spi_inst/romAddr_3" BEL "adc_monitor/spi_inst/romAddr_2"
        BEL "adc_monitor/spi_inst/romAddr_1" BEL
        "adc_monitor/spi_inst/romAddr_0" BEL "adc_monitor/spi_inst/timerCnt_5"
        BEL "adc_monitor/spi_inst/timerCnt_4" BEL
        "adc_monitor/spi_inst/timerCnt_3" BEL
        "adc_monitor/spi_inst/timerCnt_2" BEL
        "adc_monitor/spi_inst/timerCnt_1" BEL
        "adc_monitor/spi_inst/timerCnt_0" BEL "adc_monitor/spi_inst/bitCnt_4"
        BEL "adc_monitor/spi_inst/bitCnt_3" BEL
        "adc_monitor/spi_inst/bitCnt_2" BEL "adc_monitor/spi_inst/bitCnt_1"
        BEL "adc_monitor/spi_inst/bitCnt_0" BEL
        "adc_monitor/spi_inst/shiftReg_1" BEL
        "adc_monitor/spi_inst/shiftReg_0" BEL
        "adc_monitor/spi_inst/adcNrReg_2" BEL
        "adc_monitor/spi_inst/adcNrReg_1" BEL
        "adc_monitor/spi_inst/adcNrReg_0" BEL "adc_monitor/spi_inst/rdWr_n"
        BEL "adc_monitor/spi_inst/shiftIn_7" BEL
        "adc_monitor/spi_inst/shiftIn_6" BEL "adc_monitor/spi_inst/shiftIn_5"
        BEL "adc_monitor/spi_inst/shiftIn_4" BEL
        "adc_monitor/spi_inst/shiftIn_3" BEL "adc_monitor/spi_inst/shiftIn_2"
        BEL "adc_monitor/spi_inst/shiftIn_1" BEL
        "adc_monitor/spi_inst/shiftIn_0" BEL
        "adc_monitor/spi_inst/shiftReg_19" BEL
        "adc_monitor/spi_inst/shiftReg_18" BEL
        "adc_monitor/spi_inst/shiftReg_23" BEL
        "adc_monitor/spi_inst/shiftReg_22" BEL
        "adc_monitor/spi_inst/shiftReg_17" BEL
        "adc_monitor/spi_inst/shiftReg_16" BEL
        "adc_monitor/spi_inst/shiftReg_21" BEL
        "adc_monitor/spi_inst/shiftReg_15" BEL
        "adc_monitor/spi_inst/shiftReg_20" BEL
        "adc_monitor/spi_inst/shiftReg_14" BEL
        "adc_monitor/spi_inst/shiftReg_13" BEL
        "adc_monitor/spi_inst/shiftReg_12" BEL
        "adc_monitor/spi_inst/shiftReg_11" BEL
        "adc_monitor/spi_inst/shiftReg_10" BEL "adc_monitor/spi_inst/spiType"
        BEL "adc_monitor/spi_inst/shiftReg_9" BEL
        "adc_monitor/spi_inst/shiftReg_8" BEL
        "adc_monitor/spi_inst/shiftReg_7" BEL
        "adc_monitor/spi_inst/shiftReg_6" BEL
        "adc_monitor/spi_inst/shiftReg_5" BEL
        "adc_monitor/spi_inst/shiftReg_4" BEL
        "adc_monitor/spi_inst/shiftReg_3" BEL
        "adc_monitor/spi_inst/shiftReg_2" BEL
        "adc_monitor/aligneur/allCs_FSM_FFd2" BEL
        "adc_monitor/aligneur/allCs_FSM_FFd1" BEL
        "adc_monitor/aligneur/allCs_FSM_FFd3" BEL
        "adc_monitor/aligneur/delCs_FSM_FFd2" BEL
        "adc_monitor/aligneur/delCs_FSM_FFd1" BEL
        "adc_monitor/aligneur/slowCtBusRd_7" BEL
        "adc_monitor/aligneur/slowCtBusRd_6" BEL
        "adc_monitor/aligneur/slowCtBusRd_5" BEL
        "adc_monitor/aligneur/slowCtBusRd_4" BEL
        "adc_monitor/aligneur/slowCtBusRd_3" BEL
        "adc_monitor/aligneur/slowCtBusRd_2" BEL
        "adc_monitor/aligneur/slowCtBusRd_1" BEL
        "adc_monitor/aligneur/slowCtBusRd_0" BEL
        "adc_monitor/aligneur/romAddr_6" BEL "adc_monitor/aligneur/romAddr_5"
        BEL "adc_monitor/aligneur/romAddr_4" BEL
        "adc_monitor/aligneur/romAddr_3" BEL "adc_monitor/aligneur/romAddr_2"
        BEL "adc_monitor/aligneur/romAddr_1" BEL
        "adc_monitor/aligneur/romAddr_0" BEL "adc_monitor/aligneur/counter_5"
        BEL "adc_monitor/aligneur/counter_4" BEL
        "adc_monitor/aligneur/counter_3" BEL "adc_monitor/aligneur/counter_2"
        BEL "adc_monitor/aligneur/counter_1" BEL
        "adc_monitor/aligneur/counter_0" BEL
        "adc_monitor/aligneur/ramAddrIn_6" BEL
        "adc_monitor/aligneur/ramAddrIn_5" BEL
        "adc_monitor/aligneur/ramAddrIn_4" BEL
        "adc_monitor/aligneur/ramAddrIn_3" BEL
        "adc_monitor/aligneur/ramAddrIn_2" BEL
        "adc_monitor/aligneur/ramAddrIn_1" BEL
        "adc_monitor/aligneur/ramAddrIn_0" BEL "adc_monitor/aligneur/delays_5"
        BEL "adc_monitor/aligneur/delays_4" BEL
        "adc_monitor/aligneur/delays_3" BEL "adc_monitor/aligneur/delays_2"
        BEL "adc_monitor/aligneur/delays_1" BEL
        "adc_monitor/aligneur/delays_0" BEL
        "adc_monitor/aligneur/inspectReg_6" BEL
        "adc_monitor/aligneur/inspectReg_5" BEL
        "adc_monitor/aligneur/inspectReg_4" BEL
        "adc_monitor/aligneur/inspectReg_3" BEL
        "adc_monitor/aligneur/inspectReg_2" BEL
        "adc_monitor/aligneur/inspectReg_1" BEL
        "adc_monitor/aligneur/inspectReg_0" BEL "adc_monitor/aligneur/adcNr_2"
        BEL "adc_monitor/aligneur/adcNr_1" BEL "adc_monitor/aligneur/adcNr_0"
        BEL "adc_monitor/aligneur/ramDataIn_5" BEL
        "adc_monitor/aligneur/ramDataIn_4" BEL
        "adc_monitor/aligneur/adcCnter_2" BEL
        "adc_monitor/aligneur/adcCnter_1" BEL
        "adc_monitor/aligneur/adcCnter_0" BEL
        "adc_monitor/aligneur/ramDataIn_3" BEL
        "adc_monitor/aligneur/ramDataIn_2" BEL
        "adc_monitor/aligneur/ramDataIn_1" BEL
        "adc_monitor/aligneur/ramDataIn_0" BEL "adc_monitor/aligneur/memWr1"
        BEL "adc_monitor/aligneur/bitCnter_3" BEL
        "adc_monitor/aligneur/bitCnter_2" BEL
        "adc_monitor/aligneur/bitCnter_1" BEL
        "adc_monitor/aligneur/bitCnter_0" BEL "adc_monitor/aligneur/bitNr_3"
        BEL "adc_monitor/aligneur/bitNr_2" BEL "adc_monitor/aligneur/bitNr_1"
        BEL "adc_monitor/aligneur/bitNr_0" BEL "trigger/timeOutReg_0" BEL
        "trigger/timeOutReg_1" BEL "trigger/timeOutReg_2" BEL
        "trigger/timeOutReg_3" BEL "trigger/timeOutReg_4" BEL
        "trigger/timeOutReg_5" BEL "trigger/timeOutReg_6" BEL
        "trigger/timeOutReg_7" BEL "trigger/relaxReg_2" BEL
        "trigger/relaxReg_0" BEL "trigger/relaxReg_1" BEL "trigger/relaxReg_3"
        BEL "trigger/relaxReg_4" BEL "trigger/relaxReg_7" BEL
        "trigger/relaxReg_5" BEL "trigger/relaxReg_6" BEL "trigger/relaxReg_8"
        BEL "trigger/relaxReg_9" BEL "trigger/timeOut_0" BEL
        "trigger/timeOut_1" BEL "trigger/timeOut_2" BEL "trigger/timeOut_3"
        BEL "trigger/timeOut_4" BEL "trigger/timeOut_5" BEL
        "trigger/timeOut_6" BEL "trigger/timeOut_7" BEL "trigger/inspection_2"
        BEL "trigger/inspection_0" BEL "trigger/inspection_1" BEL
        "trigger/inspection_3" BEL "trigger/inspection_4" BEL
        "trigger/inspection_7" BEL "trigger/inspection_5" BEL
        "trigger/inspection_6" BEL "trigger/inspection_8" BEL
        "trigger/inspection_9" BEL "trigger/trigState_FSM_FFd6" BEL
        "trigger/trigState_FSM_FFd5" BEL "trigger/trigState_FSM_FFd7" BEL
        "trigger/trigState_FSM_FFd4" BEL "trigger/trigState_FSM_FFd3" BEL
        "trigger/trigState_FSM_FFd2" BEL "trigger/trigState_FSM_FFd1" BEL
        "trigger/monoLt_6" BEL "trigger/monoLt_5" BEL "trigger/monoLt_7" BEL
        "trigger/monoLt_3" BEL "trigger/monoLt_2" BEL "trigger/monoLt_4" BEL
        "trigger/monoLt_0" BEL "trigger/monoLt_1" BEL "trigger/monoVal_7" BEL
        "trigger/monoVal_6" BEL "trigger/monoVal_5" BEL "trigger/monoVal_4"
        BEL "trigger/monoVal_2" BEL "trigger/monoVal_1" BEL
        "trigger/monoVal_3" BEL "trigger/monoVal_0" BEL "trigger/lateLt" BEL
        "trigger/lateVal" BEL "trigger/slowCtBusRd_8" BEL
        "trigger/slowCtBusRd_7" BEL "trigger/slowCtBusRd_6" BEL
        "trigger/slowCtBusRd_5" BEL "trigger/slowCtBusRd_4" BEL
        "trigger/slowCtBusRd_3" BEL "trigger/oldMicrosec" BEL "trigger/ltLed"
        BEL "trigger/slowCtBusRd_2" BEL "trigger/sceSi2_2" BEL
        "trigger/sceSi2_1" BEL "trigger/sceSi2_0" BEL "trigger/sceSi1_2" BEL
        "trigger/sceSi1_1" BEL "trigger/sceSi1_0" BEL "trigger/slowCtBusRd_1"
        BEL "trigger/slowCtBusRd_0" BEL "trigger/trigBitmask_14" BEL
        "trigger/trigBitmask_10" BEL "trigger/trigBitmask_9" BEL
        "trigger/trigBitmask_8" BEL "trigger/trigBitmask_6" BEL
        "trigger/trigBitmask_5" BEL "trigger/trigBitmask_4" BEL
        "trigger/trigBitmask_2" BEL "trigger/trigBitmask_1" BEL
        "trigger/trigBitmask_0" BEL "trigger/valLed" BEL "trigger/ltLocal" BEL
        "trigger/sceExt" BEL "trigger/slowCtBusRd_12" BEL "trigger/armSet" BEL
        "trigger/slowCtBusRd_10" BEL "trigger/localVal" BEL
        "trigger/oldSceQualified" BEL "trigger/vetoLocal" BEL
        "trigger/segment_3" BEL "trigger/segment_2" BEL "trigger/segment_1"
        BEL "trigger/segment_0" BEL "trigger/forceSet" BEL "trigger/mode_1"
        BEL "trigger/mode_0" BEL "trigger/sceCsI_2" BEL "trigger/sceCsI_1" BEL
        "trigger/sceCsI_0" BEL "trigger/slowCtBusRd_9" BEL "rEngine/hacheur_0"
        BEL "rEngine/hacheur_1" BEL "rEngine/hacheur_2" BEL
        "rEngine/hacheur_3" BEL "rEngine/hacheur_4" BEL "rEngine/hacheur_5"
        BEL "rEngine/hacheur_6" BEL "rEngine/hacheur_7" BEL
        "rEngine/hacheur_8" BEL "rEngine/hacheur_9" BEL "rEngine/hacheur_10"
        BEL "rEngine/hacheur_11" BEL "rEngine/hacheur_12" BEL
        "rEngine/hacheur_13" BEL "rEngine/hacheur_14" BEL "rEngine/hacheur_15"
        BEL "rEngine/listenerCs_FSM_FFd8" BEL "rEngine/listenerCs_FSM_FFd7"
        BEL "rEngine/listenerCs_FSM_FFd6" BEL "rEngine/listenerCs_FSM_FFd5"
        BEL "rEngine/listenerCs_FSM_FFd4" BEL "rEngine/listenerCs_FSM_FFd3"
        BEL "rEngine/listenerCs_FSM_FFd2" BEL "rEngine/listenerCs_FSM_FFd1"
        BEL "rEngine/talkerCsA_FSM_FFd22" BEL "rEngine/talkerCsA_FSM_FFd21"
        BEL "rEngine/talkerCsA_FSM_FFd19" BEL "rEngine/talkerCsA_FSM_FFd18"
        BEL "rEngine/talkerCsA_FSM_FFd20" BEL "rEngine/talkerCsA_FSM_FFd16"
        BEL "rEngine/talkerCsA_FSM_FFd15" BEL "rEngine/talkerCsA_FSM_FFd17"
        BEL "rEngine/talkerCsA_FSM_FFd13" BEL "rEngine/talkerCsA_FSM_FFd12"
        BEL "rEngine/talkerCsA_FSM_FFd14" BEL "rEngine/talkerCsA_FSM_FFd11"
        BEL "rEngine/talkerCsA_FSM_FFd10" BEL "rEngine/talkerCsA_FSM_FFd8" BEL
        "rEngine/talkerCsA_FSM_FFd7" BEL "rEngine/talkerCsA_FSM_FFd9" BEL
        "rEngine/talkerCsA_FSM_FFd5" BEL "rEngine/talkerCsA_FSM_FFd4" BEL
        "rEngine/talkerCsA_FSM_FFd6" BEL "rEngine/talkerCsA_FSM_FFd2" BEL
        "rEngine/talkerCsA_FSM_FFd1" BEL "rEngine/talkerCsA_FSM_FFd3" BEL
        "rEngine/rcvState_FSM_FFd3" BEL "rEngine/rcvState_FSM_FFd1" BEL
        "rEngine/rcvState_FSM_FFd5" BEL "rEngine/rcvState_FSM_FFd4" BEL
        "rEngine/rcvState_FSM_FFd6" BEL "rEngine/rcvState_FSM_FFd2" BEL
        "rEngine/lengthcnter_11" BEL "rEngine/lengthcnter_10" BEL
        "rEngine/lengthcnter_9" BEL "rEngine/lengthcnter_8" BEL
        "rEngine/lengthcnter_7" BEL "rEngine/lengthcnter_6" BEL
        "rEngine/lengthcnter_5" BEL "rEngine/lengthcnter_4" BEL
        "rEngine/lengthcnter_3" BEL "rEngine/lengthcnter_2" BEL
        "rEngine/lengthcnter_1" BEL "rEngine/lengthcnter_0" BEL
        "rEngine/wrPt_3" BEL "rEngine/wrPt_2" BEL "rEngine/wrPt_1" BEL
        "rEngine/wrPt_0" BEL "rEngine/rdPt_3" BEL "rEngine/rdPt_2" BEL
        "rEngine/rdPt_1" BEL "rEngine/rdPt_0" BEL "rEngine/timestamp_14" BEL
        "rEngine/timestamp_13" BEL "rEngine/timestamp_12" BEL
        "rEngine/timestamp_11" BEL "rEngine/timestamp_10" BEL
        "rEngine/timestamp_9" BEL "rEngine/timestamp_8" BEL
        "rEngine/timestamp_7" BEL "rEngine/timestamp_6" BEL
        "rEngine/timestamp_5" BEL "rEngine/timestamp_4" BEL
        "rEngine/timestamp_3" BEL "rEngine/timestamp_2" BEL
        "rEngine/timestamp_1" BEL "rEngine/timestamp_0" BEL
        "rEngine/saveParam_0" BEL "rEngine/saveParam_1" BEL
        "rEngine/saveParam_2" BEL "rEngine/saveParam_3" BEL
        "rEngine/lWaitLocal" BEL "rEngine/setEvtReceived" BEL
        "rEngine/eventNumber_7" BEL "rEngine/tsVal_14" BEL "rEngine/tsVal_13"
        BEL "rEngine/tsVal_12" BEL "rEngine/tsVal_11" BEL "rEngine/tsVal_10"
        BEL "rEngine/tsVal_9" BEL "rEngine/tsVal_8" BEL "rEngine/tsVal_7" BEL
        "rEngine/tsVal_6" BEL "rEngine/tsVal_5" BEL "rEngine/tsVal_4" BEL
        "rEngine/tsVal_3" BEL "rEngine/tsVal_2" BEL "rEngine/tsVal_1" BEL
        "rEngine/tsVal_0" BEL "rEngine/eventNumber_5" BEL
        "rEngine/eventNumber_6" BEL "rEngine/eventNumber_4" BEL
        "rEngine/tsRequest_14" BEL "rEngine/tsRequest_13" BEL
        "rEngine/tsRequest_12" BEL "rEngine/tsRequest_11" BEL
        "rEngine/tsRequest_10" BEL "rEngine/tsRequest_9" BEL
        "rEngine/tsRequest_8" BEL "rEngine/tsRequest_7" BEL
        "rEngine/tsRequest_6" BEL "rEngine/tsRequest_5" BEL
        "rEngine/tsRequest_4" BEL "rEngine/tsRequest_3" BEL
        "rEngine/tsRequest_2" BEL "rEngine/tsRequest_1" BEL
        "rEngine/tsRequest_0" BEL "rEngine/eventNumber_2" BEL
        "rEngine/eventNumber_1" BEL "rEngine/eventNumber_3" BEL
        "rEngine/eventNumber_0" BEL "rEngine/slowCtBusRd_14" BEL
        "rEngine/slowCtBusRd_13" BEL "rEngine/slowCtBusRd_12" BEL
        "rEngine/slowCtBusRd_11" BEL "rEngine/slowCtBusRd_10" BEL
        "rEngine/slowCtBusRd_9" BEL "rEngine/slowCtBusRd_8" BEL
        "rEngine/slowCtBusRd_7" BEL "rEngine/slowCtBusRd_6" BEL
        "rEngine/slowCtBusRd_5" BEL "rEngine/slowCtBusRd_4" BEL
        "rEngine/slowCtBusRd_3" BEL "rEngine/slowCtBusRd_2" BEL
        "rEngine/slowCtBusRd_1" BEL "rEngine/slowCtBusRd_0" BEL
        "rEngine/saveWave_8" BEL "rEngine/timer_4" BEL "rEngine/timer_3" BEL
        "rEngine/timer_2" BEL "rEngine/timer_1" BEL "rEngine/timer_0" BEL
        "rEngine/saveWave_7" BEL "rEngine/syncRdLocal" BEL
        "rEngine/readBLocal" BEL "rEngine/saveWave_6" BEL "rEngine/saveWave_5"
        BEL "rEngine/timerAvantLeng_3" BEL "rEngine/timerAvantLeng_2" BEL
        "rEngine/timerAvantLeng_1" BEL "rEngine/timerAvantLeng_0" BEL
        "rEngine/saveWave_4" BEL "rEngine/eventNumber_11" BEL
        "rEngine/finishcounting" BEL "rEngine/eventNumber_10" BEL
        "rEngine/saveWave_2" BEL "rEngine/saveWave_3" BEL
        "rEngine/evtNberReceived" BEL "rEngine/segRdLocal_3" BEL
        "rEngine/segRdLocal_2" BEL "rEngine/segRdLocal_1" BEL
        "rEngine/segRdLocal_0" BEL "rEngine/saveWave_1" BEL
        "rEngine/readOutLocal" BEL "rEngine/tempo_1" BEL "rEngine/tempo_0" BEL
        "rEngine/saveWave_0" BEL "rEngine/ctrlReg_0" BEL
        "rEngine/voieIntLocal" BEL "rEngine/throttleLocal" BEL
        "rEngine/syncZerOld" BEL "rEngine/crcResult_7" BEL
        "rEngine/crcResult_6" BEL "rEngine/crcResult_5" BEL
        "rEngine/crcResult_4" BEL "rEngine/crcResult_3" BEL
        "rEngine/crcResult_2" BEL "rEngine/crcResult_1" BEL
        "rEngine/crcResult_0" BEL "rEngine/saveWave_10" BEL
        "rEngine/eventNumber_9" BEL "rEngine/syncWrLocal" BEL
        "rEngine/eventNumber_8" BEL "rEngine/ltOld" BEL "rEngine/slowRand" BEL
        "rEngine/timeOutListener_4" BEL "rEngine/timeOutListener_3" BEL
        "rEngine/timeOutListener_2" BEL "rEngine/timeOutListener_1" BEL
        "rEngine/timeOutListener_0" BEL "rEngine/ltOldBis" BEL "rEngine/phase"
        BEL "rEngine/bitmaskForAcq_14" BEL "rEngine/bitmaskForAcq_10" BEL
        "rEngine/bitmaskForAcq_9" BEL "rEngine/bitmaskForAcq_8" BEL
        "rEngine/bitmaskForAcq_6" BEL "rEngine/bitmaskForAcq_5" BEL
        "rEngine/bitmaskForAcq_4" BEL "rEngine/bitmaskForAcq_2" BEL
        "rEngine/bitmaskForAcq_1" BEL "rEngine/bitmaskForAcq_0" BEL
        "rEngine/counterSM_0" BEL "rEngine/saveWave_9" BEL
        "rEngine/saveWaveFlag_0" BEL "make_tel_a.r_lmk/selectManu" BEL
        "make_tel_a.r_lmk/lmkRegister_29" BEL
        "make_tel_a.r_lmk/lmkRegister_28" BEL "make_tel_a.r_lmk/scChip" BEL
        "make_tel_a.r_lmk/lmkRegister_26" BEL
        "make_tel_a.r_lmk/lmkRegister_27" BEL
        "make_tel_a.r_lmk/lmkRegister_31" BEL
        "make_tel_a.r_lmk/lmkRegister_25" BEL
        "make_tel_a.r_lmk/lmkRegister_19" BEL
        "make_tel_a.r_lmk/lmkRegister_24" BEL
        "make_tel_a.r_lmk/lmkRegister_30" BEL
        "make_tel_a.r_lmk/lmkRegister_18" BEL
        "make_tel_a.r_lmk/lmkRegister_23" BEL
        "make_tel_a.r_lmk/lmkRegister_22" BEL
        "make_tel_a.r_lmk/lmkRegister_16" BEL
        "make_tel_a.r_lmk/lmkRegister_17" BEL
        "make_tel_a.r_lmk/lmkRegister_21" BEL
        "make_tel_a.r_lmk/lmkRegister_15" BEL
        "make_tel_a.r_lmk/lmkRegister_20" BEL "make_tel_a.r_lmk/lmkRegister_9"
        BEL "make_tel_a.r_lmk/lmkRegister_8" BEL
        "make_tel_a.r_lmk/lmkRegister_14" BEL
        "make_tel_a.r_lmk/lmkRegister_13" BEL
        "make_tel_a.r_lmk/lmkRegister_12" BEL "make_tel_a.r_lmk/lmkRegister_7"
        BEL "make_tel_a.r_lmk/lmkRegister_6" BEL
        "make_tel_a.r_lmk/lmkRegister_5" BEL "make_tel_a.r_lmk/manuWrite" BEL
        "make_tel_a.r_lmk/lmkRegister_10" BEL
        "make_tel_a.r_lmk/lmkRegister_11" BEL "make_tel_a.r_lmk/lmkRegister_4"
        BEL "make_tel_a.r_lmk/lmkRegister_3" BEL
        "make_tel_a.r_lmk/lmkRegister_1" BEL "make_tel_a.r_lmk/lmkRegister_2"
        BEL "make_tel_a.r_lmk/lmkRegister_0" BEL "sysMonBlock/system_mon/den"
        BEL "sysMonBlock/system_mon/convst" BEL "sysMonBlock/system_mon/dwe"
        BEL "sysMonBlock/system_mon/mydready" BEL
        "sysMonBlock/system_mon/din_0" BEL "sysMonBlock/system_mon/din_1" BEL
        "sysMonBlock/system_mon/value_0" BEL "sysMonBlock/system_mon/value_1"
        BEL "sysMonBlock/system_mon/value_2" BEL
        "sysMonBlock/system_mon/value_3" BEL "sysMonBlock/system_mon/value_4"
        BEL "sysMonBlock/system_mon/value_5" BEL
        "sysMonBlock/system_mon/value_6" BEL "sysMonBlock/system_mon/value_7"
        BEL "sysMonBlock/system_mon/value_8" BEL
        "sysMonBlock/system_mon/value_9" BEL "sysMonBlock/system_mon/daddr_6"
        BEL "sysMonBlock/system_mon/daddr_1" BEL
        "sysMonBlock/system_mon/daddr_0" PIN
        "sysMonBlock/system_mon/sysmon_inst/SYSMON_INST_pins<10>" BEL
        "sysMonBlock/system_mon/state_FSM_FFd3" BEL
        "sysMonBlock/system_mon/state_FSM_FFd1" BEL
        "sysMonBlock/system_mon/state_FSM_FFd2" BEL
        "sysMonBlock/system_mon/state_FSM_FFd6" BEL
        "sysMonBlock/system_mon/state_FSM_FFd4" BEL
        "sysMonBlock/system_mon/state_FSM_FFd5" BEL
        "sysMonBlock/slowCtBusRd_15" BEL "sysMonBlock/slowCtBusRd_9" BEL
        "sysMonBlock/slowCtBusRd_8" BEL "sysMonBlock/slowCtBusRd_7" BEL
        "sysMonBlock/slowCtBusRd_6" BEL "sysMonBlock/slowCtBusRd_5" BEL
        "sysMonBlock/slowCtBusRd_4" BEL "sysMonBlock/slowCtBusRd_3" BEL
        "sysMonBlock/slowCtBusRd_2" BEL "sysMonBlock/slowCtBusRd_1" BEL
        "sysMonBlock/slowCtBusRd_0" BEL "sysMonBlock/monState_0" BEL
        "sysMonBlock/order" BEL "sysMonBlock/channel_1" BEL
        "sysMonBlock/channel_0" BEL "i1/waverFast/saveEnable_0" BEL
        "i1/waverFast/regRead_2" BEL "i1/waverFast/regRead_0" BEL
        "i1/waverFast/regRead_1" BEL "i1/waverFast/regRead_3" BEL
        "i1/waverFast/acqSlowCs_0" BEL "i1/waverFast/acqSlowCs_1" BEL
        "i1/waverFast/decodSegLate" BEL "i1/waverFast/regRead_10" BEL
        "i1/waverFast/regRead_5" BEL "i1/waverFast/regRead_4" BEL
        "i1/waverFast/regRead_11" BEL "i1/waverFast/regRead_12" BEL
        "i1/waverFast/decodMebLate" BEL "i1/waverFast/fastBusyS" BEL
        "i1/waverFast/regRead_13" BEL "i1/waverFast/regRead_6" BEL
        "i1/waverFast/regRead_8" BEL "i1/waverFast/regRead_7" BEL
        "i1/waverFast/ctRdSeg_0" BEL "i1/waverFast/regRead_9" BEL
        "i1/waverFast/ctRdSeg_2" BEL "i1/waverFast/ctRdSeg_1" BEL
        "i1/waverFast/ctRdSeg_4" BEL "i1/waverFast/ctRdSeg_3" BEL
        "i1/waverFast/syncSys" BEL "i1/waverFast/sample_0" BEL
        "i1/waverFast/sample_1" BEL "i1/waverFast/sample_2" BEL
        "i1/waverFast/sample_3" BEL "i1/waverFast/sample_4" BEL
        "i1/waverFast/sample_5" BEL "i1/waverFast/sample_6" BEL
        "i1/waverFast/sample_7" BEL "i1/waverFast/sample_8" BEL
        "i1/waverFast/sample_9" BEL "i1/waverFast/sample_10" BEL
        "i1/waverFast/sample_11" BEL "i1/waverFast/sample_12" BEL
        "i1/waverFast/sample_13" BEL "i1/waverFast/adRdFifo_0" BEL
        "i1/waverFast/adRdFifo_1" BEL "i1/waverFast/adRdFifo_2" BEL
        "i1/waverFast/adRdFifo_3" BEL "i1/waverFast/adRdFifo_4" BEL
        "i1/waverFast/adRdFifo_5" BEL "i1/waverFast/adRdFifo_6" BEL
        "i1/waverFast/adRdFifo_7" BEL "i1/waverFast/adRdFifo_8" BEL
        "i1/waverFast/adRdFifo_9" BEL "i1/waverFast/adRdFifo_10" BEL
        "i1/waverFast/adRdFifo_11" BEL "i1/waverFast/adRdFifo_12" BEL
        "i1/waverFast/pretrig_9" BEL "i1/waverFast/pretrig_8" BEL
        "i1/waverFast/pretrig_6" BEL "i1/waverFast/pretrig_5" BEL
        "i1/waverFast/pretrig_7" BEL "i1/waverFast/pretrig_4" BEL
        "i1/waverFast/pretrig_3" BEL "i1/waverFast/pretrig_1" BEL
        "i1/waverFast/pretrig_0" BEL "i1/waverFast/pretrig_2" BEL
        "i1/waverFast/storeDepth_11" BEL "i1/waverFast/storeDepth_10" BEL
        "i1/waverFast/storeDepth_12" BEL "i1/waverFast/storeDepth_8" BEL
        "i1/waverFast/storeDepth_7" BEL "i1/waverFast/storeDepth_9" BEL
        "i1/waverFast/storeDepth_5" BEL "i1/waverFast/storeDepth_4" BEL
        "i1/waverFast/storeDepth_6" BEL "i1/waverFast/storeDepth_3" BEL
        "i1/waverFast/storeDepth_2" BEL "i1/waverFast/storeDepth_1" BEL
        "i1/waverFast/storeDepth_0" BEL "i1/waverFast/lecteur/outputReg_0" BEL
        "i1/waverFast/lecteur/outputReg_1" BEL
        "i1/waverFast/lecteur/outputReg_2" BEL
        "i1/waverFast/lecteur/outputReg_3" BEL
        "i1/waverFast/lecteur/outputReg_4" BEL
        "i1/waverFast/lecteur/outputReg_5" BEL
        "i1/waverFast/lecteur/outputReg_6" BEL
        "i1/waverFast/lecteur/outputReg_7" BEL
        "i1/waverFast/lecteur/outputReg_8" BEL
        "i1/waverFast/lecteur/outputReg_9" BEL
        "i1/waverFast/lecteur/outputReg_10" BEL
        "i1/waverFast/lecteur/outputReg_11" BEL
        "i1/waverFast/lecteur/outputReg_12" BEL
        "i1/waverFast/lecteur/outputReg_13" BEL
        "i1/waverFast/lecteur/outputReg_14" BEL
        "i1/waverFast/lecteur/outputReg_15" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd14" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd7" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd15" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd8" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd2" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd3" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd17" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd16" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd13" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd12" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd11" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd10" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd9" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd6" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd5" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd4" BEL
        "i1/waverFast/lecteur/readCs_FSM_FFd1" BEL
        "i1/waverFast/lecteur/inputReg_9" BEL
        "i1/waverFast/lecteur/inputReg_8" BEL "i1/waverFast/lecteur/timer_2"
        BEL "i1/waverFast/lecteur/timer_1" BEL "i1/waverFast/lecteur/timer_0"
        BEL "i1/waverFast/lecteur/inputReg_6" BEL
        "i1/waverFast/lecteur/readOutLocal" BEL
        "i1/waverFast/lecteur/inputReg_7" BEL
        "i1/waverFast/lecteur/inputReg_5" BEL
        "i1/waverFast/lecteur/inputReg_4" BEL
        "i1/waverFast/lecteur/inputReg_3" BEL "i1/waverFast/lecteur/doneOut"
        BEL "i1/waverFast/lecteur/inputReg_1" BEL
        "i1/waverFast/lecteur/inputReg_0" BEL
        "i1/waverFast/lecteur/inputReg_2" BEL
        "i1/waverFast/lecteur/inputReg_15" BEL
        "i1/waverFast/lecteur/inputReg_14" BEL
        "i1/waverFast/lecteur/inputReg_13" BEL
        "i1/waverFast/lecteur/inputReg_12" BEL
        "i1/waverFast/lecteur/inputReg_11" BEL
        "i1/waverFast/lecteur/inputReg_10" BEL
        "i1/waverFast/lecteur/fifoCnter_13" BEL
        "i1/waverFast/lecteur/fifoCnter_12" BEL
        "i1/waverFast/lecteur/fifoCnter_11" BEL
        "i1/waverFast/lecteur/fifoCnter_10" BEL
        "i1/waverFast/lecteur/fifoCnter_9" BEL
        "i1/waverFast/lecteur/fifoCnter_8" BEL
        "i1/waverFast/lecteur/fifoCnter_7" BEL
        "i1/waverFast/lecteur/fifoCnter_6" BEL
        "i1/waverFast/lecteur/fifoCnter_5" BEL
        "i1/waverFast/lecteur/fifoCnter_4" BEL
        "i1/waverFast/lecteur/fifoCnter_3" BEL
        "i1/waverFast/lecteur/fifoCnter_2" BEL
        "i1/waverFast/lecteur/fifoCnter_1" BEL
        "i1/waverFast/lecteur/fifoCnter_0" BEL "i1/ddr_16_1/sysClkTest" BEL
        "i1/ddr_16_1/make_path[0].idels" BEL "i1/ddr_16_1/make_path[1].idels"
        BEL "i1/ddr_16_1/make_path[2].idels" BEL
        "i1/ddr_16_1/make_path[3].idels" BEL "i1/ddr_16_1/make_path[4].idels"
        BEL "i1/ddr_16_1/make_path[5].idels" BEL
        "i1/ddr_16_1/make_path[6].idels" BEL "i1/ddr_16_1/make_path[7].idels"
        BEL "i1/ddr_16_1/adc_clk_del" BEL "i1/acqCs_2" BEL "i1/acqCs_0" BEL
        "i1/acqCs_1" BEL "ql1/waverFast/saveEnable_0" BEL
        "ql1/waverFast/regRead_2" BEL "ql1/waverFast/regRead_0" BEL
        "ql1/waverFast/regRead_1" BEL "ql1/waverFast/regRead_3" BEL
        "ql1/waverFast/acqSlowCs_0" BEL "ql1/waverFast/acqSlowCs_1" BEL
        "ql1/waverFast/decodSegLate" BEL "ql1/waverFast/regRead_10" BEL
        "ql1/waverFast/regRead_5" BEL "ql1/waverFast/regRead_4" BEL
        "ql1/waverFast/regRead_11" BEL "ql1/waverFast/regRead_12" BEL
        "ql1/waverFast/decodMebLate" BEL "ql1/waverFast/fastBusyS" BEL
        "ql1/waverFast/regRead_13" BEL "ql1/waverFast/regRead_6" BEL
        "ql1/waverFast/regRead_8" BEL "ql1/waverFast/regRead_7" BEL
        "ql1/waverFast/ctRdSeg_0" BEL "ql1/waverFast/regRead_9" BEL
        "ql1/waverFast/ctRdSeg_2" BEL "ql1/waverFast/ctRdSeg_1" BEL
        "ql1/waverFast/ctRdSeg_4" BEL "ql1/waverFast/ctRdSeg_3" BEL
        "ql1/waverFast/syncSys" BEL "ql1/waverFast/sample_0" BEL
        "ql1/waverFast/sample_1" BEL "ql1/waverFast/sample_2" BEL
        "ql1/waverFast/sample_3" BEL "ql1/waverFast/sample_4" BEL
        "ql1/waverFast/sample_5" BEL "ql1/waverFast/sample_6" BEL
        "ql1/waverFast/sample_7" BEL "ql1/waverFast/sample_8" BEL
        "ql1/waverFast/sample_9" BEL "ql1/waverFast/sample_10" BEL
        "ql1/waverFast/sample_11" BEL "ql1/waverFast/sample_12" BEL
        "ql1/waverFast/sample_13" BEL "ql1/waverFast/adRdFifo_0" BEL
        "ql1/waverFast/adRdFifo_1" BEL "ql1/waverFast/adRdFifo_2" BEL
        "ql1/waverFast/adRdFifo_3" BEL "ql1/waverFast/adRdFifo_4" BEL
        "ql1/waverFast/adRdFifo_5" BEL "ql1/waverFast/adRdFifo_6" BEL
        "ql1/waverFast/adRdFifo_7" BEL "ql1/waverFast/adRdFifo_8" BEL
        "ql1/waverFast/adRdFifo_9" BEL "ql1/waverFast/adRdFifo_10" BEL
        "ql1/waverFast/adRdFifo_11" BEL "ql1/waverFast/adRdFifo_12" BEL
        "ql1/waverFast/pretrig_9" BEL "ql1/waverFast/pretrig_8" BEL
        "ql1/waverFast/pretrig_6" BEL "ql1/waverFast/pretrig_5" BEL
        "ql1/waverFast/pretrig_7" BEL "ql1/waverFast/pretrig_4" BEL
        "ql1/waverFast/pretrig_3" BEL "ql1/waverFast/pretrig_1" BEL
        "ql1/waverFast/pretrig_0" BEL "ql1/waverFast/pretrig_2" BEL
        "ql1/waverFast/storeDepth_11" BEL "ql1/waverFast/storeDepth_10" BEL
        "ql1/waverFast/storeDepth_12" BEL "ql1/waverFast/storeDepth_8" BEL
        "ql1/waverFast/storeDepth_7" BEL "ql1/waverFast/storeDepth_9" BEL
        "ql1/waverFast/storeDepth_5" BEL "ql1/waverFast/storeDepth_4" BEL
        "ql1/waverFast/storeDepth_6" BEL "ql1/waverFast/storeDepth_3" BEL
        "ql1/waverFast/storeDepth_2" BEL "ql1/waverFast/storeDepth_1" BEL
        "ql1/waverFast/storeDepth_0" BEL "ql1/waverFast/lecteur/outputReg_0"
        BEL "ql1/waverFast/lecteur/outputReg_1" BEL
        "ql1/waverFast/lecteur/outputReg_2" BEL
        "ql1/waverFast/lecteur/outputReg_3" BEL
        "ql1/waverFast/lecteur/outputReg_4" BEL
        "ql1/waverFast/lecteur/outputReg_5" BEL
        "ql1/waverFast/lecteur/outputReg_6" BEL
        "ql1/waverFast/lecteur/outputReg_7" BEL
        "ql1/waverFast/lecteur/outputReg_8" BEL
        "ql1/waverFast/lecteur/outputReg_9" BEL
        "ql1/waverFast/lecteur/outputReg_10" BEL
        "ql1/waverFast/lecteur/outputReg_11" BEL
        "ql1/waverFast/lecteur/outputReg_12" BEL
        "ql1/waverFast/lecteur/outputReg_13" BEL
        "ql1/waverFast/lecteur/outputReg_14" BEL
        "ql1/waverFast/lecteur/outputReg_15" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd14" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd7" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd15" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd8" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd2" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd3" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd17" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd16" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd13" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd12" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd11" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd10" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd9" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd6" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd5" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd4" BEL
        "ql1/waverFast/lecteur/readCs_FSM_FFd1" BEL
        "ql1/waverFast/lecteur/inputReg_9" BEL
        "ql1/waverFast/lecteur/inputReg_8" BEL "ql1/waverFast/lecteur/timer_2"
        BEL "ql1/waverFast/lecteur/timer_1" BEL
        "ql1/waverFast/lecteur/timer_0" BEL "ql1/waverFast/lecteur/inputReg_6"
        BEL "ql1/waverFast/lecteur/readOutLocal" BEL
        "ql1/waverFast/lecteur/inputReg_7" BEL
        "ql1/waverFast/lecteur/inputReg_5" BEL
        "ql1/waverFast/lecteur/inputReg_4" BEL
        "ql1/waverFast/lecteur/inputReg_3" BEL "ql1/waverFast/lecteur/doneOut"
        BEL "ql1/waverFast/lecteur/inputReg_1" BEL
        "ql1/waverFast/lecteur/inputReg_0" BEL
        "ql1/waverFast/lecteur/inputReg_2" BEL
        "ql1/waverFast/lecteur/inputReg_15" BEL
        "ql1/waverFast/lecteur/inputReg_14" BEL
        "ql1/waverFast/lecteur/inputReg_13" BEL
        "ql1/waverFast/lecteur/inputReg_12" BEL
        "ql1/waverFast/lecteur/inputReg_11" BEL
        "ql1/waverFast/lecteur/inputReg_10" BEL
        "ql1/waverFast/lecteur/fifoCnter_13" BEL
        "ql1/waverFast/lecteur/fifoCnter_12" BEL
        "ql1/waverFast/lecteur/fifoCnter_11" BEL
        "ql1/waverFast/lecteur/fifoCnter_10" BEL
        "ql1/waverFast/lecteur/fifoCnter_9" BEL
        "ql1/waverFast/lecteur/fifoCnter_8" BEL
        "ql1/waverFast/lecteur/fifoCnter_7" BEL
        "ql1/waverFast/lecteur/fifoCnter_6" BEL
        "ql1/waverFast/lecteur/fifoCnter_5" BEL
        "ql1/waverFast/lecteur/fifoCnter_4" BEL
        "ql1/waverFast/lecteur/fifoCnter_3" BEL
        "ql1/waverFast/lecteur/fifoCnter_2" BEL
        "ql1/waverFast/lecteur/fifoCnter_1" BEL
        "ql1/waverFast/lecteur/fifoCnter_0" BEL "ql1/ddr_16_1/sysClkTest" BEL
        "ql1/ddr_16_1/make_path[0].idels" BEL
        "ql1/ddr_16_1/make_path[1].idels" BEL
        "ql1/ddr_16_1/make_path[2].idels" BEL
        "ql1/ddr_16_1/make_path[3].idels" BEL
        "ql1/ddr_16_1/make_path[4].idels" BEL
        "ql1/ddr_16_1/make_path[5].idels" BEL
        "ql1/ddr_16_1/make_path[6].idels" BEL
        "ql1/ddr_16_1/make_path[7].idels" BEL "ql1/ddr_16_1/adc_clk_del" BEL
        "ql1/acqCs_2" BEL "ql1/acqCs_0" BEL "ql1/acqCs_1" BEL
        "i2/waverFast/saveEnable_0" BEL "i2/waverFast/regRead_2" BEL
        "i2/waverFast/regRead_0" BEL "i2/waverFast/regRead_1" BEL
        "i2/waverFast/regRead_3" BEL "i2/waverFast/acqSlowCs_0" BEL
        "i2/waverFast/acqSlowCs_1" BEL "i2/waverFast/decodSegLate" BEL
        "i2/waverFast/regRead_10" BEL "i2/waverFast/regRead_5" BEL
        "i2/waverFast/regRead_4" BEL "i2/waverFast/regRead_11" BEL
        "i2/waverFast/regRead_12" BEL "i2/waverFast/decodMebLate" BEL
        "i2/waverFast/fastBusyS" BEL "i2/waverFast/regRead_13" BEL
        "i2/waverFast/regRead_6" BEL "i2/waverFast/regRead_8" BEL
        "i2/waverFast/regRead_7" BEL "i2/waverFast/ctRdSeg_0" BEL
        "i2/waverFast/regRead_9" BEL "i2/waverFast/ctRdSeg_2" BEL
        "i2/waverFast/ctRdSeg_1" BEL "i2/waverFast/ctRdSeg_4" BEL
        "i2/waverFast/ctRdSeg_3" BEL "i2/waverFast/syncSys" BEL
        "i2/waverFast/sample_0" BEL "i2/waverFast/sample_1" BEL
        "i2/waverFast/sample_2" BEL "i2/waverFast/sample_3" BEL
        "i2/waverFast/sample_4" BEL "i2/waverFast/sample_5" BEL
        "i2/waverFast/sample_6" BEL "i2/waverFast/sample_7" BEL
        "i2/waverFast/sample_8" BEL "i2/waverFast/sample_9" BEL
        "i2/waverFast/sample_10" BEL "i2/waverFast/sample_11" BEL
        "i2/waverFast/sample_12" BEL "i2/waverFast/sample_13" BEL
        "i2/waverFast/adRdFifo_0" BEL "i2/waverFast/adRdFifo_1" BEL
        "i2/waverFast/adRdFifo_2" BEL "i2/waverFast/adRdFifo_3" BEL
        "i2/waverFast/adRdFifo_4" BEL "i2/waverFast/adRdFifo_5" BEL
        "i2/waverFast/adRdFifo_6" BEL "i2/waverFast/adRdFifo_7" BEL
        "i2/waverFast/adRdFifo_8" BEL "i2/waverFast/adRdFifo_9" BEL
        "i2/waverFast/adRdFifo_10" BEL "i2/waverFast/adRdFifo_11" BEL
        "i2/waverFast/adRdFifo_12" BEL "i2/waverFast/pretrig_9" BEL
        "i2/waverFast/pretrig_8" BEL "i2/waverFast/pretrig_6" BEL
        "i2/waverFast/pretrig_5" BEL "i2/waverFast/pretrig_7" BEL
        "i2/waverFast/pretrig_4" BEL "i2/waverFast/pretrig_3" BEL
        "i2/waverFast/pretrig_1" BEL "i2/waverFast/pretrig_0" BEL
        "i2/waverFast/pretrig_2" BEL "i2/waverFast/storeDepth_11" BEL
        "i2/waverFast/storeDepth_10" BEL "i2/waverFast/storeDepth_12" BEL
        "i2/waverFast/storeDepth_8" BEL "i2/waverFast/storeDepth_7" BEL
        "i2/waverFast/storeDepth_9" BEL "i2/waverFast/storeDepth_5" BEL
        "i2/waverFast/storeDepth_4" BEL "i2/waverFast/storeDepth_6" BEL
        "i2/waverFast/storeDepth_3" BEL "i2/waverFast/storeDepth_2" BEL
        "i2/waverFast/storeDepth_1" BEL "i2/waverFast/storeDepth_0" BEL
        "i2/waverFast/lecteur/outputReg_0" BEL
        "i2/waverFast/lecteur/outputReg_1" BEL
        "i2/waverFast/lecteur/outputReg_2" BEL
        "i2/waverFast/lecteur/outputReg_3" BEL
        "i2/waverFast/lecteur/outputReg_4" BEL
        "i2/waverFast/lecteur/outputReg_5" BEL
        "i2/waverFast/lecteur/outputReg_6" BEL
        "i2/waverFast/lecteur/outputReg_7" BEL
        "i2/waverFast/lecteur/outputReg_8" BEL
        "i2/waverFast/lecteur/outputReg_9" BEL
        "i2/waverFast/lecteur/outputReg_10" BEL
        "i2/waverFast/lecteur/outputReg_11" BEL
        "i2/waverFast/lecteur/outputReg_12" BEL
        "i2/waverFast/lecteur/outputReg_13" BEL
        "i2/waverFast/lecteur/outputReg_14" BEL
        "i2/waverFast/lecteur/outputReg_15" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd14" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd7" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd15" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd8" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd2" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd3" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd17" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd16" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd13" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd12" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd11" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd10" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd9" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd6" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd5" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd4" BEL
        "i2/waverFast/lecteur/readCs_FSM_FFd1" BEL
        "i2/waverFast/lecteur/inputReg_9" BEL
        "i2/waverFast/lecteur/inputReg_8" BEL "i2/waverFast/lecteur/timer_2"
        BEL "i2/waverFast/lecteur/timer_1" BEL "i2/waverFast/lecteur/timer_0"
        BEL "i2/waverFast/lecteur/inputReg_6" BEL
        "i2/waverFast/lecteur/readOutLocal" BEL
        "i2/waverFast/lecteur/inputReg_7" BEL
        "i2/waverFast/lecteur/inputReg_5" BEL
        "i2/waverFast/lecteur/inputReg_4" BEL
        "i2/waverFast/lecteur/inputReg_3" BEL "i2/waverFast/lecteur/doneOut"
        BEL "i2/waverFast/lecteur/inputReg_1" BEL
        "i2/waverFast/lecteur/inputReg_0" BEL
        "i2/waverFast/lecteur/inputReg_2" BEL
        "i2/waverFast/lecteur/inputReg_15" BEL
        "i2/waverFast/lecteur/inputReg_14" BEL
        "i2/waverFast/lecteur/inputReg_13" BEL
        "i2/waverFast/lecteur/inputReg_12" BEL
        "i2/waverFast/lecteur/inputReg_11" BEL
        "i2/waverFast/lecteur/inputReg_10" BEL
        "i2/waverFast/lecteur/fifoCnter_13" BEL
        "i2/waverFast/lecteur/fifoCnter_12" BEL
        "i2/waverFast/lecteur/fifoCnter_11" BEL
        "i2/waverFast/lecteur/fifoCnter_10" BEL
        "i2/waverFast/lecteur/fifoCnter_9" BEL
        "i2/waverFast/lecteur/fifoCnter_8" BEL
        "i2/waverFast/lecteur/fifoCnter_7" BEL
        "i2/waverFast/lecteur/fifoCnter_6" BEL
        "i2/waverFast/lecteur/fifoCnter_5" BEL
        "i2/waverFast/lecteur/fifoCnter_4" BEL
        "i2/waverFast/lecteur/fifoCnter_3" BEL
        "i2/waverFast/lecteur/fifoCnter_2" BEL
        "i2/waverFast/lecteur/fifoCnter_1" BEL
        "i2/waverFast/lecteur/fifoCnter_0" BEL "i2/ddr_16_1/sysClkTest" BEL
        "i2/ddr_16_1/make_path[0].idels" BEL "i2/ddr_16_1/make_path[1].idels"
        BEL "i2/ddr_16_1/make_path[2].idels" BEL
        "i2/ddr_16_1/make_path[3].idels" BEL "i2/ddr_16_1/make_path[4].idels"
        BEL "i2/ddr_16_1/make_path[5].idels" BEL
        "i2/ddr_16_1/make_path[6].idels" BEL "i2/ddr_16_1/make_path[7].idels"
        BEL "i2/ddr_16_1/adc_clk_del" BEL "i2/acqCs_2" BEL "i2/acqCs_0" BEL
        "i2/acqCs_1" BEL "qh1/blockTrig/slowCtBusRd_9" BEL
        "qh1/blockTrig/slowCtBusRd_10" BEL "qh1/blockTrig/slowCtBusRd_13" BEL
        "qh1/blockTrig/slowCtBusRd_11" BEL "qh1/blockTrig/slowCtBusRd_12" BEL
        "qh1/blockTrig/slowCtBusRd_14" BEL "qh1/blockTrig/slowCtBusRd_15" BEL
        "qh1/blockTrig/trigFastL_internal" BEL "qh1/blockTrig/slowCtBusRd_0"
        BEL "qh1/blockTrig/startTrigCount_0" BEL "qh1/blockTrig/slowCtBusRd_1"
        BEL "qh1/blockTrig/slowCtBusRd_2" BEL "qh1/blockTrig/trigCtrl_0" BEL
        "qh1/blockTrig/slowCtBusRd_3" BEL "qh1/blockTrig/slowCtBusRd_6" BEL
        "qh1/blockTrig/slowCtBusRd_4" BEL "qh1/blockTrig/slowCtBusRd_5" BEL
        "qh1/blockTrig/slowCtBusRd_7" BEL "qh1/blockTrig/slowCtBusRd_8" BEL
        "qh1/blockTrig/trigFastL" BEL "qh1/blockTrig/trigFastH" BEL
        "qh1/blockTrig/oldTrigFastL" BEL "qh1/blockTrig/invalidTrigH" BEL
        "qh1/blockTrig/avgBaseOut_0" BEL "qh1/blockTrig/avgBaseOut_1" BEL
        "qh1/blockTrig/avgBaseOut_2" BEL "qh1/blockTrig/avgBaseOut_3" BEL
        "qh1/blockTrig/avgBaseOut_4" BEL "qh1/blockTrig/avgBaseOut_5" BEL
        "qh1/blockTrig/avgBaseOut_6" BEL "qh1/blockTrig/avgBaseOut_7" BEL
        "qh1/blockTrig/avgBaseOut_8" BEL "qh1/blockTrig/avgBaseOut_9" BEL
        "qh1/blockTrig/avgBaseOut_10" BEL "qh1/blockTrig/avgBaseOut_11" BEL
        "qh1/blockTrig/avgBaseOut_12" BEL "qh1/blockTrig/avgBaseOut_13" BEL
        "qh1/blockTrig/avgBaseOut_14" BEL "qh1/blockTrig/avgBaseOut_15" BEL
        "qh1/blockTrig/avgBaseOut_16" BEL "qh1/blockTrig/avgBaseOut_17" BEL
        "qh1/blockTrig/baseMean/oldMeanDepth_7" BEL
        "qh1/blockTrig/baseMean/oldMeanDepth_6" BEL
        "qh1/blockTrig/baseMean/oldMeanDepth_5" BEL
        "qh1/blockTrig/baseMean/oldMeanDepth_4" BEL
        "qh1/blockTrig/baseMean/oldMeanDepth_3" BEL
        "qh1/blockTrig/baseMean/oldMeanDepth_2" BEL
        "qh1/blockTrig/baseMean/oldMeanDepth_1" BEL
        "qh1/blockTrig/baseMean/oldMeanDepth_0" BEL
        "qh1/blockTrig/baseMean/wrEn" BEL "qh1/blockTrig/baseMean/change" BEL
        "qh1/blockTrig/baseMean/oldPretrig_7" BEL
        "qh1/blockTrig/baseMean/oldPretrig_6" BEL
        "qh1/blockTrig/baseMean/oldPretrig_5" BEL
        "qh1/blockTrig/baseMean/oldPretrig_4" BEL
        "qh1/blockTrig/baseMean/oldPretrig_3" BEL
        "qh1/blockTrig/baseMean/oldPretrig_2" BEL
        "qh1/blockTrig/baseMean/oldPretrig_1" BEL
        "qh1/blockTrig/baseMean/oldPretrig_0" BEL
        "qh1/blockTrig/baseMean/sSum_21" BEL "qh1/blockTrig/baseMean/sSum_20"
        BEL "qh1/blockTrig/baseMean/sSum_19" BEL
        "qh1/blockTrig/baseMean/sSum_18" BEL "qh1/blockTrig/baseMean/sSum_17"
        BEL "qh1/blockTrig/baseMean/sSum_16" BEL
        "qh1/blockTrig/baseMean/sSum_15" BEL "qh1/blockTrig/baseMean/sSum_14"
        BEL "qh1/blockTrig/baseMean/sSum_13" BEL
        "qh1/blockTrig/baseMean/sSum_12" BEL "qh1/blockTrig/baseMean/sSum_11"
        BEL "qh1/blockTrig/baseMean/sSum_10" BEL
        "qh1/blockTrig/baseMean/sSum_9" BEL "qh1/blockTrig/baseMean/sSum_8"
        BEL "qh1/blockTrig/baseMean/sSum_7" BEL
        "qh1/blockTrig/baseMean/sSum_6" BEL "qh1/blockTrig/baseMean/sSum_5"
        BEL "qh1/blockTrig/baseMean/sSum_4" BEL
        "qh1/blockTrig/baseMean/sSum_3" BEL "qh1/blockTrig/baseMean/sSum_2"
        BEL "qh1/blockTrig/baseMean/sSum_1" BEL
        "qh1/blockTrig/baseMean/sSum_0" BEL "qh1/blockTrig/baseMean/sMeani_17"
        BEL "qh1/blockTrig/baseMean/sMeani_16" BEL
        "qh1/blockTrig/baseMean/sMeani_15" BEL
        "qh1/blockTrig/baseMean/sMeani_14" BEL
        "qh1/blockTrig/baseMean/sMeani_13" BEL
        "qh1/blockTrig/baseMean/sMeani_12" BEL
        "qh1/blockTrig/baseMean/sMeani_11" BEL
        "qh1/blockTrig/baseMean/sMeani_10" BEL
        "qh1/blockTrig/baseMean/sMeani_9" BEL
        "qh1/blockTrig/baseMean/sMeani_8" BEL
        "qh1/blockTrig/baseMean/sMeani_7" BEL
        "qh1/blockTrig/baseMean/sMeani_6" BEL
        "qh1/blockTrig/baseMean/sMeani_5" BEL
        "qh1/blockTrig/baseMean/sMeani_4" BEL
        "qh1/blockTrig/baseMean/sMeani_3" BEL
        "qh1/blockTrig/baseMean/sMeani_2" BEL
        "qh1/blockTrig/baseMean/sMeani_1" BEL
        "qh1/blockTrig/baseMean/sMeani_0" BEL "qh1/blockTrig/baseMean/init"
        BEL "qh1/blockTrig/baseMean/bslSeq_0" BEL
        "qh1/blockTrig/baseMean/configSeq_0" BEL
        "qh1/blockTrig/formeur/secondDif_15" BEL
        "qh1/blockTrig/formeur/secondDif_14" BEL
        "qh1/blockTrig/formeur/secondDif_13" BEL
        "qh1/blockTrig/formeur/secondDif_12" BEL
        "qh1/blockTrig/formeur/secondDif_11" BEL
        "qh1/blockTrig/formeur/secondDif_10" BEL
        "qh1/blockTrig/formeur/secondDif_9" BEL
        "qh1/blockTrig/formeur/secondDif_8" BEL
        "qh1/blockTrig/formeur/secondDif_7" BEL
        "qh1/blockTrig/formeur/secondDif_6" BEL
        "qh1/blockTrig/formeur/secondDif_5" BEL
        "qh1/blockTrig/formeur/secondDif_4" BEL
        "qh1/blockTrig/formeur/secondDif_3" BEL
        "qh1/blockTrig/formeur/secondDif_2" BEL
        "qh1/blockTrig/formeur/secondDif_1" BEL
        "qh1/blockTrig/formeur/secondDif_0" BEL
        "qh1/blockTrig/formeur/firstDif_14" BEL
        "qh1/blockTrig/formeur/firstDif_13" BEL
        "qh1/blockTrig/formeur/firstDif_12" BEL
        "qh1/blockTrig/formeur/firstDif_11" BEL
        "qh1/blockTrig/formeur/firstDif_10" BEL
        "qh1/blockTrig/formeur/firstDif_9" BEL
        "qh1/blockTrig/formeur/firstDif_8" BEL
        "qh1/blockTrig/formeur/firstDif_7" BEL
        "qh1/blockTrig/formeur/firstDif_6" BEL
        "qh1/blockTrig/formeur/firstDif_5" BEL
        "qh1/blockTrig/formeur/firstDif_4" BEL
        "qh1/blockTrig/formeur/firstDif_3" BEL
        "qh1/blockTrig/formeur/firstDif_2" BEL
        "qh1/blockTrig/formeur/firstDif_1" BEL
        "qh1/blockTrig/formeur/firstDif_0" BEL
        "qh1/blockTrig/formeur/shaperOut_1" BEL
        "qh1/blockTrig/formeur/shaperOut_0" BEL
        "qh1/blockTrig/formeur/shaperOut_19" BEL
        "qh1/blockTrig/formeur/shaperOut_18" BEL
        "qh1/blockTrig/formeur/shaperOut_17" BEL
        "qh1/blockTrig/formeur/shaperOut_16" BEL
        "qh1/blockTrig/formeur/shaperOut_15" BEL
        "qh1/blockTrig/formeur/shaperOut_14" BEL
        "qh1/blockTrig/formeur/shaperOut_12" BEL
        "qh1/blockTrig/formeur/shaperOut_11" BEL
        "qh1/blockTrig/formeur/shaperOut_13" BEL
        "qh1/blockTrig/formeur/shaperOut_9" BEL
        "qh1/blockTrig/formeur/shaperOut_10" BEL
        "qh1/blockTrig/formeur/shaperOut_8" BEL
        "qh1/blockTrig/formeur/shaperOut_7" BEL
        "qh1/blockTrig/formeur/shaperOut_6" BEL
        "qh1/blockTrig/formeur/shaperOut_5" BEL
        "qh1/blockTrig/formeur/shaperOut_4" BEL
        "qh1/blockTrig/formeur/shaperOut_3" BEL
        "qh1/blockTrig/formeur/shaperOut_2" BEL
        "qh1/blockTrig/baseMean/meanPtRd_0" BEL
        "qh1/blockTrig/baseMean/meanPtRd_1" BEL
        "qh1/blockTrig/baseMean/meanPtRd_2" BEL
        "qh1/blockTrig/baseMean/meanPtRd_3" BEL
        "qh1/blockTrig/baseMean/meanPtRd_4" BEL
        "qh1/blockTrig/baseMean/meanPtRd_5" BEL
        "qh1/blockTrig/baseMean/meanPtRd_6" BEL
        "qh1/blockTrig/baseMean/meanPtRd_7" BEL
        "qh1/blockTrig/baseMean/regCounter_0" BEL
        "qh1/blockTrig/baseMean/regCounter_1" BEL
        "qh1/blockTrig/baseMean/regCounter_2" BEL
        "qh1/blockTrig/baseMean/regCounter_3" BEL
        "qh1/blockTrig/baseMean/regCounter_4" BEL
        "qh1/blockTrig/baseMean/regCounter_5" BEL
        "qh1/blockTrig/baseMean/regCounter_6" BEL
        "qh1/blockTrig/baseMean/regCounter_7" BEL
        "qh1/blockTrig/formeur/postTimer_0" BEL
        "qh1/blockTrig/formeur/postTimer_1" BEL
        "qh1/blockTrig/formeur/postTimer_2" BEL
        "qh1/blockTrig/formeur/postTimer_3" BEL
        "qh1/blockTrig/baseMean/meanPtWr_0" BEL
        "qh1/blockTrig/baseMean/meanPtWr_1" BEL
        "qh1/blockTrig/baseMean/meanPtWr_2" BEL
        "qh1/blockTrig/baseMean/meanPtWr_3" BEL
        "qh1/blockTrig/baseMean/meanPtWr_4" BEL
        "qh1/blockTrig/baseMean/meanPtWr_5" BEL
        "qh1/blockTrig/baseMean/meanPtWr_6" BEL
        "qh1/blockTrig/baseMean/meanPtWr_7" BEL
        "qh1/blockTrig/baseMean/pretrigPtWr_0" BEL
        "qh1/blockTrig/baseMean/pretrigPtWr_1" BEL
        "qh1/blockTrig/baseMean/pretrigPtWr_2" BEL
        "qh1/blockTrig/baseMean/pretrigPtWr_3" BEL
        "qh1/blockTrig/baseMean/pretrigPtWr_4" BEL
        "qh1/blockTrig/baseMean/pretrigPtWr_5" BEL
        "qh1/blockTrig/baseMean/pretrigPtWr_6" BEL
        "qh1/blockTrig/baseMean/pretrigPtWr_7" BEL
        "qh1/blockTrig/fastCounter_0" BEL "qh1/blockTrig/fastCounter_1" BEL
        "qh1/blockTrig/fastCounter_2" BEL "qh1/blockTrig/fastCounter_3" BEL
        "qh1/blockTrig/fastCounter_4" BEL "qh1/blockTrig/fastCounter_5" BEL
        "qh1/blockTrig/fastCounter_6" BEL "qh1/blockTrig/fastCounter_7" BEL
        "qh1/blockTrig/fastCounter_8" BEL "qh1/blockTrig/fastCounter_9" BEL
        "qh1/blockTrig/formeur/rising/compteur_0" BEL
        "qh1/blockTrig/formeur/rising/compteur_1" BEL
        "qh1/blockTrig/formeur/rising/compteur_2" BEL
        "qh1/blockTrig/formeur/rising/compteur_3" BEL
        "qh1/blockTrig/formeur/rising/compteur_4" BEL
        "qh1/blockTrig/formeur/rising/compteur_5" BEL
        "qh1/blockTrig/formeur/rising/compteur_6" BEL
        "qh1/blockTrig/formeur/rising/compteur_7" BEL
        "qh1/blockTrig/formeur/rising/compteur_8" BEL
        "qh1/blockTrig/formeur/rising/compteur_9" BEL
        "qh1/blockTrig/levelHFastReg_15" BEL "qh1/blockTrig/levelHFastReg_14"
        BEL "qh1/blockTrig/levelHFastReg_13" BEL
        "qh1/blockTrig/levelHFastReg_12" BEL "qh1/blockTrig/levelHFastReg_11"
        BEL "qh1/blockTrig/levelHFastReg_10" BEL
        "qh1/blockTrig/levelHFastReg_9" BEL "qh1/blockTrig/levelHFastReg_8"
        BEL "qh1/blockTrig/levelHFastReg_7" BEL
        "qh1/blockTrig/levelHFastReg_6" BEL "qh1/blockTrig/levelHFastReg_5"
        BEL "qh1/blockTrig/levelHFastReg_4" BEL
        "qh1/blockTrig/levelHFastReg_3" BEL "qh1/blockTrig/levelHFastReg_2"
        BEL "qh1/blockTrig/levelHFastReg_1" BEL
        "qh1/blockTrig/levelHFastReg_0" BEL "qh1/blockTrig/baseMeanDepth_8"
        BEL "qh1/blockTrig/baseMeanDepth_7" BEL
        "qh1/blockTrig/baseMeanDepth_6" BEL "qh1/blockTrig/baseMeanDepth_5"
        BEL "qh1/blockTrig/baseMeanDepth_4" BEL
        "qh1/blockTrig/baseMeanDepth_3" BEL "qh1/blockTrig/baseMeanDepth_1"
        BEL "qh1/blockTrig/baseMeanDepth_0" BEL
        "qh1/blockTrig/baseMeanDepth_2" BEL "qh1/blockTrig/shaperFlat_9" BEL
        "qh1/blockTrig/shaperFlat_8" BEL "qh1/blockTrig/shaperFlat_6" BEL
        "qh1/blockTrig/shaperFlat_5" BEL "qh1/blockTrig/shaperFlat_7" BEL
        "qh1/blockTrig/shaperFlat_4" BEL "qh1/blockTrig/shaperFlat_3" BEL
        "qh1/blockTrig/shaperFlat_1" BEL "qh1/blockTrig/shaperFlat_0" BEL
        "qh1/blockTrig/shaperFlat_2" BEL "qh1/blockTrig/shaperRise_9" BEL
        "qh1/blockTrig/shaperRise_8" BEL "qh1/blockTrig/shaperRise_6" BEL
        "qh1/blockTrig/shaperRise_5" BEL "qh1/blockTrig/shaperRise_7" BEL
        "qh1/blockTrig/shaperRise_4" BEL "qh1/blockTrig/shaperRise_3" BEL
        "qh1/blockTrig/shaperRise_1" BEL "qh1/blockTrig/shaperRise_0" BEL
        "qh1/blockTrig/shaperRise_2" BEL "qh1/blockTrig/basePretrig_7" BEL
        "qh1/blockTrig/basePretrig_6" BEL "qh1/blockTrig/basePretrig_5" BEL
        "qh1/blockTrig/basePretrig_4" BEL "qh1/blockTrig/basePretrig_3" BEL
        "qh1/blockTrig/basePretrig_2" BEL "qh1/blockTrig/basePretrig_1" BEL
        "qh1/blockTrig/basePretrig_0" BEL "qh1/blockTrig/levelLFastReg_15" BEL
        "qh1/blockTrig/levelLFastReg_14" BEL "qh1/blockTrig/levelLFastReg_13"
        BEL "qh1/blockTrig/levelLFastReg_12" BEL
        "qh1/blockTrig/levelLFastReg_11" BEL "qh1/blockTrig/levelLFastReg_10"
        BEL "qh1/blockTrig/levelLFastReg_9" BEL
        "qh1/blockTrig/levelLFastReg_8" BEL "qh1/blockTrig/levelLFastReg_7"
        BEL "qh1/blockTrig/levelLFastReg_6" BEL
        "qh1/blockTrig/levelLFastReg_5" BEL "qh1/blockTrig/levelLFastReg_4"
        BEL "qh1/blockTrig/levelLFastReg_3" BEL
        "qh1/blockTrig/levelLFastReg_2" BEL "qh1/blockTrig/levelLFastReg_1"
        BEL "qh1/blockTrig/levelLFastReg_0" BEL "qh1/blockNrj/energyMax_0" BEL
        "qh1/blockNrj/energyMax_1" BEL "qh1/blockNrj/energyMax_2" BEL
        "qh1/blockNrj/energyMax_3" BEL "qh1/blockNrj/energyMax_4" BEL
        "qh1/blockNrj/energyMax_5" BEL "qh1/blockNrj/energyMax_6" BEL
        "qh1/blockNrj/energyMax_7" BEL "qh1/blockNrj/energyMax_8" BEL
        "qh1/blockNrj/energyMax_9" BEL "qh1/blockNrj/energyMax_10" BEL
        "qh1/blockNrj/energyMax_11" BEL "qh1/blockNrj/energyMax_12" BEL
        "qh1/blockNrj/energyMax_13" BEL "qh1/blockNrj/energyMax_14" BEL
        "qh1/blockNrj/energyMax_15" BEL "qh1/blockNrj/energyMax_16" BEL
        "qh1/blockNrj/energyMax_17" BEL "qh1/blockNrj/energyMax_18" BEL
        "qh1/blockNrj/energyMax_19" BEL "qh1/blockNrj/energyMax_20" BEL
        "qh1/blockNrj/energyMax_21" BEL "qh1/blockNrj/energyMax_22" BEL
        "qh1/blockNrj/energyMax_23" BEL "qh1/blockNrj/slowCtBusRd_9" BEL
        "qh1/blockNrj/eRdy" BEL "qh1/blockNrj/peaked" BEL
        "qh1/blockNrj/slowCtBusRd_10" BEL "qh1/blockNrj/slowCtBusRd_12" BEL
        "qh1/blockNrj/riseTimeOut_0" BEL "qh1/blockNrj/riseTimeOut_1" BEL
        "qh1/blockNrj/riseTimeOut_2" BEL "qh1/blockNrj/riseTimeOut_3" BEL
        "qh1/blockNrj/riseTimeOut_4" BEL "qh1/blockNrj/riseTimeOut_5" BEL
        "qh1/blockNrj/riseTimeOut_6" BEL "qh1/blockNrj/riseTimeOut_7" BEL
        "qh1/blockNrj/riseTimeOut_8" BEL "qh1/blockNrj/riseTimeOut_9" BEL
        "qh1/blockNrj/slowCtBusRd_11" BEL "qh1/blockNrj/slowCtBusRd_13" BEL
        "qh1/blockNrj/slowCtBusRd_14" BEL "qh1/blockNrj/slowCtBusRd_15" BEL
        "qh1/blockNrj/slowCtBusRd_0" BEL "qh1/blockNrj/status_0" BEL
        "qh1/blockNrj/energyAccu_0" BEL "qh1/blockNrj/energyAccu_1" BEL
        "qh1/blockNrj/energyAccu_2" BEL "qh1/blockNrj/energyAccu_3" BEL
        "qh1/blockNrj/energyAccu_4" BEL "qh1/blockNrj/energyAccu_5" BEL
        "qh1/blockNrj/energyAccu_6" BEL "qh1/blockNrj/energyAccu_7" BEL
        "qh1/blockNrj/energyAccu_8" BEL "qh1/blockNrj/energyAccu_9" BEL
        "qh1/blockNrj/energyAccu_10" BEL "qh1/blockNrj/energyAccu_11" BEL
        "qh1/blockNrj/energyAccu_12" BEL "qh1/blockNrj/energyAccu_13" BEL
        "qh1/blockNrj/energyAccu_14" BEL "qh1/blockNrj/energyAccu_15" BEL
        "qh1/blockNrj/energyAccu_16" BEL "qh1/blockNrj/energyAccu_17" BEL
        "qh1/blockNrj/energyAccu_18" BEL "qh1/blockNrj/energyAccu_19" BEL
        "qh1/blockNrj/energyAccu_20" BEL "qh1/blockNrj/energyAccu_21" BEL
        "qh1/blockNrj/energyAccu_22" BEL "qh1/blockNrj/energyAccu_23" BEL
        "qh1/blockNrj/slowCtBusRd_1" BEL "qh1/blockNrj/slowCtBusRd_2" BEL
        "qh1/blockNrj/slowCtBusRd_3" BEL "qh1/blockNrj/slowCtBusRd_4" BEL
        "qh1/blockNrj/slowCtBusRd_5" BEL "qh1/blockNrj/slowCtBusRd_6" BEL
        "qh1/blockNrj/trigSlowLocal" BEL "qh1/blockNrj/slowCtBusRd_7" BEL
        "qh1/blockNrj/slowCtBusRd_8" BEL "qh1/blockNrj/oldPeaked" BEL
        "qh1/blockNrj/formeur/secondDif_15" BEL
        "qh1/blockNrj/formeur/secondDif_14" BEL
        "qh1/blockNrj/formeur/secondDif_13" BEL
        "qh1/blockNrj/formeur/secondDif_12" BEL
        "qh1/blockNrj/formeur/secondDif_11" BEL
        "qh1/blockNrj/formeur/secondDif_10" BEL
        "qh1/blockNrj/formeur/secondDif_9" BEL
        "qh1/blockNrj/formeur/secondDif_8" BEL
        "qh1/blockNrj/formeur/secondDif_7" BEL
        "qh1/blockNrj/formeur/secondDif_6" BEL
        "qh1/blockNrj/formeur/secondDif_5" BEL
        "qh1/blockNrj/formeur/secondDif_4" BEL
        "qh1/blockNrj/formeur/secondDif_3" BEL
        "qh1/blockNrj/formeur/secondDif_2" BEL
        "qh1/blockNrj/formeur/secondDif_1" BEL
        "qh1/blockNrj/formeur/secondDif_0" BEL
        "qh1/blockNrj/formeur/firstDif_14" BEL
        "qh1/blockNrj/formeur/firstDif_13" BEL
        "qh1/blockNrj/formeur/firstDif_12" BEL
        "qh1/blockNrj/formeur/firstDif_11" BEL
        "qh1/blockNrj/formeur/firstDif_10" BEL
        "qh1/blockNrj/formeur/firstDif_9" BEL
        "qh1/blockNrj/formeur/firstDif_8" BEL
        "qh1/blockNrj/formeur/firstDif_7" BEL
        "qh1/blockNrj/formeur/firstDif_6" BEL
        "qh1/blockNrj/formeur/firstDif_5" BEL
        "qh1/blockNrj/formeur/firstDif_4" BEL
        "qh1/blockNrj/formeur/firstDif_3" BEL
        "qh1/blockNrj/formeur/firstDif_2" BEL
        "qh1/blockNrj/formeur/firstDif_1" BEL
        "qh1/blockNrj/formeur/firstDif_0" BEL
        "qh1/blockNrj/formeur/shaperOut_1" BEL
        "qh1/blockNrj/formeur/shaperOut_0" BEL
        "qh1/blockNrj/formeur/shaperOut_19" BEL
        "qh1/blockNrj/formeur/shaperOut_18" BEL
        "qh1/blockNrj/formeur/shaperOut_23" BEL
        "qh1/blockNrj/formeur/shaperOut_17" BEL
        "qh1/blockNrj/formeur/shaperOut_22" BEL
        "qh1/blockNrj/formeur/shaperOut_21" BEL
        "qh1/blockNrj/formeur/shaperOut_15" BEL
        "qh1/blockNrj/formeur/shaperOut_16" BEL
        "qh1/blockNrj/formeur/shaperOut_20" BEL
        "qh1/blockNrj/formeur/shaperOut_14" BEL
        "qh1/blockNrj/formeur/shaperOut_13" BEL
        "qh1/blockNrj/formeur/shaperOut_12" BEL
        "qh1/blockNrj/formeur/shaperOut_11" BEL
        "qh1/blockNrj/formeur/shaperOut_9" BEL
        "qh1/blockNrj/formeur/shaperOut_10" BEL
        "qh1/blockNrj/formeur/shaperOut_8" BEL
        "qh1/blockNrj/formeur/shaperOut_7" BEL
        "qh1/blockNrj/formeur/shaperOut_6" BEL
        "qh1/blockNrj/formeur/shaperOut_5" BEL
        "qh1/blockNrj/formeur/shaperOut_4" BEL
        "qh1/blockNrj/formeur/shaperOut_3" BEL
        "qh1/blockNrj/formeur/shaperOut_2" BEL "qh1/blockNrj/peakingCnt_0" BEL
        "qh1/blockNrj/peakingCnt_1" BEL "qh1/blockNrj/peakingCnt_2" BEL
        "qh1/blockNrj/peakingCnt_3" BEL "qh1/blockNrj/peakingCnt_4" BEL
        "qh1/blockNrj/peakingCnt_5" BEL "qh1/blockNrj/peakingCnt_6" BEL
        "qh1/blockNrj/peakingCnt_7" BEL "qh1/blockNrj/peakingCnt_8" BEL
        "qh1/blockNrj/peakingCnt_9" BEL "qh1/blockNrj/formeur/postTimer_0" BEL
        "qh1/blockNrj/formeur/postTimer_1" BEL
        "qh1/blockNrj/formeur/postTimer_2" BEL
        "qh1/blockNrj/formeur/postTimer_3" BEL
        "qh1/blockNrj/formeur/rising/compteur_0" BEL
        "qh1/blockNrj/formeur/rising/compteur_1" BEL
        "qh1/blockNrj/formeur/rising/compteur_2" BEL
        "qh1/blockNrj/formeur/rising/compteur_3" BEL
        "qh1/blockNrj/formeur/rising/compteur_4" BEL
        "qh1/blockNrj/formeur/rising/compteur_5" BEL
        "qh1/blockNrj/formeur/rising/compteur_6" BEL
        "qh1/blockNrj/formeur/rising/compteur_7" BEL
        "qh1/blockNrj/formeur/rising/compteur_8" BEL
        "qh1/blockNrj/formeur/rising/compteur_9" BEL
        "qh1/blockNrj/shaperFlat_9" BEL "qh1/blockNrj/shaperFlat_8" BEL
        "qh1/blockNrj/shaperFlat_6" BEL "qh1/blockNrj/shaperFlat_5" BEL
        "qh1/blockNrj/shaperFlat_7" BEL "qh1/blockNrj/shaperFlat_4" BEL
        "qh1/blockNrj/shaperFlat_3" BEL "qh1/blockNrj/shaperFlat_1" BEL
        "qh1/blockNrj/shaperFlat_0" BEL "qh1/blockNrj/shaperFlat_2" BEL
        "qh1/blockNrj/shaperRise_9" BEL "qh1/blockNrj/shaperRise_8" BEL
        "qh1/blockNrj/shaperRise_6" BEL "qh1/blockNrj/shaperRise_5" BEL
        "qh1/blockNrj/shaperRise_7" BEL "qh1/blockNrj/shaperRise_4" BEL
        "qh1/blockNrj/shaperRise_3" BEL "qh1/blockNrj/shaperRise_1" BEL
        "qh1/blockNrj/shaperRise_0" BEL "qh1/blockNrj/shaperRise_2" BEL
        "qh1/blockNrj/levelSlowReg_15" BEL "qh1/blockNrj/levelSlowReg_14" BEL
        "qh1/blockNrj/levelSlowReg_13" BEL "qh1/blockNrj/levelSlowReg_12" BEL
        "qh1/blockNrj/levelSlowReg_11" BEL "qh1/blockNrj/levelSlowReg_10" BEL
        "qh1/blockNrj/levelSlowReg_9" BEL "qh1/blockNrj/levelSlowReg_8" BEL
        "qh1/blockNrj/levelSlowReg_7" BEL "qh1/blockNrj/levelSlowReg_6" BEL
        "qh1/blockNrj/levelSlowReg_5" BEL "qh1/blockNrj/levelSlowReg_4" BEL
        "qh1/blockNrj/levelSlowReg_3" BEL "qh1/blockNrj/levelSlowReg_2" BEL
        "qh1/blockNrj/levelSlowReg_1" BEL "qh1/blockNrj/levelSlowReg_0" BEL
        "qh1/blockNrj/peakingReg_9" BEL "qh1/blockNrj/peakingReg_8" BEL
        "qh1/blockNrj/peakingReg_6" BEL "qh1/blockNrj/peakingReg_5" BEL
        "qh1/blockNrj/peakingReg_7" BEL "qh1/blockNrj/peakingReg_4" BEL
        "qh1/blockNrj/peakingReg_3" BEL "qh1/blockNrj/peakingReg_1" BEL
        "qh1/blockNrj/peakingReg_0" BEL "qh1/blockNrj/peakingReg_2" BEL
        "qh1/waverSlow/saveEnable_0" BEL "qh1/waverSlow/regRead_2" BEL
        "qh1/waverSlow/regRead_0" BEL "qh1/waverSlow/regRead_1" BEL
        "qh1/waverSlow/regRead_3" BEL "qh1/waverSlow/acqSlowCs_0" BEL
        "qh1/waverSlow/acqSlowCs_1" BEL "qh1/waverSlow/decodSegLate" BEL
        "qh1/waverSlow/regRead_10" BEL "qh1/waverSlow/regRead_5" BEL
        "qh1/waverSlow/regRead_4" BEL "qh1/waverSlow/regRead_11" BEL
        "qh1/waverSlow/regRead_12" BEL "qh1/waverSlow/decodMebLate" BEL
        "qh1/waverSlow/fastBusyS" BEL "qh1/waverSlow/regRead_13" BEL
        "qh1/waverSlow/regRead_6" BEL "qh1/waverSlow/regRead_8" BEL
        "qh1/waverSlow/regRead_7" BEL "qh1/waverSlow/ctRdSeg_0" BEL
        "qh1/waverSlow/regRead_9" BEL "qh1/waverSlow/ctRdSeg_1" BEL
        "qh1/waverSlow/ctRdSeg_2" BEL "qh1/waverSlow/ctRdSeg_5" BEL
        "qh1/waverSlow/ctRdSeg_3" BEL "qh1/waverSlow/ctRdSeg_4" BEL
        "qh1/waverSlow/ctRdSeg_7" BEL "qh1/waverSlow/ctRdSeg_6" BEL
        "qh1/waverSlow/sample_0" BEL "qh1/waverSlow/sample_1" BEL
        "qh1/waverSlow/sample_2" BEL "qh1/waverSlow/sample_3" BEL
        "qh1/waverSlow/sample_4" BEL "qh1/waverSlow/sample_5" BEL
        "qh1/waverSlow/sample_6" BEL "qh1/waverSlow/sample_7" BEL
        "qh1/waverSlow/sample_8" BEL "qh1/waverSlow/sample_9" BEL
        "qh1/waverSlow/sample_10" BEL "qh1/waverSlow/sample_11" BEL
        "qh1/waverSlow/sample_12" BEL "qh1/waverSlow/sample_13" BEL
        "qh1/waverSlow/adRdFifo_0" BEL "qh1/waverSlow/adRdFifo_1" BEL
        "qh1/waverSlow/adRdFifo_2" BEL "qh1/waverSlow/adRdFifo_3" BEL
        "qh1/waverSlow/adRdFifo_4" BEL "qh1/waverSlow/adRdFifo_5" BEL
        "qh1/waverSlow/adRdFifo_6" BEL "qh1/waverSlow/adRdFifo_7" BEL
        "qh1/waverSlow/adRdFifo_8" BEL "qh1/waverSlow/adRdFifo_9" BEL
        "qh1/waverSlow/adRdFifo_10" BEL "qh1/waverSlow/adRdFifo_11" BEL
        "qh1/waverSlow/pretrig_9" BEL "qh1/waverSlow/pretrig_8" BEL
        "qh1/waverSlow/pretrig_6" BEL "qh1/waverSlow/pretrig_5" BEL
        "qh1/waverSlow/pretrig_7" BEL "qh1/waverSlow/pretrig_4" BEL
        "qh1/waverSlow/pretrig_3" BEL "qh1/waverSlow/pretrig_1" BEL
        "qh1/waverSlow/pretrig_0" BEL "qh1/waverSlow/pretrig_2" BEL
        "qh1/waverSlow/storeDepth_10" BEL "qh1/waverSlow/storeDepth_9" BEL
        "qh1/waverSlow/storeDepth_11" BEL "qh1/waverSlow/storeDepth_7" BEL
        "qh1/waverSlow/storeDepth_6" BEL "qh1/waverSlow/storeDepth_8" BEL
        "qh1/waverSlow/storeDepth_4" BEL "qh1/waverSlow/storeDepth_3" BEL
        "qh1/waverSlow/storeDepth_5" BEL "qh1/waverSlow/storeDepth_1" BEL
        "qh1/waverSlow/storeDepth_0" BEL "qh1/waverSlow/storeDepth_2" BEL
        "qh1/waverSlow/lecteur/outputReg_0" BEL
        "qh1/waverSlow/lecteur/outputReg_1" BEL
        "qh1/waverSlow/lecteur/outputReg_2" BEL
        "qh1/waverSlow/lecteur/outputReg_3" BEL
        "qh1/waverSlow/lecteur/outputReg_4" BEL
        "qh1/waverSlow/lecteur/outputReg_5" BEL
        "qh1/waverSlow/lecteur/outputReg_6" BEL
        "qh1/waverSlow/lecteur/outputReg_7" BEL
        "qh1/waverSlow/lecteur/outputReg_8" BEL
        "qh1/waverSlow/lecteur/outputReg_9" BEL
        "qh1/waverSlow/lecteur/outputReg_10" BEL
        "qh1/waverSlow/lecteur/outputReg_11" BEL
        "qh1/waverSlow/lecteur/outputReg_12" BEL
        "qh1/waverSlow/lecteur/outputReg_13" BEL
        "qh1/waverSlow/lecteur/outputReg_14" BEL
        "qh1/waverSlow/lecteur/outputReg_15" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd16" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd7" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd17" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd14" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd8" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd2" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd3" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd19" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd18" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd15" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd12" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd11" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd13" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd10" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd9" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd6" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd5" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd4" BEL
        "qh1/waverSlow/lecteur/readCs_FSM_FFd1" BEL
        "qh1/waverSlow/lecteur/timer_2" BEL "qh1/waverSlow/lecteur/timer_1"
        BEL "qh1/waverSlow/lecteur/timer_0" BEL
        "qh1/waverSlow/lecteur/inputReg_9" BEL
        "qh1/waverSlow/lecteur/inputReg_8" BEL
        "qh1/waverSlow/lecteur/inputReg_6" BEL
        "qh1/waverSlow/lecteur/readOutLocal" BEL
        "qh1/waverSlow/lecteur/inputReg_7" BEL
        "qh1/waverSlow/lecteur/inputReg_5" BEL
        "qh1/waverSlow/lecteur/inputReg_4" BEL
        "qh1/waverSlow/lecteur/inputReg_3" BEL "qh1/waverSlow/lecteur/doneOut"
        BEL "qh1/waverSlow/lecteur/inputReg_1" BEL
        "qh1/waverSlow/lecteur/inputReg_0" BEL
        "qh1/waverSlow/lecteur/inputReg_2" BEL
        "qh1/waverSlow/lecteur/inputReg_15" BEL
        "qh1/waverSlow/lecteur/inputReg_14" BEL
        "qh1/waverSlow/lecteur/inputReg_13" BEL
        "qh1/waverSlow/lecteur/inputReg_12" BEL
        "qh1/waverSlow/lecteur/inputReg_11" BEL
        "qh1/waverSlow/lecteur/inputReg_10" BEL
        "qh1/waverSlow/lecteur/fifoCnter_12" BEL
        "qh1/waverSlow/lecteur/fifoCnter_11" BEL
        "qh1/waverSlow/lecteur/fifoCnter_10" BEL
        "qh1/waverSlow/lecteur/fifoCnter_9" BEL
        "qh1/waverSlow/lecteur/fifoCnter_8" BEL
        "qh1/waverSlow/lecteur/fifoCnter_7" BEL
        "qh1/waverSlow/lecteur/fifoCnter_6" BEL
        "qh1/waverSlow/lecteur/fifoCnter_5" BEL
        "qh1/waverSlow/lecteur/fifoCnter_4" BEL
        "qh1/waverSlow/lecteur/fifoCnter_3" BEL
        "qh1/waverSlow/lecteur/fifoCnter_2" BEL
        "qh1/waverSlow/lecteur/fifoCnter_1" BEL
        "qh1/waverSlow/lecteur/fifoCnter_0" BEL
        "qh1/waverSlow/lecteur/itemCntr_3" BEL
        "qh1/waverSlow/lecteur/itemCntr_2" BEL
        "qh1/waverSlow/lecteur/itemCntr_1" BEL
        "qh1/waverSlow/lecteur/itemCntr_0" BEL
        "qh1/blockHisto.monHisto/regRdBus_8" BEL
        "qh1/blockHisto.monHisto/regRdBus_9" BEL
        "qh1/blockHisto.monHisto/offset_10" BEL
        "qh1/blockHisto.monHisto/offset_13" BEL
        "qh1/blockHisto.monHisto/offset_11" BEL
        "qh1/blockHisto.monHisto/offset_12" BEL
        "qh1/blockHisto.monHisto/offset_14" BEL
        "qh1/blockHisto.monHisto/offset_20" BEL
        "qh1/blockHisto.monHisto/offset_15" BEL
        "qh1/blockHisto.monHisto/offset_0" BEL
        "qh1/blockHisto.monHisto/offset_1" BEL
        "qh1/blockHisto.monHisto/offset_21" BEL
        "qh1/blockHisto.monHisto/offset_16" BEL
        "qh1/blockHisto.monHisto/offset_22" BEL
        "qh1/blockHisto.monHisto/offset_17" BEL
        "qh1/blockHisto.monHisto/offset_2" BEL
        "qh1/blockHisto.monHisto/offset_23" BEL
        "qh1/blockHisto.monHisto/donnee_0" BEL
        "qh1/blockHisto.monHisto/donnee_1" BEL
        "qh1/blockHisto.monHisto/donnee_2" BEL
        "qh1/blockHisto.monHisto/donnee_3" BEL
        "qh1/blockHisto.monHisto/donnee_4" BEL
        "qh1/blockHisto.monHisto/donnee_5" BEL
        "qh1/blockHisto.monHisto/donnee_6" BEL
        "qh1/blockHisto.monHisto/donnee_7" BEL
        "qh1/blockHisto.monHisto/donnee_8" BEL
        "qh1/blockHisto.monHisto/donnee_9" BEL
        "qh1/blockHisto.monHisto/donnee_10" BEL
        "qh1/blockHisto.monHisto/donnee_11" BEL
        "qh1/blockHisto.monHisto/donnee_12" BEL
        "qh1/blockHisto.monHisto/donnee_13" BEL
        "qh1/blockHisto.monHisto/donnee_14" BEL
        "qh1/blockHisto.monHisto/donnee_15" BEL
        "qh1/blockHisto.monHisto/donnee_16" BEL
        "qh1/blockHisto.monHisto/donnee_17" BEL
        "qh1/blockHisto.monHisto/donnee_18" BEL
        "qh1/blockHisto.monHisto/donnee_19" BEL
        "qh1/blockHisto.monHisto/donnee_20" BEL
        "qh1/blockHisto.monHisto/donnee_21" BEL
        "qh1/blockHisto.monHisto/donnee_22" BEL
        "qh1/blockHisto.monHisto/donnee_23" BEL
        "qh1/blockHisto.monHisto/decodMemLate" BEL
        "qh1/blockHisto.monHisto/offset_18" BEL
        "qh1/blockHisto.monHisto/offset_4" BEL
        "qh1/blockHisto.monHisto/offset_3" BEL
        "qh1/blockHisto.monHisto/offset_19" BEL
        "qh1/blockHisto.monHisto/oldFire" BEL
        "qh1/blockHisto.monHisto/offset_5" BEL
        "qh1/blockHisto.monHisto/offset_6" BEL
        "qh1/blockHisto.monHisto/offset_7" BEL
        "qh1/blockHisto.monHisto/offset_8" BEL
        "qh1/blockHisto.monHisto/offset_9" BEL
        "qh1/blockHisto.monHisto/clearMem" BEL
        "qh1/blockHisto.monHisto/regRdBus_11" BEL
        "qh1/blockHisto.monHisto/binning_0" BEL
        "qh1/blockHisto.monHisto/binning_1" BEL
        "qh1/blockHisto.monHisto/binning_2" BEL
        "qh1/blockHisto.monHisto/binning_3" BEL
        "qh1/blockHisto.monHisto/binning_4" BEL
        "qh1/blockHisto.monHisto/regRdBus_10" BEL
        "qh1/blockHisto.monHisto/regRdBus_12" BEL
        "qh1/blockHisto.monHisto/regRdBus_13" BEL
        "qh1/blockHisto.monHisto/regRdBus_14" BEL
        "qh1/blockHisto.monHisto/regRdBus_15" BEL
        "qh1/blockHisto.monHisto/adbit0" BEL "qh1/blockHisto.monHisto/dina_0"
        BEL "qh1/blockHisto.monHisto/dina_1" BEL
        "qh1/blockHisto.monHisto/dina_2" BEL "qh1/blockHisto.monHisto/dina_3"
        BEL "qh1/blockHisto.monHisto/dina_4" BEL
        "qh1/blockHisto.monHisto/dina_5" BEL "qh1/blockHisto.monHisto/dina_6"
        BEL "qh1/blockHisto.monHisto/dina_7" BEL
        "qh1/blockHisto.monHisto/dina_8" BEL "qh1/blockHisto.monHisto/dina_9"
        BEL "qh1/blockHisto.monHisto/dina_10" BEL
        "qh1/blockHisto.monHisto/dina_11" BEL
        "qh1/blockHisto.monHisto/dina_12" BEL
        "qh1/blockHisto.monHisto/dina_13" BEL
        "qh1/blockHisto.monHisto/dina_14" BEL
        "qh1/blockHisto.monHisto/dina_15" BEL
        "qh1/blockHisto.monHisto/dina_16" BEL
        "qh1/blockHisto.monHisto/dina_17" BEL
        "qh1/blockHisto.monHisto/dina_18" BEL
        "qh1/blockHisto.monHisto/dina_19" BEL
        "qh1/blockHisto.monHisto/dina_20" BEL
        "qh1/blockHisto.monHisto/dina_21" BEL
        "qh1/blockHisto.monHisto/dina_22" BEL
        "qh1/blockHisto.monHisto/dina_23" BEL
        "qh1/blockHisto.monHisto/diviseur_0" BEL
        "qh1/blockHisto.monHisto/diviseur_1" BEL
        "qh1/blockHisto.monHisto/diviseur_2" BEL
        "qh1/blockHisto.monHisto/diviseur_3" BEL
        "qh1/blockHisto.monHisto/diviseur_4" BEL
        "qh1/blockHisto.monHisto/regRdBus_0" BEL
        "qh1/blockHisto.monHisto/memWrite" BEL
        "qh1/blockHisto.monHisto/regRdBus_1" BEL
        "qh1/blockHisto.monHisto/regRdBus_2" BEL
        "qh1/blockHisto.monHisto/regRdBus_5" BEL
        "qh1/blockHisto.monHisto/regRdBus_3" BEL
        "qh1/blockHisto.monHisto/regRdBus_4" BEL
        "qh1/blockHisto.monHisto/regRdBus_6" BEL
        "qh1/blockHisto.monHisto/regRdBus_7" BEL
        "qh1/blockHisto.monHisto/histoCs_FSM_FFd3" BEL
        "qh1/blockHisto.monHisto/histoCs_FSM_FFd1" BEL
        "qh1/blockHisto.monHisto/histoCs_FSM_FFd2" BEL
        "qh1/ddr_16_1/sysClkTest" BEL "qh1/ddr_16_1/make_path[0].idels" BEL
        "qh1/ddr_16_1/make_path[1].idels" BEL
        "qh1/ddr_16_1/make_path[2].idels" BEL
        "qh1/ddr_16_1/make_path[3].idels" BEL
        "qh1/ddr_16_1/make_path[4].idels" BEL
        "qh1/ddr_16_1/make_path[5].idels" BEL
        "qh1/ddr_16_1/make_path[6].idels" BEL
        "qh1/ddr_16_1/make_path[7].idels" BEL "qh1/ddr_16_1/adc_clk_del" BEL
        "qh1/slowCs_2" BEL "qh1/slowCs_0" BEL "qh1/slowCs_1" BEL
        "qh1/slowCs_5" BEL "qh1/slowCs_3" BEL "qh1/slowCs_4" BEL
        "qh1/slowCs_8" BEL "qh1/slowCs_6" BEL "qh1/slowCs_7" BEL
        "qh1/slowCs_11" BEL "qh1/slowCs_9" BEL "qh1/slowCs_10" BEL
        "qh1/mainStream_13" BEL "qh1/mainStream_12" BEL "qh1/mainStream_11"
        BEL "qh1/mainStream_10" BEL "qh1/mainStream_9" BEL "qh1/mainStream_8"
        BEL "qh1/mainStream_7" BEL "qh1/mainStream_6" BEL "qh1/mainStream_5"
        BEL "qh1/mainStream_4" BEL "qh1/mainStream_3" BEL "qh1/mainStream_2"
        BEL "qh1/mainStream_1" BEL "qh1/mainStream_0" BEL
        "qh1/inspectSource_2" BEL "qh1/inspectSource_1" BEL
        "qh1/inspectSource_0" BEL "qh1/filterSource_1" BEL
        "qh1/filterSource_0" BEL "q2/blockTrig/slowCtBusRd_9" BEL
        "q2/blockTrig/slowCtBusRd_10" BEL "q2/blockTrig/slowCtBusRd_13" BEL
        "q2/blockTrig/slowCtBusRd_11" BEL "q2/blockTrig/slowCtBusRd_12" BEL
        "q2/blockTrig/slowCtBusRd_14" BEL "q2/blockTrig/slowCtBusRd_15" BEL
        "q2/blockTrig/trigFastL_internal" BEL "q2/blockTrig/slowCtBusRd_0" BEL
        "q2/blockTrig/startTrigCount_0" BEL "q2/blockTrig/slowCtBusRd_1" BEL
        "q2/blockTrig/slowCtBusRd_2" BEL "q2/blockTrig/trigCtrl_0" BEL
        "q2/blockTrig/slowCtBusRd_3" BEL "q2/blockTrig/slowCtBusRd_6" BEL
        "q2/blockTrig/slowCtBusRd_4" BEL "q2/blockTrig/slowCtBusRd_5" BEL
        "q2/blockTrig/slowCtBusRd_7" BEL "q2/blockTrig/slowCtBusRd_8" BEL
        "q2/blockTrig/trigFastL" BEL "q2/blockTrig/trigFastH" BEL
        "q2/blockTrig/oldTrigFastL" BEL "q2/blockTrig/invalidTrigH" BEL
        "q2/blockTrig/avgBaseOut_0" BEL "q2/blockTrig/avgBaseOut_1" BEL
        "q2/blockTrig/avgBaseOut_2" BEL "q2/blockTrig/avgBaseOut_3" BEL
        "q2/blockTrig/avgBaseOut_4" BEL "q2/blockTrig/avgBaseOut_5" BEL
        "q2/blockTrig/avgBaseOut_6" BEL "q2/blockTrig/avgBaseOut_7" BEL
        "q2/blockTrig/avgBaseOut_8" BEL "q2/blockTrig/avgBaseOut_9" BEL
        "q2/blockTrig/avgBaseOut_10" BEL "q2/blockTrig/avgBaseOut_11" BEL
        "q2/blockTrig/avgBaseOut_12" BEL "q2/blockTrig/avgBaseOut_13" BEL
        "q2/blockTrig/avgBaseOut_14" BEL "q2/blockTrig/avgBaseOut_15" BEL
        "q2/blockTrig/avgBaseOut_16" BEL "q2/blockTrig/avgBaseOut_17" BEL
        "q2/blockTrig/baseMean/oldMeanDepth_7" BEL
        "q2/blockTrig/baseMean/oldMeanDepth_6" BEL
        "q2/blockTrig/baseMean/oldMeanDepth_5" BEL
        "q2/blockTrig/baseMean/oldMeanDepth_4" BEL
        "q2/blockTrig/baseMean/oldMeanDepth_3" BEL
        "q2/blockTrig/baseMean/oldMeanDepth_2" BEL
        "q2/blockTrig/baseMean/oldMeanDepth_1" BEL
        "q2/blockTrig/baseMean/oldMeanDepth_0" BEL
        "q2/blockTrig/baseMean/wrEn" BEL "q2/blockTrig/baseMean/change" BEL
        "q2/blockTrig/baseMean/oldPretrig_7" BEL
        "q2/blockTrig/baseMean/oldPretrig_6" BEL
        "q2/blockTrig/baseMean/oldPretrig_5" BEL
        "q2/blockTrig/baseMean/oldPretrig_4" BEL
        "q2/blockTrig/baseMean/oldPretrig_3" BEL
        "q2/blockTrig/baseMean/oldPretrig_2" BEL
        "q2/blockTrig/baseMean/oldPretrig_1" BEL
        "q2/blockTrig/baseMean/oldPretrig_0" BEL
        "q2/blockTrig/baseMean/sSum_21" BEL "q2/blockTrig/baseMean/sSum_20"
        BEL "q2/blockTrig/baseMean/sSum_19" BEL
        "q2/blockTrig/baseMean/sSum_18" BEL "q2/blockTrig/baseMean/sSum_17"
        BEL "q2/blockTrig/baseMean/sSum_16" BEL
        "q2/blockTrig/baseMean/sSum_15" BEL "q2/blockTrig/baseMean/sSum_14"
        BEL "q2/blockTrig/baseMean/sSum_13" BEL
        "q2/blockTrig/baseMean/sSum_12" BEL "q2/blockTrig/baseMean/sSum_11"
        BEL "q2/blockTrig/baseMean/sSum_10" BEL "q2/blockTrig/baseMean/sSum_9"
        BEL "q2/blockTrig/baseMean/sSum_8" BEL "q2/blockTrig/baseMean/sSum_7"
        BEL "q2/blockTrig/baseMean/sSum_6" BEL "q2/blockTrig/baseMean/sSum_5"
        BEL "q2/blockTrig/baseMean/sSum_4" BEL "q2/blockTrig/baseMean/sSum_3"
        BEL "q2/blockTrig/baseMean/sSum_2" BEL "q2/blockTrig/baseMean/sSum_1"
        BEL "q2/blockTrig/baseMean/sSum_0" BEL
        "q2/blockTrig/baseMean/sMeani_17" BEL
        "q2/blockTrig/baseMean/sMeani_16" BEL
        "q2/blockTrig/baseMean/sMeani_15" BEL
        "q2/blockTrig/baseMean/sMeani_14" BEL
        "q2/blockTrig/baseMean/sMeani_13" BEL
        "q2/blockTrig/baseMean/sMeani_12" BEL
        "q2/blockTrig/baseMean/sMeani_11" BEL
        "q2/blockTrig/baseMean/sMeani_10" BEL "q2/blockTrig/baseMean/sMeani_9"
        BEL "q2/blockTrig/baseMean/sMeani_8" BEL
        "q2/blockTrig/baseMean/sMeani_7" BEL "q2/blockTrig/baseMean/sMeani_6"
        BEL "q2/blockTrig/baseMean/sMeani_5" BEL
        "q2/blockTrig/baseMean/sMeani_4" BEL "q2/blockTrig/baseMean/sMeani_3"
        BEL "q2/blockTrig/baseMean/sMeani_2" BEL
        "q2/blockTrig/baseMean/sMeani_1" BEL "q2/blockTrig/baseMean/sMeani_0"
        BEL "q2/blockTrig/baseMean/init" BEL "q2/blockTrig/baseMean/bslSeq_0"
        BEL "q2/blockTrig/baseMean/configSeq_0" BEL
        "q2/blockTrig/formeur/secondDif_15" BEL
        "q2/blockTrig/formeur/secondDif_14" BEL
        "q2/blockTrig/formeur/secondDif_13" BEL
        "q2/blockTrig/formeur/secondDif_12" BEL
        "q2/blockTrig/formeur/secondDif_11" BEL
        "q2/blockTrig/formeur/secondDif_10" BEL
        "q2/blockTrig/formeur/secondDif_9" BEL
        "q2/blockTrig/formeur/secondDif_8" BEL
        "q2/blockTrig/formeur/secondDif_7" BEL
        "q2/blockTrig/formeur/secondDif_6" BEL
        "q2/blockTrig/formeur/secondDif_5" BEL
        "q2/blockTrig/formeur/secondDif_4" BEL
        "q2/blockTrig/formeur/secondDif_3" BEL
        "q2/blockTrig/formeur/secondDif_2" BEL
        "q2/blockTrig/formeur/secondDif_1" BEL
        "q2/blockTrig/formeur/secondDif_0" BEL
        "q2/blockTrig/formeur/firstDif_14" BEL
        "q2/blockTrig/formeur/firstDif_13" BEL
        "q2/blockTrig/formeur/firstDif_12" BEL
        "q2/blockTrig/formeur/firstDif_11" BEL
        "q2/blockTrig/formeur/firstDif_10" BEL
        "q2/blockTrig/formeur/firstDif_9" BEL
        "q2/blockTrig/formeur/firstDif_8" BEL
        "q2/blockTrig/formeur/firstDif_7" BEL
        "q2/blockTrig/formeur/firstDif_6" BEL
        "q2/blockTrig/formeur/firstDif_5" BEL
        "q2/blockTrig/formeur/firstDif_4" BEL
        "q2/blockTrig/formeur/firstDif_3" BEL
        "q2/blockTrig/formeur/firstDif_2" BEL
        "q2/blockTrig/formeur/firstDif_1" BEL
        "q2/blockTrig/formeur/firstDif_0" BEL
        "q2/blockTrig/formeur/shaperOut_1" BEL
        "q2/blockTrig/formeur/shaperOut_0" BEL
        "q2/blockTrig/formeur/shaperOut_19" BEL
        "q2/blockTrig/formeur/shaperOut_18" BEL
        "q2/blockTrig/formeur/shaperOut_17" BEL
        "q2/blockTrig/formeur/shaperOut_16" BEL
        "q2/blockTrig/formeur/shaperOut_15" BEL
        "q2/blockTrig/formeur/shaperOut_14" BEL
        "q2/blockTrig/formeur/shaperOut_12" BEL
        "q2/blockTrig/formeur/shaperOut_11" BEL
        "q2/blockTrig/formeur/shaperOut_13" BEL
        "q2/blockTrig/formeur/shaperOut_9" BEL
        "q2/blockTrig/formeur/shaperOut_10" BEL
        "q2/blockTrig/formeur/shaperOut_8" BEL
        "q2/blockTrig/formeur/shaperOut_7" BEL
        "q2/blockTrig/formeur/shaperOut_6" BEL
        "q2/blockTrig/formeur/shaperOut_5" BEL
        "q2/blockTrig/formeur/shaperOut_4" BEL
        "q2/blockTrig/formeur/shaperOut_3" BEL
        "q2/blockTrig/formeur/shaperOut_2" BEL
        "q2/blockTrig/baseMean/meanPtRd_0" BEL
        "q2/blockTrig/baseMean/meanPtRd_1" BEL
        "q2/blockTrig/baseMean/meanPtRd_2" BEL
        "q2/blockTrig/baseMean/meanPtRd_3" BEL
        "q2/blockTrig/baseMean/meanPtRd_4" BEL
        "q2/blockTrig/baseMean/meanPtRd_5" BEL
        "q2/blockTrig/baseMean/meanPtRd_6" BEL
        "q2/blockTrig/baseMean/meanPtRd_7" BEL
        "q2/blockTrig/baseMean/regCounter_0" BEL
        "q2/blockTrig/baseMean/regCounter_1" BEL
        "q2/blockTrig/baseMean/regCounter_2" BEL
        "q2/blockTrig/baseMean/regCounter_3" BEL
        "q2/blockTrig/baseMean/regCounter_4" BEL
        "q2/blockTrig/baseMean/regCounter_5" BEL
        "q2/blockTrig/baseMean/regCounter_6" BEL
        "q2/blockTrig/baseMean/regCounter_7" BEL
        "q2/blockTrig/formeur/postTimer_0" BEL
        "q2/blockTrig/formeur/postTimer_1" BEL
        "q2/blockTrig/formeur/postTimer_2" BEL
        "q2/blockTrig/formeur/postTimer_3" BEL
        "q2/blockTrig/baseMean/meanPtWr_0" BEL
        "q2/blockTrig/baseMean/meanPtWr_1" BEL
        "q2/blockTrig/baseMean/meanPtWr_2" BEL
        "q2/blockTrig/baseMean/meanPtWr_3" BEL
        "q2/blockTrig/baseMean/meanPtWr_4" BEL
        "q2/blockTrig/baseMean/meanPtWr_5" BEL
        "q2/blockTrig/baseMean/meanPtWr_6" BEL
        "q2/blockTrig/baseMean/meanPtWr_7" BEL
        "q2/blockTrig/baseMean/pretrigPtWr_0" BEL
        "q2/blockTrig/baseMean/pretrigPtWr_1" BEL
        "q2/blockTrig/baseMean/pretrigPtWr_2" BEL
        "q2/blockTrig/baseMean/pretrigPtWr_3" BEL
        "q2/blockTrig/baseMean/pretrigPtWr_4" BEL
        "q2/blockTrig/baseMean/pretrigPtWr_5" BEL
        "q2/blockTrig/baseMean/pretrigPtWr_6" BEL
        "q2/blockTrig/baseMean/pretrigPtWr_7" BEL "q2/blockTrig/fastCounter_0"
        BEL "q2/blockTrig/fastCounter_1" BEL "q2/blockTrig/fastCounter_2" BEL
        "q2/blockTrig/fastCounter_3" BEL "q2/blockTrig/fastCounter_4" BEL
        "q2/blockTrig/fastCounter_5" BEL "q2/blockTrig/fastCounter_6" BEL
        "q2/blockTrig/fastCounter_7" BEL "q2/blockTrig/fastCounter_8" BEL
        "q2/blockTrig/fastCounter_9" BEL
        "q2/blockTrig/formeur/rising/compteur_0" BEL
        "q2/blockTrig/formeur/rising/compteur_1" BEL
        "q2/blockTrig/formeur/rising/compteur_2" BEL
        "q2/blockTrig/formeur/rising/compteur_3" BEL
        "q2/blockTrig/formeur/rising/compteur_4" BEL
        "q2/blockTrig/formeur/rising/compteur_5" BEL
        "q2/blockTrig/formeur/rising/compteur_6" BEL
        "q2/blockTrig/formeur/rising/compteur_7" BEL
        "q2/blockTrig/formeur/rising/compteur_8" BEL
        "q2/blockTrig/formeur/rising/compteur_9" BEL
        "q2/blockTrig/levelHFastReg_15" BEL "q2/blockTrig/levelHFastReg_14"
        BEL "q2/blockTrig/levelHFastReg_13" BEL
        "q2/blockTrig/levelHFastReg_12" BEL "q2/blockTrig/levelHFastReg_11"
        BEL "q2/blockTrig/levelHFastReg_10" BEL "q2/blockTrig/levelHFastReg_9"
        BEL "q2/blockTrig/levelHFastReg_8" BEL "q2/blockTrig/levelHFastReg_7"
        BEL "q2/blockTrig/levelHFastReg_6" BEL "q2/blockTrig/levelHFastReg_5"
        BEL "q2/blockTrig/levelHFastReg_4" BEL "q2/blockTrig/levelHFastReg_3"
        BEL "q2/blockTrig/levelHFastReg_2" BEL "q2/blockTrig/levelHFastReg_1"
        BEL "q2/blockTrig/levelHFastReg_0" BEL "q2/blockTrig/baseMeanDepth_8"
        BEL "q2/blockTrig/baseMeanDepth_7" BEL "q2/blockTrig/baseMeanDepth_6"
        BEL "q2/blockTrig/baseMeanDepth_5" BEL "q2/blockTrig/baseMeanDepth_4"
        BEL "q2/blockTrig/baseMeanDepth_3" BEL "q2/blockTrig/baseMeanDepth_1"
        BEL "q2/blockTrig/baseMeanDepth_0" BEL "q2/blockTrig/baseMeanDepth_2"
        BEL "q2/blockTrig/shaperFlat_9" BEL "q2/blockTrig/shaperFlat_8" BEL
        "q2/blockTrig/shaperFlat_6" BEL "q2/blockTrig/shaperFlat_5" BEL
        "q2/blockTrig/shaperFlat_7" BEL "q2/blockTrig/shaperFlat_4" BEL
        "q2/blockTrig/shaperFlat_3" BEL "q2/blockTrig/shaperFlat_1" BEL
        "q2/blockTrig/shaperFlat_0" BEL "q2/blockTrig/shaperFlat_2" BEL
        "q2/blockTrig/shaperRise_9" BEL "q2/blockTrig/shaperRise_8" BEL
        "q2/blockTrig/shaperRise_6" BEL "q2/blockTrig/shaperRise_5" BEL
        "q2/blockTrig/shaperRise_7" BEL "q2/blockTrig/shaperRise_4" BEL
        "q2/blockTrig/shaperRise_3" BEL "q2/blockTrig/shaperRise_1" BEL
        "q2/blockTrig/shaperRise_0" BEL "q2/blockTrig/shaperRise_2" BEL
        "q2/blockTrig/basePretrig_7" BEL "q2/blockTrig/basePretrig_6" BEL
        "q2/blockTrig/basePretrig_5" BEL "q2/blockTrig/basePretrig_4" BEL
        "q2/blockTrig/basePretrig_3" BEL "q2/blockTrig/basePretrig_2" BEL
        "q2/blockTrig/basePretrig_1" BEL "q2/blockTrig/basePretrig_0" BEL
        "q2/blockTrig/levelLFastReg_15" BEL "q2/blockTrig/levelLFastReg_14"
        BEL "q2/blockTrig/levelLFastReg_13" BEL
        "q2/blockTrig/levelLFastReg_12" BEL "q2/blockTrig/levelLFastReg_11"
        BEL "q2/blockTrig/levelLFastReg_10" BEL "q2/blockTrig/levelLFastReg_9"
        BEL "q2/blockTrig/levelLFastReg_8" BEL "q2/blockTrig/levelLFastReg_7"
        BEL "q2/blockTrig/levelLFastReg_6" BEL "q2/blockTrig/levelLFastReg_5"
        BEL "q2/blockTrig/levelLFastReg_4" BEL "q2/blockTrig/levelLFastReg_3"
        BEL "q2/blockTrig/levelLFastReg_2" BEL "q2/blockTrig/levelLFastReg_1"
        BEL "q2/blockTrig/levelLFastReg_0" BEL "q2/blockNrj/energyMax_0" BEL
        "q2/blockNrj/energyMax_1" BEL "q2/blockNrj/energyMax_2" BEL
        "q2/blockNrj/energyMax_3" BEL "q2/blockNrj/energyMax_4" BEL
        "q2/blockNrj/energyMax_5" BEL "q2/blockNrj/energyMax_6" BEL
        "q2/blockNrj/energyMax_7" BEL "q2/blockNrj/energyMax_8" BEL
        "q2/blockNrj/energyMax_9" BEL "q2/blockNrj/energyMax_10" BEL
        "q2/blockNrj/energyMax_11" BEL "q2/blockNrj/energyMax_12" BEL
        "q2/blockNrj/energyMax_13" BEL "q2/blockNrj/energyMax_14" BEL
        "q2/blockNrj/energyMax_15" BEL "q2/blockNrj/energyMax_16" BEL
        "q2/blockNrj/energyMax_17" BEL "q2/blockNrj/energyMax_18" BEL
        "q2/blockNrj/energyMax_19" BEL "q2/blockNrj/energyMax_20" BEL
        "q2/blockNrj/energyMax_21" BEL "q2/blockNrj/energyMax_22" BEL
        "q2/blockNrj/energyMax_23" BEL "q2/blockNrj/slowCtBusRd_9" BEL
        "q2/blockNrj/eRdy" BEL "q2/blockNrj/peaked" BEL
        "q2/blockNrj/slowCtBusRd_10" BEL "q2/blockNrj/slowCtBusRd_12" BEL
        "q2/blockNrj/riseTimeOut_0" BEL "q2/blockNrj/riseTimeOut_1" BEL
        "q2/blockNrj/riseTimeOut_2" BEL "q2/blockNrj/riseTimeOut_3" BEL
        "q2/blockNrj/riseTimeOut_4" BEL "q2/blockNrj/riseTimeOut_5" BEL
        "q2/blockNrj/riseTimeOut_6" BEL "q2/blockNrj/riseTimeOut_7" BEL
        "q2/blockNrj/riseTimeOut_8" BEL "q2/blockNrj/riseTimeOut_9" BEL
        "q2/blockNrj/slowCtBusRd_11" BEL "q2/blockNrj/slowCtBusRd_13" BEL
        "q2/blockNrj/slowCtBusRd_14" BEL "q2/blockNrj/slowCtBusRd_15" BEL
        "q2/blockNrj/slowCtBusRd_0" BEL "q2/blockNrj/status_0" BEL
        "q2/blockNrj/energyAccu_0" BEL "q2/blockNrj/energyAccu_1" BEL
        "q2/blockNrj/energyAccu_2" BEL "q2/blockNrj/energyAccu_3" BEL
        "q2/blockNrj/energyAccu_4" BEL "q2/blockNrj/energyAccu_5" BEL
        "q2/blockNrj/energyAccu_6" BEL "q2/blockNrj/energyAccu_7" BEL
        "q2/blockNrj/energyAccu_8" BEL "q2/blockNrj/energyAccu_9" BEL
        "q2/blockNrj/energyAccu_10" BEL "q2/blockNrj/energyAccu_11" BEL
        "q2/blockNrj/energyAccu_12" BEL "q2/blockNrj/energyAccu_13" BEL
        "q2/blockNrj/energyAccu_14" BEL "q2/blockNrj/energyAccu_15" BEL
        "q2/blockNrj/energyAccu_16" BEL "q2/blockNrj/energyAccu_17" BEL
        "q2/blockNrj/energyAccu_18" BEL "q2/blockNrj/energyAccu_19" BEL
        "q2/blockNrj/energyAccu_20" BEL "q2/blockNrj/energyAccu_21" BEL
        "q2/blockNrj/energyAccu_22" BEL "q2/blockNrj/energyAccu_23" BEL
        "q2/blockNrj/slowCtBusRd_1" BEL "q2/blockNrj/slowCtBusRd_2" BEL
        "q2/blockNrj/slowCtBusRd_3" BEL "q2/blockNrj/slowCtBusRd_4" BEL
        "q2/blockNrj/slowCtBusRd_5" BEL "q2/blockNrj/slowCtBusRd_6" BEL
        "q2/blockNrj/trigSlowLocal" BEL "q2/blockNrj/slowCtBusRd_7" BEL
        "q2/blockNrj/slowCtBusRd_8" BEL "q2/blockNrj/oldPeaked" BEL
        "q2/blockNrj/formeur/secondDif_15" BEL
        "q2/blockNrj/formeur/secondDif_14" BEL
        "q2/blockNrj/formeur/secondDif_13" BEL
        "q2/blockNrj/formeur/secondDif_12" BEL
        "q2/blockNrj/formeur/secondDif_11" BEL
        "q2/blockNrj/formeur/secondDif_10" BEL
        "q2/blockNrj/formeur/secondDif_9" BEL
        "q2/blockNrj/formeur/secondDif_8" BEL
        "q2/blockNrj/formeur/secondDif_7" BEL
        "q2/blockNrj/formeur/secondDif_6" BEL
        "q2/blockNrj/formeur/secondDif_5" BEL
        "q2/blockNrj/formeur/secondDif_4" BEL
        "q2/blockNrj/formeur/secondDif_3" BEL
        "q2/blockNrj/formeur/secondDif_2" BEL
        "q2/blockNrj/formeur/secondDif_1" BEL
        "q2/blockNrj/formeur/secondDif_0" BEL
        "q2/blockNrj/formeur/firstDif_14" BEL
        "q2/blockNrj/formeur/firstDif_13" BEL
        "q2/blockNrj/formeur/firstDif_12" BEL
        "q2/blockNrj/formeur/firstDif_11" BEL
        "q2/blockNrj/formeur/firstDif_10" BEL "q2/blockNrj/formeur/firstDif_9"
        BEL "q2/blockNrj/formeur/firstDif_8" BEL
        "q2/blockNrj/formeur/firstDif_7" BEL "q2/blockNrj/formeur/firstDif_6"
        BEL "q2/blockNrj/formeur/firstDif_5" BEL
        "q2/blockNrj/formeur/firstDif_4" BEL "q2/blockNrj/formeur/firstDif_3"
        BEL "q2/blockNrj/formeur/firstDif_2" BEL
        "q2/blockNrj/formeur/firstDif_1" BEL "q2/blockNrj/formeur/firstDif_0"
        BEL "q2/blockNrj/formeur/shaperOut_1" BEL
        "q2/blockNrj/formeur/shaperOut_0" BEL
        "q2/blockNrj/formeur/shaperOut_19" BEL
        "q2/blockNrj/formeur/shaperOut_18" BEL
        "q2/blockNrj/formeur/shaperOut_23" BEL
        "q2/blockNrj/formeur/shaperOut_17" BEL
        "q2/blockNrj/formeur/shaperOut_22" BEL
        "q2/blockNrj/formeur/shaperOut_21" BEL
        "q2/blockNrj/formeur/shaperOut_15" BEL
        "q2/blockNrj/formeur/shaperOut_16" BEL
        "q2/blockNrj/formeur/shaperOut_20" BEL
        "q2/blockNrj/formeur/shaperOut_14" BEL
        "q2/blockNrj/formeur/shaperOut_13" BEL
        "q2/blockNrj/formeur/shaperOut_12" BEL
        "q2/blockNrj/formeur/shaperOut_11" BEL
        "q2/blockNrj/formeur/shaperOut_9" BEL
        "q2/blockNrj/formeur/shaperOut_10" BEL
        "q2/blockNrj/formeur/shaperOut_8" BEL
        "q2/blockNrj/formeur/shaperOut_7" BEL
        "q2/blockNrj/formeur/shaperOut_6" BEL
        "q2/blockNrj/formeur/shaperOut_5" BEL
        "q2/blockNrj/formeur/shaperOut_4" BEL
        "q2/blockNrj/formeur/shaperOut_3" BEL
        "q2/blockNrj/formeur/shaperOut_2" BEL "q2/blockNrj/peakingCnt_0" BEL
        "q2/blockNrj/peakingCnt_1" BEL "q2/blockNrj/peakingCnt_2" BEL
        "q2/blockNrj/peakingCnt_3" BEL "q2/blockNrj/peakingCnt_4" BEL
        "q2/blockNrj/peakingCnt_5" BEL "q2/blockNrj/peakingCnt_6" BEL
        "q2/blockNrj/peakingCnt_7" BEL "q2/blockNrj/peakingCnt_8" BEL
        "q2/blockNrj/peakingCnt_9" BEL "q2/blockNrj/formeur/postTimer_0" BEL
        "q2/blockNrj/formeur/postTimer_1" BEL
        "q2/blockNrj/formeur/postTimer_2" BEL
        "q2/blockNrj/formeur/postTimer_3" BEL
        "q2/blockNrj/formeur/rising/compteur_0" BEL
        "q2/blockNrj/formeur/rising/compteur_1" BEL
        "q2/blockNrj/formeur/rising/compteur_2" BEL
        "q2/blockNrj/formeur/rising/compteur_3" BEL
        "q2/blockNrj/formeur/rising/compteur_4" BEL
        "q2/blockNrj/formeur/rising/compteur_5" BEL
        "q2/blockNrj/formeur/rising/compteur_6" BEL
        "q2/blockNrj/formeur/rising/compteur_7" BEL
        "q2/blockNrj/formeur/rising/compteur_8" BEL
        "q2/blockNrj/formeur/rising/compteur_9" BEL "q2/blockNrj/shaperFlat_9"
        BEL "q2/blockNrj/shaperFlat_8" BEL "q2/blockNrj/shaperFlat_6" BEL
        "q2/blockNrj/shaperFlat_5" BEL "q2/blockNrj/shaperFlat_7" BEL
        "q2/blockNrj/shaperFlat_4" BEL "q2/blockNrj/shaperFlat_3" BEL
        "q2/blockNrj/shaperFlat_1" BEL "q2/blockNrj/shaperFlat_0" BEL
        "q2/blockNrj/shaperFlat_2" BEL "q2/blockNrj/shaperRise_9" BEL
        "q2/blockNrj/shaperRise_8" BEL "q2/blockNrj/shaperRise_6" BEL
        "q2/blockNrj/shaperRise_5" BEL "q2/blockNrj/shaperRise_7" BEL
        "q2/blockNrj/shaperRise_4" BEL "q2/blockNrj/shaperRise_3" BEL
        "q2/blockNrj/shaperRise_1" BEL "q2/blockNrj/shaperRise_0" BEL
        "q2/blockNrj/shaperRise_2" BEL "q2/blockNrj/levelSlowReg_15" BEL
        "q2/blockNrj/levelSlowReg_14" BEL "q2/blockNrj/levelSlowReg_13" BEL
        "q2/blockNrj/levelSlowReg_12" BEL "q2/blockNrj/levelSlowReg_11" BEL
        "q2/blockNrj/levelSlowReg_10" BEL "q2/blockNrj/levelSlowReg_9" BEL
        "q2/blockNrj/levelSlowReg_8" BEL "q2/blockNrj/levelSlowReg_7" BEL
        "q2/blockNrj/levelSlowReg_6" BEL "q2/blockNrj/levelSlowReg_5" BEL
        "q2/blockNrj/levelSlowReg_4" BEL "q2/blockNrj/levelSlowReg_3" BEL
        "q2/blockNrj/levelSlowReg_2" BEL "q2/blockNrj/levelSlowReg_1" BEL
        "q2/blockNrj/levelSlowReg_0" BEL "q2/blockNrj/peakingReg_9" BEL
        "q2/blockNrj/peakingReg_8" BEL "q2/blockNrj/peakingReg_6" BEL
        "q2/blockNrj/peakingReg_5" BEL "q2/blockNrj/peakingReg_7" BEL
        "q2/blockNrj/peakingReg_4" BEL "q2/blockNrj/peakingReg_3" BEL
        "q2/blockNrj/peakingReg_1" BEL "q2/blockNrj/peakingReg_0" BEL
        "q2/blockNrj/peakingReg_2" BEL "q2/waverSlow/saveEnable_0" BEL
        "q2/waverSlow/regRead_2" BEL "q2/waverSlow/regRead_0" BEL
        "q2/waverSlow/regRead_1" BEL "q2/waverSlow/regRead_3" BEL
        "q2/waverSlow/acqSlowCs_0" BEL "q2/waverSlow/acqSlowCs_1" BEL
        "q2/waverSlow/decodSegLate" BEL "q2/waverSlow/regRead_10" BEL
        "q2/waverSlow/regRead_5" BEL "q2/waverSlow/regRead_4" BEL
        "q2/waverSlow/regRead_11" BEL "q2/waverSlow/regRead_12" BEL
        "q2/waverSlow/decodMebLate" BEL "q2/waverSlow/fastBusyS" BEL
        "q2/waverSlow/regRead_13" BEL "q2/waverSlow/regRead_6" BEL
        "q2/waverSlow/regRead_8" BEL "q2/waverSlow/regRead_7" BEL
        "q2/waverSlow/ctRdSeg_0" BEL "q2/waverSlow/regRead_9" BEL
        "q2/waverSlow/ctRdSeg_1" BEL "q2/waverSlow/ctRdSeg_2" BEL
        "q2/waverSlow/ctRdSeg_5" BEL "q2/waverSlow/ctRdSeg_3" BEL
        "q2/waverSlow/ctRdSeg_4" BEL "q2/waverSlow/ctRdSeg_7" BEL
        "q2/waverSlow/ctRdSeg_6" BEL "q2/waverSlow/sample_0" BEL
        "q2/waverSlow/sample_1" BEL "q2/waverSlow/sample_2" BEL
        "q2/waverSlow/sample_3" BEL "q2/waverSlow/sample_4" BEL
        "q2/waverSlow/sample_5" BEL "q2/waverSlow/sample_6" BEL
        "q2/waverSlow/sample_7" BEL "q2/waverSlow/sample_8" BEL
        "q2/waverSlow/sample_9" BEL "q2/waverSlow/sample_10" BEL
        "q2/waverSlow/sample_11" BEL "q2/waverSlow/sample_12" BEL
        "q2/waverSlow/sample_13" BEL "q2/waverSlow/adRdFifo_0" BEL
        "q2/waverSlow/adRdFifo_1" BEL "q2/waverSlow/adRdFifo_2" BEL
        "q2/waverSlow/adRdFifo_3" BEL "q2/waverSlow/adRdFifo_4" BEL
        "q2/waverSlow/adRdFifo_5" BEL "q2/waverSlow/adRdFifo_6" BEL
        "q2/waverSlow/adRdFifo_7" BEL "q2/waverSlow/adRdFifo_8" BEL
        "q2/waverSlow/adRdFifo_9" BEL "q2/waverSlow/adRdFifo_10" BEL
        "q2/waverSlow/adRdFifo_11" BEL "q2/waverSlow/pretrig_9" BEL
        "q2/waverSlow/pretrig_8" BEL "q2/waverSlow/pretrig_6" BEL
        "q2/waverSlow/pretrig_5" BEL "q2/waverSlow/pretrig_7" BEL
        "q2/waverSlow/pretrig_4" BEL "q2/waverSlow/pretrig_3" BEL
        "q2/waverSlow/pretrig_1" BEL "q2/waverSlow/pretrig_0" BEL
        "q2/waverSlow/pretrig_2" BEL "q2/waverSlow/storeDepth_10" BEL
        "q2/waverSlow/storeDepth_9" BEL "q2/waverSlow/storeDepth_11" BEL
        "q2/waverSlow/storeDepth_7" BEL "q2/waverSlow/storeDepth_6" BEL
        "q2/waverSlow/storeDepth_8" BEL "q2/waverSlow/storeDepth_4" BEL
        "q2/waverSlow/storeDepth_3" BEL "q2/waverSlow/storeDepth_5" BEL
        "q2/waverSlow/storeDepth_1" BEL "q2/waverSlow/storeDepth_0" BEL
        "q2/waverSlow/storeDepth_2" BEL "q2/waverSlow/lecteur/outputReg_0" BEL
        "q2/waverSlow/lecteur/outputReg_1" BEL
        "q2/waverSlow/lecteur/outputReg_2" BEL
        "q2/waverSlow/lecteur/outputReg_3" BEL
        "q2/waverSlow/lecteur/outputReg_4" BEL
        "q2/waverSlow/lecteur/outputReg_5" BEL
        "q2/waverSlow/lecteur/outputReg_6" BEL
        "q2/waverSlow/lecteur/outputReg_7" BEL
        "q2/waverSlow/lecteur/outputReg_8" BEL
        "q2/waverSlow/lecteur/outputReg_9" BEL
        "q2/waverSlow/lecteur/outputReg_10" BEL
        "q2/waverSlow/lecteur/outputReg_11" BEL
        "q2/waverSlow/lecteur/outputReg_12" BEL
        "q2/waverSlow/lecteur/outputReg_13" BEL
        "q2/waverSlow/lecteur/outputReg_14" BEL
        "q2/waverSlow/lecteur/outputReg_15" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd16" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd7" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd17" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd14" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd8" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd2" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd3" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd19" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd18" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd15" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd12" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd11" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd13" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd10" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd9" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd6" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd5" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd4" BEL
        "q2/waverSlow/lecteur/readCs_FSM_FFd1" BEL
        "q2/waverSlow/lecteur/timer_2" BEL "q2/waverSlow/lecteur/timer_1" BEL
        "q2/waverSlow/lecteur/timer_0" BEL "q2/waverSlow/lecteur/inputReg_9"
        BEL "q2/waverSlow/lecteur/inputReg_8" BEL
        "q2/waverSlow/lecteur/inputReg_6" BEL
        "q2/waverSlow/lecteur/readOutLocal" BEL
        "q2/waverSlow/lecteur/inputReg_7" BEL
        "q2/waverSlow/lecteur/inputReg_5" BEL
        "q2/waverSlow/lecteur/inputReg_4" BEL
        "q2/waverSlow/lecteur/inputReg_3" BEL "q2/waverSlow/lecteur/doneOut"
        BEL "q2/waverSlow/lecteur/inputReg_1" BEL
        "q2/waverSlow/lecteur/inputReg_0" BEL
        "q2/waverSlow/lecteur/inputReg_2" BEL
        "q2/waverSlow/lecteur/inputReg_15" BEL
        "q2/waverSlow/lecteur/inputReg_14" BEL
        "q2/waverSlow/lecteur/inputReg_13" BEL
        "q2/waverSlow/lecteur/inputReg_12" BEL
        "q2/waverSlow/lecteur/inputReg_11" BEL
        "q2/waverSlow/lecteur/inputReg_10" BEL
        "q2/waverSlow/lecteur/fifoCnter_12" BEL
        "q2/waverSlow/lecteur/fifoCnter_11" BEL
        "q2/waverSlow/lecteur/fifoCnter_10" BEL
        "q2/waverSlow/lecteur/fifoCnter_9" BEL
        "q2/waverSlow/lecteur/fifoCnter_8" BEL
        "q2/waverSlow/lecteur/fifoCnter_7" BEL
        "q2/waverSlow/lecteur/fifoCnter_6" BEL
        "q2/waverSlow/lecteur/fifoCnter_5" BEL
        "q2/waverSlow/lecteur/fifoCnter_4" BEL
        "q2/waverSlow/lecteur/fifoCnter_3" BEL
        "q2/waverSlow/lecteur/fifoCnter_2" BEL
        "q2/waverSlow/lecteur/fifoCnter_1" BEL
        "q2/waverSlow/lecteur/fifoCnter_0" BEL
        "q2/waverSlow/lecteur/itemCntr_3" BEL
        "q2/waverSlow/lecteur/itemCntr_2" BEL
        "q2/waverSlow/lecteur/itemCntr_1" BEL
        "q2/waverSlow/lecteur/itemCntr_0" BEL
        "q2/blockHisto.monHisto/regRdBus_8" BEL
        "q2/blockHisto.monHisto/regRdBus_9" BEL
        "q2/blockHisto.monHisto/offset_10" BEL
        "q2/blockHisto.monHisto/offset_13" BEL
        "q2/blockHisto.monHisto/offset_11" BEL
        "q2/blockHisto.monHisto/offset_12" BEL
        "q2/blockHisto.monHisto/offset_14" BEL
        "q2/blockHisto.monHisto/offset_20" BEL
        "q2/blockHisto.monHisto/offset_15" BEL
        "q2/blockHisto.monHisto/offset_0" BEL
        "q2/blockHisto.monHisto/offset_1" BEL
        "q2/blockHisto.monHisto/offset_21" BEL
        "q2/blockHisto.monHisto/offset_16" BEL
        "q2/blockHisto.monHisto/offset_22" BEL
        "q2/blockHisto.monHisto/offset_17" BEL
        "q2/blockHisto.monHisto/offset_2" BEL
        "q2/blockHisto.monHisto/offset_23" BEL
        "q2/blockHisto.monHisto/donnee_0" BEL
        "q2/blockHisto.monHisto/donnee_1" BEL
        "q2/blockHisto.monHisto/donnee_2" BEL
        "q2/blockHisto.monHisto/donnee_3" BEL
        "q2/blockHisto.monHisto/donnee_4" BEL
        "q2/blockHisto.monHisto/donnee_5" BEL
        "q2/blockHisto.monHisto/donnee_6" BEL
        "q2/blockHisto.monHisto/donnee_7" BEL
        "q2/blockHisto.monHisto/donnee_8" BEL
        "q2/blockHisto.monHisto/donnee_9" BEL
        "q2/blockHisto.monHisto/donnee_10" BEL
        "q2/blockHisto.monHisto/donnee_11" BEL
        "q2/blockHisto.monHisto/donnee_12" BEL
        "q2/blockHisto.monHisto/donnee_13" BEL
        "q2/blockHisto.monHisto/donnee_14" BEL
        "q2/blockHisto.monHisto/donnee_15" BEL
        "q2/blockHisto.monHisto/donnee_16" BEL
        "q2/blockHisto.monHisto/donnee_17" BEL
        "q2/blockHisto.monHisto/donnee_18" BEL
        "q2/blockHisto.monHisto/donnee_19" BEL
        "q2/blockHisto.monHisto/donnee_20" BEL
        "q2/blockHisto.monHisto/donnee_21" BEL
        "q2/blockHisto.monHisto/donnee_22" BEL
        "q2/blockHisto.monHisto/donnee_23" BEL
        "q2/blockHisto.monHisto/decodMemLate" BEL
        "q2/blockHisto.monHisto/offset_18" BEL
        "q2/blockHisto.monHisto/offset_4" BEL
        "q2/blockHisto.monHisto/offset_3" BEL
        "q2/blockHisto.monHisto/offset_19" BEL
        "q2/blockHisto.monHisto/oldFire" BEL "q2/blockHisto.monHisto/offset_5"
        BEL "q2/blockHisto.monHisto/offset_6" BEL
        "q2/blockHisto.monHisto/offset_7" BEL
        "q2/blockHisto.monHisto/offset_8" BEL
        "q2/blockHisto.monHisto/offset_9" BEL
        "q2/blockHisto.monHisto/clearMem" BEL
        "q2/blockHisto.monHisto/regRdBus_11" BEL
        "q2/blockHisto.monHisto/binning_0" BEL
        "q2/blockHisto.monHisto/binning_1" BEL
        "q2/blockHisto.monHisto/binning_2" BEL
        "q2/blockHisto.monHisto/binning_3" BEL
        "q2/blockHisto.monHisto/binning_4" BEL
        "q2/blockHisto.monHisto/regRdBus_10" BEL
        "q2/blockHisto.monHisto/regRdBus_12" BEL
        "q2/blockHisto.monHisto/regRdBus_13" BEL
        "q2/blockHisto.monHisto/regRdBus_14" BEL
        "q2/blockHisto.monHisto/regRdBus_15" BEL
        "q2/blockHisto.monHisto/dina_0" BEL "q2/blockHisto.monHisto/dina_1"
        BEL "q2/blockHisto.monHisto/dina_2" BEL
        "q2/blockHisto.monHisto/dina_3" BEL "q2/blockHisto.monHisto/dina_4"
        BEL "q2/blockHisto.monHisto/dina_5" BEL
        "q2/blockHisto.monHisto/dina_6" BEL "q2/blockHisto.monHisto/dina_7"
        BEL "q2/blockHisto.monHisto/dina_8" BEL
        "q2/blockHisto.monHisto/dina_9" BEL "q2/blockHisto.monHisto/dina_10"
        BEL "q2/blockHisto.monHisto/dina_11" BEL
        "q2/blockHisto.monHisto/dina_12" BEL "q2/blockHisto.monHisto/dina_13"
        BEL "q2/blockHisto.monHisto/dina_14" BEL
        "q2/blockHisto.monHisto/dina_15" BEL "q2/blockHisto.monHisto/dina_16"
        BEL "q2/blockHisto.monHisto/dina_17" BEL
        "q2/blockHisto.monHisto/dina_18" BEL "q2/blockHisto.monHisto/dina_19"
        BEL "q2/blockHisto.monHisto/dina_20" BEL
        "q2/blockHisto.monHisto/dina_21" BEL "q2/blockHisto.monHisto/dina_22"
        BEL "q2/blockHisto.monHisto/dina_23" BEL
        "q2/blockHisto.monHisto/diviseur_0" BEL
        "q2/blockHisto.monHisto/diviseur_1" BEL
        "q2/blockHisto.monHisto/diviseur_2" BEL
        "q2/blockHisto.monHisto/diviseur_3" BEL
        "q2/blockHisto.monHisto/diviseur_4" BEL
        "q2/blockHisto.monHisto/regRdBus_0" BEL
        "q2/blockHisto.monHisto/memWrite" BEL
        "q2/blockHisto.monHisto/regRdBus_1" BEL
        "q2/blockHisto.monHisto/regRdBus_2" BEL
        "q2/blockHisto.monHisto/regRdBus_5" BEL
        "q2/blockHisto.monHisto/regRdBus_3" BEL
        "q2/blockHisto.monHisto/regRdBus_4" BEL
        "q2/blockHisto.monHisto/regRdBus_6" BEL
        "q2/blockHisto.monHisto/regRdBus_7" BEL
        "q2/blockHisto.monHisto/histoCs_FSM_FFd3" BEL
        "q2/blockHisto.monHisto/histoCs_FSM_FFd1" BEL
        "q2/blockHisto.monHisto/histoCs_FSM_FFd2" BEL "q2/ddr_16_1/sysClkTest"
        BEL "q2/ddr_16_1/make_path[0].idels" BEL
        "q2/ddr_16_1/make_path[1].idels" BEL "q2/ddr_16_1/make_path[2].idels"
        BEL "q2/ddr_16_1/make_path[3].idels" BEL
        "q2/ddr_16_1/make_path[4].idels" BEL "q2/ddr_16_1/make_path[5].idels"
        BEL "q2/ddr_16_1/make_path[6].idels" BEL
        "q2/ddr_16_1/make_path[7].idels" BEL "q2/ddr_16_1/adc_clk_del" BEL
        "q2/slowCs_2" BEL "q2/slowCs_0" BEL "q2/slowCs_1" BEL "q2/slowCs_5"
        BEL "q2/slowCs_3" BEL "q2/slowCs_4" BEL "q2/slowCs_8" BEL
        "q2/slowCs_6" BEL "q2/slowCs_7" BEL "q2/slowCs_11" BEL "q2/slowCs_9"
        BEL "q2/slowCs_10" BEL "q2/mainStream_13" BEL "q2/mainStream_12" BEL
        "q2/mainStream_11" BEL "q2/mainStream_10" BEL "q2/mainStream_9" BEL
        "q2/mainStream_8" BEL "q2/mainStream_7" BEL "q2/mainStream_6" BEL
        "q2/mainStream_5" BEL "q2/mainStream_4" BEL "q2/mainStream_3" BEL
        "q2/mainStream_2" BEL "q2/mainStream_1" BEL "q2/mainStream_0" BEL
        "q2/inspectSource_2" BEL "q2/inspectSource_1" BEL "q2/inspectSource_0"
        BEL "q2/filterSource_1" BEL "q2/filterSource_0" BEL
        "q3/blockTrig/slowCtBusRd_9" BEL "q3/blockTrig/slowCtBusRd_10" BEL
        "q3/blockTrig/slowCtBusRd_13" BEL "q3/blockTrig/slowCtBusRd_11" BEL
        "q3/blockTrig/slowCtBusRd_12" BEL "q3/blockTrig/slowCtBusRd_14" BEL
        "q3/blockTrig/slowCtBusRd_15" BEL "q3/blockTrig/trigFastL_internal"
        BEL "q3/blockTrig/slowCtBusRd_0" BEL "q3/blockTrig/startTrigCount_0"
        BEL "q3/blockTrig/slowCtBusRd_1" BEL "q3/blockTrig/slowCtBusRd_2" BEL
        "q3/blockTrig/trigCtrl_0" BEL "q3/blockTrig/slowCtBusRd_3" BEL
        "q3/blockTrig/slowCtBusRd_6" BEL "q3/blockTrig/slowCtBusRd_4" BEL
        "q3/blockTrig/slowCtBusRd_5" BEL "q3/blockTrig/slowCtBusRd_7" BEL
        "q3/blockTrig/slowCtBusRd_8" BEL "q3/blockTrig/trigFastL" BEL
        "q3/blockTrig/trigFastH" BEL "q3/blockTrig/oldTrigFastL" BEL
        "q3/blockTrig/invalidTrigH" BEL "q3/blockTrig/avgBaseOut_0" BEL
        "q3/blockTrig/avgBaseOut_1" BEL "q3/blockTrig/avgBaseOut_2" BEL
        "q3/blockTrig/avgBaseOut_3" BEL "q3/blockTrig/avgBaseOut_4" BEL
        "q3/blockTrig/avgBaseOut_5" BEL "q3/blockTrig/avgBaseOut_6" BEL
        "q3/blockTrig/avgBaseOut_7" BEL "q3/blockTrig/avgBaseOut_8" BEL
        "q3/blockTrig/avgBaseOut_9" BEL "q3/blockTrig/avgBaseOut_10" BEL
        "q3/blockTrig/avgBaseOut_11" BEL "q3/blockTrig/avgBaseOut_12" BEL
        "q3/blockTrig/avgBaseOut_13" BEL "q3/blockTrig/avgBaseOut_14" BEL
        "q3/blockTrig/avgBaseOut_15" BEL "q3/blockTrig/avgBaseOut_16" BEL
        "q3/blockTrig/avgBaseOut_17" BEL
        "q3/blockTrig/baseMean/oldMeanDepth_7" BEL
        "q3/blockTrig/baseMean/oldMeanDepth_6" BEL
        "q3/blockTrig/baseMean/oldMeanDepth_5" BEL
        "q3/blockTrig/baseMean/oldMeanDepth_4" BEL
        "q3/blockTrig/baseMean/oldMeanDepth_3" BEL
        "q3/blockTrig/baseMean/oldMeanDepth_2" BEL
        "q3/blockTrig/baseMean/oldMeanDepth_1" BEL
        "q3/blockTrig/baseMean/oldMeanDepth_0" BEL
        "q3/blockTrig/baseMean/wrEn" BEL "q3/blockTrig/baseMean/change" BEL
        "q3/blockTrig/baseMean/oldPretrig_7" BEL
        "q3/blockTrig/baseMean/oldPretrig_6" BEL
        "q3/blockTrig/baseMean/oldPretrig_5" BEL
        "q3/blockTrig/baseMean/oldPretrig_4" BEL
        "q3/blockTrig/baseMean/oldPretrig_3" BEL
        "q3/blockTrig/baseMean/oldPretrig_2" BEL
        "q3/blockTrig/baseMean/oldPretrig_1" BEL
        "q3/blockTrig/baseMean/oldPretrig_0" BEL
        "q3/blockTrig/baseMean/sSum_21" BEL "q3/blockTrig/baseMean/sSum_20"
        BEL "q3/blockTrig/baseMean/sSum_19" BEL
        "q3/blockTrig/baseMean/sSum_18" BEL "q3/blockTrig/baseMean/sSum_17"
        BEL "q3/blockTrig/baseMean/sSum_16" BEL
        "q3/blockTrig/baseMean/sSum_15" BEL "q3/blockTrig/baseMean/sSum_14"
        BEL "q3/blockTrig/baseMean/sSum_13" BEL
        "q3/blockTrig/baseMean/sSum_12" BEL "q3/blockTrig/baseMean/sSum_11"
        BEL "q3/blockTrig/baseMean/sSum_10" BEL "q3/blockTrig/baseMean/sSum_9"
        BEL "q3/blockTrig/baseMean/sSum_8" BEL "q3/blockTrig/baseMean/sSum_7"
        BEL "q3/blockTrig/baseMean/sSum_6" BEL "q3/blockTrig/baseMean/sSum_5"
        BEL "q3/blockTrig/baseMean/sSum_4" BEL "q3/blockTrig/baseMean/sSum_3"
        BEL "q3/blockTrig/baseMean/sSum_2" BEL "q3/blockTrig/baseMean/sSum_1"
        BEL "q3/blockTrig/baseMean/sSum_0" BEL
        "q3/blockTrig/baseMean/sMeani_17" BEL
        "q3/blockTrig/baseMean/sMeani_16" BEL
        "q3/blockTrig/baseMean/sMeani_15" BEL
        "q3/blockTrig/baseMean/sMeani_14" BEL
        "q3/blockTrig/baseMean/sMeani_13" BEL
        "q3/blockTrig/baseMean/sMeani_12" BEL
        "q3/blockTrig/baseMean/sMeani_11" BEL
        "q3/blockTrig/baseMean/sMeani_10" BEL "q3/blockTrig/baseMean/sMeani_9"
        BEL "q3/blockTrig/baseMean/sMeani_8" BEL
        "q3/blockTrig/baseMean/sMeani_7" BEL "q3/blockTrig/baseMean/sMeani_6"
        BEL "q3/blockTrig/baseMean/sMeani_5" BEL
        "q3/blockTrig/baseMean/sMeani_4" BEL "q3/blockTrig/baseMean/sMeani_3"
        BEL "q3/blockTrig/baseMean/sMeani_2" BEL
        "q3/blockTrig/baseMean/sMeani_1" BEL "q3/blockTrig/baseMean/sMeani_0"
        BEL "q3/blockTrig/baseMean/init" BEL "q3/blockTrig/baseMean/bslSeq_0"
        BEL "q3/blockTrig/baseMean/configSeq_0" BEL
        "q3/blockTrig/formeur/secondDif_15" BEL
        "q3/blockTrig/formeur/secondDif_14" BEL
        "q3/blockTrig/formeur/secondDif_13" BEL
        "q3/blockTrig/formeur/secondDif_12" BEL
        "q3/blockTrig/formeur/secondDif_11" BEL
        "q3/blockTrig/formeur/secondDif_10" BEL
        "q3/blockTrig/formeur/secondDif_9" BEL
        "q3/blockTrig/formeur/secondDif_8" BEL
        "q3/blockTrig/formeur/secondDif_7" BEL
        "q3/blockTrig/formeur/secondDif_6" BEL
        "q3/blockTrig/formeur/secondDif_5" BEL
        "q3/blockTrig/formeur/secondDif_4" BEL
        "q3/blockTrig/formeur/secondDif_3" BEL
        "q3/blockTrig/formeur/secondDif_2" BEL
        "q3/blockTrig/formeur/secondDif_1" BEL
        "q3/blockTrig/formeur/secondDif_0" BEL
        "q3/blockTrig/formeur/firstDif_14" BEL
        "q3/blockTrig/formeur/firstDif_13" BEL
        "q3/blockTrig/formeur/firstDif_12" BEL
        "q3/blockTrig/formeur/firstDif_11" BEL
        "q3/blockTrig/formeur/firstDif_10" BEL
        "q3/blockTrig/formeur/firstDif_9" BEL
        "q3/blockTrig/formeur/firstDif_8" BEL
        "q3/blockTrig/formeur/firstDif_7" BEL
        "q3/blockTrig/formeur/firstDif_6" BEL
        "q3/blockTrig/formeur/firstDif_5" BEL
        "q3/blockTrig/formeur/firstDif_4" BEL
        "q3/blockTrig/formeur/firstDif_3" BEL
        "q3/blockTrig/formeur/firstDif_2" BEL
        "q3/blockTrig/formeur/firstDif_1" BEL
        "q3/blockTrig/formeur/firstDif_0" BEL
        "q3/blockTrig/formeur/shaperOut_1" BEL
        "q3/blockTrig/formeur/shaperOut_0" BEL
        "q3/blockTrig/formeur/shaperOut_19" BEL
        "q3/blockTrig/formeur/shaperOut_18" BEL
        "q3/blockTrig/formeur/shaperOut_17" BEL
        "q3/blockTrig/formeur/shaperOut_16" BEL
        "q3/blockTrig/formeur/shaperOut_15" BEL
        "q3/blockTrig/formeur/shaperOut_14" BEL
        "q3/blockTrig/formeur/shaperOut_12" BEL
        "q3/blockTrig/formeur/shaperOut_11" BEL
        "q3/blockTrig/formeur/shaperOut_13" BEL
        "q3/blockTrig/formeur/shaperOut_9" BEL
        "q3/blockTrig/formeur/shaperOut_10" BEL
        "q3/blockTrig/formeur/shaperOut_8" BEL
        "q3/blockTrig/formeur/shaperOut_7" BEL
        "q3/blockTrig/formeur/shaperOut_6" BEL
        "q3/blockTrig/formeur/shaperOut_5" BEL
        "q3/blockTrig/formeur/shaperOut_4" BEL
        "q3/blockTrig/formeur/shaperOut_3" BEL
        "q3/blockTrig/formeur/shaperOut_2" BEL
        "q3/blockTrig/baseMean/meanPtRd_0" BEL
        "q3/blockTrig/baseMean/meanPtRd_1" BEL
        "q3/blockTrig/baseMean/meanPtRd_2" BEL
        "q3/blockTrig/baseMean/meanPtRd_3" BEL
        "q3/blockTrig/baseMean/meanPtRd_4" BEL
        "q3/blockTrig/baseMean/meanPtRd_5" BEL
        "q3/blockTrig/baseMean/meanPtRd_6" BEL
        "q3/blockTrig/baseMean/meanPtRd_7" BEL
        "q3/blockTrig/baseMean/regCounter_0" BEL
        "q3/blockTrig/baseMean/regCounter_1" BEL
        "q3/blockTrig/baseMean/regCounter_2" BEL
        "q3/blockTrig/baseMean/regCounter_3" BEL
        "q3/blockTrig/baseMean/regCounter_4" BEL
        "q3/blockTrig/baseMean/regCounter_5" BEL
        "q3/blockTrig/baseMean/regCounter_6" BEL
        "q3/blockTrig/baseMean/regCounter_7" BEL
        "q3/blockTrig/formeur/postTimer_0" BEL
        "q3/blockTrig/formeur/postTimer_1" BEL
        "q3/blockTrig/formeur/postTimer_2" BEL
        "q3/blockTrig/formeur/postTimer_3" BEL
        "q3/blockTrig/baseMean/meanPtWr_0" BEL
        "q3/blockTrig/baseMean/meanPtWr_1" BEL
        "q3/blockTrig/baseMean/meanPtWr_2" BEL
        "q3/blockTrig/baseMean/meanPtWr_3" BEL
        "q3/blockTrig/baseMean/meanPtWr_4" BEL
        "q3/blockTrig/baseMean/meanPtWr_5" BEL
        "q3/blockTrig/baseMean/meanPtWr_6" BEL
        "q3/blockTrig/baseMean/meanPtWr_7" BEL
        "q3/blockTrig/baseMean/pretrigPtWr_0" BEL
        "q3/blockTrig/baseMean/pretrigPtWr_1" BEL
        "q3/blockTrig/baseMean/pretrigPtWr_2" BEL
        "q3/blockTrig/baseMean/pretrigPtWr_3" BEL
        "q3/blockTrig/baseMean/pretrigPtWr_4" BEL
        "q3/blockTrig/baseMean/pretrigPtWr_5" BEL
        "q3/blockTrig/baseMean/pretrigPtWr_6" BEL
        "q3/blockTrig/baseMean/pretrigPtWr_7" BEL "q3/blockTrig/fastCounter_0"
        BEL "q3/blockTrig/fastCounter_1" BEL "q3/blockTrig/fastCounter_2" BEL
        "q3/blockTrig/fastCounter_3" BEL "q3/blockTrig/fastCounter_4" BEL
        "q3/blockTrig/fastCounter_5" BEL "q3/blockTrig/fastCounter_6" BEL
        "q3/blockTrig/fastCounter_7" BEL "q3/blockTrig/fastCounter_8" BEL
        "q3/blockTrig/fastCounter_9" BEL
        "q3/blockTrig/formeur/rising/compteur_0" BEL
        "q3/blockTrig/formeur/rising/compteur_1" BEL
        "q3/blockTrig/formeur/rising/compteur_2" BEL
        "q3/blockTrig/formeur/rising/compteur_3" BEL
        "q3/blockTrig/formeur/rising/compteur_4" BEL
        "q3/blockTrig/formeur/rising/compteur_5" BEL
        "q3/blockTrig/formeur/rising/compteur_6" BEL
        "q3/blockTrig/formeur/rising/compteur_7" BEL
        "q3/blockTrig/formeur/rising/compteur_8" BEL
        "q3/blockTrig/formeur/rising/compteur_9" BEL
        "q3/blockTrig/levelHFastReg_15" BEL "q3/blockTrig/levelHFastReg_14"
        BEL "q3/blockTrig/levelHFastReg_13" BEL
        "q3/blockTrig/levelHFastReg_12" BEL "q3/blockTrig/levelHFastReg_11"
        BEL "q3/blockTrig/levelHFastReg_10" BEL "q3/blockTrig/levelHFastReg_9"
        BEL "q3/blockTrig/levelHFastReg_8" BEL "q3/blockTrig/levelHFastReg_7"
        BEL "q3/blockTrig/levelHFastReg_6" BEL "q3/blockTrig/levelHFastReg_5"
        BEL "q3/blockTrig/levelHFastReg_4" BEL "q3/blockTrig/levelHFastReg_3"
        BEL "q3/blockTrig/levelHFastReg_2" BEL "q3/blockTrig/levelHFastReg_1"
        BEL "q3/blockTrig/levelHFastReg_0" BEL "q3/blockTrig/baseMeanDepth_8"
        BEL "q3/blockTrig/baseMeanDepth_7" BEL "q3/blockTrig/baseMeanDepth_6"
        BEL "q3/blockTrig/baseMeanDepth_5" BEL "q3/blockTrig/baseMeanDepth_4"
        BEL "q3/blockTrig/baseMeanDepth_3" BEL "q3/blockTrig/baseMeanDepth_1"
        BEL "q3/blockTrig/baseMeanDepth_0" BEL "q3/blockTrig/baseMeanDepth_2"
        BEL "q3/blockTrig/shaperFlat_9" BEL "q3/blockTrig/shaperFlat_8" BEL
        "q3/blockTrig/shaperFlat_6" BEL "q3/blockTrig/shaperFlat_5" BEL
        "q3/blockTrig/shaperFlat_7" BEL "q3/blockTrig/shaperFlat_4" BEL
        "q3/blockTrig/shaperFlat_3" BEL "q3/blockTrig/shaperFlat_1" BEL
        "q3/blockTrig/shaperFlat_0" BEL "q3/blockTrig/shaperFlat_2" BEL
        "q3/blockTrig/shaperRise_9" BEL "q3/blockTrig/shaperRise_8" BEL
        "q3/blockTrig/shaperRise_6" BEL "q3/blockTrig/shaperRise_5" BEL
        "q3/blockTrig/shaperRise_7" BEL "q3/blockTrig/shaperRise_4" BEL
        "q3/blockTrig/shaperRise_3" BEL "q3/blockTrig/shaperRise_1" BEL
        "q3/blockTrig/shaperRise_0" BEL "q3/blockTrig/shaperRise_2" BEL
        "q3/blockTrig/basePretrig_7" BEL "q3/blockTrig/basePretrig_6" BEL
        "q3/blockTrig/basePretrig_5" BEL "q3/blockTrig/basePretrig_4" BEL
        "q3/blockTrig/basePretrig_3" BEL "q3/blockTrig/basePretrig_2" BEL
        "q3/blockTrig/basePretrig_1" BEL "q3/blockTrig/basePretrig_0" BEL
        "q3/blockTrig/levelLFastReg_15" BEL "q3/blockTrig/levelLFastReg_14"
        BEL "q3/blockTrig/levelLFastReg_13" BEL
        "q3/blockTrig/levelLFastReg_12" BEL "q3/blockTrig/levelLFastReg_11"
        BEL "q3/blockTrig/levelLFastReg_10" BEL "q3/blockTrig/levelLFastReg_9"
        BEL "q3/blockTrig/levelLFastReg_8" BEL "q3/blockTrig/levelLFastReg_7"
        BEL "q3/blockTrig/levelLFastReg_6" BEL "q3/blockTrig/levelLFastReg_5"
        BEL "q3/blockTrig/levelLFastReg_4" BEL "q3/blockTrig/levelLFastReg_3"
        BEL "q3/blockTrig/levelLFastReg_2" BEL "q3/blockTrig/levelLFastReg_1"
        BEL "q3/blockTrig/levelLFastReg_0" BEL "q3/waverSlow/saveEnable_0" BEL
        "q3/waverSlow/regRead_2" BEL "q3/waverSlow/regRead_0" BEL
        "q3/waverSlow/regRead_1" BEL "q3/waverSlow/regRead_3" BEL
        "q3/waverSlow/acqSlowCs_0" BEL "q3/waverSlow/acqSlowCs_1" BEL
        "q3/waverSlow/decodSegLate" BEL "q3/waverSlow/regRead_10" BEL
        "q3/waverSlow/regRead_5" BEL "q3/waverSlow/regRead_4" BEL
        "q3/waverSlow/regRead_11" BEL "q3/waverSlow/regRead_12" BEL
        "q3/waverSlow/decodMebLate" BEL "q3/waverSlow/fastBusyS" BEL
        "q3/waverSlow/regRead_13" BEL "q3/waverSlow/regRead_6" BEL
        "q3/waverSlow/regRead_8" BEL "q3/waverSlow/regRead_7" BEL
        "q3/waverSlow/ctRdSeg_0" BEL "q3/waverSlow/regRead_9" BEL
        "q3/waverSlow/ctRdSeg_1" BEL "q3/waverSlow/ctRdSeg_2" BEL
        "q3/waverSlow/ctRdSeg_5" BEL "q3/waverSlow/ctRdSeg_3" BEL
        "q3/waverSlow/ctRdSeg_4" BEL "q3/waverSlow/ctRdSeg_7" BEL
        "q3/waverSlow/ctRdSeg_6" BEL "q3/waverSlow/sample_0" BEL
        "q3/waverSlow/sample_1" BEL "q3/waverSlow/sample_2" BEL
        "q3/waverSlow/sample_3" BEL "q3/waverSlow/sample_4" BEL
        "q3/waverSlow/sample_5" BEL "q3/waverSlow/sample_6" BEL
        "q3/waverSlow/sample_7" BEL "q3/waverSlow/sample_8" BEL
        "q3/waverSlow/sample_9" BEL "q3/waverSlow/sample_10" BEL
        "q3/waverSlow/sample_11" BEL "q3/waverSlow/sample_12" BEL
        "q3/waverSlow/sample_13" BEL "q3/waverSlow/adRdFifo_0" BEL
        "q3/waverSlow/adRdFifo_1" BEL "q3/waverSlow/adRdFifo_2" BEL
        "q3/waverSlow/adRdFifo_3" BEL "q3/waverSlow/adRdFifo_4" BEL
        "q3/waverSlow/adRdFifo_5" BEL "q3/waverSlow/adRdFifo_6" BEL
        "q3/waverSlow/adRdFifo_7" BEL "q3/waverSlow/adRdFifo_8" BEL
        "q3/waverSlow/adRdFifo_9" BEL "q3/waverSlow/adRdFifo_10" BEL
        "q3/waverSlow/adRdFifo_11" BEL "q3/waverSlow/pretrig_9" BEL
        "q3/waverSlow/pretrig_8" BEL "q3/waverSlow/pretrig_6" BEL
        "q3/waverSlow/pretrig_5" BEL "q3/waverSlow/pretrig_7" BEL
        "q3/waverSlow/pretrig_4" BEL "q3/waverSlow/pretrig_3" BEL
        "q3/waverSlow/pretrig_1" BEL "q3/waverSlow/pretrig_0" BEL
        "q3/waverSlow/pretrig_2" BEL "q3/waverSlow/storeDepth_10" BEL
        "q3/waverSlow/storeDepth_9" BEL "q3/waverSlow/storeDepth_11" BEL
        "q3/waverSlow/storeDepth_7" BEL "q3/waverSlow/storeDepth_6" BEL
        "q3/waverSlow/storeDepth_8" BEL "q3/waverSlow/storeDepth_4" BEL
        "q3/waverSlow/storeDepth_3" BEL "q3/waverSlow/storeDepth_5" BEL
        "q3/waverSlow/storeDepth_1" BEL "q3/waverSlow/storeDepth_0" BEL
        "q3/waverSlow/storeDepth_2" BEL "q3/waverSlow/lecteur/outputReg_0" BEL
        "q3/waverSlow/lecteur/outputReg_1" BEL
        "q3/waverSlow/lecteur/outputReg_2" BEL
        "q3/waverSlow/lecteur/outputReg_3" BEL
        "q3/waverSlow/lecteur/outputReg_4" BEL
        "q3/waverSlow/lecteur/outputReg_5" BEL
        "q3/waverSlow/lecteur/outputReg_6" BEL
        "q3/waverSlow/lecteur/outputReg_7" BEL
        "q3/waverSlow/lecteur/outputReg_8" BEL
        "q3/waverSlow/lecteur/outputReg_9" BEL
        "q3/waverSlow/lecteur/outputReg_10" BEL
        "q3/waverSlow/lecteur/outputReg_11" BEL
        "q3/waverSlow/lecteur/outputReg_12" BEL
        "q3/waverSlow/lecteur/outputReg_13" BEL
        "q3/waverSlow/lecteur/outputReg_14" BEL
        "q3/waverSlow/lecteur/outputReg_15" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd16" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd7" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd17" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd14" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd8" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd2" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd3" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd19" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd18" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd15" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd12" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd11" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd13" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd10" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd9" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd6" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd5" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd4" BEL
        "q3/waverSlow/lecteur/readCs_FSM_FFd1" BEL
        "q3/waverSlow/lecteur/timer_2" BEL "q3/waverSlow/lecteur/timer_1" BEL
        "q3/waverSlow/lecteur/timer_0" BEL "q3/waverSlow/lecteur/inputReg_9"
        BEL "q3/waverSlow/lecteur/inputReg_8" BEL
        "q3/waverSlow/lecteur/inputReg_6" BEL
        "q3/waverSlow/lecteur/readOutLocal" BEL
        "q3/waverSlow/lecteur/inputReg_7" BEL
        "q3/waverSlow/lecteur/inputReg_5" BEL
        "q3/waverSlow/lecteur/inputReg_4" BEL
        "q3/waverSlow/lecteur/inputReg_3" BEL "q3/waverSlow/lecteur/doneOut"
        BEL "q3/waverSlow/lecteur/inputReg_1" BEL
        "q3/waverSlow/lecteur/inputReg_0" BEL
        "q3/waverSlow/lecteur/inputReg_2" BEL
        "q3/waverSlow/lecteur/inputReg_15" BEL
        "q3/waverSlow/lecteur/inputReg_14" BEL
        "q3/waverSlow/lecteur/inputReg_13" BEL
        "q3/waverSlow/lecteur/inputReg_12" BEL
        "q3/waverSlow/lecteur/inputReg_11" BEL
        "q3/waverSlow/lecteur/inputReg_10" BEL
        "q3/waverSlow/lecteur/fifoCnter_12" BEL
        "q3/waverSlow/lecteur/fifoCnter_11" BEL
        "q3/waverSlow/lecteur/fifoCnter_10" BEL
        "q3/waverSlow/lecteur/fifoCnter_9" BEL
        "q3/waverSlow/lecteur/fifoCnter_8" BEL
        "q3/waverSlow/lecteur/fifoCnter_7" BEL
        "q3/waverSlow/lecteur/fifoCnter_6" BEL
        "q3/waverSlow/lecteur/fifoCnter_5" BEL
        "q3/waverSlow/lecteur/fifoCnter_4" BEL
        "q3/waverSlow/lecteur/fifoCnter_3" BEL
        "q3/waverSlow/lecteur/fifoCnter_2" BEL
        "q3/waverSlow/lecteur/fifoCnter_1" BEL
        "q3/waverSlow/lecteur/fifoCnter_0" BEL
        "q3/waverSlow/lecteur/itemCntr_3" BEL
        "q3/waverSlow/lecteur/itemCntr_2" BEL
        "q3/waverSlow/lecteur/itemCntr_1" BEL
        "q3/waverSlow/lecteur/itemCntr_0" BEL
        "q3/blockHisto2.fastHisto/regRdBus_8" BEL
        "q3/blockHisto2.fastHisto/regRdBus_9" BEL
        "q3/blockHisto2.fastHisto/offset_10" BEL
        "q3/blockHisto2.fastHisto/offset_13" BEL
        "q3/blockHisto2.fastHisto/offset_11" BEL
        "q3/blockHisto2.fastHisto/offset_12" BEL
        "q3/blockHisto2.fastHisto/offset_14" BEL
        "q3/blockHisto2.fastHisto/offset_20" BEL
        "q3/blockHisto2.fastHisto/offset_15" BEL
        "q3/blockHisto2.fastHisto/offset_0" BEL
        "q3/blockHisto2.fastHisto/offset_1" BEL
        "q3/blockHisto2.fastHisto/offset_21" BEL
        "q3/blockHisto2.fastHisto/offset_16" BEL
        "q3/blockHisto2.fastHisto/offset_22" BEL
        "q3/blockHisto2.fastHisto/offset_17" BEL
        "q3/blockHisto2.fastHisto/offset_2" BEL
        "q3/blockHisto2.fastHisto/offset_23" BEL
        "q3/blockHisto2.fastHisto/donnee_0" BEL
        "q3/blockHisto2.fastHisto/donnee_1" BEL
        "q3/blockHisto2.fastHisto/donnee_2" BEL
        "q3/blockHisto2.fastHisto/donnee_3" BEL
        "q3/blockHisto2.fastHisto/donnee_4" BEL
        "q3/blockHisto2.fastHisto/donnee_5" BEL
        "q3/blockHisto2.fastHisto/donnee_6" BEL
        "q3/blockHisto2.fastHisto/donnee_7" BEL
        "q3/blockHisto2.fastHisto/donnee_8" BEL
        "q3/blockHisto2.fastHisto/donnee_9" BEL
        "q3/blockHisto2.fastHisto/donnee_10" BEL
        "q3/blockHisto2.fastHisto/donnee_11" BEL
        "q3/blockHisto2.fastHisto/donnee_12" BEL
        "q3/blockHisto2.fastHisto/donnee_13" BEL
        "q3/blockHisto2.fastHisto/donnee_14" BEL
        "q3/blockHisto2.fastHisto/donnee_15" BEL
        "q3/blockHisto2.fastHisto/donnee_16" BEL
        "q3/blockHisto2.fastHisto/donnee_17" BEL
        "q3/blockHisto2.fastHisto/donnee_18" BEL
        "q3/blockHisto2.fastHisto/donnee_19" BEL
        "q3/blockHisto2.fastHisto/donnee_20" BEL
        "q3/blockHisto2.fastHisto/donnee_21" BEL
        "q3/blockHisto2.fastHisto/donnee_22" BEL
        "q3/blockHisto2.fastHisto/donnee_23" BEL
        "q3/blockHisto2.fastHisto/decodMemLate" BEL
        "q3/blockHisto2.fastHisto/offset_18" BEL
        "q3/blockHisto2.fastHisto/offset_4" BEL
        "q3/blockHisto2.fastHisto/offset_3" BEL
        "q3/blockHisto2.fastHisto/offset_19" BEL
        "q3/blockHisto2.fastHisto/oldFire" BEL
        "q3/blockHisto2.fastHisto/offset_5" BEL
        "q3/blockHisto2.fastHisto/offset_6" BEL
        "q3/blockHisto2.fastHisto/offset_7" BEL
        "q3/blockHisto2.fastHisto/offset_8" BEL
        "q3/blockHisto2.fastHisto/offset_9" BEL
        "q3/blockHisto2.fastHisto/clearMem" BEL
        "q3/blockHisto2.fastHisto/regRdBus_11" BEL
        "q3/blockHisto2.fastHisto/binning_0" BEL
        "q3/blockHisto2.fastHisto/binning_1" BEL
        "q3/blockHisto2.fastHisto/binning_2" BEL
        "q3/blockHisto2.fastHisto/binning_3" BEL
        "q3/blockHisto2.fastHisto/binning_4" BEL
        "q3/blockHisto2.fastHisto/regRdBus_10" BEL
        "q3/blockHisto2.fastHisto/regRdBus_12" BEL
        "q3/blockHisto2.fastHisto/regRdBus_13" BEL
        "q3/blockHisto2.fastHisto/regRdBus_14" BEL
        "q3/blockHisto2.fastHisto/regRdBus_15" BEL
        "q3/blockHisto2.fastHisto/dina_0" BEL
        "q3/blockHisto2.fastHisto/dina_1" BEL
        "q3/blockHisto2.fastHisto/dina_2" BEL
        "q3/blockHisto2.fastHisto/dina_3" BEL
        "q3/blockHisto2.fastHisto/dina_4" BEL
        "q3/blockHisto2.fastHisto/dina_5" BEL
        "q3/blockHisto2.fastHisto/dina_6" BEL
        "q3/blockHisto2.fastHisto/dina_7" BEL
        "q3/blockHisto2.fastHisto/dina_8" BEL
        "q3/blockHisto2.fastHisto/dina_9" BEL
        "q3/blockHisto2.fastHisto/dina_10" BEL
        "q3/blockHisto2.fastHisto/dina_11" BEL
        "q3/blockHisto2.fastHisto/dina_12" BEL
        "q3/blockHisto2.fastHisto/dina_13" BEL
        "q3/blockHisto2.fastHisto/dina_14" BEL
        "q3/blockHisto2.fastHisto/dina_15" BEL
        "q3/blockHisto2.fastHisto/dina_16" BEL
        "q3/blockHisto2.fastHisto/dina_17" BEL
        "q3/blockHisto2.fastHisto/dina_18" BEL
        "q3/blockHisto2.fastHisto/dina_19" BEL
        "q3/blockHisto2.fastHisto/dina_20" BEL
        "q3/blockHisto2.fastHisto/dina_21" BEL
        "q3/blockHisto2.fastHisto/dina_22" BEL
        "q3/blockHisto2.fastHisto/dina_23" BEL
        "q3/blockHisto2.fastHisto/diviseur_0" BEL
        "q3/blockHisto2.fastHisto/diviseur_1" BEL
        "q3/blockHisto2.fastHisto/diviseur_2" BEL
        "q3/blockHisto2.fastHisto/diviseur_3" BEL
        "q3/blockHisto2.fastHisto/diviseur_4" BEL
        "q3/blockHisto2.fastHisto/regRdBus_0" BEL
        "q3/blockHisto2.fastHisto/memWrite" BEL
        "q3/blockHisto2.fastHisto/regRdBus_1" BEL
        "q3/blockHisto2.fastHisto/regRdBus_2" BEL
        "q3/blockHisto2.fastHisto/regRdBus_5" BEL
        "q3/blockHisto2.fastHisto/regRdBus_3" BEL
        "q3/blockHisto2.fastHisto/regRdBus_4" BEL
        "q3/blockHisto2.fastHisto/regRdBus_6" BEL
        "q3/blockHisto2.fastHisto/regRdBus_7" BEL
        "q3/blockHisto2.fastHisto/histoCs_FSM_FFd3" BEL
        "q3/blockHisto2.fastHisto/histoCs_FSM_FFd1" BEL
        "q3/blockHisto2.fastHisto/histoCs_FSM_FFd2" BEL
        "q3/blockHisto1.totHisto/regRdBus_8" BEL
        "q3/blockHisto1.totHisto/regRdBus_9" BEL
        "q3/blockHisto1.totHisto/offset_10" BEL
        "q3/blockHisto1.totHisto/offset_13" BEL
        "q3/blockHisto1.totHisto/offset_11" BEL
        "q3/blockHisto1.totHisto/offset_12" BEL
        "q3/blockHisto1.totHisto/offset_14" BEL
        "q3/blockHisto1.totHisto/offset_20" BEL
        "q3/blockHisto1.totHisto/offset_15" BEL
        "q3/blockHisto1.totHisto/offset_0" BEL
        "q3/blockHisto1.totHisto/offset_1" BEL
        "q3/blockHisto1.totHisto/offset_21" BEL
        "q3/blockHisto1.totHisto/offset_16" BEL
        "q3/blockHisto1.totHisto/offset_22" BEL
        "q3/blockHisto1.totHisto/offset_17" BEL
        "q3/blockHisto1.totHisto/offset_2" BEL
        "q3/blockHisto1.totHisto/offset_23" BEL
        "q3/blockHisto1.totHisto/donnee_0" BEL
        "q3/blockHisto1.totHisto/donnee_1" BEL
        "q3/blockHisto1.totHisto/donnee_2" BEL
        "q3/blockHisto1.totHisto/donnee_3" BEL
        "q3/blockHisto1.totHisto/donnee_4" BEL
        "q3/blockHisto1.totHisto/donnee_5" BEL
        "q3/blockHisto1.totHisto/donnee_6" BEL
        "q3/blockHisto1.totHisto/donnee_7" BEL
        "q3/blockHisto1.totHisto/donnee_8" BEL
        "q3/blockHisto1.totHisto/donnee_9" BEL
        "q3/blockHisto1.totHisto/donnee_10" BEL
        "q3/blockHisto1.totHisto/donnee_11" BEL
        "q3/blockHisto1.totHisto/donnee_12" BEL
        "q3/blockHisto1.totHisto/donnee_13" BEL
        "q3/blockHisto1.totHisto/donnee_14" BEL
        "q3/blockHisto1.totHisto/donnee_15" BEL
        "q3/blockHisto1.totHisto/donnee_16" BEL
        "q3/blockHisto1.totHisto/donnee_17" BEL
        "q3/blockHisto1.totHisto/donnee_18" BEL
        "q3/blockHisto1.totHisto/donnee_19" BEL
        "q3/blockHisto1.totHisto/donnee_20" BEL
        "q3/blockHisto1.totHisto/donnee_21" BEL
        "q3/blockHisto1.totHisto/donnee_22" BEL
        "q3/blockHisto1.totHisto/donnee_23" BEL
        "q3/blockHisto1.totHisto/decodMemLate" BEL
        "q3/blockHisto1.totHisto/offset_18" BEL
        "q3/blockHisto1.totHisto/offset_4" BEL
        "q3/blockHisto1.totHisto/offset_3" BEL
        "q3/blockHisto1.totHisto/offset_19" BEL
        "q3/blockHisto1.totHisto/oldFire" BEL
        "q3/blockHisto1.totHisto/offset_5" BEL
        "q3/blockHisto1.totHisto/offset_6" BEL
        "q3/blockHisto1.totHisto/offset_7" BEL
        "q3/blockHisto1.totHisto/offset_8" BEL
        "q3/blockHisto1.totHisto/offset_9" BEL
        "q3/blockHisto1.totHisto/clearMem" BEL
        "q3/blockHisto1.totHisto/regRdBus_11" BEL
        "q3/blockHisto1.totHisto/binning_0" BEL
        "q3/blockHisto1.totHisto/binning_1" BEL
        "q3/blockHisto1.totHisto/binning_2" BEL
        "q3/blockHisto1.totHisto/binning_3" BEL
        "q3/blockHisto1.totHisto/binning_4" BEL
        "q3/blockHisto1.totHisto/regRdBus_10" BEL
        "q3/blockHisto1.totHisto/regRdBus_12" BEL
        "q3/blockHisto1.totHisto/regRdBus_13" BEL
        "q3/blockHisto1.totHisto/regRdBus_14" BEL
        "q3/blockHisto1.totHisto/regRdBus_15" BEL
        "q3/blockHisto1.totHisto/dina_0" BEL "q3/blockHisto1.totHisto/dina_1"
        BEL "q3/blockHisto1.totHisto/dina_2" BEL
        "q3/blockHisto1.totHisto/dina_3" BEL "q3/blockHisto1.totHisto/dina_4"
        BEL "q3/blockHisto1.totHisto/dina_5" BEL
        "q3/blockHisto1.totHisto/dina_6" BEL "q3/blockHisto1.totHisto/dina_7"
        BEL "q3/blockHisto1.totHisto/dina_8" BEL
        "q3/blockHisto1.totHisto/dina_9" BEL "q3/blockHisto1.totHisto/dina_10"
        BEL "q3/blockHisto1.totHisto/dina_11" BEL
        "q3/blockHisto1.totHisto/dina_12" BEL
        "q3/blockHisto1.totHisto/dina_13" BEL
        "q3/blockHisto1.totHisto/dina_14" BEL
        "q3/blockHisto1.totHisto/dina_15" BEL
        "q3/blockHisto1.totHisto/dina_16" BEL
        "q3/blockHisto1.totHisto/dina_17" BEL
        "q3/blockHisto1.totHisto/dina_18" BEL
        "q3/blockHisto1.totHisto/dina_19" BEL
        "q3/blockHisto1.totHisto/dina_20" BEL
        "q3/blockHisto1.totHisto/dina_21" BEL
        "q3/blockHisto1.totHisto/dina_22" BEL
        "q3/blockHisto1.totHisto/dina_23" BEL
        "q3/blockHisto1.totHisto/diviseur_0" BEL
        "q3/blockHisto1.totHisto/diviseur_1" BEL
        "q3/blockHisto1.totHisto/diviseur_2" BEL
        "q3/blockHisto1.totHisto/diviseur_3" BEL
        "q3/blockHisto1.totHisto/diviseur_4" BEL
        "q3/blockHisto1.totHisto/regRdBus_0" BEL
        "q3/blockHisto1.totHisto/memWrite" BEL
        "q3/blockHisto1.totHisto/regRdBus_1" BEL
        "q3/blockHisto1.totHisto/regRdBus_2" BEL
        "q3/blockHisto1.totHisto/regRdBus_5" BEL
        "q3/blockHisto1.totHisto/regRdBus_3" BEL
        "q3/blockHisto1.totHisto/regRdBus_4" BEL
        "q3/blockHisto1.totHisto/regRdBus_6" BEL
        "q3/blockHisto1.totHisto/regRdBus_7" BEL
        "q3/blockHisto1.totHisto/histoCs_FSM_FFd3" BEL
        "q3/blockHisto1.totHisto/histoCs_FSM_FFd1" BEL
        "q3/blockHisto1.totHisto/histoCs_FSM_FFd2" BEL
        "q3/ddr_16_1/sysClkTest" BEL "q3/ddr_16_1/make_path[0].idels" BEL
        "q3/ddr_16_1/make_path[1].idels" BEL "q3/ddr_16_1/make_path[2].idels"
        BEL "q3/ddr_16_1/make_path[3].idels" BEL
        "q3/ddr_16_1/make_path[4].idels" BEL "q3/ddr_16_1/make_path[5].idels"
        BEL "q3/ddr_16_1/make_path[6].idels" BEL
        "q3/ddr_16_1/make_path[7].idels" BEL "q3/ddr_16_1/adc_clk_del" BEL
        "q3/blockNrj/peakingReg_2" BEL "q3/blockNrj/peakingReg_0" BEL
        "q3/blockNrj/peakingReg_1" BEL "q3/blockNrj/peakingReg_5" BEL
        "q3/blockNrj/peakingReg_3" BEL "q3/blockNrj/peakingReg_4" BEL
        "q3/blockNrj/peakingReg_8" BEL "q3/blockNrj/peakingReg_6" BEL
        "q3/blockNrj/peakingReg_7" BEL "q3/blockNrj/peakingReg_9" BEL
        "q3/blockNrj/peakingReg_10" BEL "q3/blockNrj/levelSlowReg_0" BEL
        "q3/blockNrj/levelSlowReg_1" BEL "q3/blockNrj/levelSlowReg_2" BEL
        "q3/blockNrj/levelSlowReg_3" BEL "q3/blockNrj/levelSlowReg_4" BEL
        "q3/blockNrj/levelSlowReg_5" BEL "q3/blockNrj/levelSlowReg_6" BEL
        "q3/blockNrj/levelSlowReg_7" BEL "q3/blockNrj/levelSlowReg_8" BEL
        "q3/blockNrj/levelSlowReg_9" BEL "q3/blockNrj/levelSlowReg_10" BEL
        "q3/blockNrj/levelSlowReg_11" BEL "q3/blockNrj/levelSlowReg_12" BEL
        "q3/blockNrj/levelSlowReg_13" BEL "q3/blockNrj/levelSlowReg_14" BEL
        "q3/blockNrj/levelSlowReg_15" BEL "q3/blockNrj/shaperRise_2" BEL
        "q3/blockNrj/shaperRise_0" BEL "q3/blockNrj/shaperRise_1" BEL
        "q3/blockNrj/shaperRise_3" BEL "q3/blockNrj/shaperRise_4" BEL
        "q3/blockNrj/shaperRise_7" BEL "q3/blockNrj/shaperRise_5" BEL
        "q3/blockNrj/shaperRise_6" BEL "q3/blockNrj/shaperRise_8" BEL
        "q3/blockNrj/shaperRise_9" BEL "q3/blockNrj/shaperFlat_2" BEL
        "q3/blockNrj/shaperFlat_0" BEL "q3/blockNrj/shaperFlat_1" BEL
        "q3/blockNrj/shaperFlat_5" BEL "q3/blockNrj/shaperFlat_3" BEL
        "q3/blockNrj/shaperFlat_4" BEL "q3/blockNrj/shaperFlat_8" BEL
        "q3/blockNrj/shaperFlat_6" BEL "q3/blockNrj/shaperFlat_7" BEL
        "q3/blockNrj/shaperFlat_9" BEL "q3/blockNrj/shaperFlat_10" BEL
        "q3/blockFastNrj/peakingReg_2" BEL "q3/blockFastNrj/peakingReg_0" BEL
        "q3/blockFastNrj/peakingReg_1" BEL "q3/blockFastNrj/peakingReg_5" BEL
        "q3/blockFastNrj/peakingReg_3" BEL "q3/blockFastNrj/peakingReg_4" BEL
        "q3/blockFastNrj/peakingReg_8" BEL "q3/blockFastNrj/peakingReg_6" BEL
        "q3/blockFastNrj/peakingReg_7" BEL "q3/blockFastNrj/peakingReg_9" BEL
        "q3/blockFastNrj/peakingReg_10" BEL "q3/blockFastNrj/levelSlowReg_0"
        BEL "q3/blockFastNrj/levelSlowReg_1" BEL
        "q3/blockFastNrj/levelSlowReg_2" BEL "q3/blockFastNrj/levelSlowReg_3"
        BEL "q3/blockFastNrj/levelSlowReg_4" BEL
        "q3/blockFastNrj/levelSlowReg_5" BEL "q3/blockFastNrj/levelSlowReg_6"
        BEL "q3/blockFastNrj/levelSlowReg_7" BEL
        "q3/blockFastNrj/levelSlowReg_8" BEL "q3/blockFastNrj/levelSlowReg_9"
        BEL "q3/blockFastNrj/levelSlowReg_10" BEL
        "q3/blockFastNrj/levelSlowReg_11" BEL
        "q3/blockFastNrj/levelSlowReg_12" BEL
        "q3/blockFastNrj/levelSlowReg_13" BEL
        "q3/blockFastNrj/levelSlowReg_14" BEL
        "q3/blockFastNrj/levelSlowReg_15" BEL "q3/blockFastNrj/shaperRise_2"
        BEL "q3/blockFastNrj/shaperRise_0" BEL "q3/blockFastNrj/shaperRise_1"
        BEL "q3/blockFastNrj/shaperRise_3" BEL "q3/blockFastNrj/shaperRise_4"
        BEL "q3/blockFastNrj/shaperRise_7" BEL "q3/blockFastNrj/shaperRise_5"
        BEL "q3/blockFastNrj/shaperRise_6" BEL "q3/blockFastNrj/shaperRise_8"
        BEL "q3/blockFastNrj/shaperRise_9" BEL "q3/blockFastNrj/shaperFlat_2"
        BEL "q3/blockFastNrj/shaperFlat_0" BEL "q3/blockFastNrj/shaperFlat_1"
        BEL "q3/blockFastNrj/shaperFlat_5" BEL "q3/blockFastNrj/shaperFlat_3"
        BEL "q3/blockFastNrj/shaperFlat_4" BEL "q3/blockFastNrj/shaperFlat_8"
        BEL "q3/blockFastNrj/shaperFlat_6" BEL "q3/blockFastNrj/shaperFlat_7"
        BEL "q3/blockFastNrj/shaperFlat_9" BEL "q3/blockFastNrj/shaperFlat_10"
        BEL "q3/slowState_FSM_FFd17" BEL "q3/slowState_FSM_FFd16" BEL
        "q3/slowState_FSM_FFd15" BEL "q3/slowState_FSM_FFd14" BEL
        "q3/slowState_FSM_FFd13" BEL "q3/slowState_FSM_FFd12" BEL
        "q3/slowState_FSM_FFd11" BEL "q3/slowState_FSM_FFd10" BEL
        "q3/slowState_FSM_FFd9" BEL "q3/slowState_FSM_FFd8" BEL
        "q3/slowState_FSM_FFd7" BEL "q3/slowState_FSM_FFd6" BEL
        "q3/slowState_FSM_FFd5" BEL "q3/slowState_FSM_FFd4" BEL
        "q3/slowState_FSM_FFd2" BEL "q3/slowState_FSM_FFd1" BEL
        "q3/slowState_FSM_FFd3" BEL "q3/blockNrj/formeur/falling/compteur_10"
        BEL "q3/blockNrj/formeur/falling/compteur_9" BEL
        "q3/blockNrj/formeur/falling/compteur_8" BEL
        "q3/blockNrj/formeur/falling/compteur_7" BEL
        "q3/blockNrj/formeur/falling/compteur_6" BEL
        "q3/blockNrj/formeur/falling/compteur_5" BEL
        "q3/blockNrj/formeur/falling/compteur_4" BEL
        "q3/blockNrj/formeur/falling/compteur_3" BEL
        "q3/blockNrj/formeur/falling/compteur_2" BEL
        "q3/blockNrj/formeur/falling/compteur_1" BEL
        "q3/blockNrj/formeur/falling/compteur_0" BEL
        "q3/blockFastNrj/peakingCnt_10" BEL "q3/blockFastNrj/peakingCnt_9" BEL
        "q3/blockFastNrj/peakingCnt_8" BEL "q3/blockFastNrj/peakingCnt_7" BEL
        "q3/blockFastNrj/peakingCnt_6" BEL "q3/blockFastNrj/peakingCnt_5" BEL
        "q3/blockFastNrj/peakingCnt_4" BEL "q3/blockFastNrj/peakingCnt_3" BEL
        "q3/blockFastNrj/peakingCnt_2" BEL "q3/blockFastNrj/peakingCnt_1" BEL
        "q3/blockFastNrj/peakingCnt_0" BEL
        "q3/blockFastNrj/formeur/postTimer_3" BEL
        "q3/blockFastNrj/formeur/postTimer_2" BEL
        "q3/blockFastNrj/formeur/postTimer_1" BEL
        "q3/blockFastNrj/formeur/postTimer_0" BEL "q3/blockNrj/peakingCnt_10"
        BEL "q3/blockNrj/peakingCnt_9" BEL "q3/blockNrj/peakingCnt_8" BEL
        "q3/blockNrj/peakingCnt_7" BEL "q3/blockNrj/peakingCnt_6" BEL
        "q3/blockNrj/peakingCnt_5" BEL "q3/blockNrj/peakingCnt_4" BEL
        "q3/blockNrj/peakingCnt_3" BEL "q3/blockNrj/peakingCnt_2" BEL
        "q3/blockNrj/peakingCnt_1" BEL "q3/blockNrj/peakingCnt_0" BEL
        "q3/blockNrj/formeur/postTimer_3" BEL
        "q3/blockNrj/formeur/postTimer_2" BEL
        "q3/blockNrj/formeur/postTimer_1" BEL
        "q3/blockNrj/formeur/postTimer_0" BEL "q3/blockFastNrj/energyMax_0"
        BEL "q3/blockFastNrj/energyMax_1" BEL "q3/blockFastNrj/energyMax_2"
        BEL "q3/blockFastNrj/energyMax_3" BEL "q3/blockFastNrj/energyMax_4"
        BEL "q3/blockFastNrj/energyMax_5" BEL "q3/blockFastNrj/energyMax_6"
        BEL "q3/blockFastNrj/energyMax_7" BEL "q3/blockFastNrj/energyMax_8"
        BEL "q3/blockFastNrj/energyMax_9" BEL "q3/blockFastNrj/energyMax_10"
        BEL "q3/blockFastNrj/energyMax_11" BEL "q3/blockFastNrj/energyMax_12"
        BEL "q3/blockFastNrj/energyMax_13" BEL "q3/blockFastNrj/energyMax_14"
        BEL "q3/blockFastNrj/energyMax_15" BEL "q3/blockFastNrj/energyMax_16"
        BEL "q3/blockFastNrj/energyMax_17" BEL "q3/blockFastNrj/energyMax_18"
        BEL "q3/blockFastNrj/energyMax_19" BEL "q3/blockFastNrj/energyMax_20"
        BEL "q3/blockFastNrj/energyMax_21" BEL "q3/blockFastNrj/energyMax_22"
        BEL "q3/blockFastNrj/energyMax_23" BEL "q3/blockFastNrj/slowCtBusRd_9"
        BEL "q3/blockFastNrj/eRdy" BEL "q3/blockFastNrj/peaked" BEL
        "q3/blockFastNrj/slowCtBusRd_10" BEL "q3/blockFastNrj/slowCtBusRd_12"
        BEL "q3/blockFastNrj/riseTimeOut_0" BEL
        "q3/blockFastNrj/riseTimeOut_1" BEL "q3/blockFastNrj/riseTimeOut_2"
        BEL "q3/blockFastNrj/riseTimeOut_3" BEL
        "q3/blockFastNrj/riseTimeOut_4" BEL "q3/blockFastNrj/riseTimeOut_5"
        BEL "q3/blockFastNrj/riseTimeOut_6" BEL
        "q3/blockFastNrj/riseTimeOut_7" BEL "q3/blockFastNrj/riseTimeOut_8"
        BEL "q3/blockFastNrj/riseTimeOut_9" BEL
        "q3/blockFastNrj/slowCtBusRd_11" BEL "q3/blockFastNrj/slowCtBusRd_13"
        BEL "q3/blockFastNrj/slowCtBusRd_14" BEL
        "q3/blockFastNrj/slowCtBusRd_15" BEL "q3/blockFastNrj/slowCtBusRd_0"
        BEL "q3/blockFastNrj/status_0" BEL "q3/blockFastNrj/energyAccu_0" BEL
        "q3/blockFastNrj/energyAccu_1" BEL "q3/blockFastNrj/energyAccu_2" BEL
        "q3/blockFastNrj/energyAccu_3" BEL "q3/blockFastNrj/energyAccu_4" BEL
        "q3/blockFastNrj/energyAccu_5" BEL "q3/blockFastNrj/energyAccu_6" BEL
        "q3/blockFastNrj/energyAccu_7" BEL "q3/blockFastNrj/energyAccu_8" BEL
        "q3/blockFastNrj/energyAccu_9" BEL "q3/blockFastNrj/energyAccu_10" BEL
        "q3/blockFastNrj/energyAccu_11" BEL "q3/blockFastNrj/energyAccu_12"
        BEL "q3/blockFastNrj/energyAccu_13" BEL
        "q3/blockFastNrj/energyAccu_14" BEL "q3/blockFastNrj/energyAccu_15"
        BEL "q3/blockFastNrj/energyAccu_16" BEL
        "q3/blockFastNrj/energyAccu_17" BEL "q3/blockFastNrj/energyAccu_18"
        BEL "q3/blockFastNrj/energyAccu_19" BEL
        "q3/blockFastNrj/energyAccu_20" BEL "q3/blockFastNrj/energyAccu_21"
        BEL "q3/blockFastNrj/energyAccu_22" BEL
        "q3/blockFastNrj/energyAccu_23" BEL "q3/blockFastNrj/slowCtBusRd_1"
        BEL "q3/blockFastNrj/slowCtBusRd_2" BEL
        "q3/blockFastNrj/slowCtBusRd_3" BEL "q3/blockFastNrj/slowCtBusRd_4"
        BEL "q3/blockFastNrj/slowCtBusRd_5" BEL
        "q3/blockFastNrj/slowCtBusRd_6" BEL "q3/blockFastNrj/slowCtBusRd_7"
        BEL "q3/blockFastNrj/slowCtBusRd_8" BEL "q3/blockFastNrj/oldPeaked"
        BEL "q3/blockFastNrj/formeur/secondDif_15" BEL
        "q3/blockFastNrj/formeur/secondDif_14" BEL
        "q3/blockFastNrj/formeur/secondDif_13" BEL
        "q3/blockFastNrj/formeur/secondDif_12" BEL
        "q3/blockFastNrj/formeur/secondDif_11" BEL
        "q3/blockFastNrj/formeur/secondDif_10" BEL
        "q3/blockFastNrj/formeur/secondDif_9" BEL
        "q3/blockFastNrj/formeur/secondDif_8" BEL
        "q3/blockFastNrj/formeur/secondDif_7" BEL
        "q3/blockFastNrj/formeur/secondDif_6" BEL
        "q3/blockFastNrj/formeur/secondDif_5" BEL
        "q3/blockFastNrj/formeur/secondDif_4" BEL
        "q3/blockFastNrj/formeur/secondDif_3" BEL
        "q3/blockFastNrj/formeur/secondDif_2" BEL
        "q3/blockFastNrj/formeur/secondDif_1" BEL
        "q3/blockFastNrj/formeur/secondDif_0" BEL
        "q3/blockFastNrj/formeur/firstDif_14" BEL
        "q3/blockFastNrj/formeur/firstDif_13" BEL
        "q3/blockFastNrj/formeur/firstDif_12" BEL
        "q3/blockFastNrj/formeur/firstDif_11" BEL
        "q3/blockFastNrj/formeur/firstDif_10" BEL
        "q3/blockFastNrj/formeur/firstDif_9" BEL
        "q3/blockFastNrj/formeur/firstDif_8" BEL
        "q3/blockFastNrj/formeur/firstDif_7" BEL
        "q3/blockFastNrj/formeur/firstDif_6" BEL
        "q3/blockFastNrj/formeur/firstDif_5" BEL
        "q3/blockFastNrj/formeur/firstDif_4" BEL
        "q3/blockFastNrj/formeur/firstDif_3" BEL
        "q3/blockFastNrj/formeur/firstDif_2" BEL
        "q3/blockFastNrj/formeur/firstDif_1" BEL
        "q3/blockFastNrj/formeur/firstDif_0" BEL
        "q3/blockFastNrj/formeur/shaperOut_1" BEL
        "q3/blockFastNrj/formeur/shaperOut_0" BEL
        "q3/blockFastNrj/formeur/shaperOut_19" BEL
        "q3/blockFastNrj/formeur/shaperOut_18" BEL
        "q3/blockFastNrj/formeur/shaperOut_23" BEL
        "q3/blockFastNrj/formeur/shaperOut_17" BEL
        "q3/blockFastNrj/formeur/shaperOut_22" BEL
        "q3/blockFastNrj/formeur/shaperOut_21" BEL
        "q3/blockFastNrj/formeur/shaperOut_15" BEL
        "q3/blockFastNrj/formeur/shaperOut_16" BEL
        "q3/blockFastNrj/formeur/shaperOut_20" BEL
        "q3/blockFastNrj/formeur/shaperOut_14" BEL
        "q3/blockFastNrj/formeur/shaperOut_13" BEL
        "q3/blockFastNrj/formeur/shaperOut_12" BEL
        "q3/blockFastNrj/formeur/shaperOut_11" BEL
        "q3/blockFastNrj/formeur/shaperOut_9" BEL
        "q3/blockFastNrj/formeur/shaperOut_10" BEL
        "q3/blockFastNrj/formeur/shaperOut_8" BEL
        "q3/blockFastNrj/formeur/shaperOut_7" BEL
        "q3/blockFastNrj/formeur/shaperOut_6" BEL
        "q3/blockFastNrj/formeur/shaperOut_5" BEL
        "q3/blockFastNrj/formeur/shaperOut_4" BEL
        "q3/blockFastNrj/formeur/shaperOut_3" BEL
        "q3/blockFastNrj/formeur/shaperOut_2" BEL "q3/blockNrj/energyMax_0"
        BEL "q3/blockNrj/energyMax_1" BEL "q3/blockNrj/energyMax_2" BEL
        "q3/blockNrj/energyMax_3" BEL "q3/blockNrj/energyMax_4" BEL
        "q3/blockNrj/energyMax_5" BEL "q3/blockNrj/energyMax_6" BEL
        "q3/blockNrj/energyMax_7" BEL "q3/blockNrj/energyMax_8" BEL
        "q3/blockNrj/energyMax_9" BEL "q3/blockNrj/energyMax_10" BEL
        "q3/blockNrj/energyMax_11" BEL "q3/blockNrj/energyMax_12" BEL
        "q3/blockNrj/energyMax_13" BEL "q3/blockNrj/energyMax_14" BEL
        "q3/blockNrj/energyMax_15" BEL "q3/blockNrj/energyMax_16" BEL
        "q3/blockNrj/energyMax_17" BEL "q3/blockNrj/energyMax_18" BEL
        "q3/blockNrj/energyMax_19" BEL "q3/blockNrj/energyMax_20" BEL
        "q3/blockNrj/energyMax_21" BEL "q3/blockNrj/energyMax_22" BEL
        "q3/blockNrj/energyMax_23" BEL "q3/blockNrj/slowCtBusRd_9" BEL
        "q3/blockNrj/eRdy" BEL "q3/blockNrj/peaked" BEL
        "q3/blockNrj/slowCtBusRd_10" BEL "q3/blockNrj/slowCtBusRd_12" BEL
        "q3/blockNrj/riseTimeOut_0" BEL "q3/blockNrj/riseTimeOut_1" BEL
        "q3/blockNrj/riseTimeOut_2" BEL "q3/blockNrj/riseTimeOut_3" BEL
        "q3/blockNrj/riseTimeOut_4" BEL "q3/blockNrj/riseTimeOut_5" BEL
        "q3/blockNrj/riseTimeOut_6" BEL "q3/blockNrj/riseTimeOut_7" BEL
        "q3/blockNrj/riseTimeOut_8" BEL "q3/blockNrj/riseTimeOut_9" BEL
        "q3/blockNrj/slowCtBusRd_11" BEL "q3/blockNrj/slowCtBusRd_13" BEL
        "q3/blockNrj/slowCtBusRd_14" BEL "q3/blockNrj/slowCtBusRd_15" BEL
        "q3/blockNrj/slowCtBusRd_0" BEL "q3/blockNrj/status_0" BEL
        "q3/blockNrj/energyAccu_0" BEL "q3/blockNrj/energyAccu_1" BEL
        "q3/blockNrj/energyAccu_2" BEL "q3/blockNrj/energyAccu_3" BEL
        "q3/blockNrj/energyAccu_4" BEL "q3/blockNrj/energyAccu_5" BEL
        "q3/blockNrj/energyAccu_6" BEL "q3/blockNrj/energyAccu_7" BEL
        "q3/blockNrj/energyAccu_8" BEL "q3/blockNrj/energyAccu_9" BEL
        "q3/blockNrj/energyAccu_10" BEL "q3/blockNrj/energyAccu_11" BEL
        "q3/blockNrj/energyAccu_12" BEL "q3/blockNrj/energyAccu_13" BEL
        "q3/blockNrj/energyAccu_14" BEL "q3/blockNrj/energyAccu_15" BEL
        "q3/blockNrj/energyAccu_16" BEL "q3/blockNrj/energyAccu_17" BEL
        "q3/blockNrj/energyAccu_18" BEL "q3/blockNrj/energyAccu_19" BEL
        "q3/blockNrj/energyAccu_20" BEL "q3/blockNrj/energyAccu_21" BEL
        "q3/blockNrj/energyAccu_22" BEL "q3/blockNrj/energyAccu_23" BEL
        "q3/blockNrj/slowCtBusRd_1" BEL "q3/blockNrj/slowCtBusRd_2" BEL
        "q3/blockNrj/slowCtBusRd_3" BEL "q3/blockNrj/slowCtBusRd_4" BEL
        "q3/blockNrj/slowCtBusRd_5" BEL "q3/blockNrj/slowCtBusRd_6" BEL
        "q3/blockNrj/trigSlowLocal" BEL "q3/blockNrj/slowCtBusRd_7" BEL
        "q3/blockNrj/slowCtBusRd_8" BEL "q3/blockNrj/oldPeaked" BEL
        "q3/blockNrj/formeur/secondDif_15" BEL
        "q3/blockNrj/formeur/secondDif_14" BEL
        "q3/blockNrj/formeur/secondDif_13" BEL
        "q3/blockNrj/formeur/secondDif_12" BEL
        "q3/blockNrj/formeur/secondDif_11" BEL
        "q3/blockNrj/formeur/secondDif_10" BEL
        "q3/blockNrj/formeur/secondDif_9" BEL
        "q3/blockNrj/formeur/secondDif_8" BEL
        "q3/blockNrj/formeur/secondDif_7" BEL
        "q3/blockNrj/formeur/secondDif_6" BEL
        "q3/blockNrj/formeur/secondDif_5" BEL
        "q3/blockNrj/formeur/secondDif_4" BEL
        "q3/blockNrj/formeur/secondDif_3" BEL
        "q3/blockNrj/formeur/secondDif_2" BEL
        "q3/blockNrj/formeur/secondDif_1" BEL
        "q3/blockNrj/formeur/secondDif_0" BEL
        "q3/blockNrj/formeur/firstDif_14" BEL
        "q3/blockNrj/formeur/firstDif_13" BEL
        "q3/blockNrj/formeur/firstDif_12" BEL
        "q3/blockNrj/formeur/firstDif_11" BEL
        "q3/blockNrj/formeur/firstDif_10" BEL "q3/blockNrj/formeur/firstDif_9"
        BEL "q3/blockNrj/formeur/firstDif_8" BEL
        "q3/blockNrj/formeur/firstDif_7" BEL "q3/blockNrj/formeur/firstDif_6"
        BEL "q3/blockNrj/formeur/firstDif_5" BEL
        "q3/blockNrj/formeur/firstDif_4" BEL "q3/blockNrj/formeur/firstDif_3"
        BEL "q3/blockNrj/formeur/firstDif_2" BEL
        "q3/blockNrj/formeur/firstDif_1" BEL "q3/blockNrj/formeur/firstDif_0"
        BEL "q3/blockNrj/formeur/shaperOut_1" BEL
        "q3/blockNrj/formeur/shaperOut_0" BEL
        "q3/blockNrj/formeur/shaperOut_19" BEL
        "q3/blockNrj/formeur/shaperOut_18" BEL
        "q3/blockNrj/formeur/shaperOut_23" BEL
        "q3/blockNrj/formeur/shaperOut_17" BEL
        "q3/blockNrj/formeur/shaperOut_22" BEL
        "q3/blockNrj/formeur/shaperOut_21" BEL
        "q3/blockNrj/formeur/shaperOut_15" BEL
        "q3/blockNrj/formeur/shaperOut_16" BEL
        "q3/blockNrj/formeur/shaperOut_20" BEL
        "q3/blockNrj/formeur/shaperOut_14" BEL
        "q3/blockNrj/formeur/shaperOut_13" BEL
        "q3/blockNrj/formeur/shaperOut_12" BEL
        "q3/blockNrj/formeur/shaperOut_11" BEL
        "q3/blockNrj/formeur/shaperOut_9" BEL
        "q3/blockNrj/formeur/shaperOut_10" BEL
        "q3/blockNrj/formeur/shaperOut_8" BEL
        "q3/blockNrj/formeur/shaperOut_7" BEL
        "q3/blockNrj/formeur/shaperOut_6" BEL
        "q3/blockNrj/formeur/shaperOut_5" BEL
        "q3/blockNrj/formeur/shaperOut_4" BEL
        "q3/blockNrj/formeur/shaperOut_3" BEL
        "q3/blockNrj/formeur/shaperOut_2" BEL "q3/mainStream_13" BEL
        "q3/mainStream_12" BEL "q3/mainStream_11" BEL "q3/mainStream_10" BEL
        "q3/mainStream_9" BEL "q3/mainStream_8" BEL "q3/mainStream_7" BEL
        "q3/mainStream_6" BEL "q3/mainStream_5" BEL "q3/mainStream_4" BEL
        "q3/mainStream_3" BEL "q3/mainStream_2" BEL "q3/mainStream_1" BEL
        "q3/mainStream_0" BEL "q3/nrjFastDone" BEL "q3/inspectSource_2" BEL
        "q3/inspectSource_1" BEL "q3/inspectSource_0" BEL "q3/filterSource_1"
        BEL "q3/filterSource_0" BEL "q3/nrjTotDone" BEL
        "fLink/clkgen_inst/CLK25SYNC" BEL "acqBusyAll" BEL "blkBusy" BEL
        "make_tel_a.scBloc_a/usb/usbCs_FSM_FFd2" BEL
        "make_tel_a.scBloc_a/usb/usbCs_FSM_FFd3" BEL
        "make_tel_a.scBloc_a/usb/usbCs_FSM_FFd7" BEL
        "make_tel_a.scBloc_a/usb/usbCs_FSM_FFd8" BEL
        "adc_monitor/spi_inst/spiCs_FSM_FFd1" BEL
        "qh1/blockTrig/basePretrig_1_1" BEL "q2/blockTrig/basePretrig_1_1" BEL
        "q3/blockTrig/basePretrig_1_1" BEL "qh1/blockTrig/basePretrig_2_1" BEL
        "q2/blockTrig/basePretrig_2_1" BEL "q3/blockTrig/basePretrig_2_1" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram16" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram15" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram14" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram13" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram12" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram11" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram10" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram9" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram8" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram7" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram6" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram5" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram4" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram3" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram2" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/Mram_ram1" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/a_reg_4" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/a_reg_3" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/a_reg_2" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/a_reg_1" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/a_reg_0" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/we_reg" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_15" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_14" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_13" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_12" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_11" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_10" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_9" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_8" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_7" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_6" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_5" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_4" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_3" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_2" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_1" BEL
        "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/d_reg_0" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i" BEL
        "fLink/fifo3/BU2/U0/grf.rf/rstblk/RST_FULL_GEN" BEL
        "fLink/fifo3/BU2/U0/grf.rf/rstblk/rst_d3" BEL
        "fLink/fifo3/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2" BEL
        "fLink/fifo3/BU2/U0/grf.rf/rstblk/rst_d2" BEL
        "fLink/fifo3/BU2/U0/grf.rf/rstblk/wr_rst_asreg" BEL
        "fLink/fifo3/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/rstblk/rst_d1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/rstblk/wr_rst_reg_1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/rstblk/wr_rst_reg_0" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/wpntr/count_3" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/wpntr/count_2" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/wpntr/count_1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/wpntr/count_0" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i" BEL
        "fLink/fifo2/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2" BEL
        "fLink/fifo2/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1" BEL
        "fLink/fifo2/BU2/U0/grf.rf/rstblk/rd_rst_asreg" BEL
        "fLink/fifo2/BU2/U0/grf.rf/rstblk/rd_rst_reg_2" BEL
        "fLink/fifo2/BU2/U0/grf.rf/rstblk/rd_rst_reg_1" BEL
        "fLink/fifo2/BU2/U0/grf.rf/rstblk/rd_rst_reg_0" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/rpntr/count_3" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/rpntr/count_2" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/rpntr/count_1" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/rpntr/count_0" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0" BEL
        "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/dout_i_7" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/dout_i_6" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/dout_i_5" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/dout_i_4" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/dout_i_3" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/dout_i_2" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/dout_i_1" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/dout_i_0" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6" BEL
        "fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i" BEL
        "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2" BEL
        "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1" BEL
        "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_asreg" BEL
        "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_reg_2" BEL
        "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_reg_1" BEL
        "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_reg_0" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_3" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_2" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_1" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_0" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0" BEL
        "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_15" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_14" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_13" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_12" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_11" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_10" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_9" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_8" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_7" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_6" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_5" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_4" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_3" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_2" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_1" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_0" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_9" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_11" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_12" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_13" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_14" BEL
        "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_15" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_SRL.U_FDR0"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/FINAL_FDR"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_POR" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram61/SP"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram61/DP"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram52/SP"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram52/DP"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram62/SP"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram62/DP"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram51/SP"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram51/DP"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram12/SP"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram12/DP"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram11/SP"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram11/DP"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram34/SP"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram34/DP"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram33/SP"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram33/DP"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram32/SP"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram32/DP"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram31/SP"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram31/DP"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram34/SP"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram34/DP"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram33/SP"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram33/DP"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram32/SP"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram32/DP"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram31/SP"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram31/DP"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram34/SP"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram34/DP"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram33/SP"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram33/DP"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram32/SP"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram32/DP"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram31/SP"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram31/DP"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24/SP"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24/DP"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22/SP"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22/DP"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21/SP"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21/DP"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23/SP"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23/DP"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24/SP"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24/DP"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22/SP"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22/DP"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21/SP"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21/DP"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23/SP"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23/DP"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24/SP"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24/DP"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22/SP"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22/DP"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21/SP"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21/DP"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23/SP"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23/DP"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<33>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<111>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<22>"
        PIN
        "q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<23>"
        PIN
        "q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<79>"
        PIN
        "q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<80>"
        PIN
        "q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<22>"
        PIN
        "q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<23>"
        PIN
        "q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<79>"
        PIN
        "q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<80>"
        PIN
        "q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<31>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<109>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<105>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<106>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<160>"
        PIN
        "qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP_pins<161>"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC"
        BEL
        "adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMD"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMA"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMB"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMC"
        BEL
        "q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMD"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMA"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMB"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMC"
        BEL
        "q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMD"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMA"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMB"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMC"
        BEL
        "qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMD"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMA"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMB"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMA"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMB"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMC"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMC"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMB"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMC"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMA"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMB"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMC"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMA"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMC"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMD"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMA"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMB"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMC"
        BEL
        "rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMD"
        BEL "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SP" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM33/DP" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM33/SP" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/DP" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SP" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA_D1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB_D1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC_D1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB_D1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC_D1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1" BEL
        "fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD" BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB_D1"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC_D1"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB_D1"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC_D1"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1"
        BEL
        "i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB_D1"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC_D1"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB_D1"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC_D1"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1"
        BEL
        "i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB_D1"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC_D1"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB_D1"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC_D1"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1"
        BEL
        "ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD";
PIN i1/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<1> = BEL
        "i1/ddr_16_1/make_path[0].fastInstance.iddr_x" PINNAME CK;
PIN i1/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<2> = BEL
        "i1/ddr_16_1/make_path[0].fastInstance.iddr_x" PINNAME CKB;
PIN i1/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<1> = BEL
        "i1/ddr_16_1/make_path[1].fastInstance.iddr_x" PINNAME CK;
PIN i1/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<2> = BEL
        "i1/ddr_16_1/make_path[1].fastInstance.iddr_x" PINNAME CKB;
PIN i1/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<1> = BEL
        "i1/ddr_16_1/make_path[2].fastInstance.iddr_x" PINNAME CK;
PIN i1/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<2> = BEL
        "i1/ddr_16_1/make_path[2].fastInstance.iddr_x" PINNAME CKB;
PIN i1/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<1> = BEL
        "i1/ddr_16_1/make_path[3].fastInstance.iddr_x" PINNAME CK;
PIN i1/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<2> = BEL
        "i1/ddr_16_1/make_path[3].fastInstance.iddr_x" PINNAME CKB;
PIN i1/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<1> = BEL
        "i1/ddr_16_1/make_path[4].fastInstance.iddr_x" PINNAME CK;
PIN i1/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<2> = BEL
        "i1/ddr_16_1/make_path[4].fastInstance.iddr_x" PINNAME CKB;
PIN i1/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<1> = BEL
        "i1/ddr_16_1/make_path[5].fastInstance.iddr_x" PINNAME CK;
PIN i1/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<2> = BEL
        "i1/ddr_16_1/make_path[5].fastInstance.iddr_x" PINNAME CKB;
PIN i1/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<1> = BEL
        "i1/ddr_16_1/make_path[6].fastInstance.iddr_x" PINNAME CK;
PIN i1/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<2> = BEL
        "i1/ddr_16_1/make_path[6].fastInstance.iddr_x" PINNAME CKB;
PIN ql1/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<1> = BEL
        "ql1/ddr_16_1/make_path[0].fastInstance.iddr_x" PINNAME CK;
PIN ql1/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<2> = BEL
        "ql1/ddr_16_1/make_path[0].fastInstance.iddr_x" PINNAME CKB;
PIN ql1/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<1> = BEL
        "ql1/ddr_16_1/make_path[1].fastInstance.iddr_x" PINNAME CK;
PIN ql1/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<2> = BEL
        "ql1/ddr_16_1/make_path[1].fastInstance.iddr_x" PINNAME CKB;
PIN ql1/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<1> = BEL
        "ql1/ddr_16_1/make_path[2].fastInstance.iddr_x" PINNAME CK;
PIN ql1/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<2> = BEL
        "ql1/ddr_16_1/make_path[2].fastInstance.iddr_x" PINNAME CKB;
PIN ql1/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<1> = BEL
        "ql1/ddr_16_1/make_path[3].fastInstance.iddr_x" PINNAME CK;
PIN ql1/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<2> = BEL
        "ql1/ddr_16_1/make_path[3].fastInstance.iddr_x" PINNAME CKB;
PIN ql1/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<1> = BEL
        "ql1/ddr_16_1/make_path[4].fastInstance.iddr_x" PINNAME CK;
PIN ql1/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<2> = BEL
        "ql1/ddr_16_1/make_path[4].fastInstance.iddr_x" PINNAME CKB;
PIN ql1/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<1> = BEL
        "ql1/ddr_16_1/make_path[5].fastInstance.iddr_x" PINNAME CK;
PIN ql1/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<2> = BEL
        "ql1/ddr_16_1/make_path[5].fastInstance.iddr_x" PINNAME CKB;
PIN ql1/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<1> = BEL
        "ql1/ddr_16_1/make_path[6].fastInstance.iddr_x" PINNAME CK;
PIN ql1/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<2> = BEL
        "ql1/ddr_16_1/make_path[6].fastInstance.iddr_x" PINNAME CKB;
PIN i2/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<1> = BEL
        "i2/ddr_16_1/make_path[0].fastInstance.iddr_x" PINNAME CK;
PIN i2/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<2> = BEL
        "i2/ddr_16_1/make_path[0].fastInstance.iddr_x" PINNAME CKB;
PIN i2/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<1> = BEL
        "i2/ddr_16_1/make_path[1].fastInstance.iddr_x" PINNAME CK;
PIN i2/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<2> = BEL
        "i2/ddr_16_1/make_path[1].fastInstance.iddr_x" PINNAME CKB;
PIN i2/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<1> = BEL
        "i2/ddr_16_1/make_path[2].fastInstance.iddr_x" PINNAME CK;
PIN i2/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<2> = BEL
        "i2/ddr_16_1/make_path[2].fastInstance.iddr_x" PINNAME CKB;
PIN i2/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<1> = BEL
        "i2/ddr_16_1/make_path[3].fastInstance.iddr_x" PINNAME CK;
PIN i2/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<2> = BEL
        "i2/ddr_16_1/make_path[3].fastInstance.iddr_x" PINNAME CKB;
PIN i2/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<1> = BEL
        "i2/ddr_16_1/make_path[4].fastInstance.iddr_x" PINNAME CK;
PIN i2/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<2> = BEL
        "i2/ddr_16_1/make_path[4].fastInstance.iddr_x" PINNAME CKB;
PIN i2/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<1> = BEL
        "i2/ddr_16_1/make_path[5].fastInstance.iddr_x" PINNAME CK;
PIN i2/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<2> = BEL
        "i2/ddr_16_1/make_path[5].fastInstance.iddr_x" PINNAME CKB;
PIN i2/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<1> = BEL
        "i2/ddr_16_1/make_path[6].fastInstance.iddr_x" PINNAME CK;
PIN i2/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<2> = BEL
        "i2/ddr_16_1/make_path[6].fastInstance.iddr_x" PINNAME CKB;
PIN
        i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>
        = BEL
        "i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAL;
PIN
        i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>
        = BEL
        "i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBL;
PIN
        i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>
        = BEL
        "i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAL;
PIN
        i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>
        = BEL
        "i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBL;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAU;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAU;
PIN
        i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>
        = BEL
        "i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAL;
PIN
        i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>
        = BEL
        "i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBL;
PIN
        i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>
        = BEL
        "i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAL;
PIN
        i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>
        = BEL
        "i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBL;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAU;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAU;
PIN
        ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>
        = BEL
        "ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAL;
PIN
        ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>
        = BEL
        "ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKBL;
PIN
        ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>
        = BEL
        "ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAL;
PIN
        ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>
        = BEL
        "ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKBL;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME CLKAU;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP"
        PINNAME REGCLKAU;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
TIMEGRP ADC_250_CLK = BEL "i1/waverFast/syncADC" BEL "i1/waverFast/valResync"
        BEL "i1/waverFast/fifoWrDone" BEL "i1/waverFast/acqFastCs_0" BEL
        "i1/waverFast/acqFastCs_1" BEL "i1/waverFast/acqFastCs_2" BEL
        "i1/waverFast/dataDecim_0" BEL "i1/waverFast/dataDecim_1" BEL
        "i1/waverFast/dataDecim_2" BEL "i1/waverFast/dataDecim_3" BEL
        "i1/waverFast/dataDecim_4" BEL "i1/waverFast/dataDecim_5" BEL
        "i1/waverFast/dataDecim_6" BEL "i1/waverFast/dataDecim_7" BEL
        "i1/waverFast/dataDecim_8" BEL "i1/waverFast/dataDecim_9" BEL
        "i1/waverFast/dataDecim_10" BEL "i1/waverFast/dataDecim_11" BEL
        "i1/waverFast/dataDecim_12" BEL "i1/waverFast/dataDecim_13" BEL
        "i1/waverFast/adWrCap_0" BEL "i1/waverFast/adWrCap_1" BEL
        "i1/waverFast/adWrCap_2" BEL "i1/waverFast/adWrCap_3" BEL
        "i1/waverFast/adWrCap_4" BEL "i1/waverFast/adWrCap_5" BEL
        "i1/waverFast/adWrCap_6" BEL "i1/waverFast/adWrCap_7" BEL
        "i1/waverFast/adWrCap_8" BEL "i1/waverFast/adWrCap_9" BEL
        "i1/waverFast/adWrCap_10" BEL "i1/waverFast/adWrCap_11" BEL
        "i1/waverFast/adWrCap_12" BEL "i1/waverFast/ctRdCirc_0" BEL
        "i1/waverFast/ctRdCirc_1" BEL "i1/waverFast/ctRdCirc_4" BEL
        "i1/waverFast/ctRdCirc_2" BEL "i1/waverFast/ctRdCirc_3" BEL
        "i1/waverFast/ctRdCirc_5" BEL "i1/waverFast/ctRdCirc_6" BEL
        "i1/waverFast/ctRdCirc_7" BEL "i1/waverFast/ctRdCirc_8" BEL
        "i1/waverFast/decimator_0" BEL "i1/waverFast/decimator_1" BEL
        "i1/waverFast/decimator_2" BEL "i1/waverFast/decimator_3" BEL
        "i1/waverFast/decimator_4" BEL "i1/waverFast/ctRdCirc_9" BEL
        "i1/waverFast/ctWrCirc_0" BEL "i1/waverFast/ctWrCirc_1" BEL
        "i1/waverFast/ctWrCirc_2" BEL "i1/waverFast/ctWrCirc_3" BEL
        "i1/waverFast/ctWrCirc_4" BEL "i1/waverFast/ctWrCirc_5" BEL
        "i1/waverFast/ctWrCirc_6" BEL "i1/waverFast/ctWrCirc_7" BEL
        "i1/waverFast/ctWrCirc_8" BEL "i1/waverFast/ctWrCirc_9" BEL
        "i1/waverFast/ctStore_0" BEL "i1/waverFast/ctStore_1" BEL
        "i1/waverFast/ctStore_2" BEL "i1/waverFast/ctStore_3" BEL
        "i1/waverFast/ctStore_4" BEL "i1/waverFast/ctStore_5" BEL
        "i1/waverFast/ctStore_6" BEL "i1/waverFast/ctStore_7" BEL
        "i1/waverFast/ctStore_8" BEL "i1/waverFast/ctStore_9" BEL
        "i1/waverFast/ctStore_10" BEL "i1/waverFast/ctStore_11" BEL
        "i1/waverFast/ctStore_12" BEL "i1/waverFast/adWrFifo_0" BEL
        "i1/waverFast/adWrFifo_1" BEL "i1/waverFast/adWrFifo_2" BEL
        "i1/waverFast/adWrFifo_3" BEL "i1/waverFast/adWrFifo_4" BEL
        "i1/waverFast/adWrFifo_5" BEL "i1/waverFast/adWrFifo_6" BEL
        "i1/waverFast/adWrFifo_7" BEL "i1/waverFast/adWrFifo_8" BEL
        "i1/waverFast/adWrFifo_9" BEL "i1/waverFast/adWrFifo_10" BEL
        "i1/waverFast/adWrFifo_11" BEL "i1/waverFast/adWrFifo_12" BEL
        "i1/ddr_16_1/sysClkTest" BEL "i1/ddr_16_1/bufferR" PIN
        "i1/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<1>" PIN
        "i1/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<2>" PIN
        "i1/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<1>" PIN
        "i1/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<2>" PIN
        "i1/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<1>" PIN
        "i1/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<2>" PIN
        "i1/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<1>" PIN
        "i1/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<2>" PIN
        "i1/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<1>" PIN
        "i1/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<2>" PIN
        "i1/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<1>" PIN
        "i1/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<2>" PIN
        "i1/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<1>" PIN
        "i1/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<2>" PIN
        "i1/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<1>" PIN
        "i1/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<2>" PIN
        "i1/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<1>" PIN
        "i1/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<2>" PIN
        "i1/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<1>" PIN
        "i1/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<2>" PIN
        "i1/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<1>" PIN
        "i1/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<2>" PIN
        "i1/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<1>" PIN
        "i1/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<2>" PIN
        "i1/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<1>" PIN
        "i1/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<2>" PIN
        "i1/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<1>" PIN
        "i1/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<2>" BEL
        "ql1/waverFast/syncADC" BEL "ql1/waverFast/valResync" BEL
        "ql1/waverFast/fifoWrDone" BEL "ql1/waverFast/acqFastCs_0" BEL
        "ql1/waverFast/acqFastCs_1" BEL "ql1/waverFast/acqFastCs_2" BEL
        "ql1/waverFast/dataDecim_0" BEL "ql1/waverFast/dataDecim_1" BEL
        "ql1/waverFast/dataDecim_2" BEL "ql1/waverFast/dataDecim_3" BEL
        "ql1/waverFast/dataDecim_4" BEL "ql1/waverFast/dataDecim_5" BEL
        "ql1/waverFast/dataDecim_6" BEL "ql1/waverFast/dataDecim_7" BEL
        "ql1/waverFast/dataDecim_8" BEL "ql1/waverFast/dataDecim_9" BEL
        "ql1/waverFast/dataDecim_10" BEL "ql1/waverFast/dataDecim_11" BEL
        "ql1/waverFast/dataDecim_12" BEL "ql1/waverFast/dataDecim_13" BEL
        "ql1/waverFast/adWrCap_0" BEL "ql1/waverFast/adWrCap_1" BEL
        "ql1/waverFast/adWrCap_2" BEL "ql1/waverFast/adWrCap_3" BEL
        "ql1/waverFast/adWrCap_4" BEL "ql1/waverFast/adWrCap_5" BEL
        "ql1/waverFast/adWrCap_6" BEL "ql1/waverFast/adWrCap_7" BEL
        "ql1/waverFast/adWrCap_8" BEL "ql1/waverFast/adWrCap_9" BEL
        "ql1/waverFast/adWrCap_10" BEL "ql1/waverFast/adWrCap_11" BEL
        "ql1/waverFast/adWrCap_12" BEL "ql1/waverFast/ctRdCirc_0" BEL
        "ql1/waverFast/ctRdCirc_1" BEL "ql1/waverFast/ctRdCirc_4" BEL
        "ql1/waverFast/ctRdCirc_2" BEL "ql1/waverFast/ctRdCirc_3" BEL
        "ql1/waverFast/ctRdCirc_5" BEL "ql1/waverFast/ctRdCirc_6" BEL
        "ql1/waverFast/ctRdCirc_7" BEL "ql1/waverFast/ctRdCirc_8" BEL
        "ql1/waverFast/decimator_0" BEL "ql1/waverFast/decimator_1" BEL
        "ql1/waverFast/decimator_2" BEL "ql1/waverFast/decimator_3" BEL
        "ql1/waverFast/decimator_4" BEL "ql1/waverFast/ctRdCirc_9" BEL
        "ql1/waverFast/ctWrCirc_0" BEL "ql1/waverFast/ctWrCirc_1" BEL
        "ql1/waverFast/ctWrCirc_2" BEL "ql1/waverFast/ctWrCirc_3" BEL
        "ql1/waverFast/ctWrCirc_4" BEL "ql1/waverFast/ctWrCirc_5" BEL
        "ql1/waverFast/ctWrCirc_6" BEL "ql1/waverFast/ctWrCirc_7" BEL
        "ql1/waverFast/ctWrCirc_8" BEL "ql1/waverFast/ctWrCirc_9" BEL
        "ql1/waverFast/ctStore_0" BEL "ql1/waverFast/ctStore_1" BEL
        "ql1/waverFast/ctStore_2" BEL "ql1/waverFast/ctStore_3" BEL
        "ql1/waverFast/ctStore_4" BEL "ql1/waverFast/ctStore_5" BEL
        "ql1/waverFast/ctStore_6" BEL "ql1/waverFast/ctStore_7" BEL
        "ql1/waverFast/ctStore_8" BEL "ql1/waverFast/ctStore_9" BEL
        "ql1/waverFast/ctStore_10" BEL "ql1/waverFast/ctStore_11" BEL
        "ql1/waverFast/ctStore_12" BEL "ql1/waverFast/adWrFifo_0" BEL
        "ql1/waverFast/adWrFifo_1" BEL "ql1/waverFast/adWrFifo_2" BEL
        "ql1/waverFast/adWrFifo_3" BEL "ql1/waverFast/adWrFifo_4" BEL
        "ql1/waverFast/adWrFifo_5" BEL "ql1/waverFast/adWrFifo_6" BEL
        "ql1/waverFast/adWrFifo_7" BEL "ql1/waverFast/adWrFifo_8" BEL
        "ql1/waverFast/adWrFifo_9" BEL "ql1/waverFast/adWrFifo_10" BEL
        "ql1/waverFast/adWrFifo_11" BEL "ql1/waverFast/adWrFifo_12" BEL
        "ql1/ddr_16_1/sysClkTest" BEL "ql1/ddr_16_1/bufferR" PIN
        "ql1/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<1>" PIN
        "ql1/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<2>" PIN
        "ql1/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<1>" PIN
        "ql1/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<2>" PIN
        "ql1/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<1>" PIN
        "ql1/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<2>" PIN
        "ql1/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<1>" PIN
        "ql1/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<2>" PIN
        "ql1/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<1>" PIN
        "ql1/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<2>" PIN
        "ql1/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<1>" PIN
        "ql1/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<2>" PIN
        "ql1/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<1>" PIN
        "ql1/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<2>" PIN
        "ql1/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<1>" PIN
        "ql1/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<2>" PIN
        "ql1/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<1>" PIN
        "ql1/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<2>" PIN
        "ql1/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<1>" PIN
        "ql1/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<2>" PIN
        "ql1/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<1>" PIN
        "ql1/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<2>" PIN
        "ql1/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<1>" PIN
        "ql1/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<2>" PIN
        "ql1/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<1>" PIN
        "ql1/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<2>" PIN
        "ql1/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<1>" PIN
        "ql1/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<2>" BEL
        "i2/waverFast/syncADC" BEL "i2/waverFast/valResync" BEL
        "i2/waverFast/fifoWrDone" BEL "i2/waverFast/acqFastCs_0" BEL
        "i2/waverFast/acqFastCs_1" BEL "i2/waverFast/acqFastCs_2" BEL
        "i2/waverFast/dataDecim_0" BEL "i2/waverFast/dataDecim_1" BEL
        "i2/waverFast/dataDecim_2" BEL "i2/waverFast/dataDecim_3" BEL
        "i2/waverFast/dataDecim_4" BEL "i2/waverFast/dataDecim_5" BEL
        "i2/waverFast/dataDecim_6" BEL "i2/waverFast/dataDecim_7" BEL
        "i2/waverFast/dataDecim_8" BEL "i2/waverFast/dataDecim_9" BEL
        "i2/waverFast/dataDecim_10" BEL "i2/waverFast/dataDecim_11" BEL
        "i2/waverFast/dataDecim_12" BEL "i2/waverFast/dataDecim_13" BEL
        "i2/waverFast/adWrCap_0" BEL "i2/waverFast/adWrCap_1" BEL
        "i2/waverFast/adWrCap_2" BEL "i2/waverFast/adWrCap_3" BEL
        "i2/waverFast/adWrCap_4" BEL "i2/waverFast/adWrCap_5" BEL
        "i2/waverFast/adWrCap_6" BEL "i2/waverFast/adWrCap_7" BEL
        "i2/waverFast/adWrCap_8" BEL "i2/waverFast/adWrCap_9" BEL
        "i2/waverFast/adWrCap_10" BEL "i2/waverFast/adWrCap_11" BEL
        "i2/waverFast/adWrCap_12" BEL "i2/waverFast/ctRdCirc_0" BEL
        "i2/waverFast/ctRdCirc_1" BEL "i2/waverFast/ctRdCirc_4" BEL
        "i2/waverFast/ctRdCirc_2" BEL "i2/waverFast/ctRdCirc_3" BEL
        "i2/waverFast/ctRdCirc_5" BEL "i2/waverFast/ctRdCirc_6" BEL
        "i2/waverFast/ctRdCirc_7" BEL "i2/waverFast/ctRdCirc_8" BEL
        "i2/waverFast/decimator_0" BEL "i2/waverFast/decimator_1" BEL
        "i2/waverFast/decimator_2" BEL "i2/waverFast/decimator_3" BEL
        "i2/waverFast/decimator_4" BEL "i2/waverFast/ctRdCirc_9" BEL
        "i2/waverFast/ctWrCirc_0" BEL "i2/waverFast/ctWrCirc_1" BEL
        "i2/waverFast/ctWrCirc_2" BEL "i2/waverFast/ctWrCirc_3" BEL
        "i2/waverFast/ctWrCirc_4" BEL "i2/waverFast/ctWrCirc_5" BEL
        "i2/waverFast/ctWrCirc_6" BEL "i2/waverFast/ctWrCirc_7" BEL
        "i2/waverFast/ctWrCirc_8" BEL "i2/waverFast/ctWrCirc_9" BEL
        "i2/waverFast/ctStore_0" BEL "i2/waverFast/ctStore_1" BEL
        "i2/waverFast/ctStore_2" BEL "i2/waverFast/ctStore_3" BEL
        "i2/waverFast/ctStore_4" BEL "i2/waverFast/ctStore_5" BEL
        "i2/waverFast/ctStore_6" BEL "i2/waverFast/ctStore_7" BEL
        "i2/waverFast/ctStore_8" BEL "i2/waverFast/ctStore_9" BEL
        "i2/waverFast/ctStore_10" BEL "i2/waverFast/ctStore_11" BEL
        "i2/waverFast/ctStore_12" BEL "i2/waverFast/adWrFifo_0" BEL
        "i2/waverFast/adWrFifo_1" BEL "i2/waverFast/adWrFifo_2" BEL
        "i2/waverFast/adWrFifo_3" BEL "i2/waverFast/adWrFifo_4" BEL
        "i2/waverFast/adWrFifo_5" BEL "i2/waverFast/adWrFifo_6" BEL
        "i2/waverFast/adWrFifo_7" BEL "i2/waverFast/adWrFifo_8" BEL
        "i2/waverFast/adWrFifo_9" BEL "i2/waverFast/adWrFifo_10" BEL
        "i2/waverFast/adWrFifo_11" BEL "i2/waverFast/adWrFifo_12" BEL
        "i2/ddr_16_1/sysClkTest" BEL "i2/ddr_16_1/bufferR" PIN
        "i2/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<1>" PIN
        "i2/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<2>" PIN
        "i2/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<1>" PIN
        "i2/ddr_16_1/make_path[0].fastInstance.iddr_x_pins<2>" PIN
        "i2/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<1>" PIN
        "i2/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<2>" PIN
        "i2/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<1>" PIN
        "i2/ddr_16_1/make_path[1].fastInstance.iddr_x_pins<2>" PIN
        "i2/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<1>" PIN
        "i2/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<2>" PIN
        "i2/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<1>" PIN
        "i2/ddr_16_1/make_path[2].fastInstance.iddr_x_pins<2>" PIN
        "i2/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<1>" PIN
        "i2/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<2>" PIN
        "i2/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<1>" PIN
        "i2/ddr_16_1/make_path[3].fastInstance.iddr_x_pins<2>" PIN
        "i2/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<1>" PIN
        "i2/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<2>" PIN
        "i2/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<1>" PIN
        "i2/ddr_16_1/make_path[4].fastInstance.iddr_x_pins<2>" PIN
        "i2/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<1>" PIN
        "i2/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<2>" PIN
        "i2/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<1>" PIN
        "i2/ddr_16_1/make_path[5].fastInstance.iddr_x_pins<2>" PIN
        "i2/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<1>" PIN
        "i2/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<2>" PIN
        "i2/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<1>" PIN
        "i2/ddr_16_1/make_path[6].fastInstance.iddr_x_pins<2>" BEL "aux_0" PIN
        "i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<32>"
        PIN
        "ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<33>"
        PIN
        "ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<110>"
        PIN
        "ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<111>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<30>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP_pins<108>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<63>";
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<32>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16"
        PINNAME CLKAL;
PIN
        U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<110>
        = BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16"
        PINNAME REGCLKAL;
TIMEGRP J_CLK = BEL "U_icon_pro/U0/U_ICON/U_TDI_reg" BEL
        "U_icon_pro/U0/U_ICON/U_TDO_reg" BEL
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG"
        BEL "U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_icon_pro/U0/U_ICON/U_STAT/U_TDO" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E"
        BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE" BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<32>"
        PIN
        "U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16_pins<110>";
TIMEGRP U_CLK = BEL "U_icon_pro/U0/U_ICON/U_iDATA_CMD";
TIMEGRP D2_CLK = BEL "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC";
NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
NET "clk1" PERIOD = 10 ns HIGH 50%;
NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
TIMEGRP "FFS" = FFS(*);
PATH TS_D2_TO_T2_ila_pro_0_path = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS";
PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
PATH TS_J2_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;
PATH TS_J3_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;
PATH TS_J4_TO_D2_ila_pro_0_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
PATH TS_J_TO_D_path = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK";
PATH "TS_J_TO_D_path" TIG;
PATH TS_D_TO_J_path = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK";
PATH "TS_D_TO_J_path" TIG;
TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% PRIORITY 1;
PIN
        U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>
        = BEL
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS"
        PINNAME SHIFT;
PIN
        "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>"
        TIG;
SCHEMATIC END;

