
LV_0_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b60  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000032c  08006d30  08006d30  00007d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800705c  0800705c  00009090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800705c  0800705c  0000805c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007064  08007064  00009090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007064  08007064  00008064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007068  08007068  00008068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0800706c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000050ec  20000090  080070fc  00009090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000517c  080070fc  0000917c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001978d  00000000  00000000  000090c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000372f  00000000  00000000  0002284d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001538  00000000  00000000  00025f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001084  00000000  00000000  000274b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000342a  00000000  00000000  0002853c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000180a2  00000000  00000000  0002b966  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db66a  00000000  00000000  00043a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011f072  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c54  00000000  00000000  0011f0b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00124d0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000090 	.word	0x20000090
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006d18 	.word	0x08006d18

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000094 	.word	0x20000094
 800020c:	08006d18 	.word	0x08006d18

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <HAL_UARTEx_RxEventCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08c      	sub	sp, #48	@ 0x30
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	460b      	mov	r3, r1
 8000546:	807b      	strh	r3, [r7, #2]

	UART_Frame localBuf;
	uint16_t crc_received = RxData[Size - 2] | (RxData[Size - 1] << 8);
 8000548:	887b      	ldrh	r3, [r7, #2]
 800054a:	3b02      	subs	r3, #2
 800054c:	4a20      	ldr	r2, [pc, #128]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 800054e:	5cd3      	ldrb	r3, [r2, r3]
 8000550:	b21a      	sxth	r2, r3
 8000552:	887b      	ldrh	r3, [r7, #2]
 8000554:	3b01      	subs	r3, #1
 8000556:	491e      	ldr	r1, [pc, #120]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000558:	5ccb      	ldrb	r3, [r1, r3]
 800055a:	b21b      	sxth	r3, r3
 800055c:	021b      	lsls	r3, r3, #8
 800055e:	b21b      	sxth	r3, r3
 8000560:	4313      	orrs	r3, r2
 8000562:	b21b      	sxth	r3, r3
 8000564:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t crc_calculated = crc16(RxData, Size - 2);
 8000566:	887b      	ldrh	r3, [r7, #2]
 8000568:	3b02      	subs	r3, #2
 800056a:	b29b      	uxth	r3, r3
 800056c:	4619      	mov	r1, r3
 800056e:	4818      	ldr	r0, [pc, #96]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000570:	f000 fbce 	bl	8000d10 <crc16>
 8000574:	4603      	mov	r3, r0
 8000576:	85bb      	strh	r3, [r7, #44]	@ 0x2c

    if (crc_received != crc_calculated) {
 8000578:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800057a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800057c:	429a      	cmp	r2, r3
 800057e:	d005      	beq.n	800058c <HAL_UARTEx_RxEventCallback+0x50>
    		HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 32);
 8000580:	2220      	movs	r2, #32
 8000582:	4913      	ldr	r1, [pc, #76]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000584:	4813      	ldr	r0, [pc, #76]	@ (80005d4 <HAL_UARTEx_RxEventCallback+0x98>)
 8000586:	f002 fa88 	bl	8002a9a <HAL_UARTEx_ReceiveToIdle_IT>
		return;
 800058a:	e01e      	b.n	80005ca <HAL_UARTEx_RxEventCallback+0x8e>
    }
	if (Size < 5) {
 800058c:	887b      	ldrh	r3, [r7, #2]
 800058e:	2b04      	cmp	r3, #4
 8000590:	d805      	bhi.n	800059e <HAL_UARTEx_RxEventCallback+0x62>
	        HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, FRAME_SIZE);
 8000592:	2220      	movs	r2, #32
 8000594:	490e      	ldr	r1, [pc, #56]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000596:	480f      	ldr	r0, [pc, #60]	@ (80005d4 <HAL_UARTEx_RxEventCallback+0x98>)
 8000598:	f002 fa7f 	bl	8002a9a <HAL_UARTEx_ReceiveToIdle_IT>
	    return;
 800059c:	e015      	b.n	80005ca <HAL_UARTEx_RxEventCallback+0x8e>
	}
	localBuf.size = Size;
 800059e:	887b      	ldrh	r3, [r7, #2]
 80005a0:	853b      	strh	r3, [r7, #40]	@ 0x28
	    memcpy(localBuf.data, RxData, Size);
 80005a2:	887a      	ldrh	r2, [r7, #2]
 80005a4:	f107 0308 	add.w	r3, r7, #8
 80005a8:	4909      	ldr	r1, [pc, #36]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 80005aa:	4618      	mov	r0, r3
 80005ac:	f006 fb50 	bl	8006c50 <memcpy>
	    xQueueSendFromISR(xUART_QueueHandle, &localBuf, NULL);
 80005b0:	4b09      	ldr	r3, [pc, #36]	@ (80005d8 <HAL_UARTEx_RxEventCallback+0x9c>)
 80005b2:	6818      	ldr	r0, [r3, #0]
 80005b4:	f107 0108 	add.w	r1, r7, #8
 80005b8:	2300      	movs	r3, #0
 80005ba:	2200      	movs	r2, #0
 80005bc:	f003 fed2 	bl	8004364 <xQueueGenericSendFromISR>

	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 32);
 80005c0:	2220      	movs	r2, #32
 80005c2:	4903      	ldr	r1, [pc, #12]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 80005c4:	4803      	ldr	r0, [pc, #12]	@ (80005d4 <HAL_UARTEx_RxEventCallback+0x98>)
 80005c6:	f002 fa68 	bl	8002a9a <HAL_UARTEx_ReceiveToIdle_IT>

}
 80005ca:	3730      	adds	r7, #48	@ 0x30
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	200001e4 	.word	0x200001e4
 80005d4:	20000130 	.word	0x20000130
 80005d8:	200001c0 	.word	0x200001c0

080005dc <parseEndian>:

void parseEndian(uint16_t val, uint8_t *hi, uint8_t *lo){
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
 80005e8:	81fb      	strh	r3, [r7, #14]
     *hi = (val >> 8) & 0xFF;
 80005ea:	89fb      	ldrh	r3, [r7, #14]
 80005ec:	0a1b      	lsrs	r3, r3, #8
 80005ee:	b29b      	uxth	r3, r3
 80005f0:	b2da      	uxtb	r2, r3
 80005f2:	68bb      	ldr	r3, [r7, #8]
 80005f4:	701a      	strb	r2, [r3, #0]
     *lo = val & 0xFF;
 80005f6:	89fb      	ldrh	r3, [r7, #14]
 80005f8:	b2da      	uxtb	r2, r3
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	701a      	strb	r2, [r3, #0]
}
 80005fe:	bf00      	nop
 8000600:	3714      	adds	r7, #20
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr

0800060a <read_Hreg>:

uint8_t read_Hreg(NewSlave *a, uint8_t *frame)
{
 800060a:	b580      	push	{r7, lr}
 800060c:	b084      	sub	sp, #16
 800060e:	af00      	add	r7, sp, #0
 8000610:	6078      	str	r0, [r7, #4]
 8000612:	6039      	str	r1, [r7, #0]
	int len = 0;
 8000614:	2300      	movs	r3, #0
 8000616:	60fb      	str	r3, [r7, #12]
	   frame[len++] = a->slaveID;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	1c5a      	adds	r2, r3, #1
 800061c:	60fa      	str	r2, [r7, #12]
 800061e:	461a      	mov	r2, r3
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	4413      	add	r3, r2
 8000624:	687a      	ldr	r2, [r7, #4]
 8000626:	7812      	ldrb	r2, [r2, #0]
 8000628:	701a      	strb	r2, [r3, #0]
	   frame[len++] = 0x03;
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	1c5a      	adds	r2, r3, #1
 800062e:	60fa      	str	r2, [r7, #12]
 8000630:	461a      	mov	r2, r3
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	4413      	add	r3, r2
 8000636:	2203      	movs	r2, #3
 8000638:	701a      	strb	r2, [r3, #0]

	   parseEndian(a->start_address_readHreg, &frame[len], &frame[len+1]);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	8858      	ldrh	r0, [r3, #2]
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	683a      	ldr	r2, [r7, #0]
 8000642:	18d1      	adds	r1, r2, r3
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	3301      	adds	r3, #1
 8000648:	683a      	ldr	r2, [r7, #0]
 800064a:	4413      	add	r3, r2
 800064c:	461a      	mov	r2, r3
 800064e:	f7ff ffc5 	bl	80005dc <parseEndian>
	   len+=2;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	3302      	adds	r3, #2
 8000656:	60fb      	str	r3, [r7, #12]
	   parseEndian(a->num_readHreg, &frame[len], &frame[len+1]);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	8898      	ldrh	r0, [r3, #4]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	683a      	ldr	r2, [r7, #0]
 8000660:	18d1      	adds	r1, r2, r3
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	3301      	adds	r3, #1
 8000666:	683a      	ldr	r2, [r7, #0]
 8000668:	4413      	add	r3, r2
 800066a:	461a      	mov	r2, r3
 800066c:	f7ff ffb6 	bl	80005dc <parseEndian>
	   len+=2;
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	3302      	adds	r3, #2
 8000674:	60fb      	str	r3, [r7, #12]

	   uint16_t crc = crc16(frame, len);
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	b29b      	uxth	r3, r3
 800067a:	4619      	mov	r1, r3
 800067c:	6838      	ldr	r0, [r7, #0]
 800067e:	f000 fb47 	bl	8000d10 <crc16>
 8000682:	4603      	mov	r3, r0
 8000684:	817b      	strh	r3, [r7, #10]
	   frame[len++] = crc&0xFF;
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	1c5a      	adds	r2, r3, #1
 800068a:	60fa      	str	r2, [r7, #12]
 800068c:	461a      	mov	r2, r3
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	4413      	add	r3, r2
 8000692:	897a      	ldrh	r2, [r7, #10]
 8000694:	b2d2      	uxtb	r2, r2
 8000696:	701a      	strb	r2, [r3, #0]
	   frame[len++] = (crc>>8)&0xFF;
 8000698:	897b      	ldrh	r3, [r7, #10]
 800069a:	0a1b      	lsrs	r3, r3, #8
 800069c:	b299      	uxth	r1, r3
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	1c5a      	adds	r2, r3, #1
 80006a2:	60fa      	str	r2, [r7, #12]
 80006a4:	461a      	mov	r2, r3
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	4413      	add	r3, r2
 80006aa:	b2ca      	uxtb	r2, r1
 80006ac:	701a      	strb	r2, [r3, #0]

	   return len;
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	b2db      	uxtb	r3, r3
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	3710      	adds	r7, #16
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
	...

080006bc <enqueue>:
	   frame[len++] = (crc>>8)&0xFF;

	   return len;
}

int enqueue(transitReq task) {
 80006bc:	b480      	push	{r7}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
    int next = (transit_queue.rear + 1) % QUEUE_SIZE;
 80006c4:	4b14      	ldr	r3, [pc, #80]	@ (8000718 <enqueue+0x5c>)
 80006c6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80006ca:	3301      	adds	r3, #1
 80006cc:	425a      	negs	r2, r3
 80006ce:	f003 031f 	and.w	r3, r3, #31
 80006d2:	f002 021f 	and.w	r2, r2, #31
 80006d6:	bf58      	it	pl
 80006d8:	4253      	negpl	r3, r2
 80006da:	60fb      	str	r3, [r7, #12]

    if(next == transit_queue.front) return 0;
 80006dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <enqueue+0x5c>)
 80006de:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80006e2:	461a      	mov	r2, r3
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d101      	bne.n	80006ee <enqueue+0x32>
 80006ea:	2300      	movs	r3, #0
 80006ec:	e00d      	b.n	800070a <enqueue+0x4e>

    transit_queue.request[transit_queue.rear] = task;
 80006ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000718 <enqueue+0x5c>)
 80006f0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80006f4:	4619      	mov	r1, r3
 80006f6:	4a08      	ldr	r2, [pc, #32]	@ (8000718 <enqueue+0x5c>)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    transit_queue.rear = next;
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	b2da      	uxtb	r2, r3
 8000702:	4b05      	ldr	r3, [pc, #20]	@ (8000718 <enqueue+0x5c>)
 8000704:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    return 1;
 8000708:	2301      	movs	r3, #1
}
 800070a:	4618      	mov	r0, r3
 800070c:	3714      	adds	r7, #20
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	200000ac 	.word	0x200000ac

0800071c <dequeue>:

// ดึงค่าออก queue (dequeue)
int dequeue(transitReq *task) {
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
    if(transit_queue.front == transit_queue.rear) return 0;
 8000724:	4b14      	ldr	r3, [pc, #80]	@ (8000778 <dequeue+0x5c>)
 8000726:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 800072a:	4b13      	ldr	r3, [pc, #76]	@ (8000778 <dequeue+0x5c>)
 800072c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8000730:	429a      	cmp	r2, r3
 8000732:	d101      	bne.n	8000738 <dequeue+0x1c>
 8000734:	2300      	movs	r3, #0
 8000736:	e018      	b.n	800076a <dequeue+0x4e>

    *task = transit_queue.request[transit_queue.front];
 8000738:	4b0f      	ldr	r3, [pc, #60]	@ (8000778 <dequeue+0x5c>)
 800073a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800073e:	6879      	ldr	r1, [r7, #4]
 8000740:	4a0d      	ldr	r2, [pc, #52]	@ (8000778 <dequeue+0x5c>)
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	4413      	add	r3, r2
 8000746:	6818      	ldr	r0, [r3, #0]
 8000748:	6008      	str	r0, [r1, #0]
    transit_queue.front = (transit_queue.front + 1) % QUEUE_SIZE;
 800074a:	4b0b      	ldr	r3, [pc, #44]	@ (8000778 <dequeue+0x5c>)
 800074c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000750:	3301      	adds	r3, #1
 8000752:	425a      	negs	r2, r3
 8000754:	f003 031f 	and.w	r3, r3, #31
 8000758:	f002 021f 	and.w	r2, r2, #31
 800075c:	bf58      	it	pl
 800075e:	4253      	negpl	r3, r2
 8000760:	b2da      	uxtb	r2, r3
 8000762:	4b05      	ldr	r3, [pc, #20]	@ (8000778 <dequeue+0x5c>)
 8000764:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return 1;
 8000768:	2301      	movs	r3, #1
}
 800076a:	4618      	mov	r0, r3
 800076c:	370c      	adds	r7, #12
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	200000ac 	.word	0x200000ac

0800077c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  xUART_QueueHandle = xQueueCreate(32, sizeof(UART_Frame));
 8000780:	2200      	movs	r2, #0
 8000782:	2122      	movs	r1, #34	@ 0x22
 8000784:	2020      	movs	r0, #32
 8000786:	f003 fc5a 	bl	800403e <xQueueGenericCreate>
 800078a:	4603      	mov	r3, r0
 800078c:	4a2a      	ldr	r2, [pc, #168]	@ (8000838 <main+0xbc>)
 800078e:	6013      	str	r3, [r2, #0]
  xServe_QueueHandle = xQueueCreate(32, sizeof(transitReq));
 8000790:	2200      	movs	r2, #0
 8000792:	2104      	movs	r1, #4
 8000794:	2020      	movs	r0, #32
 8000796:	f003 fc52 	bl	800403e <xQueueGenericCreate>
 800079a:	4603      	mov	r3, r0
 800079c:	4a27      	ldr	r2, [pc, #156]	@ (800083c <main+0xc0>)
 800079e:	6013      	str	r3, [r2, #0]
  xQueueMutex = xSemaphoreCreateMutex();
 80007a0:	2001      	movs	r0, #1
 80007a2:	f003 fcc4 	bl	800412e <xQueueCreateMutex>
 80007a6:	4603      	mov	r3, r0
 80007a8:	4a25      	ldr	r2, [pc, #148]	@ (8000840 <main+0xc4>)
 80007aa:	6013      	str	r3, [r2, #0]
  xQueueSem = xSemaphoreCreateBinary();
 80007ac:	2203      	movs	r2, #3
 80007ae:	2100      	movs	r1, #0
 80007b0:	2001      	movs	r0, #1
 80007b2:	f003 fc44 	bl	800403e <xQueueGenericCreate>
 80007b6:	4603      	mov	r3, r0
 80007b8:	4a22      	ldr	r2, [pc, #136]	@ (8000844 <main+0xc8>)
 80007ba:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007bc:	f000 fc78 	bl	80010b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007c0:	f000 f864 	bl	800088c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c4:	f000 f926 	bl	8000a14 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007c8:	f000 f8fa 	bl	80009c0 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80007cc:	f000 f8cc 	bl	8000968 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, sizeof(RxData));
 80007d0:	2220      	movs	r2, #32
 80007d2:	491d      	ldr	r1, [pc, #116]	@ (8000848 <main+0xcc>)
 80007d4:	481d      	ldr	r0, [pc, #116]	@ (800084c <main+0xd0>)
 80007d6:	f002 f960 	bl	8002a9a <HAL_UARTEx_ReceiveToIdle_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007da:	f003 f969 	bl	8003ab0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ProcessTask */
  ProcessTaskHandle = osThreadNew(vProcess, NULL, &ProcessTask_attributes);
 80007de:	4a1c      	ldr	r2, [pc, #112]	@ (8000850 <main+0xd4>)
 80007e0:	2100      	movs	r1, #0
 80007e2:	481c      	ldr	r0, [pc, #112]	@ (8000854 <main+0xd8>)
 80007e4:	f003 f9ae 	bl	8003b44 <osThreadNew>
 80007e8:	4603      	mov	r3, r0
 80007ea:	4a1b      	ldr	r2, [pc, #108]	@ (8000858 <main+0xdc>)
 80007ec:	6013      	str	r3, [r2, #0]

  /* creation of ServeQueueTask */
  ServeQueueTaskHandle = osThreadNew(vServeQueue, NULL, &ServeQueueTask_attributes);
 80007ee:	4a1b      	ldr	r2, [pc, #108]	@ (800085c <main+0xe0>)
 80007f0:	2100      	movs	r1, #0
 80007f2:	481b      	ldr	r0, [pc, #108]	@ (8000860 <main+0xe4>)
 80007f4:	f003 f9a6 	bl	8003b44 <osThreadNew>
 80007f8:	4603      	mov	r3, r0
 80007fa:	4a1a      	ldr	r2, [pc, #104]	@ (8000864 <main+0xe8>)
 80007fc:	6013      	str	r3, [r2, #0]

  /* creation of TransitTask */
  TransitTaskHandle = osThreadNew(vTransit, NULL, &TransitTask_attributes);
 80007fe:	4a1a      	ldr	r2, [pc, #104]	@ (8000868 <main+0xec>)
 8000800:	2100      	movs	r1, #0
 8000802:	481a      	ldr	r0, [pc, #104]	@ (800086c <main+0xf0>)
 8000804:	f003 f99e 	bl	8003b44 <osThreadNew>
 8000808:	4603      	mov	r3, r0
 800080a:	4a19      	ldr	r2, [pc, #100]	@ (8000870 <main+0xf4>)
 800080c:	6013      	str	r3, [r2, #0]

  /* creation of UART_WriteTask */
  UART_WriteTaskHandle = osThreadNew(vUART_Write, NULL, &UART_WriteTask_attributes);
 800080e:	4a19      	ldr	r2, [pc, #100]	@ (8000874 <main+0xf8>)
 8000810:	2100      	movs	r1, #0
 8000812:	4819      	ldr	r0, [pc, #100]	@ (8000878 <main+0xfc>)
 8000814:	f003 f996 	bl	8003b44 <osThreadNew>
 8000818:	4603      	mov	r3, r0
 800081a:	4a18      	ldr	r2, [pc, #96]	@ (800087c <main+0x100>)
 800081c:	6013      	str	r3, [r2, #0]

  /* creation of UART_ReadTask */
  UART_ReadTaskHandle = osThreadNew(vUART_Read, NULL, &UART_ReadTask_attributes);
 800081e:	4a18      	ldr	r2, [pc, #96]	@ (8000880 <main+0x104>)
 8000820:	2100      	movs	r1, #0
 8000822:	4818      	ldr	r0, [pc, #96]	@ (8000884 <main+0x108>)
 8000824:	f003 f98e 	bl	8003b44 <osThreadNew>
 8000828:	4603      	mov	r3, r0
 800082a:	4a17      	ldr	r2, [pc, #92]	@ (8000888 <main+0x10c>)
 800082c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800082e:	f003 f963 	bl	8003af8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000832:	bf00      	nop
 8000834:	e7fd      	b.n	8000832 <main+0xb6>
 8000836:	bf00      	nop
 8000838:	200001c0 	.word	0x200001c0
 800083c:	200001c4 	.word	0x200001c4
 8000840:	200001cc 	.word	0x200001cc
 8000844:	200001c8 	.word	0x200001c8
 8000848:	200001e4 	.word	0x200001e4
 800084c:	20000130 	.word	0x20000130
 8000850:	08006d90 	.word	0x08006d90
 8000854:	08000af1 	.word	0x08000af1
 8000858:	200001d0 	.word	0x200001d0
 800085c:	08006db4 	.word	0x08006db4
 8000860:	08000b39 	.word	0x08000b39
 8000864:	200001d4 	.word	0x200001d4
 8000868:	08006dd8 	.word	0x08006dd8
 800086c:	08000ba5 	.word	0x08000ba5
 8000870:	200001d8 	.word	0x200001d8
 8000874:	08006dfc 	.word	0x08006dfc
 8000878:	08000bf9 	.word	0x08000bf9
 800087c:	200001dc 	.word	0x200001dc
 8000880:	08006e20 	.word	0x08006e20
 8000884:	08000c09 	.word	0x08000c09
 8000888:	200001e0 	.word	0x200001e0

0800088c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b094      	sub	sp, #80	@ 0x50
 8000890:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	2234      	movs	r2, #52	@ 0x34
 8000898:	2100      	movs	r1, #0
 800089a:	4618      	mov	r0, r3
 800089c:	f006 f94c 	bl	8006b38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a0:	f107 0308 	add.w	r3, r7, #8
 80008a4:	2200      	movs	r2, #0
 80008a6:	601a      	str	r2, [r3, #0]
 80008a8:	605a      	str	r2, [r3, #4]
 80008aa:	609a      	str	r2, [r3, #8]
 80008ac:	60da      	str	r2, [r3, #12]
 80008ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b0:	2300      	movs	r3, #0
 80008b2:	607b      	str	r3, [r7, #4]
 80008b4:	4b2a      	ldr	r3, [pc, #168]	@ (8000960 <SystemClock_Config+0xd4>)
 80008b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b8:	4a29      	ldr	r2, [pc, #164]	@ (8000960 <SystemClock_Config+0xd4>)
 80008ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008be:	6413      	str	r3, [r2, #64]	@ 0x40
 80008c0:	4b27      	ldr	r3, [pc, #156]	@ (8000960 <SystemClock_Config+0xd4>)
 80008c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008c8:	607b      	str	r3, [r7, #4]
 80008ca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008cc:	2300      	movs	r3, #0
 80008ce:	603b      	str	r3, [r7, #0]
 80008d0:	4b24      	ldr	r3, [pc, #144]	@ (8000964 <SystemClock_Config+0xd8>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008d8:	4a22      	ldr	r2, [pc, #136]	@ (8000964 <SystemClock_Config+0xd8>)
 80008da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008de:	6013      	str	r3, [r2, #0]
 80008e0:	4b20      	ldr	r3, [pc, #128]	@ (8000964 <SystemClock_Config+0xd8>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008e8:	603b      	str	r3, [r7, #0]
 80008ea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008ec:	2302      	movs	r3, #2
 80008ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008f0:	2301      	movs	r3, #1
 80008f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008f4:	2310      	movs	r3, #16
 80008f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008f8:	2302      	movs	r3, #2
 80008fa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008fc:	2300      	movs	r3, #0
 80008fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000900:	2310      	movs	r3, #16
 8000902:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000904:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000908:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800090a:	2304      	movs	r3, #4
 800090c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800090e:	2302      	movs	r3, #2
 8000910:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000912:	2302      	movs	r3, #2
 8000914:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4618      	mov	r0, r3
 800091c:	f001 faa8 	bl	8001e70 <HAL_RCC_OscConfig>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000926:	f000 f9ed 	bl	8000d04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800092a:	230f      	movs	r3, #15
 800092c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800092e:	2302      	movs	r3, #2
 8000930:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000932:	2300      	movs	r3, #0
 8000934:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000936:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800093a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800093c:	2300      	movs	r3, #0
 800093e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000940:	f107 0308 	add.w	r3, r7, #8
 8000944:	2102      	movs	r1, #2
 8000946:	4618      	mov	r0, r3
 8000948:	f000 ff16 	bl	8001778 <HAL_RCC_ClockConfig>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000952:	f000 f9d7 	bl	8000d04 <Error_Handler>
  }
}
 8000956:	bf00      	nop
 8000958:	3750      	adds	r7, #80	@ 0x50
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40023800 	.word	0x40023800
 8000964:	40007000 	.word	0x40007000

08000968 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800096c:	4b12      	ldr	r3, [pc, #72]	@ (80009b8 <MX_USART1_UART_Init+0x50>)
 800096e:	4a13      	ldr	r2, [pc, #76]	@ (80009bc <MX_USART1_UART_Init+0x54>)
 8000970:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <MX_USART1_UART_Init+0x50>)
 8000974:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000978:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 800097a:	4b0f      	ldr	r3, [pc, #60]	@ (80009b8 <MX_USART1_UART_Init+0x50>)
 800097c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000980:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000982:	4b0d      	ldr	r3, [pc, #52]	@ (80009b8 <MX_USART1_UART_Init+0x50>)
 8000984:	2200      	movs	r2, #0
 8000986:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8000988:	4b0b      	ldr	r3, [pc, #44]	@ (80009b8 <MX_USART1_UART_Init+0x50>)
 800098a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800098e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000990:	4b09      	ldr	r3, [pc, #36]	@ (80009b8 <MX_USART1_UART_Init+0x50>)
 8000992:	220c      	movs	r2, #12
 8000994:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000996:	4b08      	ldr	r3, [pc, #32]	@ (80009b8 <MX_USART1_UART_Init+0x50>)
 8000998:	2200      	movs	r2, #0
 800099a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800099c:	4b06      	ldr	r3, [pc, #24]	@ (80009b8 <MX_USART1_UART_Init+0x50>)
 800099e:	2200      	movs	r2, #0
 80009a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009a2:	4805      	ldr	r0, [pc, #20]	@ (80009b8 <MX_USART1_UART_Init+0x50>)
 80009a4:	f001 ff9e 	bl	80028e4 <HAL_UART_Init>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 80009ae:	f000 f9a9 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	20000130 	.word	0x20000130
 80009bc:	40011000 	.word	0x40011000

080009c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009c4:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009c6:	4a12      	ldr	r2, [pc, #72]	@ (8000a10 <MX_USART2_UART_Init+0x50>)
 80009c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009ca:	4b10      	ldr	r3, [pc, #64]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009d2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009de:	4b0b      	ldr	r3, [pc, #44]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009e4:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009e6:	220c      	movs	r2, #12
 80009e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ea:	4b08      	ldr	r3, [pc, #32]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f0:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009f6:	4805      	ldr	r0, [pc, #20]	@ (8000a0c <MX_USART2_UART_Init+0x4c>)
 80009f8:	f001 ff74 	bl	80028e4 <HAL_UART_Init>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a02:	f000 f97f 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20000178 	.word	0x20000178
 8000a10:	40004400 	.word	0x40004400

08000a14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b08a      	sub	sp, #40	@ 0x28
 8000a18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1a:	f107 0314 	add.w	r3, r7, #20
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	605a      	str	r2, [r3, #4]
 8000a24:	609a      	str	r2, [r3, #8]
 8000a26:	60da      	str	r2, [r3, #12]
 8000a28:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	613b      	str	r3, [r7, #16]
 8000a2e:	4b2d      	ldr	r3, [pc, #180]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	4a2c      	ldr	r2, [pc, #176]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a34:	f043 0304 	orr.w	r3, r3, #4
 8000a38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a3a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3e:	f003 0304 	and.w	r3, r3, #4
 8000a42:	613b      	str	r3, [r7, #16]
 8000a44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	60fb      	str	r3, [r7, #12]
 8000a4a:	4b26      	ldr	r3, [pc, #152]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	4a25      	ldr	r2, [pc, #148]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a56:	4b23      	ldr	r3, [pc, #140]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	60bb      	str	r3, [r7, #8]
 8000a66:	4b1f      	ldr	r3, [pc, #124]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	4a1e      	ldr	r2, [pc, #120]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a72:	4b1c      	ldr	r3, [pc, #112]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	60bb      	str	r3, [r7, #8]
 8000a7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	607b      	str	r3, [r7, #4]
 8000a82:	4b18      	ldr	r3, [pc, #96]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	4a17      	ldr	r2, [pc, #92]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a88:	f043 0302 	orr.w	r3, r3, #2
 8000a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ae4 <MX_GPIO_Init+0xd0>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	f003 0302 	and.w	r3, r3, #2
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2120      	movs	r1, #32
 8000a9e:	4812      	ldr	r0, [pc, #72]	@ (8000ae8 <MX_GPIO_Init+0xd4>)
 8000aa0:	f000 fe50 	bl	8001744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000aa4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000aa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000aaa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ab4:	f107 0314 	add.w	r3, r7, #20
 8000ab8:	4619      	mov	r1, r3
 8000aba:	480c      	ldr	r0, [pc, #48]	@ (8000aec <MX_GPIO_Init+0xd8>)
 8000abc:	f000 fcae 	bl	800141c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000ac0:	2320      	movs	r3, #32
 8000ac2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	2300      	movs	r3, #0
 8000ace:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ad0:	f107 0314 	add.w	r3, r7, #20
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4804      	ldr	r0, [pc, #16]	@ (8000ae8 <MX_GPIO_Init+0xd4>)
 8000ad8:	f000 fca0 	bl	800141c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000adc:	bf00      	nop
 8000ade:	3728      	adds	r7, #40	@ 0x28
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40020000 	.word	0x40020000
 8000aec:	40020800 	.word	0x40020800

08000af0 <vProcess>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_vProcess */
void vProcess(void *argument)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b08c      	sub	sp, #48	@ 0x30
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
		UART_Frame frameBuf;
		if (xQueueReceive(xUART_QueueHandle, &frameBuf, portMAX_DELAY) == pdTRUE)
 8000af8:	4b0d      	ldr	r3, [pc, #52]	@ (8000b30 <vProcess+0x40>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f107 0108 	add.w	r1, r7, #8
 8000b00:	f04f 32ff 	mov.w	r2, #4294967295
 8000b04:	4618      	mov	r0, r3
 8000b06:	f003 fccb 	bl	80044a0 <xQueueReceive>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b01      	cmp	r3, #1
 8000b0e:	d10b      	bne.n	8000b28 <vProcess+0x38>
		    {
		    	int id = frameBuf.data[0];
 8000b10:	7a3b      	ldrb	r3, [r7, #8]
 8000b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
			    memcpy(read_RxFrame[id], frameBuf.data, frameBuf.size);
 8000b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b16:	015b      	lsls	r3, r3, #5
 8000b18:	4a06      	ldr	r2, [pc, #24]	@ (8000b34 <vProcess+0x44>)
 8000b1a:	4413      	add	r3, r2
 8000b1c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000b1e:	f107 0108 	add.w	r1, r7, #8
 8000b22:	4618      	mov	r0, r3
 8000b24:	f006 f894 	bl	8006c50 <memcpy>

		    }
	vTaskDelay(pdMS_TO_TICKS(10));
 8000b28:	200a      	movs	r0, #10
 8000b2a:	f004 f9ef 	bl	8004f0c <vTaskDelay>
  {
 8000b2e:	e7e3      	b.n	8000af8 <vProcess+0x8>
 8000b30:	200001c0 	.word	0x200001c0
 8000b34:	20000404 	.word	0x20000404

08000b38 <vServeQueue>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vServeQueue */
void vServeQueue(void *argument)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  transitReq request;
  for(;;)
  {
	  //order = { from hall1 2  3  or car, dest}
		if (xQueueReceive(xServe_QueueHandle, &request, portMAX_DELAY) == pdTRUE)
 8000b40:	4b15      	ldr	r3, [pc, #84]	@ (8000b98 <vServeQueue+0x60>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	f107 010c 	add.w	r1, r7, #12
 8000b48:	f04f 32ff 	mov.w	r2, #4294967295
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f003 fca7 	bl	80044a0 <xQueueReceive>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d1f3      	bne.n	8000b40 <vServeQueue+0x8>
		    {
				if(xSemaphoreTake(xQueueMutex, portMAX_DELAY) == pdTRUE){
 8000b58:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <vServeQueue+0x64>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b60:	4618      	mov	r0, r3
 8000b62:	f003 fd7f 	bl	8004664 <xQueueSemaphoreTake>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d1e9      	bne.n	8000b40 <vServeQueue+0x8>
					if(enqueue(request)){
 8000b6c:	68f8      	ldr	r0, [r7, #12]
 8000b6e:	f7ff fda5 	bl	80006bc <enqueue>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d006      	beq.n	8000b86 <vServeQueue+0x4e>
		                xSemaphoreGive(xQueueSem);
 8000b78:	4b09      	ldr	r3, [pc, #36]	@ (8000ba0 <vServeQueue+0x68>)
 8000b7a:	6818      	ldr	r0, [r3, #0]
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2100      	movs	r1, #0
 8000b82:	f003 faed 	bl	8004160 <xQueueGenericSend>
					}
		            xSemaphoreGive(xQueueMutex);
 8000b86:	4b05      	ldr	r3, [pc, #20]	@ (8000b9c <vServeQueue+0x64>)
 8000b88:	6818      	ldr	r0, [r3, #0]
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2100      	movs	r1, #0
 8000b90:	f003 fae6 	bl	8004160 <xQueueGenericSend>
		if (xQueueReceive(xServe_QueueHandle, &request, portMAX_DELAY) == pdTRUE)
 8000b94:	e7d4      	b.n	8000b40 <vServeQueue+0x8>
 8000b96:	bf00      	nop
 8000b98:	200001c4 	.word	0x200001c4
 8000b9c:	200001cc 	.word	0x200001cc
 8000ba0:	200001c8 	.word	0x200001c8

08000ba4 <vTransit>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vTransit */
void vTransit(void *argument)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vTransit */
  /* Infinite loop */
  transitReq request;
  for(;;)
  {
	  if(xSemaphoreTake(xQueueSem, portMAX_DELAY) == pdTRUE){
 8000bac:	4b10      	ldr	r3, [pc, #64]	@ (8000bf0 <vTransit+0x4c>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f003 fd55 	bl	8004664 <xQueueSemaphoreTake>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d1f5      	bne.n	8000bac <vTransit+0x8>
		  if(xSemaphoreTake(xQueueMutex, portMAX_DELAY) == pdTRUE){
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf4 <vTransit+0x50>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f04f 31ff 	mov.w	r1, #4294967295
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f003 fd4b 	bl	8004664 <xQueueSemaphoreTake>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b01      	cmp	r3, #1
 8000bd2:	d1eb      	bne.n	8000bac <vTransit+0x8>
			  if(dequeue(&request)){
 8000bd4:	f107 030c 	add.w	r3, r7, #12
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff fd9f 	bl	800071c <dequeue>
				  //do task
			  }
              xSemaphoreGive(xQueueMutex);
 8000bde:	4b05      	ldr	r3, [pc, #20]	@ (8000bf4 <vTransit+0x50>)
 8000be0:	6818      	ldr	r0, [r3, #0]
 8000be2:	2300      	movs	r3, #0
 8000be4:	2200      	movs	r2, #0
 8000be6:	2100      	movs	r1, #0
 8000be8:	f003 faba 	bl	8004160 <xQueueGenericSend>
	  if(xSemaphoreTake(xQueueSem, portMAX_DELAY) == pdTRUE){
 8000bec:	e7de      	b.n	8000bac <vTransit+0x8>
 8000bee:	bf00      	nop
 8000bf0:	200001c8 	.word	0x200001c8
 8000bf4:	200001cc 	.word	0x200001cc

08000bf8 <vUART_Write>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vUART_Write */
void vUART_Write(void *argument)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vUART_Write */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c00:	2001      	movs	r0, #1
 8000c02:	f003 f831 	bl	8003c68 <osDelay>
 8000c06:	e7fb      	b.n	8000c00 <vUART_Write+0x8>

08000c08 <vUART_Read>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vUART_Read */
void vUART_Read(void *argument)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	  for(;;)
	  {

		uint8_t len;
		switch (read_state){
 8000c10:	4b29      	ldr	r3, [pc, #164]	@ (8000cb8 <vUART_Read+0xb0>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	2b03      	cmp	r3, #3
 8000c16:	d84b      	bhi.n	8000cb0 <vUART_Read+0xa8>
 8000c18:	a201      	add	r2, pc, #4	@ (adr r2, 8000c20 <vUART_Read+0x18>)
 8000c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c1e:	bf00      	nop
 8000c20:	08000c31 	.word	0x08000c31
 8000c24:	08000c53 	.word	0x08000c53
 8000c28:	08000c75 	.word	0x08000c75
 8000c2c:	08000c93 	.word	0x08000c93
			case CAR:
				len = read_Hreg(&CAR_STA, read_TxFrame[0]);
 8000c30:	4922      	ldr	r1, [pc, #136]	@ (8000cbc <vUART_Read+0xb4>)
 8000c32:	4823      	ldr	r0, [pc, #140]	@ (8000cc0 <vUART_Read+0xb8>)
 8000c34:	f7ff fce9 	bl	800060a <read_Hreg>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	73fb      	strb	r3, [r7, #15]
				HAL_UART_Transmit(&huart1, read_TxFrame[0], len, RESPONSE_TIMEOUT);
 8000c3c:	7bfb      	ldrb	r3, [r7, #15]
 8000c3e:	b29a      	uxth	r2, r3
 8000c40:	2314      	movs	r3, #20
 8000c42:	491e      	ldr	r1, [pc, #120]	@ (8000cbc <vUART_Read+0xb4>)
 8000c44:	481f      	ldr	r0, [pc, #124]	@ (8000cc4 <vUART_Read+0xbc>)
 8000c46:	f001 fe9d 	bl	8002984 <HAL_UART_Transmit>
				read_state = HALL;
 8000c4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000cb8 <vUART_Read+0xb0>)
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	701a      	strb	r2, [r3, #0]
				break;
 8000c50:	e02e      	b.n	8000cb0 <vUART_Read+0xa8>

			case HALL:
				len = read_Hreg(&HALL_STA, read_TxFrame[1]);
 8000c52:	491d      	ldr	r1, [pc, #116]	@ (8000cc8 <vUART_Read+0xc0>)
 8000c54:	481d      	ldr	r0, [pc, #116]	@ (8000ccc <vUART_Read+0xc4>)
 8000c56:	f7ff fcd8 	bl	800060a <read_Hreg>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	73fb      	strb	r3, [r7, #15]
				HAL_UART_Transmit(&huart1, read_TxFrame[1], len, RESPONSE_TIMEOUT);
 8000c5e:	7bfb      	ldrb	r3, [r7, #15]
 8000c60:	b29a      	uxth	r2, r3
 8000c62:	2314      	movs	r3, #20
 8000c64:	4918      	ldr	r1, [pc, #96]	@ (8000cc8 <vUART_Read+0xc0>)
 8000c66:	4817      	ldr	r0, [pc, #92]	@ (8000cc4 <vUART_Read+0xbc>)
 8000c68:	f001 fe8c 	bl	8002984 <HAL_UART_Transmit>
				read_state = MQTT;
 8000c6c:	4b12      	ldr	r3, [pc, #72]	@ (8000cb8 <vUART_Read+0xb0>)
 8000c6e:	2202      	movs	r2, #2
 8000c70:	701a      	strb	r2, [r3, #0]
				break;
 8000c72:	e01d      	b.n	8000cb0 <vUART_Read+0xa8>

			case MQTT:
				read_Hreg(&MQTT_STA, read_TxFrame[2]);
 8000c74:	4916      	ldr	r1, [pc, #88]	@ (8000cd0 <vUART_Read+0xc8>)
 8000c76:	4817      	ldr	r0, [pc, #92]	@ (8000cd4 <vUART_Read+0xcc>)
 8000c78:	f7ff fcc7 	bl	800060a <read_Hreg>
				HAL_UART_Transmit(&huart1, read_TxFrame[2], len, RESPONSE_TIMEOUT);
 8000c7c:	7bfb      	ldrb	r3, [r7, #15]
 8000c7e:	b29a      	uxth	r2, r3
 8000c80:	2314      	movs	r3, #20
 8000c82:	4913      	ldr	r1, [pc, #76]	@ (8000cd0 <vUART_Read+0xc8>)
 8000c84:	480f      	ldr	r0, [pc, #60]	@ (8000cc4 <vUART_Read+0xbc>)
 8000c86:	f001 fe7d 	bl	8002984 <HAL_UART_Transmit>
				read_state = DRIVER;
 8000c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb8 <vUART_Read+0xb0>)
 8000c8c:	2203      	movs	r2, #3
 8000c8e:	701a      	strb	r2, [r3, #0]
				break;
 8000c90:	e00e      	b.n	8000cb0 <vUART_Read+0xa8>

			case DRIVER:
				read_Hreg(&SERVO_DRIVER, read_TxFrame[3]);
 8000c92:	4911      	ldr	r1, [pc, #68]	@ (8000cd8 <vUART_Read+0xd0>)
 8000c94:	4811      	ldr	r0, [pc, #68]	@ (8000cdc <vUART_Read+0xd4>)
 8000c96:	f7ff fcb8 	bl	800060a <read_Hreg>
				HAL_UART_Transmit(&huart1, read_TxFrame[3], len, RESPONSE_TIMEOUT);
 8000c9a:	7bfb      	ldrb	r3, [r7, #15]
 8000c9c:	b29a      	uxth	r2, r3
 8000c9e:	2314      	movs	r3, #20
 8000ca0:	490d      	ldr	r1, [pc, #52]	@ (8000cd8 <vUART_Read+0xd0>)
 8000ca2:	4808      	ldr	r0, [pc, #32]	@ (8000cc4 <vUART_Read+0xbc>)
 8000ca4:	f001 fe6e 	bl	8002984 <HAL_UART_Transmit>
				read_state = CAR;
 8000ca8:	4b03      	ldr	r3, [pc, #12]	@ (8000cb8 <vUART_Read+0xb0>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	701a      	strb	r2, [r3, #0]
				break;
 8000cae:	bf00      	nop
			}
		vTaskDelay(pdMS_TO_TICKS(10));
 8000cb0:	200a      	movs	r0, #10
 8000cb2:	f004 f92b 	bl	8004f0c <vTaskDelay>
	  {
 8000cb6:	e7ab      	b.n	8000c10 <vUART_Read+0x8>
 8000cb8:	20000604 	.word	0x20000604
 8000cbc:	20000204 	.word	0x20000204
 8000cc0:	20000000 	.word	0x20000000
 8000cc4:	20000130 	.word	0x20000130
 8000cc8:	20000224 	.word	0x20000224
 8000ccc:	2000000c 	.word	0x2000000c
 8000cd0:	20000244 	.word	0x20000244
 8000cd4:	20000018 	.word	0x20000018
 8000cd8:	20000264 	.word	0x20000264
 8000cdc:	20000024 	.word	0x20000024

08000ce0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a04      	ldr	r2, [pc, #16]	@ (8000d00 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d101      	bne.n	8000cf6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000cf2:	f000 f9ff 	bl	80010f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40001000 	.word	0x40001000

08000d04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d08:	b672      	cpsid	i
}
 8000d0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <Error_Handler+0x8>

08000d10 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	460b      	mov	r3, r1
 8000d1a:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 8000d1c:	23ff      	movs	r3, #255	@ 0xff
 8000d1e:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 8000d20:	23ff      	movs	r3, #255	@ 0xff
 8000d22:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 8000d24:	e013      	b.n	8000d4e <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	1c5a      	adds	r2, r3, #1
 8000d2a:	607a      	str	r2, [r7, #4]
 8000d2c:	781a      	ldrb	r2, [r3, #0]
 8000d2e:	7bbb      	ldrb	r3, [r7, #14]
 8000d30:	4053      	eors	r3, r2
 8000d32:	b2db      	uxtb	r3, r3
 8000d34:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 8000d36:	4a10      	ldr	r2, [pc, #64]	@ (8000d78 <crc16+0x68>)
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	4413      	add	r3, r2
 8000d3c:	781a      	ldrb	r2, [r3, #0]
 8000d3e:	7bfb      	ldrb	r3, [r7, #15]
 8000d40:	4053      	eors	r3, r2
 8000d42:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 8000d44:	4a0d      	ldr	r2, [pc, #52]	@ (8000d7c <crc16+0x6c>)
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	4413      	add	r3, r2
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 8000d4e:	887b      	ldrh	r3, [r7, #2]
 8000d50:	1e5a      	subs	r2, r3, #1
 8000d52:	807a      	strh	r2, [r7, #2]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d1e6      	bne.n	8000d26 <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 8000d58:	7bfb      	ldrb	r3, [r7, #15]
 8000d5a:	b21b      	sxth	r3, r3
 8000d5c:	021b      	lsls	r3, r3, #8
 8000d5e:	b21a      	sxth	r2, r3
 8000d60:	7bbb      	ldrb	r3, [r7, #14]
 8000d62:	b21b      	sxth	r3, r3
 8000d64:	4313      	orrs	r3, r2
 8000d66:	b21b      	sxth	r3, r3
 8000d68:	b29b      	uxth	r3, r3
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3714      	adds	r7, #20
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	08006e44 	.word	0x08006e44
 8000d7c:	08006f44 	.word	0x08006f44

08000d80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	607b      	str	r3, [r7, #4]
 8000d8a:	4b12      	ldr	r3, [pc, #72]	@ (8000dd4 <HAL_MspInit+0x54>)
 8000d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d8e:	4a11      	ldr	r2, [pc, #68]	@ (8000dd4 <HAL_MspInit+0x54>)
 8000d90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d94:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d96:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd4 <HAL_MspInit+0x54>)
 8000d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d9e:	607b      	str	r3, [r7, #4]
 8000da0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	603b      	str	r3, [r7, #0]
 8000da6:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd4 <HAL_MspInit+0x54>)
 8000da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000daa:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd4 <HAL_MspInit+0x54>)
 8000dac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000db2:	4b08      	ldr	r3, [pc, #32]	@ (8000dd4 <HAL_MspInit+0x54>)
 8000db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dba:	603b      	str	r3, [r7, #0]
 8000dbc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	210f      	movs	r1, #15
 8000dc2:	f06f 0001 	mvn.w	r0, #1
 8000dc6:	f000 fa6d 	bl	80012a4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dca:	bf00      	nop
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40023800 	.word	0x40023800

08000dd8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b08c      	sub	sp, #48	@ 0x30
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de0:	f107 031c 	add.w	r3, r7, #28
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a36      	ldr	r2, [pc, #216]	@ (8000ed0 <HAL_UART_MspInit+0xf8>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d135      	bne.n	8000e66 <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61bb      	str	r3, [r7, #24]
 8000dfe:	4b35      	ldr	r3, [pc, #212]	@ (8000ed4 <HAL_UART_MspInit+0xfc>)
 8000e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e02:	4a34      	ldr	r2, [pc, #208]	@ (8000ed4 <HAL_UART_MspInit+0xfc>)
 8000e04:	f043 0310 	orr.w	r3, r3, #16
 8000e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e0a:	4b32      	ldr	r3, [pc, #200]	@ (8000ed4 <HAL_UART_MspInit+0xfc>)
 8000e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e0e:	f003 0310 	and.w	r3, r3, #16
 8000e12:	61bb      	str	r3, [r7, #24]
 8000e14:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	617b      	str	r3, [r7, #20]
 8000e1a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ed4 <HAL_UART_MspInit+0xfc>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	4a2d      	ldr	r2, [pc, #180]	@ (8000ed4 <HAL_UART_MspInit+0xfc>)
 8000e20:	f043 0301 	orr.w	r3, r3, #1
 8000e24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e26:	4b2b      	ldr	r3, [pc, #172]	@ (8000ed4 <HAL_UART_MspInit+0xfc>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	f003 0301 	and.w	r3, r3, #1
 8000e2e:	617b      	str	r3, [r7, #20]
 8000e30:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000e32:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000e36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e40:	2303      	movs	r3, #3
 8000e42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e44:	2307      	movs	r3, #7
 8000e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e48:	f107 031c 	add.w	r3, r7, #28
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4822      	ldr	r0, [pc, #136]	@ (8000ed8 <HAL_UART_MspInit+0x100>)
 8000e50:	f000 fae4 	bl	800141c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000e54:	2200      	movs	r2, #0
 8000e56:	2105      	movs	r1, #5
 8000e58:	2025      	movs	r0, #37	@ 0x25
 8000e5a:	f000 fa23 	bl	80012a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000e5e:	2025      	movs	r0, #37	@ 0x25
 8000e60:	f000 fa3c 	bl	80012dc <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e64:	e030      	b.n	8000ec8 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4a1c      	ldr	r2, [pc, #112]	@ (8000edc <HAL_UART_MspInit+0x104>)
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d12b      	bne.n	8000ec8 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e70:	2300      	movs	r3, #0
 8000e72:	613b      	str	r3, [r7, #16]
 8000e74:	4b17      	ldr	r3, [pc, #92]	@ (8000ed4 <HAL_UART_MspInit+0xfc>)
 8000e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e78:	4a16      	ldr	r2, [pc, #88]	@ (8000ed4 <HAL_UART_MspInit+0xfc>)
 8000e7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e80:	4b14      	ldr	r3, [pc, #80]	@ (8000ed4 <HAL_UART_MspInit+0xfc>)
 8000e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e88:	613b      	str	r3, [r7, #16]
 8000e8a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	60fb      	str	r3, [r7, #12]
 8000e90:	4b10      	ldr	r3, [pc, #64]	@ (8000ed4 <HAL_UART_MspInit+0xfc>)
 8000e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e94:	4a0f      	ldr	r2, [pc, #60]	@ (8000ed4 <HAL_UART_MspInit+0xfc>)
 8000e96:	f043 0301 	orr.w	r3, r3, #1
 8000e9a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed4 <HAL_UART_MspInit+0xfc>)
 8000e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea0:	f003 0301 	and.w	r3, r3, #1
 8000ea4:	60fb      	str	r3, [r7, #12]
 8000ea6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ea8:	230c      	movs	r3, #12
 8000eaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eac:	2302      	movs	r3, #2
 8000eae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000eb8:	2307      	movs	r3, #7
 8000eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ebc:	f107 031c 	add.w	r3, r7, #28
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4805      	ldr	r0, [pc, #20]	@ (8000ed8 <HAL_UART_MspInit+0x100>)
 8000ec4:	f000 faaa 	bl	800141c <HAL_GPIO_Init>
}
 8000ec8:	bf00      	nop
 8000eca:	3730      	adds	r7, #48	@ 0x30
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40011000 	.word	0x40011000
 8000ed4:	40023800 	.word	0x40023800
 8000ed8:	40020000 	.word	0x40020000
 8000edc:	40004400 	.word	0x40004400

08000ee0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08e      	sub	sp, #56	@ 0x38
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000eec:	2300      	movs	r3, #0
 8000eee:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	4b33      	ldr	r3, [pc, #204]	@ (8000fc4 <HAL_InitTick+0xe4>)
 8000ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef8:	4a32      	ldr	r2, [pc, #200]	@ (8000fc4 <HAL_InitTick+0xe4>)
 8000efa:	f043 0310 	orr.w	r3, r3, #16
 8000efe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f00:	4b30      	ldr	r3, [pc, #192]	@ (8000fc4 <HAL_InitTick+0xe4>)
 8000f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f04:	f003 0310 	and.w	r3, r3, #16
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f0c:	f107 0210 	add.w	r2, r7, #16
 8000f10:	f107 0314 	add.w	r3, r7, #20
 8000f14:	4611      	mov	r1, r2
 8000f16:	4618      	mov	r0, r3
 8000f18:	f000 fd48 	bl	80019ac <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000f1c:	6a3b      	ldr	r3, [r7, #32]
 8000f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d103      	bne.n	8000f2e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000f26:	f000 fd19 	bl	800195c <HAL_RCC_GetPCLK1Freq>
 8000f2a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000f2c:	e004      	b.n	8000f38 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000f2e:	f000 fd15 	bl	800195c <HAL_RCC_GetPCLK1Freq>
 8000f32:	4603      	mov	r3, r0
 8000f34:	005b      	lsls	r3, r3, #1
 8000f36:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f3a:	4a23      	ldr	r2, [pc, #140]	@ (8000fc8 <HAL_InitTick+0xe8>)
 8000f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f40:	0c9b      	lsrs	r3, r3, #18
 8000f42:	3b01      	subs	r3, #1
 8000f44:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000f46:	4b21      	ldr	r3, [pc, #132]	@ (8000fcc <HAL_InitTick+0xec>)
 8000f48:	4a21      	ldr	r2, [pc, #132]	@ (8000fd0 <HAL_InitTick+0xf0>)
 8000f4a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000f4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fcc <HAL_InitTick+0xec>)
 8000f4e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000f52:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000f54:	4a1d      	ldr	r2, [pc, #116]	@ (8000fcc <HAL_InitTick+0xec>)
 8000f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f58:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000fcc <HAL_InitTick+0xec>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f60:	4b1a      	ldr	r3, [pc, #104]	@ (8000fcc <HAL_InitTick+0xec>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f66:	4b19      	ldr	r3, [pc, #100]	@ (8000fcc <HAL_InitTick+0xec>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000f6c:	4817      	ldr	r0, [pc, #92]	@ (8000fcc <HAL_InitTick+0xec>)
 8000f6e:	f001 fa1d 	bl	80023ac <HAL_TIM_Base_Init>
 8000f72:	4603      	mov	r3, r0
 8000f74:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000f78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d11b      	bne.n	8000fb8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000f80:	4812      	ldr	r0, [pc, #72]	@ (8000fcc <HAL_InitTick+0xec>)
 8000f82:	f001 fa6d 	bl	8002460 <HAL_TIM_Base_Start_IT>
 8000f86:	4603      	mov	r3, r0
 8000f88:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000f8c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d111      	bne.n	8000fb8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000f94:	2036      	movs	r0, #54	@ 0x36
 8000f96:	f000 f9a1 	bl	80012dc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b0f      	cmp	r3, #15
 8000f9e:	d808      	bhi.n	8000fb2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	6879      	ldr	r1, [r7, #4]
 8000fa4:	2036      	movs	r0, #54	@ 0x36
 8000fa6:	f000 f97d 	bl	80012a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000faa:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd4 <HAL_InitTick+0xf4>)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6013      	str	r3, [r2, #0]
 8000fb0:	e002      	b.n	8000fb8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000fb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3738      	adds	r7, #56	@ 0x38
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40023800 	.word	0x40023800
 8000fc8:	431bde83 	.word	0x431bde83
 8000fcc:	20000608 	.word	0x20000608
 8000fd0:	40001000 	.word	0x40001000
 8000fd4:	20000034 	.word	0x20000034

08000fd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <NMI_Handler+0x4>

08000fe0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <HardFault_Handler+0x4>

08000fe8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fec:	bf00      	nop
 8000fee:	e7fd      	b.n	8000fec <MemManage_Handler+0x4>

08000ff0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <BusFault_Handler+0x4>

08000ff8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ffc:	bf00      	nop
 8000ffe:	e7fd      	b.n	8000ffc <UsageFault_Handler+0x4>

08001000 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001004:	bf00      	nop
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
	...

08001010 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001014:	4802      	ldr	r0, [pc, #8]	@ (8001020 <USART1_IRQHandler+0x10>)
 8001016:	f001 fd9d 	bl	8002b54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	20000130 	.word	0x20000130

08001024 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001028:	4802      	ldr	r0, [pc, #8]	@ (8001034 <TIM6_DAC_IRQHandler+0x10>)
 800102a:	f001 fa89 	bl	8002540 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20000608 	.word	0x20000608

08001038 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800103c:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <SystemInit+0x20>)
 800103e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001042:	4a05      	ldr	r2, [pc, #20]	@ (8001058 <SystemInit+0x20>)
 8001044:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001048:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800104c:	bf00      	nop
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	e000ed00 	.word	0xe000ed00

0800105c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800105c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001094 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001060:	f7ff ffea 	bl	8001038 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001064:	480c      	ldr	r0, [pc, #48]	@ (8001098 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001066:	490d      	ldr	r1, [pc, #52]	@ (800109c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001068:	4a0d      	ldr	r2, [pc, #52]	@ (80010a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800106a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800106c:	e002      	b.n	8001074 <LoopCopyDataInit>

0800106e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800106e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001070:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001072:	3304      	adds	r3, #4

08001074 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001074:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001076:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001078:	d3f9      	bcc.n	800106e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800107a:	4a0a      	ldr	r2, [pc, #40]	@ (80010a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800107c:	4c0a      	ldr	r4, [pc, #40]	@ (80010a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800107e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001080:	e001      	b.n	8001086 <LoopFillZerobss>

08001082 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001082:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001084:	3204      	adds	r2, #4

08001086 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001086:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001088:	d3fb      	bcc.n	8001082 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800108a:	f005 fdbb 	bl	8006c04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800108e:	f7ff fb75 	bl	800077c <main>
  bx  lr    
 8001092:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001094:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001098:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800109c:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80010a0:	0800706c 	.word	0x0800706c
  ldr r2, =_sbss
 80010a4:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80010a8:	2000517c 	.word	0x2000517c

080010ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010ac:	e7fe      	b.n	80010ac <ADC_IRQHandler>
	...

080010b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010b4:	4b0e      	ldr	r3, [pc, #56]	@ (80010f0 <HAL_Init+0x40>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a0d      	ldr	r2, [pc, #52]	@ (80010f0 <HAL_Init+0x40>)
 80010ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010c0:	4b0b      	ldr	r3, [pc, #44]	@ (80010f0 <HAL_Init+0x40>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a0a      	ldr	r2, [pc, #40]	@ (80010f0 <HAL_Init+0x40>)
 80010c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010cc:	4b08      	ldr	r3, [pc, #32]	@ (80010f0 <HAL_Init+0x40>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a07      	ldr	r2, [pc, #28]	@ (80010f0 <HAL_Init+0x40>)
 80010d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010d8:	2003      	movs	r0, #3
 80010da:	f000 f8d8 	bl	800128e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010de:	200f      	movs	r0, #15
 80010e0:	f7ff fefe 	bl	8000ee0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010e4:	f7ff fe4c 	bl	8000d80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40023c00 	.word	0x40023c00

080010f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010f8:	4b06      	ldr	r3, [pc, #24]	@ (8001114 <HAL_IncTick+0x20>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	461a      	mov	r2, r3
 80010fe:	4b06      	ldr	r3, [pc, #24]	@ (8001118 <HAL_IncTick+0x24>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4413      	add	r3, r2
 8001104:	4a04      	ldr	r2, [pc, #16]	@ (8001118 <HAL_IncTick+0x24>)
 8001106:	6013      	str	r3, [r2, #0]
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	20000038 	.word	0x20000038
 8001118:	20000650 	.word	0x20000650

0800111c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  return uwTick;
 8001120:	4b03      	ldr	r3, [pc, #12]	@ (8001130 <HAL_GetTick+0x14>)
 8001122:	681b      	ldr	r3, [r3, #0]
}
 8001124:	4618      	mov	r0, r3
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	20000650 	.word	0x20000650

08001134 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001134:	b480      	push	{r7}
 8001136:	b085      	sub	sp, #20
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f003 0307 	and.w	r3, r3, #7
 8001142:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001144:	4b0c      	ldr	r3, [pc, #48]	@ (8001178 <__NVIC_SetPriorityGrouping+0x44>)
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800114a:	68ba      	ldr	r2, [r7, #8]
 800114c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001150:	4013      	ands	r3, r2
 8001152:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800115c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001160:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001164:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001166:	4a04      	ldr	r2, [pc, #16]	@ (8001178 <__NVIC_SetPriorityGrouping+0x44>)
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	60d3      	str	r3, [r2, #12]
}
 800116c:	bf00      	nop
 800116e:	3714      	adds	r7, #20
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr
 8001178:	e000ed00 	.word	0xe000ed00

0800117c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001180:	4b04      	ldr	r3, [pc, #16]	@ (8001194 <__NVIC_GetPriorityGrouping+0x18>)
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	0a1b      	lsrs	r3, r3, #8
 8001186:	f003 0307 	and.w	r3, r3, #7
}
 800118a:	4618      	mov	r0, r3
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	e000ed00 	.word	0xe000ed00

08001198 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	db0b      	blt.n	80011c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	f003 021f 	and.w	r2, r3, #31
 80011b0:	4907      	ldr	r1, [pc, #28]	@ (80011d0 <__NVIC_EnableIRQ+0x38>)
 80011b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b6:	095b      	lsrs	r3, r3, #5
 80011b8:	2001      	movs	r0, #1
 80011ba:	fa00 f202 	lsl.w	r2, r0, r2
 80011be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011c2:	bf00      	nop
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	e000e100 	.word	0xe000e100

080011d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	6039      	str	r1, [r7, #0]
 80011de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	db0a      	blt.n	80011fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	b2da      	uxtb	r2, r3
 80011ec:	490c      	ldr	r1, [pc, #48]	@ (8001220 <__NVIC_SetPriority+0x4c>)
 80011ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f2:	0112      	lsls	r2, r2, #4
 80011f4:	b2d2      	uxtb	r2, r2
 80011f6:	440b      	add	r3, r1
 80011f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011fc:	e00a      	b.n	8001214 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	b2da      	uxtb	r2, r3
 8001202:	4908      	ldr	r1, [pc, #32]	@ (8001224 <__NVIC_SetPriority+0x50>)
 8001204:	79fb      	ldrb	r3, [r7, #7]
 8001206:	f003 030f 	and.w	r3, r3, #15
 800120a:	3b04      	subs	r3, #4
 800120c:	0112      	lsls	r2, r2, #4
 800120e:	b2d2      	uxtb	r2, r2
 8001210:	440b      	add	r3, r1
 8001212:	761a      	strb	r2, [r3, #24]
}
 8001214:	bf00      	nop
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	e000e100 	.word	0xe000e100
 8001224:	e000ed00 	.word	0xe000ed00

08001228 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001228:	b480      	push	{r7}
 800122a:	b089      	sub	sp, #36	@ 0x24
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	60b9      	str	r1, [r7, #8]
 8001232:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	f003 0307 	and.w	r3, r3, #7
 800123a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	f1c3 0307 	rsb	r3, r3, #7
 8001242:	2b04      	cmp	r3, #4
 8001244:	bf28      	it	cs
 8001246:	2304      	movcs	r3, #4
 8001248:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	3304      	adds	r3, #4
 800124e:	2b06      	cmp	r3, #6
 8001250:	d902      	bls.n	8001258 <NVIC_EncodePriority+0x30>
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	3b03      	subs	r3, #3
 8001256:	e000      	b.n	800125a <NVIC_EncodePriority+0x32>
 8001258:	2300      	movs	r3, #0
 800125a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800125c:	f04f 32ff 	mov.w	r2, #4294967295
 8001260:	69bb      	ldr	r3, [r7, #24]
 8001262:	fa02 f303 	lsl.w	r3, r2, r3
 8001266:	43da      	mvns	r2, r3
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	401a      	ands	r2, r3
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001270:	f04f 31ff 	mov.w	r1, #4294967295
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	fa01 f303 	lsl.w	r3, r1, r3
 800127a:	43d9      	mvns	r1, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001280:	4313      	orrs	r3, r2
         );
}
 8001282:	4618      	mov	r0, r3
 8001284:	3724      	adds	r7, #36	@ 0x24
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	b082      	sub	sp, #8
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff ff4c 	bl	8001134 <__NVIC_SetPriorityGrouping>
}
 800129c:	bf00      	nop
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
 80012b0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012b2:	2300      	movs	r3, #0
 80012b4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012b6:	f7ff ff61 	bl	800117c <__NVIC_GetPriorityGrouping>
 80012ba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	68b9      	ldr	r1, [r7, #8]
 80012c0:	6978      	ldr	r0, [r7, #20]
 80012c2:	f7ff ffb1 	bl	8001228 <NVIC_EncodePriority>
 80012c6:	4602      	mov	r2, r0
 80012c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012cc:	4611      	mov	r1, r2
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff ff80 	bl	80011d4 <__NVIC_SetPriority>
}
 80012d4:	bf00      	nop
 80012d6:	3718      	adds	r7, #24
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff ff54 	bl	8001198 <__NVIC_EnableIRQ>
}
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001304:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001306:	f7ff ff09 	bl	800111c <HAL_GetTick>
 800130a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001312:	b2db      	uxtb	r3, r3
 8001314:	2b02      	cmp	r3, #2
 8001316:	d008      	beq.n	800132a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2280      	movs	r2, #128	@ 0x80
 800131c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2200      	movs	r2, #0
 8001322:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e052      	b.n	80013d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f022 0216 	bic.w	r2, r2, #22
 8001338:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	695a      	ldr	r2, [r3, #20]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001348:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134e:	2b00      	cmp	r3, #0
 8001350:	d103      	bne.n	800135a <HAL_DMA_Abort+0x62>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001356:	2b00      	cmp	r3, #0
 8001358:	d007      	beq.n	800136a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f022 0208 	bic.w	r2, r2, #8
 8001368:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f022 0201 	bic.w	r2, r2, #1
 8001378:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800137a:	e013      	b.n	80013a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800137c:	f7ff fece 	bl	800111c <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	2b05      	cmp	r3, #5
 8001388:	d90c      	bls.n	80013a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2220      	movs	r2, #32
 800138e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2203      	movs	r2, #3
 8001394:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2200      	movs	r2, #0
 800139c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80013a0:	2303      	movs	r3, #3
 80013a2:	e015      	b.n	80013d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1e4      	bne.n	800137c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013b6:	223f      	movs	r2, #63	@ 0x3f
 80013b8:	409a      	lsls	r2, r3
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2201      	movs	r2, #1
 80013c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2200      	movs	r2, #0
 80013ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80013ce:	2300      	movs	r3, #0
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3710      	adds	r7, #16
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d004      	beq.n	80013f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2280      	movs	r2, #128	@ 0x80
 80013f0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e00c      	b.n	8001410 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2205      	movs	r2, #5
 80013fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f022 0201 	bic.w	r2, r2, #1
 800140c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800140e:	2300      	movs	r3, #0
}
 8001410:	4618      	mov	r0, r3
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800141c:	b480      	push	{r7}
 800141e:	b089      	sub	sp, #36	@ 0x24
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800142a:	2300      	movs	r3, #0
 800142c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800142e:	2300      	movs	r3, #0
 8001430:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001432:	2300      	movs	r3, #0
 8001434:	61fb      	str	r3, [r7, #28]
 8001436:	e165      	b.n	8001704 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001438:	2201      	movs	r2, #1
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	fa02 f303 	lsl.w	r3, r2, r3
 8001440:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	697a      	ldr	r2, [r7, #20]
 8001448:	4013      	ands	r3, r2
 800144a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	429a      	cmp	r2, r3
 8001452:	f040 8154 	bne.w	80016fe <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f003 0303 	and.w	r3, r3, #3
 800145e:	2b01      	cmp	r3, #1
 8001460:	d005      	beq.n	800146e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800146a:	2b02      	cmp	r3, #2
 800146c:	d130      	bne.n	80014d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	2203      	movs	r2, #3
 800147a:	fa02 f303 	lsl.w	r3, r2, r3
 800147e:	43db      	mvns	r3, r3
 8001480:	69ba      	ldr	r2, [r7, #24]
 8001482:	4013      	ands	r3, r2
 8001484:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	68da      	ldr	r2, [r3, #12]
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	fa02 f303 	lsl.w	r3, r2, r3
 8001492:	69ba      	ldr	r2, [r7, #24]
 8001494:	4313      	orrs	r3, r2
 8001496:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	69ba      	ldr	r2, [r7, #24]
 800149c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014a4:	2201      	movs	r2, #1
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ac:	43db      	mvns	r3, r3
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	4013      	ands	r3, r2
 80014b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	091b      	lsrs	r3, r3, #4
 80014ba:	f003 0201 	and.w	r2, r3, #1
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	fa02 f303 	lsl.w	r3, r2, r3
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f003 0303 	and.w	r3, r3, #3
 80014d8:	2b03      	cmp	r3, #3
 80014da:	d017      	beq.n	800150c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	005b      	lsls	r3, r3, #1
 80014e6:	2203      	movs	r2, #3
 80014e8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ec:	43db      	mvns	r3, r3
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	4013      	ands	r3, r2
 80014f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	689a      	ldr	r2, [r3, #8]
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001500:	69ba      	ldr	r2, [r7, #24]
 8001502:	4313      	orrs	r3, r2
 8001504:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	69ba      	ldr	r2, [r7, #24]
 800150a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f003 0303 	and.w	r3, r3, #3
 8001514:	2b02      	cmp	r3, #2
 8001516:	d123      	bne.n	8001560 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	08da      	lsrs	r2, r3, #3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	3208      	adds	r2, #8
 8001520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001524:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	f003 0307 	and.w	r3, r3, #7
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	220f      	movs	r2, #15
 8001530:	fa02 f303 	lsl.w	r3, r2, r3
 8001534:	43db      	mvns	r3, r3
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	4013      	ands	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	691a      	ldr	r2, [r3, #16]
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	f003 0307 	and.w	r3, r3, #7
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	4313      	orrs	r3, r2
 8001550:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001552:	69fb      	ldr	r3, [r7, #28]
 8001554:	08da      	lsrs	r2, r3, #3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	3208      	adds	r2, #8
 800155a:	69b9      	ldr	r1, [r7, #24]
 800155c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	2203      	movs	r2, #3
 800156c:	fa02 f303 	lsl.w	r3, r2, r3
 8001570:	43db      	mvns	r3, r3
 8001572:	69ba      	ldr	r2, [r7, #24]
 8001574:	4013      	ands	r3, r2
 8001576:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f003 0203 	and.w	r2, r3, #3
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	69ba      	ldr	r2, [r7, #24]
 800158a:	4313      	orrs	r3, r2
 800158c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800159c:	2b00      	cmp	r3, #0
 800159e:	f000 80ae 	beq.w	80016fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	4b5d      	ldr	r3, [pc, #372]	@ (800171c <HAL_GPIO_Init+0x300>)
 80015a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015aa:	4a5c      	ldr	r2, [pc, #368]	@ (800171c <HAL_GPIO_Init+0x300>)
 80015ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80015b2:	4b5a      	ldr	r3, [pc, #360]	@ (800171c <HAL_GPIO_Init+0x300>)
 80015b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015be:	4a58      	ldr	r2, [pc, #352]	@ (8001720 <HAL_GPIO_Init+0x304>)
 80015c0:	69fb      	ldr	r3, [r7, #28]
 80015c2:	089b      	lsrs	r3, r3, #2
 80015c4:	3302      	adds	r3, #2
 80015c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015cc:	69fb      	ldr	r3, [r7, #28]
 80015ce:	f003 0303 	and.w	r3, r3, #3
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	220f      	movs	r2, #15
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	43db      	mvns	r3, r3
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	4013      	ands	r3, r2
 80015e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4a4f      	ldr	r2, [pc, #316]	@ (8001724 <HAL_GPIO_Init+0x308>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d025      	beq.n	8001636 <HAL_GPIO_Init+0x21a>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4a4e      	ldr	r2, [pc, #312]	@ (8001728 <HAL_GPIO_Init+0x30c>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d01f      	beq.n	8001632 <HAL_GPIO_Init+0x216>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a4d      	ldr	r2, [pc, #308]	@ (800172c <HAL_GPIO_Init+0x310>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d019      	beq.n	800162e <HAL_GPIO_Init+0x212>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a4c      	ldr	r2, [pc, #304]	@ (8001730 <HAL_GPIO_Init+0x314>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d013      	beq.n	800162a <HAL_GPIO_Init+0x20e>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a4b      	ldr	r2, [pc, #300]	@ (8001734 <HAL_GPIO_Init+0x318>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d00d      	beq.n	8001626 <HAL_GPIO_Init+0x20a>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a4a      	ldr	r2, [pc, #296]	@ (8001738 <HAL_GPIO_Init+0x31c>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d007      	beq.n	8001622 <HAL_GPIO_Init+0x206>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a49      	ldr	r2, [pc, #292]	@ (800173c <HAL_GPIO_Init+0x320>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d101      	bne.n	800161e <HAL_GPIO_Init+0x202>
 800161a:	2306      	movs	r3, #6
 800161c:	e00c      	b.n	8001638 <HAL_GPIO_Init+0x21c>
 800161e:	2307      	movs	r3, #7
 8001620:	e00a      	b.n	8001638 <HAL_GPIO_Init+0x21c>
 8001622:	2305      	movs	r3, #5
 8001624:	e008      	b.n	8001638 <HAL_GPIO_Init+0x21c>
 8001626:	2304      	movs	r3, #4
 8001628:	e006      	b.n	8001638 <HAL_GPIO_Init+0x21c>
 800162a:	2303      	movs	r3, #3
 800162c:	e004      	b.n	8001638 <HAL_GPIO_Init+0x21c>
 800162e:	2302      	movs	r3, #2
 8001630:	e002      	b.n	8001638 <HAL_GPIO_Init+0x21c>
 8001632:	2301      	movs	r3, #1
 8001634:	e000      	b.n	8001638 <HAL_GPIO_Init+0x21c>
 8001636:	2300      	movs	r3, #0
 8001638:	69fa      	ldr	r2, [r7, #28]
 800163a:	f002 0203 	and.w	r2, r2, #3
 800163e:	0092      	lsls	r2, r2, #2
 8001640:	4093      	lsls	r3, r2
 8001642:	69ba      	ldr	r2, [r7, #24]
 8001644:	4313      	orrs	r3, r2
 8001646:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001648:	4935      	ldr	r1, [pc, #212]	@ (8001720 <HAL_GPIO_Init+0x304>)
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	089b      	lsrs	r3, r3, #2
 800164e:	3302      	adds	r3, #2
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001656:	4b3a      	ldr	r3, [pc, #232]	@ (8001740 <HAL_GPIO_Init+0x324>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	43db      	mvns	r3, r3
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	4013      	ands	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d003      	beq.n	800167a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001672:	69ba      	ldr	r2, [r7, #24]
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	4313      	orrs	r3, r2
 8001678:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800167a:	4a31      	ldr	r2, [pc, #196]	@ (8001740 <HAL_GPIO_Init+0x324>)
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001680:	4b2f      	ldr	r3, [pc, #188]	@ (8001740 <HAL_GPIO_Init+0x324>)
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	43db      	mvns	r3, r3
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	4013      	ands	r3, r2
 800168e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d003      	beq.n	80016a4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016a4:	4a26      	ldr	r2, [pc, #152]	@ (8001740 <HAL_GPIO_Init+0x324>)
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016aa:	4b25      	ldr	r3, [pc, #148]	@ (8001740 <HAL_GPIO_Init+0x324>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	43db      	mvns	r3, r3
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	4013      	ands	r3, r2
 80016b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d003      	beq.n	80016ce <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80016c6:	69ba      	ldr	r2, [r7, #24]
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001740 <HAL_GPIO_Init+0x324>)
 80016d0:	69bb      	ldr	r3, [r7, #24]
 80016d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001740 <HAL_GPIO_Init+0x324>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	43db      	mvns	r3, r3
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	4013      	ands	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d003      	beq.n	80016f8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016f8:	4a11      	ldr	r2, [pc, #68]	@ (8001740 <HAL_GPIO_Init+0x324>)
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	3301      	adds	r3, #1
 8001702:	61fb      	str	r3, [r7, #28]
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	2b0f      	cmp	r3, #15
 8001708:	f67f ae96 	bls.w	8001438 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800170c:	bf00      	nop
 800170e:	bf00      	nop
 8001710:	3724      	adds	r7, #36	@ 0x24
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	40023800 	.word	0x40023800
 8001720:	40013800 	.word	0x40013800
 8001724:	40020000 	.word	0x40020000
 8001728:	40020400 	.word	0x40020400
 800172c:	40020800 	.word	0x40020800
 8001730:	40020c00 	.word	0x40020c00
 8001734:	40021000 	.word	0x40021000
 8001738:	40021400 	.word	0x40021400
 800173c:	40021800 	.word	0x40021800
 8001740:	40013c00 	.word	0x40013c00

08001744 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	460b      	mov	r3, r1
 800174e:	807b      	strh	r3, [r7, #2]
 8001750:	4613      	mov	r3, r2
 8001752:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001754:	787b      	ldrb	r3, [r7, #1]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d003      	beq.n	8001762 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800175a:	887a      	ldrh	r2, [r7, #2]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001760:	e003      	b.n	800176a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001762:	887b      	ldrh	r3, [r7, #2]
 8001764:	041a      	lsls	r2, r3, #16
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	619a      	str	r2, [r3, #24]
}
 800176a:	bf00      	nop
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
	...

08001778 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d101      	bne.n	800178c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	e0cc      	b.n	8001926 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800178c:	4b68      	ldr	r3, [pc, #416]	@ (8001930 <HAL_RCC_ClockConfig+0x1b8>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f003 030f 	and.w	r3, r3, #15
 8001794:	683a      	ldr	r2, [r7, #0]
 8001796:	429a      	cmp	r2, r3
 8001798:	d90c      	bls.n	80017b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800179a:	4b65      	ldr	r3, [pc, #404]	@ (8001930 <HAL_RCC_ClockConfig+0x1b8>)
 800179c:	683a      	ldr	r2, [r7, #0]
 800179e:	b2d2      	uxtb	r2, r2
 80017a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017a2:	4b63      	ldr	r3, [pc, #396]	@ (8001930 <HAL_RCC_ClockConfig+0x1b8>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 030f 	and.w	r3, r3, #15
 80017aa:	683a      	ldr	r2, [r7, #0]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d001      	beq.n	80017b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	e0b8      	b.n	8001926 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0302 	and.w	r3, r3, #2
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d020      	beq.n	8001802 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 0304 	and.w	r3, r3, #4
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d005      	beq.n	80017d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017cc:	4b59      	ldr	r3, [pc, #356]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	4a58      	ldr	r2, [pc, #352]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 80017d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80017d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0308 	and.w	r3, r3, #8
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d005      	beq.n	80017f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017e4:	4b53      	ldr	r3, [pc, #332]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	4a52      	ldr	r2, [pc, #328]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 80017ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80017ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017f0:	4b50      	ldr	r3, [pc, #320]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	494d      	ldr	r1, [pc, #308]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 80017fe:	4313      	orrs	r3, r2
 8001800:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 0301 	and.w	r3, r3, #1
 800180a:	2b00      	cmp	r3, #0
 800180c:	d044      	beq.n	8001898 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	2b01      	cmp	r3, #1
 8001814:	d107      	bne.n	8001826 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001816:	4b47      	ldr	r3, [pc, #284]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d119      	bne.n	8001856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e07f      	b.n	8001926 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	2b02      	cmp	r3, #2
 800182c:	d003      	beq.n	8001836 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001832:	2b03      	cmp	r3, #3
 8001834:	d107      	bne.n	8001846 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001836:	4b3f      	ldr	r3, [pc, #252]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d109      	bne.n	8001856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e06f      	b.n	8001926 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001846:	4b3b      	ldr	r3, [pc, #236]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f003 0302 	and.w	r3, r3, #2
 800184e:	2b00      	cmp	r3, #0
 8001850:	d101      	bne.n	8001856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e067      	b.n	8001926 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001856:	4b37      	ldr	r3, [pc, #220]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	f023 0203 	bic.w	r2, r3, #3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	4934      	ldr	r1, [pc, #208]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 8001864:	4313      	orrs	r3, r2
 8001866:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001868:	f7ff fc58 	bl	800111c <HAL_GetTick>
 800186c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800186e:	e00a      	b.n	8001886 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001870:	f7ff fc54 	bl	800111c <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800187e:	4293      	cmp	r3, r2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e04f      	b.n	8001926 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001886:	4b2b      	ldr	r3, [pc, #172]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	f003 020c 	and.w	r2, r3, #12
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	429a      	cmp	r2, r3
 8001896:	d1eb      	bne.n	8001870 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001898:	4b25      	ldr	r3, [pc, #148]	@ (8001930 <HAL_RCC_ClockConfig+0x1b8>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 030f 	and.w	r3, r3, #15
 80018a0:	683a      	ldr	r2, [r7, #0]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d20c      	bcs.n	80018c0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018a6:	4b22      	ldr	r3, [pc, #136]	@ (8001930 <HAL_RCC_ClockConfig+0x1b8>)
 80018a8:	683a      	ldr	r2, [r7, #0]
 80018aa:	b2d2      	uxtb	r2, r2
 80018ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ae:	4b20      	ldr	r3, [pc, #128]	@ (8001930 <HAL_RCC_ClockConfig+0x1b8>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 030f 	and.w	r3, r3, #15
 80018b6:	683a      	ldr	r2, [r7, #0]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d001      	beq.n	80018c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e032      	b.n	8001926 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0304 	and.w	r3, r3, #4
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d008      	beq.n	80018de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018cc:	4b19      	ldr	r3, [pc, #100]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	4916      	ldr	r1, [pc, #88]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 80018da:	4313      	orrs	r3, r2
 80018dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0308 	and.w	r3, r3, #8
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d009      	beq.n	80018fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018ea:	4b12      	ldr	r3, [pc, #72]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	691b      	ldr	r3, [r3, #16]
 80018f6:	00db      	lsls	r3, r3, #3
 80018f8:	490e      	ldr	r1, [pc, #56]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 80018fa:	4313      	orrs	r3, r2
 80018fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018fe:	f000 f887 	bl	8001a10 <HAL_RCC_GetSysClockFreq>
 8001902:	4602      	mov	r2, r0
 8001904:	4b0b      	ldr	r3, [pc, #44]	@ (8001934 <HAL_RCC_ClockConfig+0x1bc>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	091b      	lsrs	r3, r3, #4
 800190a:	f003 030f 	and.w	r3, r3, #15
 800190e:	490a      	ldr	r1, [pc, #40]	@ (8001938 <HAL_RCC_ClockConfig+0x1c0>)
 8001910:	5ccb      	ldrb	r3, [r1, r3]
 8001912:	fa22 f303 	lsr.w	r3, r2, r3
 8001916:	4a09      	ldr	r2, [pc, #36]	@ (800193c <HAL_RCC_ClockConfig+0x1c4>)
 8001918:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800191a:	4b09      	ldr	r3, [pc, #36]	@ (8001940 <HAL_RCC_ClockConfig+0x1c8>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff fade 	bl	8000ee0 <HAL_InitTick>

  return HAL_OK;
 8001924:	2300      	movs	r3, #0
}
 8001926:	4618      	mov	r0, r3
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40023c00 	.word	0x40023c00
 8001934:	40023800 	.word	0x40023800
 8001938:	08007044 	.word	0x08007044
 800193c:	20000030 	.word	0x20000030
 8001940:	20000034 	.word	0x20000034

08001944 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001948:	4b03      	ldr	r3, [pc, #12]	@ (8001958 <HAL_RCC_GetHCLKFreq+0x14>)
 800194a:	681b      	ldr	r3, [r3, #0]
}
 800194c:	4618      	mov	r0, r3
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	20000030 	.word	0x20000030

0800195c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001960:	f7ff fff0 	bl	8001944 <HAL_RCC_GetHCLKFreq>
 8001964:	4602      	mov	r2, r0
 8001966:	4b05      	ldr	r3, [pc, #20]	@ (800197c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	0a9b      	lsrs	r3, r3, #10
 800196c:	f003 0307 	and.w	r3, r3, #7
 8001970:	4903      	ldr	r1, [pc, #12]	@ (8001980 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001972:	5ccb      	ldrb	r3, [r1, r3]
 8001974:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001978:	4618      	mov	r0, r3
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40023800 	.word	0x40023800
 8001980:	08007054 	.word	0x08007054

08001984 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001988:	f7ff ffdc 	bl	8001944 <HAL_RCC_GetHCLKFreq>
 800198c:	4602      	mov	r2, r0
 800198e:	4b05      	ldr	r3, [pc, #20]	@ (80019a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	0b5b      	lsrs	r3, r3, #13
 8001994:	f003 0307 	and.w	r3, r3, #7
 8001998:	4903      	ldr	r1, [pc, #12]	@ (80019a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800199a:	5ccb      	ldrb	r3, [r1, r3]
 800199c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40023800 	.word	0x40023800
 80019a8:	08007054 	.word	0x08007054

080019ac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	220f      	movs	r2, #15
 80019ba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80019bc:	4b12      	ldr	r3, [pc, #72]	@ (8001a08 <HAL_RCC_GetClockConfig+0x5c>)
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f003 0203 	and.w	r2, r3, #3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80019c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a08 <HAL_RCC_GetClockConfig+0x5c>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80019d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a08 <HAL_RCC_GetClockConfig+0x5c>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80019e0:	4b09      	ldr	r3, [pc, #36]	@ (8001a08 <HAL_RCC_GetClockConfig+0x5c>)
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	08db      	lsrs	r3, r3, #3
 80019e6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80019ee:	4b07      	ldr	r3, [pc, #28]	@ (8001a0c <HAL_RCC_GetClockConfig+0x60>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 020f 	and.w	r2, r3, #15
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	601a      	str	r2, [r3, #0]
}
 80019fa:	bf00      	nop
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	40023c00 	.word	0x40023c00

08001a10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a14:	b0ae      	sub	sp, #184	@ 0xb8
 8001a16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001a24:	2300      	movs	r3, #0
 8001a26:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001a30:	2300      	movs	r3, #0
 8001a32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a36:	4bcb      	ldr	r3, [pc, #812]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	f003 030c 	and.w	r3, r3, #12
 8001a3e:	2b0c      	cmp	r3, #12
 8001a40:	f200 8206 	bhi.w	8001e50 <HAL_RCC_GetSysClockFreq+0x440>
 8001a44:	a201      	add	r2, pc, #4	@ (adr r2, 8001a4c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a4a:	bf00      	nop
 8001a4c:	08001a81 	.word	0x08001a81
 8001a50:	08001e51 	.word	0x08001e51
 8001a54:	08001e51 	.word	0x08001e51
 8001a58:	08001e51 	.word	0x08001e51
 8001a5c:	08001a89 	.word	0x08001a89
 8001a60:	08001e51 	.word	0x08001e51
 8001a64:	08001e51 	.word	0x08001e51
 8001a68:	08001e51 	.word	0x08001e51
 8001a6c:	08001a91 	.word	0x08001a91
 8001a70:	08001e51 	.word	0x08001e51
 8001a74:	08001e51 	.word	0x08001e51
 8001a78:	08001e51 	.word	0x08001e51
 8001a7c:	08001c81 	.word	0x08001c81
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a80:	4bb9      	ldr	r3, [pc, #740]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x358>)
 8001a82:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a86:	e1e7      	b.n	8001e58 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a88:	4bb8      	ldr	r3, [pc, #736]	@ (8001d6c <HAL_RCC_GetSysClockFreq+0x35c>)
 8001a8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a8e:	e1e3      	b.n	8001e58 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a90:	4bb4      	ldr	r3, [pc, #720]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a9c:	4bb1      	ldr	r3, [pc, #708]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d071      	beq.n	8001b8c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001aa8:	4bae      	ldr	r3, [pc, #696]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0x354>)
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	099b      	lsrs	r3, r3, #6
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001ab4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001ab8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001abc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ac0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001aca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001ace:	4622      	mov	r2, r4
 8001ad0:	462b      	mov	r3, r5
 8001ad2:	f04f 0000 	mov.w	r0, #0
 8001ad6:	f04f 0100 	mov.w	r1, #0
 8001ada:	0159      	lsls	r1, r3, #5
 8001adc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ae0:	0150      	lsls	r0, r2, #5
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	4621      	mov	r1, r4
 8001ae8:	1a51      	subs	r1, r2, r1
 8001aea:	6439      	str	r1, [r7, #64]	@ 0x40
 8001aec:	4629      	mov	r1, r5
 8001aee:	eb63 0301 	sbc.w	r3, r3, r1
 8001af2:	647b      	str	r3, [r7, #68]	@ 0x44
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	f04f 0300 	mov.w	r3, #0
 8001afc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001b00:	4649      	mov	r1, r9
 8001b02:	018b      	lsls	r3, r1, #6
 8001b04:	4641      	mov	r1, r8
 8001b06:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b0a:	4641      	mov	r1, r8
 8001b0c:	018a      	lsls	r2, r1, #6
 8001b0e:	4641      	mov	r1, r8
 8001b10:	1a51      	subs	r1, r2, r1
 8001b12:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001b14:	4649      	mov	r1, r9
 8001b16:	eb63 0301 	sbc.w	r3, r3, r1
 8001b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b1c:	f04f 0200 	mov.w	r2, #0
 8001b20:	f04f 0300 	mov.w	r3, #0
 8001b24:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001b28:	4649      	mov	r1, r9
 8001b2a:	00cb      	lsls	r3, r1, #3
 8001b2c:	4641      	mov	r1, r8
 8001b2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001b32:	4641      	mov	r1, r8
 8001b34:	00ca      	lsls	r2, r1, #3
 8001b36:	4610      	mov	r0, r2
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	4622      	mov	r2, r4
 8001b3e:	189b      	adds	r3, r3, r2
 8001b40:	633b      	str	r3, [r7, #48]	@ 0x30
 8001b42:	462b      	mov	r3, r5
 8001b44:	460a      	mov	r2, r1
 8001b46:	eb42 0303 	adc.w	r3, r2, r3
 8001b4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b4c:	f04f 0200 	mov.w	r2, #0
 8001b50:	f04f 0300 	mov.w	r3, #0
 8001b54:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001b58:	4629      	mov	r1, r5
 8001b5a:	024b      	lsls	r3, r1, #9
 8001b5c:	4621      	mov	r1, r4
 8001b5e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b62:	4621      	mov	r1, r4
 8001b64:	024a      	lsls	r2, r1, #9
 8001b66:	4610      	mov	r0, r2
 8001b68:	4619      	mov	r1, r3
 8001b6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001b6e:	2200      	movs	r2, #0
 8001b70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001b74:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001b78:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001b7c:	f7fe fb48 	bl	8000210 <__aeabi_uldivmod>
 8001b80:	4602      	mov	r2, r0
 8001b82:	460b      	mov	r3, r1
 8001b84:	4613      	mov	r3, r2
 8001b86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001b8a:	e067      	b.n	8001c5c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b8c:	4b75      	ldr	r3, [pc, #468]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0x354>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	099b      	lsrs	r3, r3, #6
 8001b92:	2200      	movs	r2, #0
 8001b94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001b98:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001b9c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001ba0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ba4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001baa:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001bae:	4622      	mov	r2, r4
 8001bb0:	462b      	mov	r3, r5
 8001bb2:	f04f 0000 	mov.w	r0, #0
 8001bb6:	f04f 0100 	mov.w	r1, #0
 8001bba:	0159      	lsls	r1, r3, #5
 8001bbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bc0:	0150      	lsls	r0, r2, #5
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	4621      	mov	r1, r4
 8001bc8:	1a51      	subs	r1, r2, r1
 8001bca:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001bcc:	4629      	mov	r1, r5
 8001bce:	eb63 0301 	sbc.w	r3, r3, r1
 8001bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bd4:	f04f 0200 	mov.w	r2, #0
 8001bd8:	f04f 0300 	mov.w	r3, #0
 8001bdc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001be0:	4649      	mov	r1, r9
 8001be2:	018b      	lsls	r3, r1, #6
 8001be4:	4641      	mov	r1, r8
 8001be6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bea:	4641      	mov	r1, r8
 8001bec:	018a      	lsls	r2, r1, #6
 8001bee:	4641      	mov	r1, r8
 8001bf0:	ebb2 0a01 	subs.w	sl, r2, r1
 8001bf4:	4649      	mov	r1, r9
 8001bf6:	eb63 0b01 	sbc.w	fp, r3, r1
 8001bfa:	f04f 0200 	mov.w	r2, #0
 8001bfe:	f04f 0300 	mov.w	r3, #0
 8001c02:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001c06:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001c0a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001c0e:	4692      	mov	sl, r2
 8001c10:	469b      	mov	fp, r3
 8001c12:	4623      	mov	r3, r4
 8001c14:	eb1a 0303 	adds.w	r3, sl, r3
 8001c18:	623b      	str	r3, [r7, #32]
 8001c1a:	462b      	mov	r3, r5
 8001c1c:	eb4b 0303 	adc.w	r3, fp, r3
 8001c20:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c22:	f04f 0200 	mov.w	r2, #0
 8001c26:	f04f 0300 	mov.w	r3, #0
 8001c2a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001c2e:	4629      	mov	r1, r5
 8001c30:	028b      	lsls	r3, r1, #10
 8001c32:	4621      	mov	r1, r4
 8001c34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c38:	4621      	mov	r1, r4
 8001c3a:	028a      	lsls	r2, r1, #10
 8001c3c:	4610      	mov	r0, r2
 8001c3e:	4619      	mov	r1, r3
 8001c40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001c44:	2200      	movs	r2, #0
 8001c46:	673b      	str	r3, [r7, #112]	@ 0x70
 8001c48:	677a      	str	r2, [r7, #116]	@ 0x74
 8001c4a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001c4e:	f7fe fadf 	bl	8000210 <__aeabi_uldivmod>
 8001c52:	4602      	mov	r2, r0
 8001c54:	460b      	mov	r3, r1
 8001c56:	4613      	mov	r3, r2
 8001c58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001c5c:	4b41      	ldr	r3, [pc, #260]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	0c1b      	lsrs	r3, r3, #16
 8001c62:	f003 0303 	and.w	r3, r3, #3
 8001c66:	3301      	adds	r3, #1
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001c6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001c72:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c7e:	e0eb      	b.n	8001e58 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c80:	4b38      	ldr	r3, [pc, #224]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c8c:	4b35      	ldr	r3, [pc, #212]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d06b      	beq.n	8001d70 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c98:	4b32      	ldr	r3, [pc, #200]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	099b      	lsrs	r3, r3, #6
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001ca2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001ca4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001caa:	663b      	str	r3, [r7, #96]	@ 0x60
 8001cac:	2300      	movs	r3, #0
 8001cae:	667b      	str	r3, [r7, #100]	@ 0x64
 8001cb0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001cb4:	4622      	mov	r2, r4
 8001cb6:	462b      	mov	r3, r5
 8001cb8:	f04f 0000 	mov.w	r0, #0
 8001cbc:	f04f 0100 	mov.w	r1, #0
 8001cc0:	0159      	lsls	r1, r3, #5
 8001cc2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cc6:	0150      	lsls	r0, r2, #5
 8001cc8:	4602      	mov	r2, r0
 8001cca:	460b      	mov	r3, r1
 8001ccc:	4621      	mov	r1, r4
 8001cce:	1a51      	subs	r1, r2, r1
 8001cd0:	61b9      	str	r1, [r7, #24]
 8001cd2:	4629      	mov	r1, r5
 8001cd4:	eb63 0301 	sbc.w	r3, r3, r1
 8001cd8:	61fb      	str	r3, [r7, #28]
 8001cda:	f04f 0200 	mov.w	r2, #0
 8001cde:	f04f 0300 	mov.w	r3, #0
 8001ce2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001ce6:	4659      	mov	r1, fp
 8001ce8:	018b      	lsls	r3, r1, #6
 8001cea:	4651      	mov	r1, sl
 8001cec:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cf0:	4651      	mov	r1, sl
 8001cf2:	018a      	lsls	r2, r1, #6
 8001cf4:	4651      	mov	r1, sl
 8001cf6:	ebb2 0801 	subs.w	r8, r2, r1
 8001cfa:	4659      	mov	r1, fp
 8001cfc:	eb63 0901 	sbc.w	r9, r3, r1
 8001d00:	f04f 0200 	mov.w	r2, #0
 8001d04:	f04f 0300 	mov.w	r3, #0
 8001d08:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d0c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d10:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d14:	4690      	mov	r8, r2
 8001d16:	4699      	mov	r9, r3
 8001d18:	4623      	mov	r3, r4
 8001d1a:	eb18 0303 	adds.w	r3, r8, r3
 8001d1e:	613b      	str	r3, [r7, #16]
 8001d20:	462b      	mov	r3, r5
 8001d22:	eb49 0303 	adc.w	r3, r9, r3
 8001d26:	617b      	str	r3, [r7, #20]
 8001d28:	f04f 0200 	mov.w	r2, #0
 8001d2c:	f04f 0300 	mov.w	r3, #0
 8001d30:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001d34:	4629      	mov	r1, r5
 8001d36:	024b      	lsls	r3, r1, #9
 8001d38:	4621      	mov	r1, r4
 8001d3a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d3e:	4621      	mov	r1, r4
 8001d40:	024a      	lsls	r2, r1, #9
 8001d42:	4610      	mov	r0, r2
 8001d44:	4619      	mov	r1, r3
 8001d46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001d4e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001d50:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001d54:	f7fe fa5c 	bl	8000210 <__aeabi_uldivmod>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001d62:	e065      	b.n	8001e30 <HAL_RCC_GetSysClockFreq+0x420>
 8001d64:	40023800 	.word	0x40023800
 8001d68:	00f42400 	.word	0x00f42400
 8001d6c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d70:	4b3d      	ldr	r3, [pc, #244]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x458>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	099b      	lsrs	r3, r3, #6
 8001d76:	2200      	movs	r2, #0
 8001d78:	4618      	mov	r0, r3
 8001d7a:	4611      	mov	r1, r2
 8001d7c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001d80:	653b      	str	r3, [r7, #80]	@ 0x50
 8001d82:	2300      	movs	r3, #0
 8001d84:	657b      	str	r3, [r7, #84]	@ 0x54
 8001d86:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001d8a:	4642      	mov	r2, r8
 8001d8c:	464b      	mov	r3, r9
 8001d8e:	f04f 0000 	mov.w	r0, #0
 8001d92:	f04f 0100 	mov.w	r1, #0
 8001d96:	0159      	lsls	r1, r3, #5
 8001d98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d9c:	0150      	lsls	r0, r2, #5
 8001d9e:	4602      	mov	r2, r0
 8001da0:	460b      	mov	r3, r1
 8001da2:	4641      	mov	r1, r8
 8001da4:	1a51      	subs	r1, r2, r1
 8001da6:	60b9      	str	r1, [r7, #8]
 8001da8:	4649      	mov	r1, r9
 8001daa:	eb63 0301 	sbc.w	r3, r3, r1
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	f04f 0200 	mov.w	r2, #0
 8001db4:	f04f 0300 	mov.w	r3, #0
 8001db8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001dbc:	4659      	mov	r1, fp
 8001dbe:	018b      	lsls	r3, r1, #6
 8001dc0:	4651      	mov	r1, sl
 8001dc2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001dc6:	4651      	mov	r1, sl
 8001dc8:	018a      	lsls	r2, r1, #6
 8001dca:	4651      	mov	r1, sl
 8001dcc:	1a54      	subs	r4, r2, r1
 8001dce:	4659      	mov	r1, fp
 8001dd0:	eb63 0501 	sbc.w	r5, r3, r1
 8001dd4:	f04f 0200 	mov.w	r2, #0
 8001dd8:	f04f 0300 	mov.w	r3, #0
 8001ddc:	00eb      	lsls	r3, r5, #3
 8001dde:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001de2:	00e2      	lsls	r2, r4, #3
 8001de4:	4614      	mov	r4, r2
 8001de6:	461d      	mov	r5, r3
 8001de8:	4643      	mov	r3, r8
 8001dea:	18e3      	adds	r3, r4, r3
 8001dec:	603b      	str	r3, [r7, #0]
 8001dee:	464b      	mov	r3, r9
 8001df0:	eb45 0303 	adc.w	r3, r5, r3
 8001df4:	607b      	str	r3, [r7, #4]
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	f04f 0300 	mov.w	r3, #0
 8001dfe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001e02:	4629      	mov	r1, r5
 8001e04:	028b      	lsls	r3, r1, #10
 8001e06:	4621      	mov	r1, r4
 8001e08:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e0c:	4621      	mov	r1, r4
 8001e0e:	028a      	lsls	r2, r1, #10
 8001e10:	4610      	mov	r0, r2
 8001e12:	4619      	mov	r1, r3
 8001e14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e18:	2200      	movs	r2, #0
 8001e1a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001e1c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001e1e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001e22:	f7fe f9f5 	bl	8000210 <__aeabi_uldivmod>
 8001e26:	4602      	mov	r2, r0
 8001e28:	460b      	mov	r3, r1
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001e30:	4b0d      	ldr	r3, [pc, #52]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x458>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	0f1b      	lsrs	r3, r3, #28
 8001e36:	f003 0307 	and.w	r3, r3, #7
 8001e3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001e3e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001e42:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e4e:	e003      	b.n	8001e58 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e50:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <HAL_RCC_GetSysClockFreq+0x45c>)
 8001e52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e56:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e58:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	37b8      	adds	r7, #184	@ 0xb8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e66:	bf00      	nop
 8001e68:	40023800 	.word	0x40023800
 8001e6c:	00f42400 	.word	0x00f42400

08001e70 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d101      	bne.n	8001e82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e28d      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	f000 8083 	beq.w	8001f96 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001e90:	4b94      	ldr	r3, [pc, #592]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	f003 030c 	and.w	r3, r3, #12
 8001e98:	2b04      	cmp	r3, #4
 8001e9a:	d019      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001e9c:	4b91      	ldr	r3, [pc, #580]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f003 030c 	and.w	r3, r3, #12
        || \
 8001ea4:	2b08      	cmp	r3, #8
 8001ea6:	d106      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001ea8:	4b8e      	ldr	r3, [pc, #568]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eb0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001eb4:	d00c      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001eb6:	4b8b      	ldr	r3, [pc, #556]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001ebe:	2b0c      	cmp	r3, #12
 8001ec0:	d112      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ec2:	4b88      	ldr	r3, [pc, #544]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ece:	d10b      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ed0:	4b84      	ldr	r3, [pc, #528]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d05b      	beq.n	8001f94 <HAL_RCC_OscConfig+0x124>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d157      	bne.n	8001f94 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e25a      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ef0:	d106      	bne.n	8001f00 <HAL_RCC_OscConfig+0x90>
 8001ef2:	4b7c      	ldr	r3, [pc, #496]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a7b      	ldr	r2, [pc, #492]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001ef8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	e01d      	b.n	8001f3c <HAL_RCC_OscConfig+0xcc>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f08:	d10c      	bne.n	8001f24 <HAL_RCC_OscConfig+0xb4>
 8001f0a:	4b76      	ldr	r3, [pc, #472]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a75      	ldr	r2, [pc, #468]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001f10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f14:	6013      	str	r3, [r2, #0]
 8001f16:	4b73      	ldr	r3, [pc, #460]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a72      	ldr	r2, [pc, #456]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001f1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f20:	6013      	str	r3, [r2, #0]
 8001f22:	e00b      	b.n	8001f3c <HAL_RCC_OscConfig+0xcc>
 8001f24:	4b6f      	ldr	r3, [pc, #444]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a6e      	ldr	r2, [pc, #440]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001f2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f2e:	6013      	str	r3, [r2, #0]
 8001f30:	4b6c      	ldr	r3, [pc, #432]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a6b      	ldr	r2, [pc, #428]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001f36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d013      	beq.n	8001f6c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f44:	f7ff f8ea 	bl	800111c <HAL_GetTick>
 8001f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f4a:	e008      	b.n	8001f5e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f4c:	f7ff f8e6 	bl	800111c <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	2b64      	cmp	r3, #100	@ 0x64
 8001f58:	d901      	bls.n	8001f5e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e21f      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f5e:	4b61      	ldr	r3, [pc, #388]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d0f0      	beq.n	8001f4c <HAL_RCC_OscConfig+0xdc>
 8001f6a:	e014      	b.n	8001f96 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f6c:	f7ff f8d6 	bl	800111c <HAL_GetTick>
 8001f70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f72:	e008      	b.n	8001f86 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f74:	f7ff f8d2 	bl	800111c <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	2b64      	cmp	r3, #100	@ 0x64
 8001f80:	d901      	bls.n	8001f86 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e20b      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f86:	4b57      	ldr	r3, [pc, #348]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d1f0      	bne.n	8001f74 <HAL_RCC_OscConfig+0x104>
 8001f92:	e000      	b.n	8001f96 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d06f      	beq.n	8002082 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001fa2:	4b50      	ldr	r3, [pc, #320]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	f003 030c 	and.w	r3, r3, #12
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d017      	beq.n	8001fde <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001fae:	4b4d      	ldr	r3, [pc, #308]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	f003 030c 	and.w	r3, r3, #12
        || \
 8001fb6:	2b08      	cmp	r3, #8
 8001fb8:	d105      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001fba:	4b4a      	ldr	r3, [pc, #296]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d00b      	beq.n	8001fde <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fc6:	4b47      	ldr	r3, [pc, #284]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001fce:	2b0c      	cmp	r3, #12
 8001fd0:	d11c      	bne.n	800200c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fd2:	4b44      	ldr	r3, [pc, #272]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d116      	bne.n	800200c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fde:	4b41      	ldr	r3, [pc, #260]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d005      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x186>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d001      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e1d3      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ff6:	4b3b      	ldr	r3, [pc, #236]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	00db      	lsls	r3, r3, #3
 8002004:	4937      	ldr	r1, [pc, #220]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8002006:	4313      	orrs	r3, r2
 8002008:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800200a:	e03a      	b.n	8002082 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d020      	beq.n	8002056 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002014:	4b34      	ldr	r3, [pc, #208]	@ (80020e8 <HAL_RCC_OscConfig+0x278>)
 8002016:	2201      	movs	r2, #1
 8002018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800201a:	f7ff f87f 	bl	800111c <HAL_GetTick>
 800201e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002020:	e008      	b.n	8002034 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002022:	f7ff f87b 	bl	800111c <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b02      	cmp	r3, #2
 800202e:	d901      	bls.n	8002034 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002030:	2303      	movs	r3, #3
 8002032:	e1b4      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002034:	4b2b      	ldr	r3, [pc, #172]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	2b00      	cmp	r3, #0
 800203e:	d0f0      	beq.n	8002022 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002040:	4b28      	ldr	r3, [pc, #160]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	691b      	ldr	r3, [r3, #16]
 800204c:	00db      	lsls	r3, r3, #3
 800204e:	4925      	ldr	r1, [pc, #148]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8002050:	4313      	orrs	r3, r2
 8002052:	600b      	str	r3, [r1, #0]
 8002054:	e015      	b.n	8002082 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002056:	4b24      	ldr	r3, [pc, #144]	@ (80020e8 <HAL_RCC_OscConfig+0x278>)
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800205c:	f7ff f85e 	bl	800111c <HAL_GetTick>
 8002060:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002064:	f7ff f85a 	bl	800111c <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e193      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002076:	4b1b      	ldr	r3, [pc, #108]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1f0      	bne.n	8002064 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0308 	and.w	r3, r3, #8
 800208a:	2b00      	cmp	r3, #0
 800208c:	d036      	beq.n	80020fc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	695b      	ldr	r3, [r3, #20]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d016      	beq.n	80020c4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002096:	4b15      	ldr	r3, [pc, #84]	@ (80020ec <HAL_RCC_OscConfig+0x27c>)
 8002098:	2201      	movs	r2, #1
 800209a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800209c:	f7ff f83e 	bl	800111c <HAL_GetTick>
 80020a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020a2:	e008      	b.n	80020b6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020a4:	f7ff f83a 	bl	800111c <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	2b02      	cmp	r3, #2
 80020b0:	d901      	bls.n	80020b6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e173      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020b6:	4b0b      	ldr	r3, [pc, #44]	@ (80020e4 <HAL_RCC_OscConfig+0x274>)
 80020b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d0f0      	beq.n	80020a4 <HAL_RCC_OscConfig+0x234>
 80020c2:	e01b      	b.n	80020fc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020c4:	4b09      	ldr	r3, [pc, #36]	@ (80020ec <HAL_RCC_OscConfig+0x27c>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020ca:	f7ff f827 	bl	800111c <HAL_GetTick>
 80020ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020d0:	e00e      	b.n	80020f0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020d2:	f7ff f823 	bl	800111c <HAL_GetTick>
 80020d6:	4602      	mov	r2, r0
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	2b02      	cmp	r3, #2
 80020de:	d907      	bls.n	80020f0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80020e0:	2303      	movs	r3, #3
 80020e2:	e15c      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
 80020e4:	40023800 	.word	0x40023800
 80020e8:	42470000 	.word	0x42470000
 80020ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020f0:	4b8a      	ldr	r3, [pc, #552]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 80020f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020f4:	f003 0302 	and.w	r3, r3, #2
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d1ea      	bne.n	80020d2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0304 	and.w	r3, r3, #4
 8002104:	2b00      	cmp	r3, #0
 8002106:	f000 8097 	beq.w	8002238 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800210a:	2300      	movs	r3, #0
 800210c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800210e:	4b83      	ldr	r3, [pc, #524]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 8002110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002112:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d10f      	bne.n	800213a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	60bb      	str	r3, [r7, #8]
 800211e:	4b7f      	ldr	r3, [pc, #508]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	4a7e      	ldr	r2, [pc, #504]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 8002124:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002128:	6413      	str	r3, [r2, #64]	@ 0x40
 800212a:	4b7c      	ldr	r3, [pc, #496]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002132:	60bb      	str	r3, [r7, #8]
 8002134:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002136:	2301      	movs	r3, #1
 8002138:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800213a:	4b79      	ldr	r3, [pc, #484]	@ (8002320 <HAL_RCC_OscConfig+0x4b0>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002142:	2b00      	cmp	r3, #0
 8002144:	d118      	bne.n	8002178 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002146:	4b76      	ldr	r3, [pc, #472]	@ (8002320 <HAL_RCC_OscConfig+0x4b0>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a75      	ldr	r2, [pc, #468]	@ (8002320 <HAL_RCC_OscConfig+0x4b0>)
 800214c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002150:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002152:	f7fe ffe3 	bl	800111c <HAL_GetTick>
 8002156:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002158:	e008      	b.n	800216c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800215a:	f7fe ffdf 	bl	800111c <HAL_GetTick>
 800215e:	4602      	mov	r2, r0
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	2b02      	cmp	r3, #2
 8002166:	d901      	bls.n	800216c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002168:	2303      	movs	r3, #3
 800216a:	e118      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800216c:	4b6c      	ldr	r3, [pc, #432]	@ (8002320 <HAL_RCC_OscConfig+0x4b0>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002174:	2b00      	cmp	r3, #0
 8002176:	d0f0      	beq.n	800215a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d106      	bne.n	800218e <HAL_RCC_OscConfig+0x31e>
 8002180:	4b66      	ldr	r3, [pc, #408]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 8002182:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002184:	4a65      	ldr	r2, [pc, #404]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 8002186:	f043 0301 	orr.w	r3, r3, #1
 800218a:	6713      	str	r3, [r2, #112]	@ 0x70
 800218c:	e01c      	b.n	80021c8 <HAL_RCC_OscConfig+0x358>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	2b05      	cmp	r3, #5
 8002194:	d10c      	bne.n	80021b0 <HAL_RCC_OscConfig+0x340>
 8002196:	4b61      	ldr	r3, [pc, #388]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 8002198:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800219a:	4a60      	ldr	r2, [pc, #384]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 800219c:	f043 0304 	orr.w	r3, r3, #4
 80021a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80021a2:	4b5e      	ldr	r3, [pc, #376]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 80021a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021a6:	4a5d      	ldr	r2, [pc, #372]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 80021a8:	f043 0301 	orr.w	r3, r3, #1
 80021ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80021ae:	e00b      	b.n	80021c8 <HAL_RCC_OscConfig+0x358>
 80021b0:	4b5a      	ldr	r3, [pc, #360]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 80021b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021b4:	4a59      	ldr	r2, [pc, #356]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 80021b6:	f023 0301 	bic.w	r3, r3, #1
 80021ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80021bc:	4b57      	ldr	r3, [pc, #348]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 80021be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021c0:	4a56      	ldr	r2, [pc, #344]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 80021c2:	f023 0304 	bic.w	r3, r3, #4
 80021c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d015      	beq.n	80021fc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021d0:	f7fe ffa4 	bl	800111c <HAL_GetTick>
 80021d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021d6:	e00a      	b.n	80021ee <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021d8:	f7fe ffa0 	bl	800111c <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e0d7      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ee:	4b4b      	ldr	r3, [pc, #300]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 80021f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d0ee      	beq.n	80021d8 <HAL_RCC_OscConfig+0x368>
 80021fa:	e014      	b.n	8002226 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021fc:	f7fe ff8e 	bl	800111c <HAL_GetTick>
 8002200:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002202:	e00a      	b.n	800221a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002204:	f7fe ff8a 	bl	800111c <HAL_GetTick>
 8002208:	4602      	mov	r2, r0
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002212:	4293      	cmp	r3, r2
 8002214:	d901      	bls.n	800221a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e0c1      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800221a:	4b40      	ldr	r3, [pc, #256]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 800221c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d1ee      	bne.n	8002204 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002226:	7dfb      	ldrb	r3, [r7, #23]
 8002228:	2b01      	cmp	r3, #1
 800222a:	d105      	bne.n	8002238 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800222c:	4b3b      	ldr	r3, [pc, #236]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 800222e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002230:	4a3a      	ldr	r2, [pc, #232]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 8002232:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002236:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	2b00      	cmp	r3, #0
 800223e:	f000 80ad 	beq.w	800239c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002242:	4b36      	ldr	r3, [pc, #216]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f003 030c 	and.w	r3, r3, #12
 800224a:	2b08      	cmp	r3, #8
 800224c:	d060      	beq.n	8002310 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	699b      	ldr	r3, [r3, #24]
 8002252:	2b02      	cmp	r3, #2
 8002254:	d145      	bne.n	80022e2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002256:	4b33      	ldr	r3, [pc, #204]	@ (8002324 <HAL_RCC_OscConfig+0x4b4>)
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800225c:	f7fe ff5e 	bl	800111c <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002264:	f7fe ff5a 	bl	800111c <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e093      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002276:	4b29      	ldr	r3, [pc, #164]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1f0      	bne.n	8002264 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	69da      	ldr	r2, [r3, #28]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6a1b      	ldr	r3, [r3, #32]
 800228a:	431a      	orrs	r2, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002290:	019b      	lsls	r3, r3, #6
 8002292:	431a      	orrs	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002298:	085b      	lsrs	r3, r3, #1
 800229a:	3b01      	subs	r3, #1
 800229c:	041b      	lsls	r3, r3, #16
 800229e:	431a      	orrs	r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022a4:	061b      	lsls	r3, r3, #24
 80022a6:	431a      	orrs	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ac:	071b      	lsls	r3, r3, #28
 80022ae:	491b      	ldr	r1, [pc, #108]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002324 <HAL_RCC_OscConfig+0x4b4>)
 80022b6:	2201      	movs	r2, #1
 80022b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ba:	f7fe ff2f 	bl	800111c <HAL_GetTick>
 80022be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022c0:	e008      	b.n	80022d4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c2:	f7fe ff2b 	bl	800111c <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e064      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022d4:	4b11      	ldr	r3, [pc, #68]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d0f0      	beq.n	80022c2 <HAL_RCC_OscConfig+0x452>
 80022e0:	e05c      	b.n	800239c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022e2:	4b10      	ldr	r3, [pc, #64]	@ (8002324 <HAL_RCC_OscConfig+0x4b4>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e8:	f7fe ff18 	bl	800111c <HAL_GetTick>
 80022ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ee:	e008      	b.n	8002302 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022f0:	f7fe ff14 	bl	800111c <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e04d      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002302:	4b06      	ldr	r3, [pc, #24]	@ (800231c <HAL_RCC_OscConfig+0x4ac>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1f0      	bne.n	80022f0 <HAL_RCC_OscConfig+0x480>
 800230e:	e045      	b.n	800239c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d107      	bne.n	8002328 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e040      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
 800231c:	40023800 	.word	0x40023800
 8002320:	40007000 	.word	0x40007000
 8002324:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002328:	4b1f      	ldr	r3, [pc, #124]	@ (80023a8 <HAL_RCC_OscConfig+0x538>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	699b      	ldr	r3, [r3, #24]
 8002332:	2b01      	cmp	r3, #1
 8002334:	d030      	beq.n	8002398 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002340:	429a      	cmp	r2, r3
 8002342:	d129      	bne.n	8002398 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800234e:	429a      	cmp	r2, r3
 8002350:	d122      	bne.n	8002398 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002352:	68fa      	ldr	r2, [r7, #12]
 8002354:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002358:	4013      	ands	r3, r2
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800235e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002360:	4293      	cmp	r3, r2
 8002362:	d119      	bne.n	8002398 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800236e:	085b      	lsrs	r3, r3, #1
 8002370:	3b01      	subs	r3, #1
 8002372:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002374:	429a      	cmp	r2, r3
 8002376:	d10f      	bne.n	8002398 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002382:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002384:	429a      	cmp	r2, r3
 8002386:	d107      	bne.n	8002398 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002392:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002394:	429a      	cmp	r2, r3
 8002396:	d001      	beq.n	800239c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e000      	b.n	800239e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3718      	adds	r7, #24
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40023800 	.word	0x40023800

080023ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e041      	b.n	8002442 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d106      	bne.n	80023d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 f839 	bl	800244a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2202      	movs	r2, #2
 80023dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	3304      	adds	r3, #4
 80023e8:	4619      	mov	r1, r3
 80023ea:	4610      	mov	r0, r2
 80023ec:	f000 f9c0 	bl	8002770 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800244a:	b480      	push	{r7}
 800244c:	b083      	sub	sp, #12
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002452:	bf00      	nop
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
	...

08002460 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800246e:	b2db      	uxtb	r3, r3
 8002470:	2b01      	cmp	r3, #1
 8002472:	d001      	beq.n	8002478 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e04e      	b.n	8002516 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2202      	movs	r2, #2
 800247c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	68da      	ldr	r2, [r3, #12]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f042 0201 	orr.w	r2, r2, #1
 800248e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a23      	ldr	r2, [pc, #140]	@ (8002524 <HAL_TIM_Base_Start_IT+0xc4>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d022      	beq.n	80024e0 <HAL_TIM_Base_Start_IT+0x80>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024a2:	d01d      	beq.n	80024e0 <HAL_TIM_Base_Start_IT+0x80>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a1f      	ldr	r2, [pc, #124]	@ (8002528 <HAL_TIM_Base_Start_IT+0xc8>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d018      	beq.n	80024e0 <HAL_TIM_Base_Start_IT+0x80>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a1e      	ldr	r2, [pc, #120]	@ (800252c <HAL_TIM_Base_Start_IT+0xcc>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d013      	beq.n	80024e0 <HAL_TIM_Base_Start_IT+0x80>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a1c      	ldr	r2, [pc, #112]	@ (8002530 <HAL_TIM_Base_Start_IT+0xd0>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d00e      	beq.n	80024e0 <HAL_TIM_Base_Start_IT+0x80>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a1b      	ldr	r2, [pc, #108]	@ (8002534 <HAL_TIM_Base_Start_IT+0xd4>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d009      	beq.n	80024e0 <HAL_TIM_Base_Start_IT+0x80>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a19      	ldr	r2, [pc, #100]	@ (8002538 <HAL_TIM_Base_Start_IT+0xd8>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d004      	beq.n	80024e0 <HAL_TIM_Base_Start_IT+0x80>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a18      	ldr	r2, [pc, #96]	@ (800253c <HAL_TIM_Base_Start_IT+0xdc>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d111      	bne.n	8002504 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2b06      	cmp	r3, #6
 80024f0:	d010      	beq.n	8002514 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f042 0201 	orr.w	r2, r2, #1
 8002500:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002502:	e007      	b.n	8002514 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f042 0201 	orr.w	r2, r2, #1
 8002512:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	3714      	adds	r7, #20
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	40010000 	.word	0x40010000
 8002528:	40000400 	.word	0x40000400
 800252c:	40000800 	.word	0x40000800
 8002530:	40000c00 	.word	0x40000c00
 8002534:	40010400 	.word	0x40010400
 8002538:	40014000 	.word	0x40014000
 800253c:	40001800 	.word	0x40001800

08002540 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	691b      	ldr	r3, [r3, #16]
 8002556:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d020      	beq.n	80025a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	f003 0302 	and.w	r3, r3, #2
 8002568:	2b00      	cmp	r3, #0
 800256a:	d01b      	beq.n	80025a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f06f 0202 	mvn.w	r2, #2
 8002574:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2201      	movs	r2, #1
 800257a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	699b      	ldr	r3, [r3, #24]
 8002582:	f003 0303 	and.w	r3, r3, #3
 8002586:	2b00      	cmp	r3, #0
 8002588:	d003      	beq.n	8002592 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 f8d2 	bl	8002734 <HAL_TIM_IC_CaptureCallback>
 8002590:	e005      	b.n	800259e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f000 f8c4 	bl	8002720 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f000 f8d5 	bl	8002748 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	f003 0304 	and.w	r3, r3, #4
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d020      	beq.n	80025f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f003 0304 	and.w	r3, r3, #4
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d01b      	beq.n	80025f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f06f 0204 	mvn.w	r2, #4
 80025c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2202      	movs	r2, #2
 80025c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	699b      	ldr	r3, [r3, #24]
 80025ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d003      	beq.n	80025de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 f8ac 	bl	8002734 <HAL_TIM_IC_CaptureCallback>
 80025dc:	e005      	b.n	80025ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f000 f89e 	bl	8002720 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f000 f8af 	bl	8002748 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	f003 0308 	and.w	r3, r3, #8
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d020      	beq.n	800263c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	f003 0308 	and.w	r3, r3, #8
 8002600:	2b00      	cmp	r3, #0
 8002602:	d01b      	beq.n	800263c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f06f 0208 	mvn.w	r2, #8
 800260c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2204      	movs	r2, #4
 8002612:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	69db      	ldr	r3, [r3, #28]
 800261a:	f003 0303 	and.w	r3, r3, #3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d003      	beq.n	800262a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 f886 	bl	8002734 <HAL_TIM_IC_CaptureCallback>
 8002628:	e005      	b.n	8002636 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f000 f878 	bl	8002720 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f000 f889 	bl	8002748 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	f003 0310 	and.w	r3, r3, #16
 8002642:	2b00      	cmp	r3, #0
 8002644:	d020      	beq.n	8002688 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	f003 0310 	and.w	r3, r3, #16
 800264c:	2b00      	cmp	r3, #0
 800264e:	d01b      	beq.n	8002688 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f06f 0210 	mvn.w	r2, #16
 8002658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2208      	movs	r2, #8
 800265e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	69db      	ldr	r3, [r3, #28]
 8002666:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f000 f860 	bl	8002734 <HAL_TIM_IC_CaptureCallback>
 8002674:	e005      	b.n	8002682 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f000 f852 	bl	8002720 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f000 f863 	bl	8002748 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b00      	cmp	r3, #0
 8002690:	d00c      	beq.n	80026ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	f003 0301 	and.w	r3, r3, #1
 8002698:	2b00      	cmp	r3, #0
 800269a:	d007      	beq.n	80026ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f06f 0201 	mvn.w	r2, #1
 80026a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f7fe fb1a 	bl	8000ce0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00c      	beq.n	80026d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d007      	beq.n	80026d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80026c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 f900 	bl	80028d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d00c      	beq.n	80026f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d007      	beq.n	80026f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80026ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f000 f834 	bl	800275c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	f003 0320 	and.w	r3, r3, #32
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d00c      	beq.n	8002718 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f003 0320 	and.w	r3, r3, #32
 8002704:	2b00      	cmp	r3, #0
 8002706:	d007      	beq.n	8002718 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f06f 0220 	mvn.w	r2, #32
 8002710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f000 f8d2 	bl	80028bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002718:	bf00      	nop
 800271a:	3710      	adds	r7, #16
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002764:	bf00      	nop
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002770:	b480      	push	{r7}
 8002772:	b085      	sub	sp, #20
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	4a43      	ldr	r2, [pc, #268]	@ (8002890 <TIM_Base_SetConfig+0x120>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d013      	beq.n	80027b0 <TIM_Base_SetConfig+0x40>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800278e:	d00f      	beq.n	80027b0 <TIM_Base_SetConfig+0x40>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a40      	ldr	r2, [pc, #256]	@ (8002894 <TIM_Base_SetConfig+0x124>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d00b      	beq.n	80027b0 <TIM_Base_SetConfig+0x40>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	4a3f      	ldr	r2, [pc, #252]	@ (8002898 <TIM_Base_SetConfig+0x128>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d007      	beq.n	80027b0 <TIM_Base_SetConfig+0x40>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	4a3e      	ldr	r2, [pc, #248]	@ (800289c <TIM_Base_SetConfig+0x12c>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d003      	beq.n	80027b0 <TIM_Base_SetConfig+0x40>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	4a3d      	ldr	r2, [pc, #244]	@ (80028a0 <TIM_Base_SetConfig+0x130>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d108      	bne.n	80027c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	68fa      	ldr	r2, [r7, #12]
 80027be:	4313      	orrs	r3, r2
 80027c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a32      	ldr	r2, [pc, #200]	@ (8002890 <TIM_Base_SetConfig+0x120>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d02b      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027d0:	d027      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a2f      	ldr	r2, [pc, #188]	@ (8002894 <TIM_Base_SetConfig+0x124>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d023      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a2e      	ldr	r2, [pc, #184]	@ (8002898 <TIM_Base_SetConfig+0x128>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d01f      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a2d      	ldr	r2, [pc, #180]	@ (800289c <TIM_Base_SetConfig+0x12c>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d01b      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a2c      	ldr	r2, [pc, #176]	@ (80028a0 <TIM_Base_SetConfig+0x130>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d017      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a2b      	ldr	r2, [pc, #172]	@ (80028a4 <TIM_Base_SetConfig+0x134>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d013      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a2a      	ldr	r2, [pc, #168]	@ (80028a8 <TIM_Base_SetConfig+0x138>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d00f      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a29      	ldr	r2, [pc, #164]	@ (80028ac <TIM_Base_SetConfig+0x13c>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d00b      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a28      	ldr	r2, [pc, #160]	@ (80028b0 <TIM_Base_SetConfig+0x140>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d007      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a27      	ldr	r2, [pc, #156]	@ (80028b4 <TIM_Base_SetConfig+0x144>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d003      	beq.n	8002822 <TIM_Base_SetConfig+0xb2>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a26      	ldr	r2, [pc, #152]	@ (80028b8 <TIM_Base_SetConfig+0x148>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d108      	bne.n	8002834 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002828:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	4313      	orrs	r3, r2
 8002832:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	4313      	orrs	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	689a      	ldr	r2, [r3, #8]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a0e      	ldr	r2, [pc, #56]	@ (8002890 <TIM_Base_SetConfig+0x120>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d003      	beq.n	8002862 <TIM_Base_SetConfig+0xf2>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a10      	ldr	r2, [pc, #64]	@ (80028a0 <TIM_Base_SetConfig+0x130>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d103      	bne.n	800286a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	691a      	ldr	r2, [r3, #16]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f043 0204 	orr.w	r2, r3, #4
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2201      	movs	r2, #1
 800287a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	601a      	str	r2, [r3, #0]
}
 8002882:	bf00      	nop
 8002884:	3714      	adds	r7, #20
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	40010000 	.word	0x40010000
 8002894:	40000400 	.word	0x40000400
 8002898:	40000800 	.word	0x40000800
 800289c:	40000c00 	.word	0x40000c00
 80028a0:	40010400 	.word	0x40010400
 80028a4:	40014000 	.word	0x40014000
 80028a8:	40014400 	.word	0x40014400
 80028ac:	40014800 	.word	0x40014800
 80028b0:	40001800 	.word	0x40001800
 80028b4:	40001c00 	.word	0x40001c00
 80028b8:	40002000 	.word	0x40002000

080028bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d101      	bne.n	80028f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e042      	b.n	800297c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d106      	bne.n	8002910 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7fe fa64 	bl	8000dd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2224      	movs	r2, #36	@ 0x24
 8002914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	68da      	ldr	r2, [r3, #12]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002926:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f000 fe09 	bl	8003540 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	691a      	ldr	r2, [r3, #16]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800293c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	695a      	ldr	r2, [r3, #20]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800294c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	68da      	ldr	r2, [r3, #12]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800295c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2220      	movs	r2, #32
 8002968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2220      	movs	r2, #32
 8002970:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3708      	adds	r7, #8
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b08a      	sub	sp, #40	@ 0x28
 8002988:	af02      	add	r7, sp, #8
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	603b      	str	r3, [r7, #0]
 8002990:	4613      	mov	r3, r2
 8002992:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002994:	2300      	movs	r3, #0
 8002996:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	2b20      	cmp	r3, #32
 80029a2:	d175      	bne.n	8002a90 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d002      	beq.n	80029b0 <HAL_UART_Transmit+0x2c>
 80029aa:	88fb      	ldrh	r3, [r7, #6]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e06e      	b.n	8002a92 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2200      	movs	r2, #0
 80029b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2221      	movs	r2, #33	@ 0x21
 80029be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029c2:	f7fe fbab 	bl	800111c <HAL_GetTick>
 80029c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	88fa      	ldrh	r2, [r7, #6]
 80029cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	88fa      	ldrh	r2, [r7, #6]
 80029d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029dc:	d108      	bne.n	80029f0 <HAL_UART_Transmit+0x6c>
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	691b      	ldr	r3, [r3, #16]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d104      	bne.n	80029f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	61bb      	str	r3, [r7, #24]
 80029ee:	e003      	b.n	80029f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029f4:	2300      	movs	r3, #0
 80029f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029f8:	e02e      	b.n	8002a58 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	9300      	str	r3, [sp, #0]
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	2200      	movs	r2, #0
 8002a02:	2180      	movs	r1, #128	@ 0x80
 8002a04:	68f8      	ldr	r0, [r7, #12]
 8002a06:	f000 fb6d 	bl	80030e4 <UART_WaitOnFlagUntilTimeout>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d005      	beq.n	8002a1c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2220      	movs	r2, #32
 8002a14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	e03a      	b.n	8002a92 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002a1c:	69fb      	ldr	r3, [r7, #28]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10b      	bne.n	8002a3a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	461a      	mov	r2, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a30:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	3302      	adds	r3, #2
 8002a36:	61bb      	str	r3, [r7, #24]
 8002a38:	e007      	b.n	8002a4a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	781a      	ldrb	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	3301      	adds	r3, #1
 8002a48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	3b01      	subs	r3, #1
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a5c:	b29b      	uxth	r3, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d1cb      	bne.n	80029fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	2140      	movs	r1, #64	@ 0x40
 8002a6c:	68f8      	ldr	r0, [r7, #12]
 8002a6e:	f000 fb39 	bl	80030e4 <UART_WaitOnFlagUntilTimeout>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d005      	beq.n	8002a84 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2220      	movs	r2, #32
 8002a7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e006      	b.n	8002a92 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2220      	movs	r2, #32
 8002a88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	e000      	b.n	8002a92 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002a90:	2302      	movs	r3, #2
  }
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3720      	adds	r7, #32
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b08c      	sub	sp, #48	@ 0x30
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	60f8      	str	r0, [r7, #12]
 8002aa2:	60b9      	str	r1, [r7, #8]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	2b20      	cmp	r3, #32
 8002ab2:	d14a      	bne.n	8002b4a <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d002      	beq.n	8002ac0 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8002aba:	88fb      	ldrh	r3, [r7, #6]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d101      	bne.n	8002ac4 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e043      	b.n	8002b4c <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8002ad0:	88fb      	ldrh	r3, [r7, #6]
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	68b9      	ldr	r1, [r7, #8]
 8002ad6:	68f8      	ldr	r0, [r7, #12]
 8002ad8:	f000 fb5d 	bl	8003196 <UART_Start_Receive_IT>
 8002adc:	4603      	mov	r3, r0
 8002ade:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8002ae2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d12c      	bne.n	8002b44 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d125      	bne.n	8002b3e <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002af2:	2300      	movs	r3, #0
 8002af4:	613b      	str	r3, [r7, #16]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	613b      	str	r3, [r7, #16]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	613b      	str	r3, [r7, #16]
 8002b06:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	330c      	adds	r3, #12
 8002b0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	e853 3f00 	ldrex	r3, [r3]
 8002b16:	617b      	str	r3, [r7, #20]
   return(result);
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	f043 0310 	orr.w	r3, r3, #16
 8002b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	330c      	adds	r3, #12
 8002b26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b28:	627a      	str	r2, [r7, #36]	@ 0x24
 8002b2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b2c:	6a39      	ldr	r1, [r7, #32]
 8002b2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b30:	e841 2300 	strex	r3, r2, [r1]
 8002b34:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d1e5      	bne.n	8002b08 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8002b3c:	e002      	b.n	8002b44 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8002b44:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b48:	e000      	b.n	8002b4c <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8002b4a:	2302      	movs	r3, #2
  }
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3730      	adds	r7, #48	@ 0x30
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b0ba      	sub	sp, #232	@ 0xe8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	695b      	ldr	r3, [r3, #20]
 8002b76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002b80:	2300      	movs	r3, #0
 8002b82:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002b86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b8a:	f003 030f 	and.w	r3, r3, #15
 8002b8e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002b92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d10f      	bne.n	8002bba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b9e:	f003 0320 	and.w	r3, r3, #32
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d009      	beq.n	8002bba <HAL_UART_IRQHandler+0x66>
 8002ba6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002baa:	f003 0320 	and.w	r3, r3, #32
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d003      	beq.n	8002bba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 fc05 	bl	80033c2 <UART_Receive_IT>
      return;
 8002bb8:	e273      	b.n	80030a2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002bba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	f000 80de 	beq.w	8002d80 <HAL_UART_IRQHandler+0x22c>
 8002bc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d106      	bne.n	8002bde <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002bd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002bd4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	f000 80d1 	beq.w	8002d80 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002bde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d00b      	beq.n	8002c02 <HAL_UART_IRQHandler+0xae>
 8002bea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002bee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d005      	beq.n	8002c02 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bfa:	f043 0201 	orr.w	r2, r3, #1
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c06:	f003 0304 	and.w	r3, r3, #4
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d00b      	beq.n	8002c26 <HAL_UART_IRQHandler+0xd2>
 8002c0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c12:	f003 0301 	and.w	r3, r3, #1
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d005      	beq.n	8002c26 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c1e:	f043 0202 	orr.w	r2, r3, #2
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d00b      	beq.n	8002c4a <HAL_UART_IRQHandler+0xf6>
 8002c32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d005      	beq.n	8002c4a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c42:	f043 0204 	orr.w	r2, r3, #4
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002c4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c4e:	f003 0308 	and.w	r3, r3, #8
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d011      	beq.n	8002c7a <HAL_UART_IRQHandler+0x126>
 8002c56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c5a:	f003 0320 	and.w	r3, r3, #32
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d105      	bne.n	8002c6e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002c62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d005      	beq.n	8002c7a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c72:	f043 0208 	orr.w	r2, r3, #8
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	f000 820a 	beq.w	8003098 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c88:	f003 0320 	and.w	r3, r3, #32
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d008      	beq.n	8002ca2 <HAL_UART_IRQHandler+0x14e>
 8002c90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c94:	f003 0320 	and.w	r3, r3, #32
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d002      	beq.n	8002ca2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f000 fb90 	bl	80033c2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	695b      	ldr	r3, [r3, #20]
 8002ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cac:	2b40      	cmp	r3, #64	@ 0x40
 8002cae:	bf0c      	ite	eq
 8002cb0:	2301      	moveq	r3, #1
 8002cb2:	2300      	movne	r3, #0
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cbe:	f003 0308 	and.w	r3, r3, #8
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d103      	bne.n	8002cce <HAL_UART_IRQHandler+0x17a>
 8002cc6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d04f      	beq.n	8002d6e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 fa9b 	bl	800320a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	695b      	ldr	r3, [r3, #20]
 8002cda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cde:	2b40      	cmp	r3, #64	@ 0x40
 8002ce0:	d141      	bne.n	8002d66 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	3314      	adds	r3, #20
 8002ce8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002cf0:	e853 3f00 	ldrex	r3, [r3]
 8002cf4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002cf8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002cfc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	3314      	adds	r3, #20
 8002d0a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002d0e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002d12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d16:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002d1a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002d1e:	e841 2300 	strex	r3, r2, [r1]
 8002d22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002d26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1d9      	bne.n	8002ce2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d013      	beq.n	8002d5e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d3a:	4a8a      	ldr	r2, [pc, #552]	@ (8002f64 <HAL_UART_IRQHandler+0x410>)
 8002d3c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7fe fb48 	bl	80013d8 <HAL_DMA_Abort_IT>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d016      	beq.n	8002d7c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d58:	4610      	mov	r0, r2
 8002d5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d5c:	e00e      	b.n	8002d7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f000 f9b6 	bl	80030d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d64:	e00a      	b.n	8002d7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f000 f9b2 	bl	80030d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d6c:	e006      	b.n	8002d7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 f9ae 	bl	80030d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002d7a:	e18d      	b.n	8003098 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d7c:	bf00      	nop
    return;
 8002d7e:	e18b      	b.n	8003098 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	f040 8167 	bne.w	8003058 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002d8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d8e:	f003 0310 	and.w	r3, r3, #16
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	f000 8160 	beq.w	8003058 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d9c:	f003 0310 	and.w	r3, r3, #16
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f000 8159 	beq.w	8003058 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002da6:	2300      	movs	r3, #0
 8002da8:	60bb      	str	r3, [r7, #8]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	60bb      	str	r3, [r7, #8]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	60bb      	str	r3, [r7, #8]
 8002dba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	695b      	ldr	r3, [r3, #20]
 8002dc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dc6:	2b40      	cmp	r3, #64	@ 0x40
 8002dc8:	f040 80ce 	bne.w	8002f68 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002dd8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	f000 80a9 	beq.w	8002f34 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002de6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002dea:	429a      	cmp	r2, r3
 8002dec:	f080 80a2 	bcs.w	8002f34 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002df6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e02:	f000 8088 	beq.w	8002f16 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	330c      	adds	r3, #12
 8002e0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e10:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e14:	e853 3f00 	ldrex	r3, [r3]
 8002e18:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002e1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e24:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	330c      	adds	r3, #12
 8002e2e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002e32:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002e36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e3a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002e3e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002e42:	e841 2300 	strex	r3, r2, [r1]
 8002e46:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002e4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d1d9      	bne.n	8002e06 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	3314      	adds	r3, #20
 8002e58:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e5c:	e853 3f00 	ldrex	r3, [r3]
 8002e60:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002e62:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002e64:	f023 0301 	bic.w	r3, r3, #1
 8002e68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	3314      	adds	r3, #20
 8002e72:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002e76:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002e7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e7c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002e7e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002e82:	e841 2300 	strex	r3, r2, [r1]
 8002e86:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002e88:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1e1      	bne.n	8002e52 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	3314      	adds	r3, #20
 8002e94:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002e98:	e853 3f00 	ldrex	r3, [r3]
 8002e9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002e9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ea0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ea4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	3314      	adds	r3, #20
 8002eae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002eb2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002eb4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eb6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002eb8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002eba:	e841 2300 	strex	r3, r2, [r1]
 8002ebe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002ec0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d1e3      	bne.n	8002e8e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2220      	movs	r2, #32
 8002eca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	330c      	adds	r3, #12
 8002eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002edc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ede:	e853 3f00 	ldrex	r3, [r3]
 8002ee2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002ee4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ee6:	f023 0310 	bic.w	r3, r3, #16
 8002eea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	330c      	adds	r3, #12
 8002ef4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002ef8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002efa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002efc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002efe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002f00:	e841 2300 	strex	r3, r2, [r1]
 8002f04:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002f06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d1e3      	bne.n	8002ed4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7fe f9f1 	bl	80012f8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2202      	movs	r2, #2
 8002f1a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f7fd fb05 	bl	800053c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002f32:	e0b3      	b.n	800309c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002f38:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	f040 80ad 	bne.w	800309c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f46:	69db      	ldr	r3, [r3, #28]
 8002f48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f4c:	f040 80a6 	bne.w	800309c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2202      	movs	r2, #2
 8002f54:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f7fd faed 	bl	800053c <HAL_UARTEx_RxEventCallback>
      return;
 8002f62:	e09b      	b.n	800309c <HAL_UART_IRQHandler+0x548>
 8002f64:	080032d1 	.word	0x080032d1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	f000 808e 	beq.w	80030a0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8002f84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f000 8089 	beq.w	80030a0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	330c      	adds	r3, #12
 8002f94:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f98:	e853 3f00 	ldrex	r3, [r3]
 8002f9c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002f9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fa0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002fa4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	330c      	adds	r3, #12
 8002fae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002fb2:	647a      	str	r2, [r7, #68]	@ 0x44
 8002fb4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fb6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002fb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fba:	e841 2300 	strex	r3, r2, [r1]
 8002fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002fc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1e3      	bne.n	8002f8e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	3314      	adds	r3, #20
 8002fcc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd0:	e853 3f00 	ldrex	r3, [r3]
 8002fd4:	623b      	str	r3, [r7, #32]
   return(result);
 8002fd6:	6a3b      	ldr	r3, [r7, #32]
 8002fd8:	f023 0301 	bic.w	r3, r3, #1
 8002fdc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	3314      	adds	r3, #20
 8002fe6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002fea:	633a      	str	r2, [r7, #48]	@ 0x30
 8002fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002ff0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ff2:	e841 2300 	strex	r3, r2, [r1]
 8002ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d1e3      	bne.n	8002fc6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2220      	movs	r2, #32
 8003002:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	330c      	adds	r3, #12
 8003012:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	e853 3f00 	ldrex	r3, [r3]
 800301a:	60fb      	str	r3, [r7, #12]
   return(result);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f023 0310 	bic.w	r3, r3, #16
 8003022:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	330c      	adds	r3, #12
 800302c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003030:	61fa      	str	r2, [r7, #28]
 8003032:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003034:	69b9      	ldr	r1, [r7, #24]
 8003036:	69fa      	ldr	r2, [r7, #28]
 8003038:	e841 2300 	strex	r3, r2, [r1]
 800303c:	617b      	str	r3, [r7, #20]
   return(result);
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d1e3      	bne.n	800300c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2202      	movs	r2, #2
 8003048:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800304a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800304e:	4619      	mov	r1, r3
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f7fd fa73 	bl	800053c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003056:	e023      	b.n	80030a0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800305c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003060:	2b00      	cmp	r3, #0
 8003062:	d009      	beq.n	8003078 <HAL_UART_IRQHandler+0x524>
 8003064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003068:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800306c:	2b00      	cmp	r3, #0
 800306e:	d003      	beq.n	8003078 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f000 f93e 	bl	80032f2 <UART_Transmit_IT>
    return;
 8003076:	e014      	b.n	80030a2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003078:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800307c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003080:	2b00      	cmp	r3, #0
 8003082:	d00e      	beq.n	80030a2 <HAL_UART_IRQHandler+0x54e>
 8003084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800308c:	2b00      	cmp	r3, #0
 800308e:	d008      	beq.n	80030a2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f000 f97e 	bl	8003392 <UART_EndTransmit_IT>
    return;
 8003096:	e004      	b.n	80030a2 <HAL_UART_IRQHandler+0x54e>
    return;
 8003098:	bf00      	nop
 800309a:	e002      	b.n	80030a2 <HAL_UART_IRQHandler+0x54e>
      return;
 800309c:	bf00      	nop
 800309e:	e000      	b.n	80030a2 <HAL_UART_IRQHandler+0x54e>
      return;
 80030a0:	bf00      	nop
  }
}
 80030a2:	37e8      	adds	r7, #232	@ 0xe8
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80030b0:	bf00      	nop
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80030d8:	bf00      	nop
 80030da:	370c      	adds	r7, #12
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr

080030e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	603b      	str	r3, [r7, #0]
 80030f0:	4613      	mov	r3, r2
 80030f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030f4:	e03b      	b.n	800316e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030f6:	6a3b      	ldr	r3, [r7, #32]
 80030f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030fc:	d037      	beq.n	800316e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030fe:	f7fe f80d 	bl	800111c <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	6a3a      	ldr	r2, [r7, #32]
 800310a:	429a      	cmp	r2, r3
 800310c:	d302      	bcc.n	8003114 <UART_WaitOnFlagUntilTimeout+0x30>
 800310e:	6a3b      	ldr	r3, [r7, #32]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d101      	bne.n	8003118 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e03a      	b.n	800318e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	f003 0304 	and.w	r3, r3, #4
 8003122:	2b00      	cmp	r3, #0
 8003124:	d023      	beq.n	800316e <UART_WaitOnFlagUntilTimeout+0x8a>
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	2b80      	cmp	r3, #128	@ 0x80
 800312a:	d020      	beq.n	800316e <UART_WaitOnFlagUntilTimeout+0x8a>
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	2b40      	cmp	r3, #64	@ 0x40
 8003130:	d01d      	beq.n	800316e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0308 	and.w	r3, r3, #8
 800313c:	2b08      	cmp	r3, #8
 800313e:	d116      	bne.n	800316e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003140:	2300      	movs	r3, #0
 8003142:	617b      	str	r3, [r7, #20]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	617b      	str	r3, [r7, #20]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	617b      	str	r3, [r7, #20]
 8003154:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003156:	68f8      	ldr	r0, [r7, #12]
 8003158:	f000 f857 	bl	800320a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2208      	movs	r2, #8
 8003160:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2200      	movs	r2, #0
 8003166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e00f      	b.n	800318e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	4013      	ands	r3, r2
 8003178:	68ba      	ldr	r2, [r7, #8]
 800317a:	429a      	cmp	r2, r3
 800317c:	bf0c      	ite	eq
 800317e:	2301      	moveq	r3, #1
 8003180:	2300      	movne	r3, #0
 8003182:	b2db      	uxtb	r3, r3
 8003184:	461a      	mov	r2, r3
 8003186:	79fb      	ldrb	r3, [r7, #7]
 8003188:	429a      	cmp	r2, r3
 800318a:	d0b4      	beq.n	80030f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3718      	adds	r7, #24
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}

08003196 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003196:	b480      	push	{r7}
 8003198:	b085      	sub	sp, #20
 800319a:	af00      	add	r7, sp, #0
 800319c:	60f8      	str	r0, [r7, #12]
 800319e:	60b9      	str	r1, [r7, #8]
 80031a0:	4613      	mov	r3, r2
 80031a2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	68ba      	ldr	r2, [r7, #8]
 80031a8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	88fa      	ldrh	r2, [r7, #6]
 80031ae:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	88fa      	ldrh	r2, [r7, #6]
 80031b4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2222      	movs	r2, #34	@ 0x22
 80031c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d007      	beq.n	80031dc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	68da      	ldr	r2, [r3, #12]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031da:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	695a      	ldr	r2, [r3, #20]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f042 0201 	orr.w	r2, r2, #1
 80031ea:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	68da      	ldr	r2, [r3, #12]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f042 0220 	orr.w	r2, r2, #32
 80031fa:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3714      	adds	r7, #20
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr

0800320a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800320a:	b480      	push	{r7}
 800320c:	b095      	sub	sp, #84	@ 0x54
 800320e:	af00      	add	r7, sp, #0
 8003210:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	330c      	adds	r3, #12
 8003218:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800321a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800321c:	e853 3f00 	ldrex	r3, [r3]
 8003220:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003224:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003228:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	330c      	adds	r3, #12
 8003230:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003232:	643a      	str	r2, [r7, #64]	@ 0x40
 8003234:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003236:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003238:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800323a:	e841 2300 	strex	r3, r2, [r1]
 800323e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003242:	2b00      	cmp	r3, #0
 8003244:	d1e5      	bne.n	8003212 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	3314      	adds	r3, #20
 800324c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800324e:	6a3b      	ldr	r3, [r7, #32]
 8003250:	e853 3f00 	ldrex	r3, [r3]
 8003254:	61fb      	str	r3, [r7, #28]
   return(result);
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	f023 0301 	bic.w	r3, r3, #1
 800325c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	3314      	adds	r3, #20
 8003264:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003266:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003268:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800326a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800326c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800326e:	e841 2300 	strex	r3, r2, [r1]
 8003272:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003276:	2b00      	cmp	r3, #0
 8003278:	d1e5      	bne.n	8003246 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800327e:	2b01      	cmp	r3, #1
 8003280:	d119      	bne.n	80032b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	330c      	adds	r3, #12
 8003288:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	e853 3f00 	ldrex	r3, [r3]
 8003290:	60bb      	str	r3, [r7, #8]
   return(result);
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	f023 0310 	bic.w	r3, r3, #16
 8003298:	647b      	str	r3, [r7, #68]	@ 0x44
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	330c      	adds	r3, #12
 80032a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80032a2:	61ba      	str	r2, [r7, #24]
 80032a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032a6:	6979      	ldr	r1, [r7, #20]
 80032a8:	69ba      	ldr	r2, [r7, #24]
 80032aa:	e841 2300 	strex	r3, r2, [r1]
 80032ae:	613b      	str	r3, [r7, #16]
   return(result);
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1e5      	bne.n	8003282 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2220      	movs	r2, #32
 80032ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80032c4:	bf00      	nop
 80032c6:	3754      	adds	r7, #84	@ 0x54
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2200      	movs	r2, #0
 80032e2:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80032e4:	68f8      	ldr	r0, [r7, #12]
 80032e6:	f7ff fef3 	bl	80030d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80032ea:	bf00      	nop
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}

080032f2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80032f2:	b480      	push	{r7}
 80032f4:	b085      	sub	sp, #20
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003300:	b2db      	uxtb	r3, r3
 8003302:	2b21      	cmp	r3, #33	@ 0x21
 8003304:	d13e      	bne.n	8003384 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800330e:	d114      	bne.n	800333a <UART_Transmit_IT+0x48>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d110      	bne.n	800333a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a1b      	ldr	r3, [r3, #32]
 800331c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	881b      	ldrh	r3, [r3, #0]
 8003322:	461a      	mov	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800332c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	1c9a      	adds	r2, r3, #2
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	621a      	str	r2, [r3, #32]
 8003338:	e008      	b.n	800334c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	1c59      	adds	r1, r3, #1
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	6211      	str	r1, [r2, #32]
 8003344:	781a      	ldrb	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003350:	b29b      	uxth	r3, r3
 8003352:	3b01      	subs	r3, #1
 8003354:	b29b      	uxth	r3, r3
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	4619      	mov	r1, r3
 800335a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800335c:	2b00      	cmp	r3, #0
 800335e:	d10f      	bne.n	8003380 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68da      	ldr	r2, [r3, #12]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800336e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68da      	ldr	r2, [r3, #12]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800337e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003380:	2300      	movs	r3, #0
 8003382:	e000      	b.n	8003386 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003384:	2302      	movs	r3, #2
  }
}
 8003386:	4618      	mov	r0, r3
 8003388:	3714      	adds	r7, #20
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr

08003392 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b082      	sub	sp, #8
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68da      	ldr	r2, [r3, #12]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033a8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2220      	movs	r2, #32
 80033ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f7ff fe78 	bl	80030a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80033b8:	2300      	movs	r3, #0
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b08c      	sub	sp, #48	@ 0x30
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80033ca:	2300      	movs	r3, #0
 80033cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80033ce:	2300      	movs	r3, #0
 80033d0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b22      	cmp	r3, #34	@ 0x22
 80033dc:	f040 80aa 	bne.w	8003534 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033e8:	d115      	bne.n	8003416 <UART_Receive_IT+0x54>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d111      	bne.n	8003416 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	b29b      	uxth	r3, r3
 8003400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003404:	b29a      	uxth	r2, r3
 8003406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003408:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800340e:	1c9a      	adds	r2, r3, #2
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	629a      	str	r2, [r3, #40]	@ 0x28
 8003414:	e024      	b.n	8003460 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800341a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003424:	d007      	beq.n	8003436 <UART_Receive_IT+0x74>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d10a      	bne.n	8003444 <UART_Receive_IT+0x82>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d106      	bne.n	8003444 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	b2da      	uxtb	r2, r3
 800343e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003440:	701a      	strb	r2, [r3, #0]
 8003442:	e008      	b.n	8003456 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	b2db      	uxtb	r3, r3
 800344c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003450:	b2da      	uxtb	r2, r3
 8003452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003454:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800345a:	1c5a      	adds	r2, r3, #1
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003464:	b29b      	uxth	r3, r3
 8003466:	3b01      	subs	r3, #1
 8003468:	b29b      	uxth	r3, r3
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	4619      	mov	r1, r3
 800346e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003470:	2b00      	cmp	r3, #0
 8003472:	d15d      	bne.n	8003530 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68da      	ldr	r2, [r3, #12]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f022 0220 	bic.w	r2, r2, #32
 8003482:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68da      	ldr	r2, [r3, #12]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003492:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	695a      	ldr	r2, [r3, #20]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f022 0201 	bic.w	r2, r2, #1
 80034a2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2220      	movs	r2, #32
 80034a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d135      	bne.n	8003526 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	330c      	adds	r3, #12
 80034c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	e853 3f00 	ldrex	r3, [r3]
 80034ce:	613b      	str	r3, [r7, #16]
   return(result);
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	f023 0310 	bic.w	r3, r3, #16
 80034d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	330c      	adds	r3, #12
 80034de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034e0:	623a      	str	r2, [r7, #32]
 80034e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034e4:	69f9      	ldr	r1, [r7, #28]
 80034e6:	6a3a      	ldr	r2, [r7, #32]
 80034e8:	e841 2300 	strex	r3, r2, [r1]
 80034ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d1e5      	bne.n	80034c0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0310 	and.w	r3, r3, #16
 80034fe:	2b10      	cmp	r3, #16
 8003500:	d10a      	bne.n	8003518 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003502:	2300      	movs	r3, #0
 8003504:	60fb      	str	r3, [r7, #12]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	60fb      	str	r3, [r7, #12]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	60fb      	str	r3, [r7, #12]
 8003516:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800351c:	4619      	mov	r1, r3
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f7fd f80c 	bl	800053c <HAL_UARTEx_RxEventCallback>
 8003524:	e002      	b.n	800352c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f7ff fdc8 	bl	80030bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800352c:	2300      	movs	r3, #0
 800352e:	e002      	b.n	8003536 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003530:	2300      	movs	r3, #0
 8003532:	e000      	b.n	8003536 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003534:	2302      	movs	r3, #2
  }
}
 8003536:	4618      	mov	r0, r3
 8003538:	3730      	adds	r7, #48	@ 0x30
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
	...

08003540 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003544:	b0c0      	sub	sp, #256	@ 0x100
 8003546:	af00      	add	r7, sp, #0
 8003548:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800354c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800355c:	68d9      	ldr	r1, [r3, #12]
 800355e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	ea40 0301 	orr.w	r3, r0, r1
 8003568:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800356a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800356e:	689a      	ldr	r2, [r3, #8]
 8003570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003574:	691b      	ldr	r3, [r3, #16]
 8003576:	431a      	orrs	r2, r3
 8003578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	431a      	orrs	r2, r3
 8003580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003584:	69db      	ldr	r3, [r3, #28]
 8003586:	4313      	orrs	r3, r2
 8003588:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800358c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003598:	f021 010c 	bic.w	r1, r1, #12
 800359c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80035a6:	430b      	orrs	r3, r1
 80035a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80035aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80035b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ba:	6999      	ldr	r1, [r3, #24]
 80035bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	ea40 0301 	orr.w	r3, r0, r1
 80035c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80035c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	4b8f      	ldr	r3, [pc, #572]	@ (800380c <UART_SetConfig+0x2cc>)
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d005      	beq.n	80035e0 <UART_SetConfig+0xa0>
 80035d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	4b8d      	ldr	r3, [pc, #564]	@ (8003810 <UART_SetConfig+0x2d0>)
 80035dc:	429a      	cmp	r2, r3
 80035de:	d104      	bne.n	80035ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80035e0:	f7fe f9d0 	bl	8001984 <HAL_RCC_GetPCLK2Freq>
 80035e4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80035e8:	e003      	b.n	80035f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80035ea:	f7fe f9b7 	bl	800195c <HAL_RCC_GetPCLK1Freq>
 80035ee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035f6:	69db      	ldr	r3, [r3, #28]
 80035f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035fc:	f040 810c 	bne.w	8003818 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003600:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003604:	2200      	movs	r2, #0
 8003606:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800360a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800360e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003612:	4622      	mov	r2, r4
 8003614:	462b      	mov	r3, r5
 8003616:	1891      	adds	r1, r2, r2
 8003618:	65b9      	str	r1, [r7, #88]	@ 0x58
 800361a:	415b      	adcs	r3, r3
 800361c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800361e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003622:	4621      	mov	r1, r4
 8003624:	eb12 0801 	adds.w	r8, r2, r1
 8003628:	4629      	mov	r1, r5
 800362a:	eb43 0901 	adc.w	r9, r3, r1
 800362e:	f04f 0200 	mov.w	r2, #0
 8003632:	f04f 0300 	mov.w	r3, #0
 8003636:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800363a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800363e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003642:	4690      	mov	r8, r2
 8003644:	4699      	mov	r9, r3
 8003646:	4623      	mov	r3, r4
 8003648:	eb18 0303 	adds.w	r3, r8, r3
 800364c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003650:	462b      	mov	r3, r5
 8003652:	eb49 0303 	adc.w	r3, r9, r3
 8003656:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800365a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003666:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800366a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800366e:	460b      	mov	r3, r1
 8003670:	18db      	adds	r3, r3, r3
 8003672:	653b      	str	r3, [r7, #80]	@ 0x50
 8003674:	4613      	mov	r3, r2
 8003676:	eb42 0303 	adc.w	r3, r2, r3
 800367a:	657b      	str	r3, [r7, #84]	@ 0x54
 800367c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003680:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003684:	f7fc fdc4 	bl	8000210 <__aeabi_uldivmod>
 8003688:	4602      	mov	r2, r0
 800368a:	460b      	mov	r3, r1
 800368c:	4b61      	ldr	r3, [pc, #388]	@ (8003814 <UART_SetConfig+0x2d4>)
 800368e:	fba3 2302 	umull	r2, r3, r3, r2
 8003692:	095b      	lsrs	r3, r3, #5
 8003694:	011c      	lsls	r4, r3, #4
 8003696:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800369a:	2200      	movs	r2, #0
 800369c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80036a0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80036a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80036a8:	4642      	mov	r2, r8
 80036aa:	464b      	mov	r3, r9
 80036ac:	1891      	adds	r1, r2, r2
 80036ae:	64b9      	str	r1, [r7, #72]	@ 0x48
 80036b0:	415b      	adcs	r3, r3
 80036b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80036b8:	4641      	mov	r1, r8
 80036ba:	eb12 0a01 	adds.w	sl, r2, r1
 80036be:	4649      	mov	r1, r9
 80036c0:	eb43 0b01 	adc.w	fp, r3, r1
 80036c4:	f04f 0200 	mov.w	r2, #0
 80036c8:	f04f 0300 	mov.w	r3, #0
 80036cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80036d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80036d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80036d8:	4692      	mov	sl, r2
 80036da:	469b      	mov	fp, r3
 80036dc:	4643      	mov	r3, r8
 80036de:	eb1a 0303 	adds.w	r3, sl, r3
 80036e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80036e6:	464b      	mov	r3, r9
 80036e8:	eb4b 0303 	adc.w	r3, fp, r3
 80036ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80036f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80036fc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003700:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003704:	460b      	mov	r3, r1
 8003706:	18db      	adds	r3, r3, r3
 8003708:	643b      	str	r3, [r7, #64]	@ 0x40
 800370a:	4613      	mov	r3, r2
 800370c:	eb42 0303 	adc.w	r3, r2, r3
 8003710:	647b      	str	r3, [r7, #68]	@ 0x44
 8003712:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003716:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800371a:	f7fc fd79 	bl	8000210 <__aeabi_uldivmod>
 800371e:	4602      	mov	r2, r0
 8003720:	460b      	mov	r3, r1
 8003722:	4611      	mov	r1, r2
 8003724:	4b3b      	ldr	r3, [pc, #236]	@ (8003814 <UART_SetConfig+0x2d4>)
 8003726:	fba3 2301 	umull	r2, r3, r3, r1
 800372a:	095b      	lsrs	r3, r3, #5
 800372c:	2264      	movs	r2, #100	@ 0x64
 800372e:	fb02 f303 	mul.w	r3, r2, r3
 8003732:	1acb      	subs	r3, r1, r3
 8003734:	00db      	lsls	r3, r3, #3
 8003736:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800373a:	4b36      	ldr	r3, [pc, #216]	@ (8003814 <UART_SetConfig+0x2d4>)
 800373c:	fba3 2302 	umull	r2, r3, r3, r2
 8003740:	095b      	lsrs	r3, r3, #5
 8003742:	005b      	lsls	r3, r3, #1
 8003744:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003748:	441c      	add	r4, r3
 800374a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800374e:	2200      	movs	r2, #0
 8003750:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003754:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003758:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800375c:	4642      	mov	r2, r8
 800375e:	464b      	mov	r3, r9
 8003760:	1891      	adds	r1, r2, r2
 8003762:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003764:	415b      	adcs	r3, r3
 8003766:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003768:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800376c:	4641      	mov	r1, r8
 800376e:	1851      	adds	r1, r2, r1
 8003770:	6339      	str	r1, [r7, #48]	@ 0x30
 8003772:	4649      	mov	r1, r9
 8003774:	414b      	adcs	r3, r1
 8003776:	637b      	str	r3, [r7, #52]	@ 0x34
 8003778:	f04f 0200 	mov.w	r2, #0
 800377c:	f04f 0300 	mov.w	r3, #0
 8003780:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003784:	4659      	mov	r1, fp
 8003786:	00cb      	lsls	r3, r1, #3
 8003788:	4651      	mov	r1, sl
 800378a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800378e:	4651      	mov	r1, sl
 8003790:	00ca      	lsls	r2, r1, #3
 8003792:	4610      	mov	r0, r2
 8003794:	4619      	mov	r1, r3
 8003796:	4603      	mov	r3, r0
 8003798:	4642      	mov	r2, r8
 800379a:	189b      	adds	r3, r3, r2
 800379c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80037a0:	464b      	mov	r3, r9
 80037a2:	460a      	mov	r2, r1
 80037a4:	eb42 0303 	adc.w	r3, r2, r3
 80037a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80037ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80037b8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80037bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80037c0:	460b      	mov	r3, r1
 80037c2:	18db      	adds	r3, r3, r3
 80037c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037c6:	4613      	mov	r3, r2
 80037c8:	eb42 0303 	adc.w	r3, r2, r3
 80037cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80037d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80037d6:	f7fc fd1b 	bl	8000210 <__aeabi_uldivmod>
 80037da:	4602      	mov	r2, r0
 80037dc:	460b      	mov	r3, r1
 80037de:	4b0d      	ldr	r3, [pc, #52]	@ (8003814 <UART_SetConfig+0x2d4>)
 80037e0:	fba3 1302 	umull	r1, r3, r3, r2
 80037e4:	095b      	lsrs	r3, r3, #5
 80037e6:	2164      	movs	r1, #100	@ 0x64
 80037e8:	fb01 f303 	mul.w	r3, r1, r3
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	00db      	lsls	r3, r3, #3
 80037f0:	3332      	adds	r3, #50	@ 0x32
 80037f2:	4a08      	ldr	r2, [pc, #32]	@ (8003814 <UART_SetConfig+0x2d4>)
 80037f4:	fba2 2303 	umull	r2, r3, r2, r3
 80037f8:	095b      	lsrs	r3, r3, #5
 80037fa:	f003 0207 	and.w	r2, r3, #7
 80037fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4422      	add	r2, r4
 8003806:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003808:	e106      	b.n	8003a18 <UART_SetConfig+0x4d8>
 800380a:	bf00      	nop
 800380c:	40011000 	.word	0x40011000
 8003810:	40011400 	.word	0x40011400
 8003814:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003818:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800381c:	2200      	movs	r2, #0
 800381e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003822:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003826:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800382a:	4642      	mov	r2, r8
 800382c:	464b      	mov	r3, r9
 800382e:	1891      	adds	r1, r2, r2
 8003830:	6239      	str	r1, [r7, #32]
 8003832:	415b      	adcs	r3, r3
 8003834:	627b      	str	r3, [r7, #36]	@ 0x24
 8003836:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800383a:	4641      	mov	r1, r8
 800383c:	1854      	adds	r4, r2, r1
 800383e:	4649      	mov	r1, r9
 8003840:	eb43 0501 	adc.w	r5, r3, r1
 8003844:	f04f 0200 	mov.w	r2, #0
 8003848:	f04f 0300 	mov.w	r3, #0
 800384c:	00eb      	lsls	r3, r5, #3
 800384e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003852:	00e2      	lsls	r2, r4, #3
 8003854:	4614      	mov	r4, r2
 8003856:	461d      	mov	r5, r3
 8003858:	4643      	mov	r3, r8
 800385a:	18e3      	adds	r3, r4, r3
 800385c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003860:	464b      	mov	r3, r9
 8003862:	eb45 0303 	adc.w	r3, r5, r3
 8003866:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800386a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003876:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800387a:	f04f 0200 	mov.w	r2, #0
 800387e:	f04f 0300 	mov.w	r3, #0
 8003882:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003886:	4629      	mov	r1, r5
 8003888:	008b      	lsls	r3, r1, #2
 800388a:	4621      	mov	r1, r4
 800388c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003890:	4621      	mov	r1, r4
 8003892:	008a      	lsls	r2, r1, #2
 8003894:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003898:	f7fc fcba 	bl	8000210 <__aeabi_uldivmod>
 800389c:	4602      	mov	r2, r0
 800389e:	460b      	mov	r3, r1
 80038a0:	4b60      	ldr	r3, [pc, #384]	@ (8003a24 <UART_SetConfig+0x4e4>)
 80038a2:	fba3 2302 	umull	r2, r3, r3, r2
 80038a6:	095b      	lsrs	r3, r3, #5
 80038a8:	011c      	lsls	r4, r3, #4
 80038aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038ae:	2200      	movs	r2, #0
 80038b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038b4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80038b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80038bc:	4642      	mov	r2, r8
 80038be:	464b      	mov	r3, r9
 80038c0:	1891      	adds	r1, r2, r2
 80038c2:	61b9      	str	r1, [r7, #24]
 80038c4:	415b      	adcs	r3, r3
 80038c6:	61fb      	str	r3, [r7, #28]
 80038c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038cc:	4641      	mov	r1, r8
 80038ce:	1851      	adds	r1, r2, r1
 80038d0:	6139      	str	r1, [r7, #16]
 80038d2:	4649      	mov	r1, r9
 80038d4:	414b      	adcs	r3, r1
 80038d6:	617b      	str	r3, [r7, #20]
 80038d8:	f04f 0200 	mov.w	r2, #0
 80038dc:	f04f 0300 	mov.w	r3, #0
 80038e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038e4:	4659      	mov	r1, fp
 80038e6:	00cb      	lsls	r3, r1, #3
 80038e8:	4651      	mov	r1, sl
 80038ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038ee:	4651      	mov	r1, sl
 80038f0:	00ca      	lsls	r2, r1, #3
 80038f2:	4610      	mov	r0, r2
 80038f4:	4619      	mov	r1, r3
 80038f6:	4603      	mov	r3, r0
 80038f8:	4642      	mov	r2, r8
 80038fa:	189b      	adds	r3, r3, r2
 80038fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003900:	464b      	mov	r3, r9
 8003902:	460a      	mov	r2, r1
 8003904:	eb42 0303 	adc.w	r3, r2, r3
 8003908:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800390c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003916:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003918:	f04f 0200 	mov.w	r2, #0
 800391c:	f04f 0300 	mov.w	r3, #0
 8003920:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003924:	4649      	mov	r1, r9
 8003926:	008b      	lsls	r3, r1, #2
 8003928:	4641      	mov	r1, r8
 800392a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800392e:	4641      	mov	r1, r8
 8003930:	008a      	lsls	r2, r1, #2
 8003932:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003936:	f7fc fc6b 	bl	8000210 <__aeabi_uldivmod>
 800393a:	4602      	mov	r2, r0
 800393c:	460b      	mov	r3, r1
 800393e:	4611      	mov	r1, r2
 8003940:	4b38      	ldr	r3, [pc, #224]	@ (8003a24 <UART_SetConfig+0x4e4>)
 8003942:	fba3 2301 	umull	r2, r3, r3, r1
 8003946:	095b      	lsrs	r3, r3, #5
 8003948:	2264      	movs	r2, #100	@ 0x64
 800394a:	fb02 f303 	mul.w	r3, r2, r3
 800394e:	1acb      	subs	r3, r1, r3
 8003950:	011b      	lsls	r3, r3, #4
 8003952:	3332      	adds	r3, #50	@ 0x32
 8003954:	4a33      	ldr	r2, [pc, #204]	@ (8003a24 <UART_SetConfig+0x4e4>)
 8003956:	fba2 2303 	umull	r2, r3, r2, r3
 800395a:	095b      	lsrs	r3, r3, #5
 800395c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003960:	441c      	add	r4, r3
 8003962:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003966:	2200      	movs	r2, #0
 8003968:	673b      	str	r3, [r7, #112]	@ 0x70
 800396a:	677a      	str	r2, [r7, #116]	@ 0x74
 800396c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003970:	4642      	mov	r2, r8
 8003972:	464b      	mov	r3, r9
 8003974:	1891      	adds	r1, r2, r2
 8003976:	60b9      	str	r1, [r7, #8]
 8003978:	415b      	adcs	r3, r3
 800397a:	60fb      	str	r3, [r7, #12]
 800397c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003980:	4641      	mov	r1, r8
 8003982:	1851      	adds	r1, r2, r1
 8003984:	6039      	str	r1, [r7, #0]
 8003986:	4649      	mov	r1, r9
 8003988:	414b      	adcs	r3, r1
 800398a:	607b      	str	r3, [r7, #4]
 800398c:	f04f 0200 	mov.w	r2, #0
 8003990:	f04f 0300 	mov.w	r3, #0
 8003994:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003998:	4659      	mov	r1, fp
 800399a:	00cb      	lsls	r3, r1, #3
 800399c:	4651      	mov	r1, sl
 800399e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039a2:	4651      	mov	r1, sl
 80039a4:	00ca      	lsls	r2, r1, #3
 80039a6:	4610      	mov	r0, r2
 80039a8:	4619      	mov	r1, r3
 80039aa:	4603      	mov	r3, r0
 80039ac:	4642      	mov	r2, r8
 80039ae:	189b      	adds	r3, r3, r2
 80039b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80039b2:	464b      	mov	r3, r9
 80039b4:	460a      	mov	r2, r1
 80039b6:	eb42 0303 	adc.w	r3, r2, r3
 80039ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80039bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80039c6:	667a      	str	r2, [r7, #100]	@ 0x64
 80039c8:	f04f 0200 	mov.w	r2, #0
 80039cc:	f04f 0300 	mov.w	r3, #0
 80039d0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80039d4:	4649      	mov	r1, r9
 80039d6:	008b      	lsls	r3, r1, #2
 80039d8:	4641      	mov	r1, r8
 80039da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039de:	4641      	mov	r1, r8
 80039e0:	008a      	lsls	r2, r1, #2
 80039e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80039e6:	f7fc fc13 	bl	8000210 <__aeabi_uldivmod>
 80039ea:	4602      	mov	r2, r0
 80039ec:	460b      	mov	r3, r1
 80039ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003a24 <UART_SetConfig+0x4e4>)
 80039f0:	fba3 1302 	umull	r1, r3, r3, r2
 80039f4:	095b      	lsrs	r3, r3, #5
 80039f6:	2164      	movs	r1, #100	@ 0x64
 80039f8:	fb01 f303 	mul.w	r3, r1, r3
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	011b      	lsls	r3, r3, #4
 8003a00:	3332      	adds	r3, #50	@ 0x32
 8003a02:	4a08      	ldr	r2, [pc, #32]	@ (8003a24 <UART_SetConfig+0x4e4>)
 8003a04:	fba2 2303 	umull	r2, r3, r2, r3
 8003a08:	095b      	lsrs	r3, r3, #5
 8003a0a:	f003 020f 	and.w	r2, r3, #15
 8003a0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4422      	add	r2, r4
 8003a16:	609a      	str	r2, [r3, #8]
}
 8003a18:	bf00      	nop
 8003a1a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a24:	51eb851f 	.word	0x51eb851f

08003a28 <__NVIC_SetPriority>:
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	4603      	mov	r3, r0
 8003a30:	6039      	str	r1, [r7, #0]
 8003a32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	db0a      	blt.n	8003a52 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	b2da      	uxtb	r2, r3
 8003a40:	490c      	ldr	r1, [pc, #48]	@ (8003a74 <__NVIC_SetPriority+0x4c>)
 8003a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a46:	0112      	lsls	r2, r2, #4
 8003a48:	b2d2      	uxtb	r2, r2
 8003a4a:	440b      	add	r3, r1
 8003a4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003a50:	e00a      	b.n	8003a68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	b2da      	uxtb	r2, r3
 8003a56:	4908      	ldr	r1, [pc, #32]	@ (8003a78 <__NVIC_SetPriority+0x50>)
 8003a58:	79fb      	ldrb	r3, [r7, #7]
 8003a5a:	f003 030f 	and.w	r3, r3, #15
 8003a5e:	3b04      	subs	r3, #4
 8003a60:	0112      	lsls	r2, r2, #4
 8003a62:	b2d2      	uxtb	r2, r2
 8003a64:	440b      	add	r3, r1
 8003a66:	761a      	strb	r2, [r3, #24]
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr
 8003a74:	e000e100 	.word	0xe000e100
 8003a78:	e000ed00 	.word	0xe000ed00

08003a7c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003a80:	4b05      	ldr	r3, [pc, #20]	@ (8003a98 <SysTick_Handler+0x1c>)
 8003a82:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003a84:	f001 fedc 	bl	8005840 <xTaskGetSchedulerState>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d001      	beq.n	8003a92 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003a8e:	f002 fdd3 	bl	8006638 <xPortSysTickHandler>
  }
}
 8003a92:	bf00      	nop
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	e000e010 	.word	0xe000e010

08003a9c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003aa0:	2100      	movs	r1, #0
 8003aa2:	f06f 0004 	mvn.w	r0, #4
 8003aa6:	f7ff ffbf 	bl	8003a28 <__NVIC_SetPriority>
#endif
}
 8003aaa:	bf00      	nop
 8003aac:	bd80      	pop	{r7, pc}
	...

08003ab0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ab6:	f3ef 8305 	mrs	r3, IPSR
 8003aba:	603b      	str	r3, [r7, #0]
  return(result);
 8003abc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003ac2:	f06f 0305 	mvn.w	r3, #5
 8003ac6:	607b      	str	r3, [r7, #4]
 8003ac8:	e00c      	b.n	8003ae4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003aca:	4b0a      	ldr	r3, [pc, #40]	@ (8003af4 <osKernelInitialize+0x44>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d105      	bne.n	8003ade <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003ad2:	4b08      	ldr	r3, [pc, #32]	@ (8003af4 <osKernelInitialize+0x44>)
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	607b      	str	r3, [r7, #4]
 8003adc:	e002      	b.n	8003ae4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003ade:	f04f 33ff 	mov.w	r3, #4294967295
 8003ae2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003ae4:	687b      	ldr	r3, [r7, #4]
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	20000654 	.word	0x20000654

08003af8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003afe:	f3ef 8305 	mrs	r3, IPSR
 8003b02:	603b      	str	r3, [r7, #0]
  return(result);
 8003b04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003b0a:	f06f 0305 	mvn.w	r3, #5
 8003b0e:	607b      	str	r3, [r7, #4]
 8003b10:	e010      	b.n	8003b34 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003b12:	4b0b      	ldr	r3, [pc, #44]	@ (8003b40 <osKernelStart+0x48>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d109      	bne.n	8003b2e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003b1a:	f7ff ffbf 	bl	8003a9c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003b1e:	4b08      	ldr	r3, [pc, #32]	@ (8003b40 <osKernelStart+0x48>)
 8003b20:	2202      	movs	r2, #2
 8003b22:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003b24:	f001 fa28 	bl	8004f78 <vTaskStartScheduler>
      stat = osOK;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	607b      	str	r3, [r7, #4]
 8003b2c:	e002      	b.n	8003b34 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b32:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003b34:	687b      	ldr	r3, [r7, #4]
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3708      	adds	r7, #8
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	20000654 	.word	0x20000654

08003b44 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b08e      	sub	sp, #56	@ 0x38
 8003b48:	af04      	add	r7, sp, #16
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003b50:	2300      	movs	r3, #0
 8003b52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b54:	f3ef 8305 	mrs	r3, IPSR
 8003b58:	617b      	str	r3, [r7, #20]
  return(result);
 8003b5a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d17e      	bne.n	8003c5e <osThreadNew+0x11a>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d07b      	beq.n	8003c5e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003b66:	2380      	movs	r3, #128	@ 0x80
 8003b68:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003b6a:	2318      	movs	r3, #24
 8003b6c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003b72:	f04f 33ff 	mov.w	r3, #4294967295
 8003b76:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d045      	beq.n	8003c0a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d002      	beq.n	8003b8c <osThreadNew+0x48>
        name = attr->name;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	699b      	ldr	r3, [r3, #24]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d002      	beq.n	8003b9a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d008      	beq.n	8003bb2 <osThreadNew+0x6e>
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	2b38      	cmp	r3, #56	@ 0x38
 8003ba4:	d805      	bhi.n	8003bb2 <osThreadNew+0x6e>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f003 0301 	and.w	r3, r3, #1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <osThreadNew+0x72>
        return (NULL);
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	e054      	b.n	8003c60 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	695b      	ldr	r3, [r3, #20]
 8003bc2:	089b      	lsrs	r3, r3, #2
 8003bc4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d00e      	beq.n	8003bec <osThreadNew+0xa8>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	2ba7      	cmp	r3, #167	@ 0xa7
 8003bd4:	d90a      	bls.n	8003bec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d006      	beq.n	8003bec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d002      	beq.n	8003bec <osThreadNew+0xa8>
        mem = 1;
 8003be6:	2301      	movs	r3, #1
 8003be8:	61bb      	str	r3, [r7, #24]
 8003bea:	e010      	b.n	8003c0e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d10c      	bne.n	8003c0e <osThreadNew+0xca>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d108      	bne.n	8003c0e <osThreadNew+0xca>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	691b      	ldr	r3, [r3, #16]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d104      	bne.n	8003c0e <osThreadNew+0xca>
          mem = 0;
 8003c04:	2300      	movs	r3, #0
 8003c06:	61bb      	str	r3, [r7, #24]
 8003c08:	e001      	b.n	8003c0e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d110      	bne.n	8003c36 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003c1c:	9202      	str	r2, [sp, #8]
 8003c1e:	9301      	str	r3, [sp, #4]
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	9300      	str	r3, [sp, #0]
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	6a3a      	ldr	r2, [r7, #32]
 8003c28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f000 ffb0 	bl	8004b90 <xTaskCreateStatic>
 8003c30:	4603      	mov	r3, r0
 8003c32:	613b      	str	r3, [r7, #16]
 8003c34:	e013      	b.n	8003c5e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d110      	bne.n	8003c5e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003c3c:	6a3b      	ldr	r3, [r7, #32]
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	f107 0310 	add.w	r3, r7, #16
 8003c44:	9301      	str	r3, [sp, #4]
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	9300      	str	r3, [sp, #0]
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c4e:	68f8      	ldr	r0, [r7, #12]
 8003c50:	f000 fffe 	bl	8004c50 <xTaskCreate>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d001      	beq.n	8003c5e <osThreadNew+0x11a>
            hTask = NULL;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003c5e:	693b      	ldr	r3, [r7, #16]
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3728      	adds	r7, #40	@ 0x28
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c70:	f3ef 8305 	mrs	r3, IPSR
 8003c74:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c76:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d003      	beq.n	8003c84 <osDelay+0x1c>
    stat = osErrorISR;
 8003c7c:	f06f 0305 	mvn.w	r3, #5
 8003c80:	60fb      	str	r3, [r7, #12]
 8003c82:	e007      	b.n	8003c94 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003c84:	2300      	movs	r3, #0
 8003c86:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d002      	beq.n	8003c94 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f001 f93c 	bl	8004f0c <vTaskDelay>
    }
  }

  return (stat);
 8003c94:	68fb      	ldr	r3, [r7, #12]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
	...

08003ca0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	60b9      	str	r1, [r7, #8]
 8003caa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	4a07      	ldr	r2, [pc, #28]	@ (8003ccc <vApplicationGetIdleTaskMemory+0x2c>)
 8003cb0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	4a06      	ldr	r2, [pc, #24]	@ (8003cd0 <vApplicationGetIdleTaskMemory+0x30>)
 8003cb6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2280      	movs	r2, #128	@ 0x80
 8003cbc:	601a      	str	r2, [r3, #0]
}
 8003cbe:	bf00      	nop
 8003cc0:	3714      	adds	r7, #20
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	20000658 	.word	0x20000658
 8003cd0:	20000700 	.word	0x20000700

08003cd4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003cd4:	b480      	push	{r7}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	4a07      	ldr	r2, [pc, #28]	@ (8003d00 <vApplicationGetTimerTaskMemory+0x2c>)
 8003ce4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	4a06      	ldr	r2, [pc, #24]	@ (8003d04 <vApplicationGetTimerTaskMemory+0x30>)
 8003cea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003cf2:	601a      	str	r2, [r3, #0]
}
 8003cf4:	bf00      	nop
 8003cf6:	3714      	adds	r7, #20
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr
 8003d00:	20000900 	.word	0x20000900
 8003d04:	200009a8 	.word	0x200009a8

08003d08 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f103 0208 	add.w	r2, r3, #8
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d20:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f103 0208 	add.w	r2, r3, #8
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f103 0208 	add.w	r2, r3, #8
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003d56:	bf00      	nop
 8003d58:	370c      	adds	r7, #12
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr

08003d62 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d62:	b480      	push	{r7}
 8003d64:	b085      	sub	sp, #20
 8003d66:	af00      	add	r7, sp, #0
 8003d68:	6078      	str	r0, [r7, #4]
 8003d6a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	689a      	ldr	r2, [r3, #8]
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	683a      	ldr	r2, [r7, #0]
 8003d86:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	683a      	ldr	r2, [r7, #0]
 8003d8c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	1c5a      	adds	r2, r3, #1
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	601a      	str	r2, [r3, #0]
}
 8003d9e:	bf00      	nop
 8003da0:	3714      	adds	r7, #20
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr

08003daa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003daa:	b480      	push	{r7}
 8003dac:	b085      	sub	sp, #20
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
 8003db2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc0:	d103      	bne.n	8003dca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	60fb      	str	r3, [r7, #12]
 8003dc8:	e00c      	b.n	8003de4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	3308      	adds	r3, #8
 8003dce:	60fb      	str	r3, [r7, #12]
 8003dd0:	e002      	b.n	8003dd8 <vListInsert+0x2e>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	60fb      	str	r3, [r7, #12]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68ba      	ldr	r2, [r7, #8]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d2f6      	bcs.n	8003dd2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	685a      	ldr	r2, [r3, #4]
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	68fa      	ldr	r2, [r7, #12]
 8003df8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	683a      	ldr	r2, [r7, #0]
 8003dfe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	1c5a      	adds	r2, r3, #1
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	601a      	str	r2, [r3, #0]
}
 8003e10:	bf00      	nop
 8003e12:	3714      	adds	r7, #20
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	691b      	ldr	r3, [r3, #16]
 8003e28:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	6892      	ldr	r2, [r2, #8]
 8003e32:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	6852      	ldr	r2, [r2, #4]
 8003e3c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d103      	bne.n	8003e50 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	689a      	ldr	r2, [r3, #8]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	1e5a      	subs	r2, r3, #1
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3714      	adds	r7, #20
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d10b      	bne.n	8003e9c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e88:	f383 8811 	msr	BASEPRI, r3
 8003e8c:	f3bf 8f6f 	isb	sy
 8003e90:	f3bf 8f4f 	dsb	sy
 8003e94:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003e96:	bf00      	nop
 8003e98:	bf00      	nop
 8003e9a:	e7fd      	b.n	8003e98 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003e9c:	f002 fb3c 	bl	8006518 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ea8:	68f9      	ldr	r1, [r7, #12]
 8003eaa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003eac:	fb01 f303 	mul.w	r3, r1, r3
 8003eb0:	441a      	add	r2, r3
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	68f9      	ldr	r1, [r7, #12]
 8003ed0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003ed2:	fb01 f303 	mul.w	r3, r1, r3
 8003ed6:	441a      	add	r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	22ff      	movs	r2, #255	@ 0xff
 8003ee0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	22ff      	movs	r2, #255	@ 0xff
 8003ee8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d114      	bne.n	8003f1c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d01a      	beq.n	8003f30 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	3310      	adds	r3, #16
 8003efe:	4618      	mov	r0, r3
 8003f00:	f001 fad8 	bl	80054b4 <xTaskRemoveFromEventList>
 8003f04:	4603      	mov	r3, r0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d012      	beq.n	8003f30 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f40 <xQueueGenericReset+0xd0>)
 8003f0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f10:	601a      	str	r2, [r3, #0]
 8003f12:	f3bf 8f4f 	dsb	sy
 8003f16:	f3bf 8f6f 	isb	sy
 8003f1a:	e009      	b.n	8003f30 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	3310      	adds	r3, #16
 8003f20:	4618      	mov	r0, r3
 8003f22:	f7ff fef1 	bl	8003d08 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	3324      	adds	r3, #36	@ 0x24
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7ff feec 	bl	8003d08 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003f30:	f002 fb24 	bl	800657c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003f34:	2301      	movs	r3, #1
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	e000ed04 	.word	0xe000ed04

08003f44 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b08e      	sub	sp, #56	@ 0x38
 8003f48:	af02      	add	r7, sp, #8
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]
 8003f50:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d10b      	bne.n	8003f70 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003f58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f5c:	f383 8811 	msr	BASEPRI, r3
 8003f60:	f3bf 8f6f 	isb	sy
 8003f64:	f3bf 8f4f 	dsb	sy
 8003f68:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003f6a:	bf00      	nop
 8003f6c:	bf00      	nop
 8003f6e:	e7fd      	b.n	8003f6c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d10b      	bne.n	8003f8e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f7a:	f383 8811 	msr	BASEPRI, r3
 8003f7e:	f3bf 8f6f 	isb	sy
 8003f82:	f3bf 8f4f 	dsb	sy
 8003f86:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003f88:	bf00      	nop
 8003f8a:	bf00      	nop
 8003f8c:	e7fd      	b.n	8003f8a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d002      	beq.n	8003f9a <xQueueGenericCreateStatic+0x56>
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d001      	beq.n	8003f9e <xQueueGenericCreateStatic+0x5a>
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e000      	b.n	8003fa0 <xQueueGenericCreateStatic+0x5c>
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d10b      	bne.n	8003fbc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fa8:	f383 8811 	msr	BASEPRI, r3
 8003fac:	f3bf 8f6f 	isb	sy
 8003fb0:	f3bf 8f4f 	dsb	sy
 8003fb4:	623b      	str	r3, [r7, #32]
}
 8003fb6:	bf00      	nop
 8003fb8:	bf00      	nop
 8003fba:	e7fd      	b.n	8003fb8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d102      	bne.n	8003fc8 <xQueueGenericCreateStatic+0x84>
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d101      	bne.n	8003fcc <xQueueGenericCreateStatic+0x88>
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e000      	b.n	8003fce <xQueueGenericCreateStatic+0x8a>
 8003fcc:	2300      	movs	r3, #0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d10b      	bne.n	8003fea <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fd6:	f383 8811 	msr	BASEPRI, r3
 8003fda:	f3bf 8f6f 	isb	sy
 8003fde:	f3bf 8f4f 	dsb	sy
 8003fe2:	61fb      	str	r3, [r7, #28]
}
 8003fe4:	bf00      	nop
 8003fe6:	bf00      	nop
 8003fe8:	e7fd      	b.n	8003fe6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003fea:	2350      	movs	r3, #80	@ 0x50
 8003fec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	2b50      	cmp	r3, #80	@ 0x50
 8003ff2:	d00b      	beq.n	800400c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ff8:	f383 8811 	msr	BASEPRI, r3
 8003ffc:	f3bf 8f6f 	isb	sy
 8004000:	f3bf 8f4f 	dsb	sy
 8004004:	61bb      	str	r3, [r7, #24]
}
 8004006:	bf00      	nop
 8004008:	bf00      	nop
 800400a:	e7fd      	b.n	8004008 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800400c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004014:	2b00      	cmp	r3, #0
 8004016:	d00d      	beq.n	8004034 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800401a:	2201      	movs	r2, #1
 800401c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004020:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004026:	9300      	str	r3, [sp, #0]
 8004028:	4613      	mov	r3, r2
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	68b9      	ldr	r1, [r7, #8]
 800402e:	68f8      	ldr	r0, [r7, #12]
 8004030:	f000 f840 	bl	80040b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004036:	4618      	mov	r0, r3
 8004038:	3730      	adds	r7, #48	@ 0x30
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800403e:	b580      	push	{r7, lr}
 8004040:	b08a      	sub	sp, #40	@ 0x28
 8004042:	af02      	add	r7, sp, #8
 8004044:	60f8      	str	r0, [r7, #12]
 8004046:	60b9      	str	r1, [r7, #8]
 8004048:	4613      	mov	r3, r2
 800404a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10b      	bne.n	800406a <xQueueGenericCreate+0x2c>
	__asm volatile
 8004052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004056:	f383 8811 	msr	BASEPRI, r3
 800405a:	f3bf 8f6f 	isb	sy
 800405e:	f3bf 8f4f 	dsb	sy
 8004062:	613b      	str	r3, [r7, #16]
}
 8004064:	bf00      	nop
 8004066:	bf00      	nop
 8004068:	e7fd      	b.n	8004066 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	68ba      	ldr	r2, [r7, #8]
 800406e:	fb02 f303 	mul.w	r3, r2, r3
 8004072:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	3350      	adds	r3, #80	@ 0x50
 8004078:	4618      	mov	r0, r3
 800407a:	f002 fb6f 	bl	800675c <pvPortMalloc>
 800407e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d011      	beq.n	80040aa <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	3350      	adds	r3, #80	@ 0x50
 800408e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004098:	79fa      	ldrb	r2, [r7, #7]
 800409a:	69bb      	ldr	r3, [r7, #24]
 800409c:	9300      	str	r3, [sp, #0]
 800409e:	4613      	mov	r3, r2
 80040a0:	697a      	ldr	r2, [r7, #20]
 80040a2:	68b9      	ldr	r1, [r7, #8]
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f000 f805 	bl	80040b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80040aa:	69bb      	ldr	r3, [r7, #24]
	}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3720      	adds	r7, #32
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
 80040c0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d103      	bne.n	80040d0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	69ba      	ldr	r2, [r7, #24]
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	e002      	b.n	80040d6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	68ba      	ldr	r2, [r7, #8]
 80040e0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80040e2:	2101      	movs	r1, #1
 80040e4:	69b8      	ldr	r0, [r7, #24]
 80040e6:	f7ff fec3 	bl	8003e70 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	78fa      	ldrb	r2, [r7, #3]
 80040ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80040f2:	bf00      	nop
 80040f4:	3710      	adds	r7, #16
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}

080040fa <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80040fa:	b580      	push	{r7, lr}
 80040fc:	b082      	sub	sp, #8
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d00e      	beq.n	8004126 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800411a:	2300      	movs	r3, #0
 800411c:	2200      	movs	r2, #0
 800411e:	2100      	movs	r1, #0
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f000 f81d 	bl	8004160 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004126:	bf00      	nop
 8004128:	3708      	adds	r7, #8
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}

0800412e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800412e:	b580      	push	{r7, lr}
 8004130:	b086      	sub	sp, #24
 8004132:	af00      	add	r7, sp, #0
 8004134:	4603      	mov	r3, r0
 8004136:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004138:	2301      	movs	r3, #1
 800413a:	617b      	str	r3, [r7, #20]
 800413c:	2300      	movs	r3, #0
 800413e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004140:	79fb      	ldrb	r3, [r7, #7]
 8004142:	461a      	mov	r2, r3
 8004144:	6939      	ldr	r1, [r7, #16]
 8004146:	6978      	ldr	r0, [r7, #20]
 8004148:	f7ff ff79 	bl	800403e <xQueueGenericCreate>
 800414c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800414e:	68f8      	ldr	r0, [r7, #12]
 8004150:	f7ff ffd3 	bl	80040fa <prvInitialiseMutex>

		return xNewQueue;
 8004154:	68fb      	ldr	r3, [r7, #12]
	}
 8004156:	4618      	mov	r0, r3
 8004158:	3718      	adds	r7, #24
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
	...

08004160 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b08e      	sub	sp, #56	@ 0x38
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	607a      	str	r2, [r7, #4]
 800416c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800416e:	2300      	movs	r3, #0
 8004170:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004178:	2b00      	cmp	r3, #0
 800417a:	d10b      	bne.n	8004194 <xQueueGenericSend+0x34>
	__asm volatile
 800417c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004180:	f383 8811 	msr	BASEPRI, r3
 8004184:	f3bf 8f6f 	isb	sy
 8004188:	f3bf 8f4f 	dsb	sy
 800418c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800418e:	bf00      	nop
 8004190:	bf00      	nop
 8004192:	e7fd      	b.n	8004190 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d103      	bne.n	80041a2 <xQueueGenericSend+0x42>
 800419a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800419c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <xQueueGenericSend+0x46>
 80041a2:	2301      	movs	r3, #1
 80041a4:	e000      	b.n	80041a8 <xQueueGenericSend+0x48>
 80041a6:	2300      	movs	r3, #0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d10b      	bne.n	80041c4 <xQueueGenericSend+0x64>
	__asm volatile
 80041ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b0:	f383 8811 	msr	BASEPRI, r3
 80041b4:	f3bf 8f6f 	isb	sy
 80041b8:	f3bf 8f4f 	dsb	sy
 80041bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80041be:	bf00      	nop
 80041c0:	bf00      	nop
 80041c2:	e7fd      	b.n	80041c0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d103      	bne.n	80041d2 <xQueueGenericSend+0x72>
 80041ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d101      	bne.n	80041d6 <xQueueGenericSend+0x76>
 80041d2:	2301      	movs	r3, #1
 80041d4:	e000      	b.n	80041d8 <xQueueGenericSend+0x78>
 80041d6:	2300      	movs	r3, #0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d10b      	bne.n	80041f4 <xQueueGenericSend+0x94>
	__asm volatile
 80041dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041e0:	f383 8811 	msr	BASEPRI, r3
 80041e4:	f3bf 8f6f 	isb	sy
 80041e8:	f3bf 8f4f 	dsb	sy
 80041ec:	623b      	str	r3, [r7, #32]
}
 80041ee:	bf00      	nop
 80041f0:	bf00      	nop
 80041f2:	e7fd      	b.n	80041f0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80041f4:	f001 fb24 	bl	8005840 <xTaskGetSchedulerState>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d102      	bne.n	8004204 <xQueueGenericSend+0xa4>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d101      	bne.n	8004208 <xQueueGenericSend+0xa8>
 8004204:	2301      	movs	r3, #1
 8004206:	e000      	b.n	800420a <xQueueGenericSend+0xaa>
 8004208:	2300      	movs	r3, #0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d10b      	bne.n	8004226 <xQueueGenericSend+0xc6>
	__asm volatile
 800420e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004212:	f383 8811 	msr	BASEPRI, r3
 8004216:	f3bf 8f6f 	isb	sy
 800421a:	f3bf 8f4f 	dsb	sy
 800421e:	61fb      	str	r3, [r7, #28]
}
 8004220:	bf00      	nop
 8004222:	bf00      	nop
 8004224:	e7fd      	b.n	8004222 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004226:	f002 f977 	bl	8006518 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800422a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800422c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800422e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004232:	429a      	cmp	r2, r3
 8004234:	d302      	bcc.n	800423c <xQueueGenericSend+0xdc>
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	2b02      	cmp	r3, #2
 800423a:	d129      	bne.n	8004290 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800423c:	683a      	ldr	r2, [r7, #0]
 800423e:	68b9      	ldr	r1, [r7, #8]
 8004240:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004242:	f000 fb37 	bl	80048b4 <prvCopyDataToQueue>
 8004246:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800424a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800424c:	2b00      	cmp	r3, #0
 800424e:	d010      	beq.n	8004272 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004252:	3324      	adds	r3, #36	@ 0x24
 8004254:	4618      	mov	r0, r3
 8004256:	f001 f92d 	bl	80054b4 <xTaskRemoveFromEventList>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d013      	beq.n	8004288 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004260:	4b3f      	ldr	r3, [pc, #252]	@ (8004360 <xQueueGenericSend+0x200>)
 8004262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004266:	601a      	str	r2, [r3, #0]
 8004268:	f3bf 8f4f 	dsb	sy
 800426c:	f3bf 8f6f 	isb	sy
 8004270:	e00a      	b.n	8004288 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004274:	2b00      	cmp	r3, #0
 8004276:	d007      	beq.n	8004288 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004278:	4b39      	ldr	r3, [pc, #228]	@ (8004360 <xQueueGenericSend+0x200>)
 800427a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	f3bf 8f4f 	dsb	sy
 8004284:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004288:	f002 f978 	bl	800657c <vPortExitCritical>
				return pdPASS;
 800428c:	2301      	movs	r3, #1
 800428e:	e063      	b.n	8004358 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d103      	bne.n	800429e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004296:	f002 f971 	bl	800657c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800429a:	2300      	movs	r3, #0
 800429c:	e05c      	b.n	8004358 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800429e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d106      	bne.n	80042b2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042a4:	f107 0314 	add.w	r3, r7, #20
 80042a8:	4618      	mov	r0, r3
 80042aa:	f001 f967 	bl	800557c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80042ae:	2301      	movs	r3, #1
 80042b0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80042b2:	f002 f963 	bl	800657c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80042b6:	f000 fecf 	bl	8005058 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80042ba:	f002 f92d 	bl	8006518 <vPortEnterCritical>
 80042be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80042c4:	b25b      	sxtb	r3, r3
 80042c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ca:	d103      	bne.n	80042d4 <xQueueGenericSend+0x174>
 80042cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80042da:	b25b      	sxtb	r3, r3
 80042dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e0:	d103      	bne.n	80042ea <xQueueGenericSend+0x18a>
 80042e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042ea:	f002 f947 	bl	800657c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80042ee:	1d3a      	adds	r2, r7, #4
 80042f0:	f107 0314 	add.w	r3, r7, #20
 80042f4:	4611      	mov	r1, r2
 80042f6:	4618      	mov	r0, r3
 80042f8:	f001 f956 	bl	80055a8 <xTaskCheckForTimeOut>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d124      	bne.n	800434c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004302:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004304:	f000 fbce 	bl	8004aa4 <prvIsQueueFull>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d018      	beq.n	8004340 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800430e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004310:	3310      	adds	r3, #16
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	4611      	mov	r1, r2
 8004316:	4618      	mov	r0, r3
 8004318:	f001 f87a 	bl	8005410 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800431c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800431e:	f000 fb59 	bl	80049d4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004322:	f000 fea7 	bl	8005074 <xTaskResumeAll>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	f47f af7c 	bne.w	8004226 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800432e:	4b0c      	ldr	r3, [pc, #48]	@ (8004360 <xQueueGenericSend+0x200>)
 8004330:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004334:	601a      	str	r2, [r3, #0]
 8004336:	f3bf 8f4f 	dsb	sy
 800433a:	f3bf 8f6f 	isb	sy
 800433e:	e772      	b.n	8004226 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004340:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004342:	f000 fb47 	bl	80049d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004346:	f000 fe95 	bl	8005074 <xTaskResumeAll>
 800434a:	e76c      	b.n	8004226 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800434c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800434e:	f000 fb41 	bl	80049d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004352:	f000 fe8f 	bl	8005074 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004356:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004358:	4618      	mov	r0, r3
 800435a:	3738      	adds	r7, #56	@ 0x38
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}
 8004360:	e000ed04 	.word	0xe000ed04

08004364 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b090      	sub	sp, #64	@ 0x40
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	607a      	str	r2, [r7, #4]
 8004370:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004378:	2b00      	cmp	r3, #0
 800437a:	d10b      	bne.n	8004394 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800437c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004380:	f383 8811 	msr	BASEPRI, r3
 8004384:	f3bf 8f6f 	isb	sy
 8004388:	f3bf 8f4f 	dsb	sy
 800438c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800438e:	bf00      	nop
 8004390:	bf00      	nop
 8004392:	e7fd      	b.n	8004390 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d103      	bne.n	80043a2 <xQueueGenericSendFromISR+0x3e>
 800439a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800439c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <xQueueGenericSendFromISR+0x42>
 80043a2:	2301      	movs	r3, #1
 80043a4:	e000      	b.n	80043a8 <xQueueGenericSendFromISR+0x44>
 80043a6:	2300      	movs	r3, #0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d10b      	bne.n	80043c4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80043ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043b0:	f383 8811 	msr	BASEPRI, r3
 80043b4:	f3bf 8f6f 	isb	sy
 80043b8:	f3bf 8f4f 	dsb	sy
 80043bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80043be:	bf00      	nop
 80043c0:	bf00      	nop
 80043c2:	e7fd      	b.n	80043c0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d103      	bne.n	80043d2 <xQueueGenericSendFromISR+0x6e>
 80043ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d101      	bne.n	80043d6 <xQueueGenericSendFromISR+0x72>
 80043d2:	2301      	movs	r3, #1
 80043d4:	e000      	b.n	80043d8 <xQueueGenericSendFromISR+0x74>
 80043d6:	2300      	movs	r3, #0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10b      	bne.n	80043f4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80043dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043e0:	f383 8811 	msr	BASEPRI, r3
 80043e4:	f3bf 8f6f 	isb	sy
 80043e8:	f3bf 8f4f 	dsb	sy
 80043ec:	623b      	str	r3, [r7, #32]
}
 80043ee:	bf00      	nop
 80043f0:	bf00      	nop
 80043f2:	e7fd      	b.n	80043f0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80043f4:	f002 f970 	bl	80066d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80043f8:	f3ef 8211 	mrs	r2, BASEPRI
 80043fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004400:	f383 8811 	msr	BASEPRI, r3
 8004404:	f3bf 8f6f 	isb	sy
 8004408:	f3bf 8f4f 	dsb	sy
 800440c:	61fa      	str	r2, [r7, #28]
 800440e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004410:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004412:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004416:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800441a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800441c:	429a      	cmp	r2, r3
 800441e:	d302      	bcc.n	8004426 <xQueueGenericSendFromISR+0xc2>
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	2b02      	cmp	r3, #2
 8004424:	d12f      	bne.n	8004486 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004428:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800442c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004434:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004436:	683a      	ldr	r2, [r7, #0]
 8004438:	68b9      	ldr	r1, [r7, #8]
 800443a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800443c:	f000 fa3a 	bl	80048b4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004440:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004448:	d112      	bne.n	8004470 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800444a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800444c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444e:	2b00      	cmp	r3, #0
 8004450:	d016      	beq.n	8004480 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004454:	3324      	adds	r3, #36	@ 0x24
 8004456:	4618      	mov	r0, r3
 8004458:	f001 f82c 	bl	80054b4 <xTaskRemoveFromEventList>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00e      	beq.n	8004480 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d00b      	beq.n	8004480 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	601a      	str	r2, [r3, #0]
 800446e:	e007      	b.n	8004480 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004470:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004474:	3301      	adds	r3, #1
 8004476:	b2db      	uxtb	r3, r3
 8004478:	b25a      	sxtb	r2, r3
 800447a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800447c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004480:	2301      	movs	r3, #1
 8004482:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004484:	e001      	b.n	800448a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004486:	2300      	movs	r3, #0
 8004488:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800448a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800448c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004494:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004498:	4618      	mov	r0, r3
 800449a:	3740      	adds	r7, #64	@ 0x40
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b08c      	sub	sp, #48	@ 0x30
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80044ac:	2300      	movs	r3, #0
 80044ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80044b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d10b      	bne.n	80044d2 <xQueueReceive+0x32>
	__asm volatile
 80044ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044be:	f383 8811 	msr	BASEPRI, r3
 80044c2:	f3bf 8f6f 	isb	sy
 80044c6:	f3bf 8f4f 	dsb	sy
 80044ca:	623b      	str	r3, [r7, #32]
}
 80044cc:	bf00      	nop
 80044ce:	bf00      	nop
 80044d0:	e7fd      	b.n	80044ce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d103      	bne.n	80044e0 <xQueueReceive+0x40>
 80044d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d101      	bne.n	80044e4 <xQueueReceive+0x44>
 80044e0:	2301      	movs	r3, #1
 80044e2:	e000      	b.n	80044e6 <xQueueReceive+0x46>
 80044e4:	2300      	movs	r3, #0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d10b      	bne.n	8004502 <xQueueReceive+0x62>
	__asm volatile
 80044ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ee:	f383 8811 	msr	BASEPRI, r3
 80044f2:	f3bf 8f6f 	isb	sy
 80044f6:	f3bf 8f4f 	dsb	sy
 80044fa:	61fb      	str	r3, [r7, #28]
}
 80044fc:	bf00      	nop
 80044fe:	bf00      	nop
 8004500:	e7fd      	b.n	80044fe <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004502:	f001 f99d 	bl	8005840 <xTaskGetSchedulerState>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d102      	bne.n	8004512 <xQueueReceive+0x72>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d101      	bne.n	8004516 <xQueueReceive+0x76>
 8004512:	2301      	movs	r3, #1
 8004514:	e000      	b.n	8004518 <xQueueReceive+0x78>
 8004516:	2300      	movs	r3, #0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d10b      	bne.n	8004534 <xQueueReceive+0x94>
	__asm volatile
 800451c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004520:	f383 8811 	msr	BASEPRI, r3
 8004524:	f3bf 8f6f 	isb	sy
 8004528:	f3bf 8f4f 	dsb	sy
 800452c:	61bb      	str	r3, [r7, #24]
}
 800452e:	bf00      	nop
 8004530:	bf00      	nop
 8004532:	e7fd      	b.n	8004530 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004534:	f001 fff0 	bl	8006518 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800453a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800453c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800453e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004540:	2b00      	cmp	r3, #0
 8004542:	d01f      	beq.n	8004584 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004544:	68b9      	ldr	r1, [r7, #8]
 8004546:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004548:	f000 fa1e 	bl	8004988 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800454c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454e:	1e5a      	subs	r2, r3, #1
 8004550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004552:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d00f      	beq.n	800457c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800455c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800455e:	3310      	adds	r3, #16
 8004560:	4618      	mov	r0, r3
 8004562:	f000 ffa7 	bl	80054b4 <xTaskRemoveFromEventList>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d007      	beq.n	800457c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800456c:	4b3c      	ldr	r3, [pc, #240]	@ (8004660 <xQueueReceive+0x1c0>)
 800456e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004572:	601a      	str	r2, [r3, #0]
 8004574:	f3bf 8f4f 	dsb	sy
 8004578:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800457c:	f001 fffe 	bl	800657c <vPortExitCritical>
				return pdPASS;
 8004580:	2301      	movs	r3, #1
 8004582:	e069      	b.n	8004658 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d103      	bne.n	8004592 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800458a:	f001 fff7 	bl	800657c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800458e:	2300      	movs	r3, #0
 8004590:	e062      	b.n	8004658 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004594:	2b00      	cmp	r3, #0
 8004596:	d106      	bne.n	80045a6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004598:	f107 0310 	add.w	r3, r7, #16
 800459c:	4618      	mov	r0, r3
 800459e:	f000 ffed 	bl	800557c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80045a2:	2301      	movs	r3, #1
 80045a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80045a6:	f001 ffe9 	bl	800657c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80045aa:	f000 fd55 	bl	8005058 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80045ae:	f001 ffb3 	bl	8006518 <vPortEnterCritical>
 80045b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045b8:	b25b      	sxtb	r3, r3
 80045ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045be:	d103      	bne.n	80045c8 <xQueueReceive+0x128>
 80045c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80045ce:	b25b      	sxtb	r3, r3
 80045d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d4:	d103      	bne.n	80045de <xQueueReceive+0x13e>
 80045d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045de:	f001 ffcd 	bl	800657c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80045e2:	1d3a      	adds	r2, r7, #4
 80045e4:	f107 0310 	add.w	r3, r7, #16
 80045e8:	4611      	mov	r1, r2
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 ffdc 	bl	80055a8 <xTaskCheckForTimeOut>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d123      	bne.n	800463e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80045f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80045f8:	f000 fa3e 	bl	8004a78 <prvIsQueueEmpty>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d017      	beq.n	8004632 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004604:	3324      	adds	r3, #36	@ 0x24
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	4611      	mov	r1, r2
 800460a:	4618      	mov	r0, r3
 800460c:	f000 ff00 	bl	8005410 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004610:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004612:	f000 f9df 	bl	80049d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004616:	f000 fd2d 	bl	8005074 <xTaskResumeAll>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d189      	bne.n	8004534 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004620:	4b0f      	ldr	r3, [pc, #60]	@ (8004660 <xQueueReceive+0x1c0>)
 8004622:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004626:	601a      	str	r2, [r3, #0]
 8004628:	f3bf 8f4f 	dsb	sy
 800462c:	f3bf 8f6f 	isb	sy
 8004630:	e780      	b.n	8004534 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004632:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004634:	f000 f9ce 	bl	80049d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004638:	f000 fd1c 	bl	8005074 <xTaskResumeAll>
 800463c:	e77a      	b.n	8004534 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800463e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004640:	f000 f9c8 	bl	80049d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004644:	f000 fd16 	bl	8005074 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004648:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800464a:	f000 fa15 	bl	8004a78 <prvIsQueueEmpty>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	f43f af6f 	beq.w	8004534 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004656:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004658:	4618      	mov	r0, r3
 800465a:	3730      	adds	r7, #48	@ 0x30
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}
 8004660:	e000ed04 	.word	0xe000ed04

08004664 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b08e      	sub	sp, #56	@ 0x38
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800466e:	2300      	movs	r3, #0
 8004670:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004676:	2300      	movs	r3, #0
 8004678:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800467a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800467c:	2b00      	cmp	r3, #0
 800467e:	d10b      	bne.n	8004698 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004684:	f383 8811 	msr	BASEPRI, r3
 8004688:	f3bf 8f6f 	isb	sy
 800468c:	f3bf 8f4f 	dsb	sy
 8004690:	623b      	str	r3, [r7, #32]
}
 8004692:	bf00      	nop
 8004694:	bf00      	nop
 8004696:	e7fd      	b.n	8004694 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800469a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469c:	2b00      	cmp	r3, #0
 800469e:	d00b      	beq.n	80046b8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80046a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046a4:	f383 8811 	msr	BASEPRI, r3
 80046a8:	f3bf 8f6f 	isb	sy
 80046ac:	f3bf 8f4f 	dsb	sy
 80046b0:	61fb      	str	r3, [r7, #28]
}
 80046b2:	bf00      	nop
 80046b4:	bf00      	nop
 80046b6:	e7fd      	b.n	80046b4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80046b8:	f001 f8c2 	bl	8005840 <xTaskGetSchedulerState>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d102      	bne.n	80046c8 <xQueueSemaphoreTake+0x64>
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d101      	bne.n	80046cc <xQueueSemaphoreTake+0x68>
 80046c8:	2301      	movs	r3, #1
 80046ca:	e000      	b.n	80046ce <xQueueSemaphoreTake+0x6a>
 80046cc:	2300      	movs	r3, #0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d10b      	bne.n	80046ea <xQueueSemaphoreTake+0x86>
	__asm volatile
 80046d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046d6:	f383 8811 	msr	BASEPRI, r3
 80046da:	f3bf 8f6f 	isb	sy
 80046de:	f3bf 8f4f 	dsb	sy
 80046e2:	61bb      	str	r3, [r7, #24]
}
 80046e4:	bf00      	nop
 80046e6:	bf00      	nop
 80046e8:	e7fd      	b.n	80046e6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80046ea:	f001 ff15 	bl	8006518 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80046ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80046f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d024      	beq.n	8004744 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80046fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046fc:	1e5a      	subs	r2, r3, #1
 80046fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004700:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d104      	bne.n	8004714 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800470a:	f001 fa13 	bl	8005b34 <pvTaskIncrementMutexHeldCount>
 800470e:	4602      	mov	r2, r0
 8004710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004712:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d00f      	beq.n	800473c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800471c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800471e:	3310      	adds	r3, #16
 8004720:	4618      	mov	r0, r3
 8004722:	f000 fec7 	bl	80054b4 <xTaskRemoveFromEventList>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d007      	beq.n	800473c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800472c:	4b54      	ldr	r3, [pc, #336]	@ (8004880 <xQueueSemaphoreTake+0x21c>)
 800472e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004732:	601a      	str	r2, [r3, #0]
 8004734:	f3bf 8f4f 	dsb	sy
 8004738:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800473c:	f001 ff1e 	bl	800657c <vPortExitCritical>
				return pdPASS;
 8004740:	2301      	movs	r3, #1
 8004742:	e098      	b.n	8004876 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d112      	bne.n	8004770 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800474a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00b      	beq.n	8004768 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004754:	f383 8811 	msr	BASEPRI, r3
 8004758:	f3bf 8f6f 	isb	sy
 800475c:	f3bf 8f4f 	dsb	sy
 8004760:	617b      	str	r3, [r7, #20]
}
 8004762:	bf00      	nop
 8004764:	bf00      	nop
 8004766:	e7fd      	b.n	8004764 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004768:	f001 ff08 	bl	800657c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800476c:	2300      	movs	r3, #0
 800476e:	e082      	b.n	8004876 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004772:	2b00      	cmp	r3, #0
 8004774:	d106      	bne.n	8004784 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004776:	f107 030c 	add.w	r3, r7, #12
 800477a:	4618      	mov	r0, r3
 800477c:	f000 fefe 	bl	800557c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004780:	2301      	movs	r3, #1
 8004782:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004784:	f001 fefa 	bl	800657c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004788:	f000 fc66 	bl	8005058 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800478c:	f001 fec4 	bl	8006518 <vPortEnterCritical>
 8004790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004792:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004796:	b25b      	sxtb	r3, r3
 8004798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800479c:	d103      	bne.n	80047a6 <xQueueSemaphoreTake+0x142>
 800479e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80047ac:	b25b      	sxtb	r3, r3
 80047ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b2:	d103      	bne.n	80047bc <xQueueSemaphoreTake+0x158>
 80047b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047bc:	f001 fede 	bl	800657c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80047c0:	463a      	mov	r2, r7
 80047c2:	f107 030c 	add.w	r3, r7, #12
 80047c6:	4611      	mov	r1, r2
 80047c8:	4618      	mov	r0, r3
 80047ca:	f000 feed 	bl	80055a8 <xTaskCheckForTimeOut>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d132      	bne.n	800483a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80047d4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80047d6:	f000 f94f 	bl	8004a78 <prvIsQueueEmpty>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d026      	beq.n	800482e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80047e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d109      	bne.n	80047fc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80047e8:	f001 fe96 	bl	8006518 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80047ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	4618      	mov	r0, r3
 80047f2:	f001 f843 	bl	800587c <xTaskPriorityInherit>
 80047f6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80047f8:	f001 fec0 	bl	800657c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80047fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047fe:	3324      	adds	r3, #36	@ 0x24
 8004800:	683a      	ldr	r2, [r7, #0]
 8004802:	4611      	mov	r1, r2
 8004804:	4618      	mov	r0, r3
 8004806:	f000 fe03 	bl	8005410 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800480a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800480c:	f000 f8e2 	bl	80049d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004810:	f000 fc30 	bl	8005074 <xTaskResumeAll>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	f47f af67 	bne.w	80046ea <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800481c:	4b18      	ldr	r3, [pc, #96]	@ (8004880 <xQueueSemaphoreTake+0x21c>)
 800481e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004822:	601a      	str	r2, [r3, #0]
 8004824:	f3bf 8f4f 	dsb	sy
 8004828:	f3bf 8f6f 	isb	sy
 800482c:	e75d      	b.n	80046ea <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800482e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004830:	f000 f8d0 	bl	80049d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004834:	f000 fc1e 	bl	8005074 <xTaskResumeAll>
 8004838:	e757      	b.n	80046ea <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800483a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800483c:	f000 f8ca 	bl	80049d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004840:	f000 fc18 	bl	8005074 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004844:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004846:	f000 f917 	bl	8004a78 <prvIsQueueEmpty>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	f43f af4c 	beq.w	80046ea <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00d      	beq.n	8004874 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004858:	f001 fe5e 	bl	8006518 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800485c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800485e:	f000 f811 	bl	8004884 <prvGetDisinheritPriorityAfterTimeout>
 8004862:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800486a:	4618      	mov	r0, r3
 800486c:	f001 f8de 	bl	8005a2c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004870:	f001 fe84 	bl	800657c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004874:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004876:	4618      	mov	r0, r3
 8004878:	3738      	adds	r7, #56	@ 0x38
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	e000ed04 	.word	0xe000ed04

08004884 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004890:	2b00      	cmp	r3, #0
 8004892:	d006      	beq.n	80048a2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800489e:	60fb      	str	r3, [r7, #12]
 80048a0:	e001      	b.n	80048a6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80048a2:	2300      	movs	r3, #0
 80048a4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80048a6:	68fb      	ldr	r3, [r7, #12]
	}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3714      	adds	r7, #20
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr

080048b4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b086      	sub	sp, #24
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80048c0:	2300      	movs	r3, #0
 80048c2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d10d      	bne.n	80048ee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d14d      	bne.n	8004976 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	4618      	mov	r0, r3
 80048e0:	f001 f834 	bl	800594c <xTaskPriorityDisinherit>
 80048e4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2200      	movs	r2, #0
 80048ea:	609a      	str	r2, [r3, #8]
 80048ec:	e043      	b.n	8004976 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d119      	bne.n	8004928 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6858      	ldr	r0, [r3, #4]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048fc:	461a      	mov	r2, r3
 80048fe:	68b9      	ldr	r1, [r7, #8]
 8004900:	f002 f9a6 	bl	8006c50 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	685a      	ldr	r2, [r3, #4]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800490c:	441a      	add	r2, r3
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	429a      	cmp	r2, r3
 800491c:	d32b      	bcc.n	8004976 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	605a      	str	r2, [r3, #4]
 8004926:	e026      	b.n	8004976 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	68d8      	ldr	r0, [r3, #12]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004930:	461a      	mov	r2, r3
 8004932:	68b9      	ldr	r1, [r7, #8]
 8004934:	f002 f98c 	bl	8006c50 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	68da      	ldr	r2, [r3, #12]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004940:	425b      	negs	r3, r3
 8004942:	441a      	add	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	68da      	ldr	r2, [r3, #12]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	429a      	cmp	r2, r3
 8004952:	d207      	bcs.n	8004964 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	689a      	ldr	r2, [r3, #8]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495c:	425b      	negs	r3, r3
 800495e:	441a      	add	r2, r3
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2b02      	cmp	r3, #2
 8004968:	d105      	bne.n	8004976 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d002      	beq.n	8004976 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	3b01      	subs	r3, #1
 8004974:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1c5a      	adds	r2, r3, #1
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800497e:	697b      	ldr	r3, [r7, #20]
}
 8004980:	4618      	mov	r0, r3
 8004982:	3718      	adds	r7, #24
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004996:	2b00      	cmp	r3, #0
 8004998:	d018      	beq.n	80049cc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	68da      	ldr	r2, [r3, #12]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a2:	441a      	add	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68da      	ldr	r2, [r3, #12]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d303      	bcc.n	80049bc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	68d9      	ldr	r1, [r3, #12]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c4:	461a      	mov	r2, r3
 80049c6:	6838      	ldr	r0, [r7, #0]
 80049c8:	f002 f942 	bl	8006c50 <memcpy>
	}
}
 80049cc:	bf00      	nop
 80049ce:	3708      	adds	r7, #8
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80049dc:	f001 fd9c 	bl	8006518 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80049e6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80049e8:	e011      	b.n	8004a0e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d012      	beq.n	8004a18 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	3324      	adds	r3, #36	@ 0x24
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 fd5c 	bl	80054b4 <xTaskRemoveFromEventList>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004a02:	f000 fe35 	bl	8005670 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004a06:	7bfb      	ldrb	r3, [r7, #15]
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004a0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	dce9      	bgt.n	80049ea <prvUnlockQueue+0x16>
 8004a16:	e000      	b.n	8004a1a <prvUnlockQueue+0x46>
					break;
 8004a18:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	22ff      	movs	r2, #255	@ 0xff
 8004a1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004a22:	f001 fdab 	bl	800657c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004a26:	f001 fd77 	bl	8006518 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a30:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004a32:	e011      	b.n	8004a58 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	691b      	ldr	r3, [r3, #16]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d012      	beq.n	8004a62 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	3310      	adds	r3, #16
 8004a40:	4618      	mov	r0, r3
 8004a42:	f000 fd37 	bl	80054b4 <xTaskRemoveFromEventList>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d001      	beq.n	8004a50 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004a4c:	f000 fe10 	bl	8005670 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004a50:	7bbb      	ldrb	r3, [r7, #14]
 8004a52:	3b01      	subs	r3, #1
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004a58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	dce9      	bgt.n	8004a34 <prvUnlockQueue+0x60>
 8004a60:	e000      	b.n	8004a64 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004a62:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	22ff      	movs	r2, #255	@ 0xff
 8004a68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004a6c:	f001 fd86 	bl	800657c <vPortExitCritical>
}
 8004a70:	bf00      	nop
 8004a72:	3710      	adds	r7, #16
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004a80:	f001 fd4a 	bl	8006518 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d102      	bne.n	8004a92 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	60fb      	str	r3, [r7, #12]
 8004a90:	e001      	b.n	8004a96 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004a92:	2300      	movs	r3, #0
 8004a94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004a96:	f001 fd71 	bl	800657c <vPortExitCritical>

	return xReturn;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3710      	adds	r7, #16
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004aac:	f001 fd34 	bl	8006518 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d102      	bne.n	8004ac2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004abc:	2301      	movs	r3, #1
 8004abe:	60fb      	str	r3, [r7, #12]
 8004ac0:	e001      	b.n	8004ac6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004ac6:	f001 fd59 	bl	800657c <vPortExitCritical>

	return xReturn;
 8004aca:	68fb      	ldr	r3, [r7, #12]
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3710      	adds	r7, #16
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b085      	sub	sp, #20
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004ade:	2300      	movs	r3, #0
 8004ae0:	60fb      	str	r3, [r7, #12]
 8004ae2:	e014      	b.n	8004b0e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004ae4:	4a0f      	ldr	r2, [pc, #60]	@ (8004b24 <vQueueAddToRegistry+0x50>)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d10b      	bne.n	8004b08 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004af0:	490c      	ldr	r1, [pc, #48]	@ (8004b24 <vQueueAddToRegistry+0x50>)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	683a      	ldr	r2, [r7, #0]
 8004af6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004afa:	4a0a      	ldr	r2, [pc, #40]	@ (8004b24 <vQueueAddToRegistry+0x50>)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	4413      	add	r3, r2
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004b06:	e006      	b.n	8004b16 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	60fb      	str	r3, [r7, #12]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2b07      	cmp	r3, #7
 8004b12:	d9e7      	bls.n	8004ae4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004b14:	bf00      	nop
 8004b16:	bf00      	nop
 8004b18:	3714      	adds	r7, #20
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
 8004b22:	bf00      	nop
 8004b24:	20000da8 	.word	0x20000da8

08004b28 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004b38:	f001 fcee 	bl	8006518 <vPortEnterCritical>
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b42:	b25b      	sxtb	r3, r3
 8004b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b48:	d103      	bne.n	8004b52 <vQueueWaitForMessageRestricted+0x2a>
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b58:	b25b      	sxtb	r3, r3
 8004b5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b5e:	d103      	bne.n	8004b68 <vQueueWaitForMessageRestricted+0x40>
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b68:	f001 fd08 	bl	800657c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d106      	bne.n	8004b82 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	3324      	adds	r3, #36	@ 0x24
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	68b9      	ldr	r1, [r7, #8]
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f000 fc6d 	bl	800545c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004b82:	6978      	ldr	r0, [r7, #20]
 8004b84:	f7ff ff26 	bl	80049d4 <prvUnlockQueue>
	}
 8004b88:	bf00      	nop
 8004b8a:	3718      	adds	r7, #24
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b08e      	sub	sp, #56	@ 0x38
 8004b94:	af04      	add	r7, sp, #16
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
 8004b9c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d10b      	bne.n	8004bbc <xTaskCreateStatic+0x2c>
	__asm volatile
 8004ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ba8:	f383 8811 	msr	BASEPRI, r3
 8004bac:	f3bf 8f6f 	isb	sy
 8004bb0:	f3bf 8f4f 	dsb	sy
 8004bb4:	623b      	str	r3, [r7, #32]
}
 8004bb6:	bf00      	nop
 8004bb8:	bf00      	nop
 8004bba:	e7fd      	b.n	8004bb8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10b      	bne.n	8004bda <xTaskCreateStatic+0x4a>
	__asm volatile
 8004bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc6:	f383 8811 	msr	BASEPRI, r3
 8004bca:	f3bf 8f6f 	isb	sy
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	61fb      	str	r3, [r7, #28]
}
 8004bd4:	bf00      	nop
 8004bd6:	bf00      	nop
 8004bd8:	e7fd      	b.n	8004bd6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004bda:	23a8      	movs	r3, #168	@ 0xa8
 8004bdc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	2ba8      	cmp	r3, #168	@ 0xa8
 8004be2:	d00b      	beq.n	8004bfc <xTaskCreateStatic+0x6c>
	__asm volatile
 8004be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004be8:	f383 8811 	msr	BASEPRI, r3
 8004bec:	f3bf 8f6f 	isb	sy
 8004bf0:	f3bf 8f4f 	dsb	sy
 8004bf4:	61bb      	str	r3, [r7, #24]
}
 8004bf6:	bf00      	nop
 8004bf8:	bf00      	nop
 8004bfa:	e7fd      	b.n	8004bf8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004bfc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d01e      	beq.n	8004c42 <xTaskCreateStatic+0xb2>
 8004c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d01b      	beq.n	8004c42 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c0c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004c12:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c16:	2202      	movs	r2, #2
 8004c18:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	9303      	str	r3, [sp, #12]
 8004c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c22:	9302      	str	r3, [sp, #8]
 8004c24:	f107 0314 	add.w	r3, r7, #20
 8004c28:	9301      	str	r3, [sp, #4]
 8004c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c2c:	9300      	str	r3, [sp, #0]
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	68b9      	ldr	r1, [r7, #8]
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f000 f851 	bl	8004cdc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004c3a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004c3c:	f000 f8f6 	bl	8004e2c <prvAddNewTaskToReadyList>
 8004c40:	e001      	b.n	8004c46 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004c42:	2300      	movs	r3, #0
 8004c44:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004c46:	697b      	ldr	r3, [r7, #20]
	}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3728      	adds	r7, #40	@ 0x28
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b08c      	sub	sp, #48	@ 0x30
 8004c54:	af04      	add	r7, sp, #16
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	603b      	str	r3, [r7, #0]
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004c60:	88fb      	ldrh	r3, [r7, #6]
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	4618      	mov	r0, r3
 8004c66:	f001 fd79 	bl	800675c <pvPortMalloc>
 8004c6a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d00e      	beq.n	8004c90 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004c72:	20a8      	movs	r0, #168	@ 0xa8
 8004c74:	f001 fd72 	bl	800675c <pvPortMalloc>
 8004c78:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d003      	beq.n	8004c88 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	697a      	ldr	r2, [r7, #20]
 8004c84:	631a      	str	r2, [r3, #48]	@ 0x30
 8004c86:	e005      	b.n	8004c94 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004c88:	6978      	ldr	r0, [r7, #20]
 8004c8a:	f001 fe35 	bl	80068f8 <vPortFree>
 8004c8e:	e001      	b.n	8004c94 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004c90:	2300      	movs	r3, #0
 8004c92:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d017      	beq.n	8004cca <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004ca2:	88fa      	ldrh	r2, [r7, #6]
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	9303      	str	r3, [sp, #12]
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	9302      	str	r3, [sp, #8]
 8004cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cae:	9301      	str	r3, [sp, #4]
 8004cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cb2:	9300      	str	r3, [sp, #0]
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	68b9      	ldr	r1, [r7, #8]
 8004cb8:	68f8      	ldr	r0, [r7, #12]
 8004cba:	f000 f80f 	bl	8004cdc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004cbe:	69f8      	ldr	r0, [r7, #28]
 8004cc0:	f000 f8b4 	bl	8004e2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	61bb      	str	r3, [r7, #24]
 8004cc8:	e002      	b.n	8004cd0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004cca:	f04f 33ff 	mov.w	r3, #4294967295
 8004cce:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004cd0:	69bb      	ldr	r3, [r7, #24]
	}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3720      	adds	r7, #32
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}
	...

08004cdc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b088      	sub	sp, #32
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
 8004ce8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cec:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	21a5      	movs	r1, #165	@ 0xa5
 8004cf6:	f001 ff1f 	bl	8006b38 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cfc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004d04:	3b01      	subs	r3, #1
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	4413      	add	r3, r2
 8004d0a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004d0c:	69bb      	ldr	r3, [r7, #24]
 8004d0e:	f023 0307 	bic.w	r3, r3, #7
 8004d12:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004d14:	69bb      	ldr	r3, [r7, #24]
 8004d16:	f003 0307 	and.w	r3, r3, #7
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00b      	beq.n	8004d36 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d22:	f383 8811 	msr	BASEPRI, r3
 8004d26:	f3bf 8f6f 	isb	sy
 8004d2a:	f3bf 8f4f 	dsb	sy
 8004d2e:	617b      	str	r3, [r7, #20]
}
 8004d30:	bf00      	nop
 8004d32:	bf00      	nop
 8004d34:	e7fd      	b.n	8004d32 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d01f      	beq.n	8004d7c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	61fb      	str	r3, [r7, #28]
 8004d40:	e012      	b.n	8004d68 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004d42:	68ba      	ldr	r2, [r7, #8]
 8004d44:	69fb      	ldr	r3, [r7, #28]
 8004d46:	4413      	add	r3, r2
 8004d48:	7819      	ldrb	r1, [r3, #0]
 8004d4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	4413      	add	r3, r2
 8004d50:	3334      	adds	r3, #52	@ 0x34
 8004d52:	460a      	mov	r2, r1
 8004d54:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004d56:	68ba      	ldr	r2, [r7, #8]
 8004d58:	69fb      	ldr	r3, [r7, #28]
 8004d5a:	4413      	add	r3, r2
 8004d5c:	781b      	ldrb	r3, [r3, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d006      	beq.n	8004d70 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	3301      	adds	r3, #1
 8004d66:	61fb      	str	r3, [r7, #28]
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	2b0f      	cmp	r3, #15
 8004d6c:	d9e9      	bls.n	8004d42 <prvInitialiseNewTask+0x66>
 8004d6e:	e000      	b.n	8004d72 <prvInitialiseNewTask+0x96>
			{
				break;
 8004d70:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d7a:	e003      	b.n	8004d84 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d86:	2b37      	cmp	r3, #55	@ 0x37
 8004d88:	d901      	bls.n	8004d8e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004d8a:	2337      	movs	r3, #55	@ 0x37
 8004d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d92:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d98:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da2:	3304      	adds	r3, #4
 8004da4:	4618      	mov	r0, r3
 8004da6:	f7fe ffcf 	bl	8003d48 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dac:	3318      	adds	r3, #24
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7fe ffca 	bl	8003d48 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004db6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004db8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dbc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dc2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dc8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ddc:	3354      	adds	r3, #84	@ 0x54
 8004dde:	224c      	movs	r2, #76	@ 0x4c
 8004de0:	2100      	movs	r1, #0
 8004de2:	4618      	mov	r0, r3
 8004de4:	f001 fea8 	bl	8006b38 <memset>
 8004de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dea:	4a0d      	ldr	r2, [pc, #52]	@ (8004e20 <prvInitialiseNewTask+0x144>)
 8004dec:	659a      	str	r2, [r3, #88]	@ 0x58
 8004dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004df0:	4a0c      	ldr	r2, [pc, #48]	@ (8004e24 <prvInitialiseNewTask+0x148>)
 8004df2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004df6:	4a0c      	ldr	r2, [pc, #48]	@ (8004e28 <prvInitialiseNewTask+0x14c>)
 8004df8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004dfa:	683a      	ldr	r2, [r7, #0]
 8004dfc:	68f9      	ldr	r1, [r7, #12]
 8004dfe:	69b8      	ldr	r0, [r7, #24]
 8004e00:	f001 fa5a 	bl	80062b8 <pxPortInitialiseStack>
 8004e04:	4602      	mov	r2, r0
 8004e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e08:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d002      	beq.n	8004e16 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004e10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e16:	bf00      	nop
 8004e18:	3720      	adds	r7, #32
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	2000503c 	.word	0x2000503c
 8004e24:	200050a4 	.word	0x200050a4
 8004e28:	2000510c 	.word	0x2000510c

08004e2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b082      	sub	sp, #8
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004e34:	f001 fb70 	bl	8006518 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004e38:	4b2d      	ldr	r3, [pc, #180]	@ (8004ef0 <prvAddNewTaskToReadyList+0xc4>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	4a2c      	ldr	r2, [pc, #176]	@ (8004ef0 <prvAddNewTaskToReadyList+0xc4>)
 8004e40:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004e42:	4b2c      	ldr	r3, [pc, #176]	@ (8004ef4 <prvAddNewTaskToReadyList+0xc8>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d109      	bne.n	8004e5e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004e4a:	4a2a      	ldr	r2, [pc, #168]	@ (8004ef4 <prvAddNewTaskToReadyList+0xc8>)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004e50:	4b27      	ldr	r3, [pc, #156]	@ (8004ef0 <prvAddNewTaskToReadyList+0xc4>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d110      	bne.n	8004e7a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004e58:	f000 fc2e 	bl	80056b8 <prvInitialiseTaskLists>
 8004e5c:	e00d      	b.n	8004e7a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004e5e:	4b26      	ldr	r3, [pc, #152]	@ (8004ef8 <prvAddNewTaskToReadyList+0xcc>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d109      	bne.n	8004e7a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004e66:	4b23      	ldr	r3, [pc, #140]	@ (8004ef4 <prvAddNewTaskToReadyList+0xc8>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d802      	bhi.n	8004e7a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004e74:	4a1f      	ldr	r2, [pc, #124]	@ (8004ef4 <prvAddNewTaskToReadyList+0xc8>)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004e7a:	4b20      	ldr	r3, [pc, #128]	@ (8004efc <prvAddNewTaskToReadyList+0xd0>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	3301      	adds	r3, #1
 8004e80:	4a1e      	ldr	r2, [pc, #120]	@ (8004efc <prvAddNewTaskToReadyList+0xd0>)
 8004e82:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004e84:	4b1d      	ldr	r3, [pc, #116]	@ (8004efc <prvAddNewTaskToReadyList+0xd0>)
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e90:	4b1b      	ldr	r3, [pc, #108]	@ (8004f00 <prvAddNewTaskToReadyList+0xd4>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d903      	bls.n	8004ea0 <prvAddNewTaskToReadyList+0x74>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e9c:	4a18      	ldr	r2, [pc, #96]	@ (8004f00 <prvAddNewTaskToReadyList+0xd4>)
 8004e9e:	6013      	str	r3, [r2, #0]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	4413      	add	r3, r2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	4a15      	ldr	r2, [pc, #84]	@ (8004f04 <prvAddNewTaskToReadyList+0xd8>)
 8004eae:	441a      	add	r2, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	3304      	adds	r3, #4
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	4610      	mov	r0, r2
 8004eb8:	f7fe ff53 	bl	8003d62 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004ebc:	f001 fb5e 	bl	800657c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004ec0:	4b0d      	ldr	r3, [pc, #52]	@ (8004ef8 <prvAddNewTaskToReadyList+0xcc>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d00e      	beq.n	8004ee6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef4 <prvAddNewTaskToReadyList+0xc8>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d207      	bcs.n	8004ee6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004ed6:	4b0c      	ldr	r3, [pc, #48]	@ (8004f08 <prvAddNewTaskToReadyList+0xdc>)
 8004ed8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004edc:	601a      	str	r2, [r3, #0]
 8004ede:	f3bf 8f4f 	dsb	sy
 8004ee2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ee6:	bf00      	nop
 8004ee8:	3708      	adds	r7, #8
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	200012bc 	.word	0x200012bc
 8004ef4:	20000de8 	.word	0x20000de8
 8004ef8:	200012c8 	.word	0x200012c8
 8004efc:	200012d8 	.word	0x200012d8
 8004f00:	200012c4 	.word	0x200012c4
 8004f04:	20000dec 	.word	0x20000dec
 8004f08:	e000ed04 	.word	0xe000ed04

08004f0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004f14:	2300      	movs	r3, #0
 8004f16:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d018      	beq.n	8004f50 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004f1e:	4b14      	ldr	r3, [pc, #80]	@ (8004f70 <vTaskDelay+0x64>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00b      	beq.n	8004f3e <vTaskDelay+0x32>
	__asm volatile
 8004f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f2a:	f383 8811 	msr	BASEPRI, r3
 8004f2e:	f3bf 8f6f 	isb	sy
 8004f32:	f3bf 8f4f 	dsb	sy
 8004f36:	60bb      	str	r3, [r7, #8]
}
 8004f38:	bf00      	nop
 8004f3a:	bf00      	nop
 8004f3c:	e7fd      	b.n	8004f3a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004f3e:	f000 f88b 	bl	8005058 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004f42:	2100      	movs	r1, #0
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f000 fe09 	bl	8005b5c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004f4a:	f000 f893 	bl	8005074 <xTaskResumeAll>
 8004f4e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d107      	bne.n	8004f66 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004f56:	4b07      	ldr	r3, [pc, #28]	@ (8004f74 <vTaskDelay+0x68>)
 8004f58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f5c:	601a      	str	r2, [r3, #0]
 8004f5e:	f3bf 8f4f 	dsb	sy
 8004f62:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004f66:	bf00      	nop
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	200012e4 	.word	0x200012e4
 8004f74:	e000ed04 	.word	0xe000ed04

08004f78 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b08a      	sub	sp, #40	@ 0x28
 8004f7c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004f82:	2300      	movs	r3, #0
 8004f84:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004f86:	463a      	mov	r2, r7
 8004f88:	1d39      	adds	r1, r7, #4
 8004f8a:	f107 0308 	add.w	r3, r7, #8
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f7fe fe86 	bl	8003ca0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004f94:	6839      	ldr	r1, [r7, #0]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68ba      	ldr	r2, [r7, #8]
 8004f9a:	9202      	str	r2, [sp, #8]
 8004f9c:	9301      	str	r3, [sp, #4]
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	9300      	str	r3, [sp, #0]
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	460a      	mov	r2, r1
 8004fa6:	4924      	ldr	r1, [pc, #144]	@ (8005038 <vTaskStartScheduler+0xc0>)
 8004fa8:	4824      	ldr	r0, [pc, #144]	@ (800503c <vTaskStartScheduler+0xc4>)
 8004faa:	f7ff fdf1 	bl	8004b90 <xTaskCreateStatic>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	4a23      	ldr	r2, [pc, #140]	@ (8005040 <vTaskStartScheduler+0xc8>)
 8004fb2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004fb4:	4b22      	ldr	r3, [pc, #136]	@ (8005040 <vTaskStartScheduler+0xc8>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d002      	beq.n	8004fc2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	617b      	str	r3, [r7, #20]
 8004fc0:	e001      	b.n	8004fc6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d102      	bne.n	8004fd2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004fcc:	f000 fe1a 	bl	8005c04 <xTimerCreateTimerTask>
 8004fd0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d11b      	bne.n	8005010 <vTaskStartScheduler+0x98>
	__asm volatile
 8004fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fdc:	f383 8811 	msr	BASEPRI, r3
 8004fe0:	f3bf 8f6f 	isb	sy
 8004fe4:	f3bf 8f4f 	dsb	sy
 8004fe8:	613b      	str	r3, [r7, #16]
}
 8004fea:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004fec:	4b15      	ldr	r3, [pc, #84]	@ (8005044 <vTaskStartScheduler+0xcc>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	3354      	adds	r3, #84	@ 0x54
 8004ff2:	4a15      	ldr	r2, [pc, #84]	@ (8005048 <vTaskStartScheduler+0xd0>)
 8004ff4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004ff6:	4b15      	ldr	r3, [pc, #84]	@ (800504c <vTaskStartScheduler+0xd4>)
 8004ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8004ffc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004ffe:	4b14      	ldr	r3, [pc, #80]	@ (8005050 <vTaskStartScheduler+0xd8>)
 8005000:	2201      	movs	r2, #1
 8005002:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005004:	4b13      	ldr	r3, [pc, #76]	@ (8005054 <vTaskStartScheduler+0xdc>)
 8005006:	2200      	movs	r2, #0
 8005008:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800500a:	f001 f9e1 	bl	80063d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800500e:	e00f      	b.n	8005030 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005016:	d10b      	bne.n	8005030 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800501c:	f383 8811 	msr	BASEPRI, r3
 8005020:	f3bf 8f6f 	isb	sy
 8005024:	f3bf 8f4f 	dsb	sy
 8005028:	60fb      	str	r3, [r7, #12]
}
 800502a:	bf00      	nop
 800502c:	bf00      	nop
 800502e:	e7fd      	b.n	800502c <vTaskStartScheduler+0xb4>
}
 8005030:	bf00      	nop
 8005032:	3718      	adds	r7, #24
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}
 8005038:	08006d78 	.word	0x08006d78
 800503c:	08005689 	.word	0x08005689
 8005040:	200012e0 	.word	0x200012e0
 8005044:	20000de8 	.word	0x20000de8
 8005048:	20000040 	.word	0x20000040
 800504c:	200012dc 	.word	0x200012dc
 8005050:	200012c8 	.word	0x200012c8
 8005054:	200012c0 	.word	0x200012c0

08005058 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005058:	b480      	push	{r7}
 800505a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800505c:	4b04      	ldr	r3, [pc, #16]	@ (8005070 <vTaskSuspendAll+0x18>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	3301      	adds	r3, #1
 8005062:	4a03      	ldr	r2, [pc, #12]	@ (8005070 <vTaskSuspendAll+0x18>)
 8005064:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005066:	bf00      	nop
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr
 8005070:	200012e4 	.word	0x200012e4

08005074 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800507a:	2300      	movs	r3, #0
 800507c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800507e:	2300      	movs	r3, #0
 8005080:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005082:	4b42      	ldr	r3, [pc, #264]	@ (800518c <xTaskResumeAll+0x118>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d10b      	bne.n	80050a2 <xTaskResumeAll+0x2e>
	__asm volatile
 800508a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800508e:	f383 8811 	msr	BASEPRI, r3
 8005092:	f3bf 8f6f 	isb	sy
 8005096:	f3bf 8f4f 	dsb	sy
 800509a:	603b      	str	r3, [r7, #0]
}
 800509c:	bf00      	nop
 800509e:	bf00      	nop
 80050a0:	e7fd      	b.n	800509e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80050a2:	f001 fa39 	bl	8006518 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80050a6:	4b39      	ldr	r3, [pc, #228]	@ (800518c <xTaskResumeAll+0x118>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	3b01      	subs	r3, #1
 80050ac:	4a37      	ldr	r2, [pc, #220]	@ (800518c <xTaskResumeAll+0x118>)
 80050ae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050b0:	4b36      	ldr	r3, [pc, #216]	@ (800518c <xTaskResumeAll+0x118>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d162      	bne.n	800517e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80050b8:	4b35      	ldr	r3, [pc, #212]	@ (8005190 <xTaskResumeAll+0x11c>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d05e      	beq.n	800517e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80050c0:	e02f      	b.n	8005122 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050c2:	4b34      	ldr	r3, [pc, #208]	@ (8005194 <xTaskResumeAll+0x120>)
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	3318      	adds	r3, #24
 80050ce:	4618      	mov	r0, r3
 80050d0:	f7fe fea4 	bl	8003e1c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	3304      	adds	r3, #4
 80050d8:	4618      	mov	r0, r3
 80050da:	f7fe fe9f 	bl	8003e1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050e2:	4b2d      	ldr	r3, [pc, #180]	@ (8005198 <xTaskResumeAll+0x124>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d903      	bls.n	80050f2 <xTaskResumeAll+0x7e>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ee:	4a2a      	ldr	r2, [pc, #168]	@ (8005198 <xTaskResumeAll+0x124>)
 80050f0:	6013      	str	r3, [r2, #0]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050f6:	4613      	mov	r3, r2
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	4413      	add	r3, r2
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	4a27      	ldr	r2, [pc, #156]	@ (800519c <xTaskResumeAll+0x128>)
 8005100:	441a      	add	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	3304      	adds	r3, #4
 8005106:	4619      	mov	r1, r3
 8005108:	4610      	mov	r0, r2
 800510a:	f7fe fe2a 	bl	8003d62 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005112:	4b23      	ldr	r3, [pc, #140]	@ (80051a0 <xTaskResumeAll+0x12c>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005118:	429a      	cmp	r2, r3
 800511a:	d302      	bcc.n	8005122 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800511c:	4b21      	ldr	r3, [pc, #132]	@ (80051a4 <xTaskResumeAll+0x130>)
 800511e:	2201      	movs	r2, #1
 8005120:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005122:	4b1c      	ldr	r3, [pc, #112]	@ (8005194 <xTaskResumeAll+0x120>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d1cb      	bne.n	80050c2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d001      	beq.n	8005134 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005130:	f000 fb66 	bl	8005800 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005134:	4b1c      	ldr	r3, [pc, #112]	@ (80051a8 <xTaskResumeAll+0x134>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d010      	beq.n	8005162 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005140:	f000 f846 	bl	80051d0 <xTaskIncrementTick>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d002      	beq.n	8005150 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800514a:	4b16      	ldr	r3, [pc, #88]	@ (80051a4 <xTaskResumeAll+0x130>)
 800514c:	2201      	movs	r2, #1
 800514e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	3b01      	subs	r3, #1
 8005154:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d1f1      	bne.n	8005140 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800515c:	4b12      	ldr	r3, [pc, #72]	@ (80051a8 <xTaskResumeAll+0x134>)
 800515e:	2200      	movs	r2, #0
 8005160:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005162:	4b10      	ldr	r3, [pc, #64]	@ (80051a4 <xTaskResumeAll+0x130>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d009      	beq.n	800517e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800516a:	2301      	movs	r3, #1
 800516c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800516e:	4b0f      	ldr	r3, [pc, #60]	@ (80051ac <xTaskResumeAll+0x138>)
 8005170:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	f3bf 8f4f 	dsb	sy
 800517a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800517e:	f001 f9fd 	bl	800657c <vPortExitCritical>

	return xAlreadyYielded;
 8005182:	68bb      	ldr	r3, [r7, #8]
}
 8005184:	4618      	mov	r0, r3
 8005186:	3710      	adds	r7, #16
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	200012e4 	.word	0x200012e4
 8005190:	200012bc 	.word	0x200012bc
 8005194:	2000127c 	.word	0x2000127c
 8005198:	200012c4 	.word	0x200012c4
 800519c:	20000dec 	.word	0x20000dec
 80051a0:	20000de8 	.word	0x20000de8
 80051a4:	200012d0 	.word	0x200012d0
 80051a8:	200012cc 	.word	0x200012cc
 80051ac:	e000ed04 	.word	0xe000ed04

080051b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80051b6:	4b05      	ldr	r3, [pc, #20]	@ (80051cc <xTaskGetTickCount+0x1c>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80051bc:	687b      	ldr	r3, [r7, #4]
}
 80051be:	4618      	mov	r0, r3
 80051c0:	370c      	adds	r7, #12
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	200012c0 	.word	0x200012c0

080051d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b086      	sub	sp, #24
 80051d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80051d6:	2300      	movs	r3, #0
 80051d8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051da:	4b4f      	ldr	r3, [pc, #316]	@ (8005318 <xTaskIncrementTick+0x148>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	f040 8090 	bne.w	8005304 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80051e4:	4b4d      	ldr	r3, [pc, #308]	@ (800531c <xTaskIncrementTick+0x14c>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	3301      	adds	r3, #1
 80051ea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80051ec:	4a4b      	ldr	r2, [pc, #300]	@ (800531c <xTaskIncrementTick+0x14c>)
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d121      	bne.n	800523c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80051f8:	4b49      	ldr	r3, [pc, #292]	@ (8005320 <xTaskIncrementTick+0x150>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d00b      	beq.n	800521a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005206:	f383 8811 	msr	BASEPRI, r3
 800520a:	f3bf 8f6f 	isb	sy
 800520e:	f3bf 8f4f 	dsb	sy
 8005212:	603b      	str	r3, [r7, #0]
}
 8005214:	bf00      	nop
 8005216:	bf00      	nop
 8005218:	e7fd      	b.n	8005216 <xTaskIncrementTick+0x46>
 800521a:	4b41      	ldr	r3, [pc, #260]	@ (8005320 <xTaskIncrementTick+0x150>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	60fb      	str	r3, [r7, #12]
 8005220:	4b40      	ldr	r3, [pc, #256]	@ (8005324 <xTaskIncrementTick+0x154>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a3e      	ldr	r2, [pc, #248]	@ (8005320 <xTaskIncrementTick+0x150>)
 8005226:	6013      	str	r3, [r2, #0]
 8005228:	4a3e      	ldr	r2, [pc, #248]	@ (8005324 <xTaskIncrementTick+0x154>)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6013      	str	r3, [r2, #0]
 800522e:	4b3e      	ldr	r3, [pc, #248]	@ (8005328 <xTaskIncrementTick+0x158>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	3301      	adds	r3, #1
 8005234:	4a3c      	ldr	r2, [pc, #240]	@ (8005328 <xTaskIncrementTick+0x158>)
 8005236:	6013      	str	r3, [r2, #0]
 8005238:	f000 fae2 	bl	8005800 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800523c:	4b3b      	ldr	r3, [pc, #236]	@ (800532c <xTaskIncrementTick+0x15c>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	693a      	ldr	r2, [r7, #16]
 8005242:	429a      	cmp	r2, r3
 8005244:	d349      	bcc.n	80052da <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005246:	4b36      	ldr	r3, [pc, #216]	@ (8005320 <xTaskIncrementTick+0x150>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d104      	bne.n	800525a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005250:	4b36      	ldr	r3, [pc, #216]	@ (800532c <xTaskIncrementTick+0x15c>)
 8005252:	f04f 32ff 	mov.w	r2, #4294967295
 8005256:	601a      	str	r2, [r3, #0]
					break;
 8005258:	e03f      	b.n	80052da <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800525a:	4b31      	ldr	r3, [pc, #196]	@ (8005320 <xTaskIncrementTick+0x150>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800526a:	693a      	ldr	r2, [r7, #16]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	429a      	cmp	r2, r3
 8005270:	d203      	bcs.n	800527a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005272:	4a2e      	ldr	r2, [pc, #184]	@ (800532c <xTaskIncrementTick+0x15c>)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005278:	e02f      	b.n	80052da <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	3304      	adds	r3, #4
 800527e:	4618      	mov	r0, r3
 8005280:	f7fe fdcc 	bl	8003e1c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005288:	2b00      	cmp	r3, #0
 800528a:	d004      	beq.n	8005296 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	3318      	adds	r3, #24
 8005290:	4618      	mov	r0, r3
 8005292:	f7fe fdc3 	bl	8003e1c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800529a:	4b25      	ldr	r3, [pc, #148]	@ (8005330 <xTaskIncrementTick+0x160>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d903      	bls.n	80052aa <xTaskIncrementTick+0xda>
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a6:	4a22      	ldr	r2, [pc, #136]	@ (8005330 <xTaskIncrementTick+0x160>)
 80052a8:	6013      	str	r3, [r2, #0]
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052ae:	4613      	mov	r3, r2
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	4413      	add	r3, r2
 80052b4:	009b      	lsls	r3, r3, #2
 80052b6:	4a1f      	ldr	r2, [pc, #124]	@ (8005334 <xTaskIncrementTick+0x164>)
 80052b8:	441a      	add	r2, r3
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	3304      	adds	r3, #4
 80052be:	4619      	mov	r1, r3
 80052c0:	4610      	mov	r0, r2
 80052c2:	f7fe fd4e 	bl	8003d62 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052ca:	4b1b      	ldr	r3, [pc, #108]	@ (8005338 <xTaskIncrementTick+0x168>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d3b8      	bcc.n	8005246 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80052d4:	2301      	movs	r3, #1
 80052d6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052d8:	e7b5      	b.n	8005246 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80052da:	4b17      	ldr	r3, [pc, #92]	@ (8005338 <xTaskIncrementTick+0x168>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052e0:	4914      	ldr	r1, [pc, #80]	@ (8005334 <xTaskIncrementTick+0x164>)
 80052e2:	4613      	mov	r3, r2
 80052e4:	009b      	lsls	r3, r3, #2
 80052e6:	4413      	add	r3, r2
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	440b      	add	r3, r1
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d901      	bls.n	80052f6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80052f2:	2301      	movs	r3, #1
 80052f4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80052f6:	4b11      	ldr	r3, [pc, #68]	@ (800533c <xTaskIncrementTick+0x16c>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d007      	beq.n	800530e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80052fe:	2301      	movs	r3, #1
 8005300:	617b      	str	r3, [r7, #20]
 8005302:	e004      	b.n	800530e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005304:	4b0e      	ldr	r3, [pc, #56]	@ (8005340 <xTaskIncrementTick+0x170>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	3301      	adds	r3, #1
 800530a:	4a0d      	ldr	r2, [pc, #52]	@ (8005340 <xTaskIncrementTick+0x170>)
 800530c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800530e:	697b      	ldr	r3, [r7, #20]
}
 8005310:	4618      	mov	r0, r3
 8005312:	3718      	adds	r7, #24
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}
 8005318:	200012e4 	.word	0x200012e4
 800531c:	200012c0 	.word	0x200012c0
 8005320:	20001274 	.word	0x20001274
 8005324:	20001278 	.word	0x20001278
 8005328:	200012d4 	.word	0x200012d4
 800532c:	200012dc 	.word	0x200012dc
 8005330:	200012c4 	.word	0x200012c4
 8005334:	20000dec 	.word	0x20000dec
 8005338:	20000de8 	.word	0x20000de8
 800533c:	200012d0 	.word	0x200012d0
 8005340:	200012cc 	.word	0x200012cc

08005344 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005344:	b480      	push	{r7}
 8005346:	b085      	sub	sp, #20
 8005348:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800534a:	4b2b      	ldr	r3, [pc, #172]	@ (80053f8 <vTaskSwitchContext+0xb4>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d003      	beq.n	800535a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005352:	4b2a      	ldr	r3, [pc, #168]	@ (80053fc <vTaskSwitchContext+0xb8>)
 8005354:	2201      	movs	r2, #1
 8005356:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005358:	e047      	b.n	80053ea <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800535a:	4b28      	ldr	r3, [pc, #160]	@ (80053fc <vTaskSwitchContext+0xb8>)
 800535c:	2200      	movs	r2, #0
 800535e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005360:	4b27      	ldr	r3, [pc, #156]	@ (8005400 <vTaskSwitchContext+0xbc>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	60fb      	str	r3, [r7, #12]
 8005366:	e011      	b.n	800538c <vTaskSwitchContext+0x48>
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d10b      	bne.n	8005386 <vTaskSwitchContext+0x42>
	__asm volatile
 800536e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005372:	f383 8811 	msr	BASEPRI, r3
 8005376:	f3bf 8f6f 	isb	sy
 800537a:	f3bf 8f4f 	dsb	sy
 800537e:	607b      	str	r3, [r7, #4]
}
 8005380:	bf00      	nop
 8005382:	bf00      	nop
 8005384:	e7fd      	b.n	8005382 <vTaskSwitchContext+0x3e>
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	3b01      	subs	r3, #1
 800538a:	60fb      	str	r3, [r7, #12]
 800538c:	491d      	ldr	r1, [pc, #116]	@ (8005404 <vTaskSwitchContext+0xc0>)
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	4613      	mov	r3, r2
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	4413      	add	r3, r2
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	440b      	add	r3, r1
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d0e3      	beq.n	8005368 <vTaskSwitchContext+0x24>
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	4613      	mov	r3, r2
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	4413      	add	r3, r2
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	4a16      	ldr	r2, [pc, #88]	@ (8005404 <vTaskSwitchContext+0xc0>)
 80053ac:	4413      	add	r3, r2
 80053ae:	60bb      	str	r3, [r7, #8]
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	685a      	ldr	r2, [r3, #4]
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	605a      	str	r2, [r3, #4]
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	685a      	ldr	r2, [r3, #4]
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	3308      	adds	r3, #8
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d104      	bne.n	80053d0 <vTaskSwitchContext+0x8c>
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	685a      	ldr	r2, [r3, #4]
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	605a      	str	r2, [r3, #4]
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	4a0c      	ldr	r2, [pc, #48]	@ (8005408 <vTaskSwitchContext+0xc4>)
 80053d8:	6013      	str	r3, [r2, #0]
 80053da:	4a09      	ldr	r2, [pc, #36]	@ (8005400 <vTaskSwitchContext+0xbc>)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80053e0:	4b09      	ldr	r3, [pc, #36]	@ (8005408 <vTaskSwitchContext+0xc4>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	3354      	adds	r3, #84	@ 0x54
 80053e6:	4a09      	ldr	r2, [pc, #36]	@ (800540c <vTaskSwitchContext+0xc8>)
 80053e8:	6013      	str	r3, [r2, #0]
}
 80053ea:	bf00      	nop
 80053ec:	3714      	adds	r7, #20
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	200012e4 	.word	0x200012e4
 80053fc:	200012d0 	.word	0x200012d0
 8005400:	200012c4 	.word	0x200012c4
 8005404:	20000dec 	.word	0x20000dec
 8005408:	20000de8 	.word	0x20000de8
 800540c:	20000040 	.word	0x20000040

08005410 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d10b      	bne.n	8005438 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005424:	f383 8811 	msr	BASEPRI, r3
 8005428:	f3bf 8f6f 	isb	sy
 800542c:	f3bf 8f4f 	dsb	sy
 8005430:	60fb      	str	r3, [r7, #12]
}
 8005432:	bf00      	nop
 8005434:	bf00      	nop
 8005436:	e7fd      	b.n	8005434 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005438:	4b07      	ldr	r3, [pc, #28]	@ (8005458 <vTaskPlaceOnEventList+0x48>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	3318      	adds	r3, #24
 800543e:	4619      	mov	r1, r3
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f7fe fcb2 	bl	8003daa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005446:	2101      	movs	r1, #1
 8005448:	6838      	ldr	r0, [r7, #0]
 800544a:	f000 fb87 	bl	8005b5c <prvAddCurrentTaskToDelayedList>
}
 800544e:	bf00      	nop
 8005450:	3710      	adds	r7, #16
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	20000de8 	.word	0x20000de8

0800545c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800545c:	b580      	push	{r7, lr}
 800545e:	b086      	sub	sp, #24
 8005460:	af00      	add	r7, sp, #0
 8005462:	60f8      	str	r0, [r7, #12]
 8005464:	60b9      	str	r1, [r7, #8]
 8005466:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d10b      	bne.n	8005486 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800546e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005472:	f383 8811 	msr	BASEPRI, r3
 8005476:	f3bf 8f6f 	isb	sy
 800547a:	f3bf 8f4f 	dsb	sy
 800547e:	617b      	str	r3, [r7, #20]
}
 8005480:	bf00      	nop
 8005482:	bf00      	nop
 8005484:	e7fd      	b.n	8005482 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005486:	4b0a      	ldr	r3, [pc, #40]	@ (80054b0 <vTaskPlaceOnEventListRestricted+0x54>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	3318      	adds	r3, #24
 800548c:	4619      	mov	r1, r3
 800548e:	68f8      	ldr	r0, [r7, #12]
 8005490:	f7fe fc67 	bl	8003d62 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d002      	beq.n	80054a0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800549a:	f04f 33ff 	mov.w	r3, #4294967295
 800549e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80054a0:	6879      	ldr	r1, [r7, #4]
 80054a2:	68b8      	ldr	r0, [r7, #8]
 80054a4:	f000 fb5a 	bl	8005b5c <prvAddCurrentTaskToDelayedList>
	}
 80054a8:	bf00      	nop
 80054aa:	3718      	adds	r7, #24
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	20000de8 	.word	0x20000de8

080054b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b086      	sub	sp, #24
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d10b      	bne.n	80054e2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80054ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ce:	f383 8811 	msr	BASEPRI, r3
 80054d2:	f3bf 8f6f 	isb	sy
 80054d6:	f3bf 8f4f 	dsb	sy
 80054da:	60fb      	str	r3, [r7, #12]
}
 80054dc:	bf00      	nop
 80054de:	bf00      	nop
 80054e0:	e7fd      	b.n	80054de <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	3318      	adds	r3, #24
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7fe fc98 	bl	8003e1c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054ec:	4b1d      	ldr	r3, [pc, #116]	@ (8005564 <xTaskRemoveFromEventList+0xb0>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d11d      	bne.n	8005530 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	3304      	adds	r3, #4
 80054f8:	4618      	mov	r0, r3
 80054fa:	f7fe fc8f 	bl	8003e1c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005502:	4b19      	ldr	r3, [pc, #100]	@ (8005568 <xTaskRemoveFromEventList+0xb4>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	429a      	cmp	r2, r3
 8005508:	d903      	bls.n	8005512 <xTaskRemoveFromEventList+0x5e>
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800550e:	4a16      	ldr	r2, [pc, #88]	@ (8005568 <xTaskRemoveFromEventList+0xb4>)
 8005510:	6013      	str	r3, [r2, #0]
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005516:	4613      	mov	r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	4413      	add	r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	4a13      	ldr	r2, [pc, #76]	@ (800556c <xTaskRemoveFromEventList+0xb8>)
 8005520:	441a      	add	r2, r3
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	3304      	adds	r3, #4
 8005526:	4619      	mov	r1, r3
 8005528:	4610      	mov	r0, r2
 800552a:	f7fe fc1a 	bl	8003d62 <vListInsertEnd>
 800552e:	e005      	b.n	800553c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	3318      	adds	r3, #24
 8005534:	4619      	mov	r1, r3
 8005536:	480e      	ldr	r0, [pc, #56]	@ (8005570 <xTaskRemoveFromEventList+0xbc>)
 8005538:	f7fe fc13 	bl	8003d62 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005540:	4b0c      	ldr	r3, [pc, #48]	@ (8005574 <xTaskRemoveFromEventList+0xc0>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005546:	429a      	cmp	r2, r3
 8005548:	d905      	bls.n	8005556 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800554a:	2301      	movs	r3, #1
 800554c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800554e:	4b0a      	ldr	r3, [pc, #40]	@ (8005578 <xTaskRemoveFromEventList+0xc4>)
 8005550:	2201      	movs	r2, #1
 8005552:	601a      	str	r2, [r3, #0]
 8005554:	e001      	b.n	800555a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005556:	2300      	movs	r3, #0
 8005558:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800555a:	697b      	ldr	r3, [r7, #20]
}
 800555c:	4618      	mov	r0, r3
 800555e:	3718      	adds	r7, #24
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}
 8005564:	200012e4 	.word	0x200012e4
 8005568:	200012c4 	.word	0x200012c4
 800556c:	20000dec 	.word	0x20000dec
 8005570:	2000127c 	.word	0x2000127c
 8005574:	20000de8 	.word	0x20000de8
 8005578:	200012d0 	.word	0x200012d0

0800557c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005584:	4b06      	ldr	r3, [pc, #24]	@ (80055a0 <vTaskInternalSetTimeOutState+0x24>)
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800558c:	4b05      	ldr	r3, [pc, #20]	@ (80055a4 <vTaskInternalSetTimeOutState+0x28>)
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	605a      	str	r2, [r3, #4]
}
 8005594:	bf00      	nop
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr
 80055a0:	200012d4 	.word	0x200012d4
 80055a4:	200012c0 	.word	0x200012c0

080055a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b088      	sub	sp, #32
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d10b      	bne.n	80055d0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80055b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055bc:	f383 8811 	msr	BASEPRI, r3
 80055c0:	f3bf 8f6f 	isb	sy
 80055c4:	f3bf 8f4f 	dsb	sy
 80055c8:	613b      	str	r3, [r7, #16]
}
 80055ca:	bf00      	nop
 80055cc:	bf00      	nop
 80055ce:	e7fd      	b.n	80055cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d10b      	bne.n	80055ee <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80055d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055da:	f383 8811 	msr	BASEPRI, r3
 80055de:	f3bf 8f6f 	isb	sy
 80055e2:	f3bf 8f4f 	dsb	sy
 80055e6:	60fb      	str	r3, [r7, #12]
}
 80055e8:	bf00      	nop
 80055ea:	bf00      	nop
 80055ec:	e7fd      	b.n	80055ea <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80055ee:	f000 ff93 	bl	8006518 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80055f2:	4b1d      	ldr	r3, [pc, #116]	@ (8005668 <xTaskCheckForTimeOut+0xc0>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	69ba      	ldr	r2, [r7, #24]
 80055fe:	1ad3      	subs	r3, r2, r3
 8005600:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560a:	d102      	bne.n	8005612 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800560c:	2300      	movs	r3, #0
 800560e:	61fb      	str	r3, [r7, #28]
 8005610:	e023      	b.n	800565a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	4b15      	ldr	r3, [pc, #84]	@ (800566c <xTaskCheckForTimeOut+0xc4>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	429a      	cmp	r2, r3
 800561c:	d007      	beq.n	800562e <xTaskCheckForTimeOut+0x86>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	69ba      	ldr	r2, [r7, #24]
 8005624:	429a      	cmp	r2, r3
 8005626:	d302      	bcc.n	800562e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005628:	2301      	movs	r3, #1
 800562a:	61fb      	str	r3, [r7, #28]
 800562c:	e015      	b.n	800565a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	429a      	cmp	r2, r3
 8005636:	d20b      	bcs.n	8005650 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	1ad2      	subs	r2, r2, r3
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f7ff ff99 	bl	800557c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800564a:	2300      	movs	r3, #0
 800564c:	61fb      	str	r3, [r7, #28]
 800564e:	e004      	b.n	800565a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	2200      	movs	r2, #0
 8005654:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005656:	2301      	movs	r3, #1
 8005658:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800565a:	f000 ff8f 	bl	800657c <vPortExitCritical>

	return xReturn;
 800565e:	69fb      	ldr	r3, [r7, #28]
}
 8005660:	4618      	mov	r0, r3
 8005662:	3720      	adds	r7, #32
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}
 8005668:	200012c0 	.word	0x200012c0
 800566c:	200012d4 	.word	0x200012d4

08005670 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005670:	b480      	push	{r7}
 8005672:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005674:	4b03      	ldr	r3, [pc, #12]	@ (8005684 <vTaskMissedYield+0x14>)
 8005676:	2201      	movs	r2, #1
 8005678:	601a      	str	r2, [r3, #0]
}
 800567a:	bf00      	nop
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr
 8005684:	200012d0 	.word	0x200012d0

08005688 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005690:	f000 f852 	bl	8005738 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005694:	4b06      	ldr	r3, [pc, #24]	@ (80056b0 <prvIdleTask+0x28>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2b01      	cmp	r3, #1
 800569a:	d9f9      	bls.n	8005690 <prvIdleTask+0x8>
			{
				taskYIELD();
 800569c:	4b05      	ldr	r3, [pc, #20]	@ (80056b4 <prvIdleTask+0x2c>)
 800569e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056a2:	601a      	str	r2, [r3, #0]
 80056a4:	f3bf 8f4f 	dsb	sy
 80056a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80056ac:	e7f0      	b.n	8005690 <prvIdleTask+0x8>
 80056ae:	bf00      	nop
 80056b0:	20000dec 	.word	0x20000dec
 80056b4:	e000ed04 	.word	0xe000ed04

080056b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056be:	2300      	movs	r3, #0
 80056c0:	607b      	str	r3, [r7, #4]
 80056c2:	e00c      	b.n	80056de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	4613      	mov	r3, r2
 80056c8:	009b      	lsls	r3, r3, #2
 80056ca:	4413      	add	r3, r2
 80056cc:	009b      	lsls	r3, r3, #2
 80056ce:	4a12      	ldr	r2, [pc, #72]	@ (8005718 <prvInitialiseTaskLists+0x60>)
 80056d0:	4413      	add	r3, r2
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7fe fb18 	bl	8003d08 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	3301      	adds	r3, #1
 80056dc:	607b      	str	r3, [r7, #4]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2b37      	cmp	r3, #55	@ 0x37
 80056e2:	d9ef      	bls.n	80056c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80056e4:	480d      	ldr	r0, [pc, #52]	@ (800571c <prvInitialiseTaskLists+0x64>)
 80056e6:	f7fe fb0f 	bl	8003d08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80056ea:	480d      	ldr	r0, [pc, #52]	@ (8005720 <prvInitialiseTaskLists+0x68>)
 80056ec:	f7fe fb0c 	bl	8003d08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80056f0:	480c      	ldr	r0, [pc, #48]	@ (8005724 <prvInitialiseTaskLists+0x6c>)
 80056f2:	f7fe fb09 	bl	8003d08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80056f6:	480c      	ldr	r0, [pc, #48]	@ (8005728 <prvInitialiseTaskLists+0x70>)
 80056f8:	f7fe fb06 	bl	8003d08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80056fc:	480b      	ldr	r0, [pc, #44]	@ (800572c <prvInitialiseTaskLists+0x74>)
 80056fe:	f7fe fb03 	bl	8003d08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005702:	4b0b      	ldr	r3, [pc, #44]	@ (8005730 <prvInitialiseTaskLists+0x78>)
 8005704:	4a05      	ldr	r2, [pc, #20]	@ (800571c <prvInitialiseTaskLists+0x64>)
 8005706:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005708:	4b0a      	ldr	r3, [pc, #40]	@ (8005734 <prvInitialiseTaskLists+0x7c>)
 800570a:	4a05      	ldr	r2, [pc, #20]	@ (8005720 <prvInitialiseTaskLists+0x68>)
 800570c:	601a      	str	r2, [r3, #0]
}
 800570e:	bf00      	nop
 8005710:	3708      	adds	r7, #8
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	20000dec 	.word	0x20000dec
 800571c:	2000124c 	.word	0x2000124c
 8005720:	20001260 	.word	0x20001260
 8005724:	2000127c 	.word	0x2000127c
 8005728:	20001290 	.word	0x20001290
 800572c:	200012a8 	.word	0x200012a8
 8005730:	20001274 	.word	0x20001274
 8005734:	20001278 	.word	0x20001278

08005738 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800573e:	e019      	b.n	8005774 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005740:	f000 feea 	bl	8006518 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005744:	4b10      	ldr	r3, [pc, #64]	@ (8005788 <prvCheckTasksWaitingTermination+0x50>)
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	3304      	adds	r3, #4
 8005750:	4618      	mov	r0, r3
 8005752:	f7fe fb63 	bl	8003e1c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005756:	4b0d      	ldr	r3, [pc, #52]	@ (800578c <prvCheckTasksWaitingTermination+0x54>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	3b01      	subs	r3, #1
 800575c:	4a0b      	ldr	r2, [pc, #44]	@ (800578c <prvCheckTasksWaitingTermination+0x54>)
 800575e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005760:	4b0b      	ldr	r3, [pc, #44]	@ (8005790 <prvCheckTasksWaitingTermination+0x58>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	3b01      	subs	r3, #1
 8005766:	4a0a      	ldr	r2, [pc, #40]	@ (8005790 <prvCheckTasksWaitingTermination+0x58>)
 8005768:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800576a:	f000 ff07 	bl	800657c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f810 	bl	8005794 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005774:	4b06      	ldr	r3, [pc, #24]	@ (8005790 <prvCheckTasksWaitingTermination+0x58>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d1e1      	bne.n	8005740 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800577c:	bf00      	nop
 800577e:	bf00      	nop
 8005780:	3708      	adds	r7, #8
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	20001290 	.word	0x20001290
 800578c:	200012bc 	.word	0x200012bc
 8005790:	200012a4 	.word	0x200012a4

08005794 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005794:	b580      	push	{r7, lr}
 8005796:	b084      	sub	sp, #16
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	3354      	adds	r3, #84	@ 0x54
 80057a0:	4618      	mov	r0, r3
 80057a2:	f001 f9d1 	bl	8006b48 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d108      	bne.n	80057c2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057b4:	4618      	mov	r0, r3
 80057b6:	f001 f89f 	bl	80068f8 <vPortFree>
				vPortFree( pxTCB );
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f001 f89c 	bl	80068f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80057c0:	e019      	b.n	80057f6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d103      	bne.n	80057d4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f001 f893 	bl	80068f8 <vPortFree>
	}
 80057d2:	e010      	b.n	80057f6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d00b      	beq.n	80057f6 <prvDeleteTCB+0x62>
	__asm volatile
 80057de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057e2:	f383 8811 	msr	BASEPRI, r3
 80057e6:	f3bf 8f6f 	isb	sy
 80057ea:	f3bf 8f4f 	dsb	sy
 80057ee:	60fb      	str	r3, [r7, #12]
}
 80057f0:	bf00      	nop
 80057f2:	bf00      	nop
 80057f4:	e7fd      	b.n	80057f2 <prvDeleteTCB+0x5e>
	}
 80057f6:	bf00      	nop
 80057f8:	3710      	adds	r7, #16
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}
	...

08005800 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005806:	4b0c      	ldr	r3, [pc, #48]	@ (8005838 <prvResetNextTaskUnblockTime+0x38>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d104      	bne.n	800581a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005810:	4b0a      	ldr	r3, [pc, #40]	@ (800583c <prvResetNextTaskUnblockTime+0x3c>)
 8005812:	f04f 32ff 	mov.w	r2, #4294967295
 8005816:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005818:	e008      	b.n	800582c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800581a:	4b07      	ldr	r3, [pc, #28]	@ (8005838 <prvResetNextTaskUnblockTime+0x38>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	4a04      	ldr	r2, [pc, #16]	@ (800583c <prvResetNextTaskUnblockTime+0x3c>)
 800582a:	6013      	str	r3, [r2, #0]
}
 800582c:	bf00      	nop
 800582e:	370c      	adds	r7, #12
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr
 8005838:	20001274 	.word	0x20001274
 800583c:	200012dc 	.word	0x200012dc

08005840 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005846:	4b0b      	ldr	r3, [pc, #44]	@ (8005874 <xTaskGetSchedulerState+0x34>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d102      	bne.n	8005854 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800584e:	2301      	movs	r3, #1
 8005850:	607b      	str	r3, [r7, #4]
 8005852:	e008      	b.n	8005866 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005854:	4b08      	ldr	r3, [pc, #32]	@ (8005878 <xTaskGetSchedulerState+0x38>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d102      	bne.n	8005862 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800585c:	2302      	movs	r3, #2
 800585e:	607b      	str	r3, [r7, #4]
 8005860:	e001      	b.n	8005866 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005862:	2300      	movs	r3, #0
 8005864:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005866:	687b      	ldr	r3, [r7, #4]
	}
 8005868:	4618      	mov	r0, r3
 800586a:	370c      	adds	r7, #12
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr
 8005874:	200012c8 	.word	0x200012c8
 8005878:	200012e4 	.word	0x200012e4

0800587c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005888:	2300      	movs	r3, #0
 800588a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d051      	beq.n	8005936 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005896:	4b2a      	ldr	r3, [pc, #168]	@ (8005940 <xTaskPriorityInherit+0xc4>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800589c:	429a      	cmp	r2, r3
 800589e:	d241      	bcs.n	8005924 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	699b      	ldr	r3, [r3, #24]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	db06      	blt.n	80058b6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058a8:	4b25      	ldr	r3, [pc, #148]	@ (8005940 <xTaskPriorityInherit+0xc4>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ae:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	6959      	ldr	r1, [r3, #20]
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058be:	4613      	mov	r3, r2
 80058c0:	009b      	lsls	r3, r3, #2
 80058c2:	4413      	add	r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	4a1f      	ldr	r2, [pc, #124]	@ (8005944 <xTaskPriorityInherit+0xc8>)
 80058c8:	4413      	add	r3, r2
 80058ca:	4299      	cmp	r1, r3
 80058cc:	d122      	bne.n	8005914 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	3304      	adds	r3, #4
 80058d2:	4618      	mov	r0, r3
 80058d4:	f7fe faa2 	bl	8003e1c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80058d8:	4b19      	ldr	r3, [pc, #100]	@ (8005940 <xTaskPriorityInherit+0xc4>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058e6:	4b18      	ldr	r3, [pc, #96]	@ (8005948 <xTaskPriorityInherit+0xcc>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d903      	bls.n	80058f6 <xTaskPriorityInherit+0x7a>
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f2:	4a15      	ldr	r2, [pc, #84]	@ (8005948 <xTaskPriorityInherit+0xcc>)
 80058f4:	6013      	str	r3, [r2, #0]
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058fa:	4613      	mov	r3, r2
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	4413      	add	r3, r2
 8005900:	009b      	lsls	r3, r3, #2
 8005902:	4a10      	ldr	r2, [pc, #64]	@ (8005944 <xTaskPriorityInherit+0xc8>)
 8005904:	441a      	add	r2, r3
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	3304      	adds	r3, #4
 800590a:	4619      	mov	r1, r3
 800590c:	4610      	mov	r0, r2
 800590e:	f7fe fa28 	bl	8003d62 <vListInsertEnd>
 8005912:	e004      	b.n	800591e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005914:	4b0a      	ldr	r3, [pc, #40]	@ (8005940 <xTaskPriorityInherit+0xc4>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800591e:	2301      	movs	r3, #1
 8005920:	60fb      	str	r3, [r7, #12]
 8005922:	e008      	b.n	8005936 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005928:	4b05      	ldr	r3, [pc, #20]	@ (8005940 <xTaskPriorityInherit+0xc4>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592e:	429a      	cmp	r2, r3
 8005930:	d201      	bcs.n	8005936 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005932:	2301      	movs	r3, #1
 8005934:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005936:	68fb      	ldr	r3, [r7, #12]
	}
 8005938:	4618      	mov	r0, r3
 800593a:	3710      	adds	r7, #16
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}
 8005940:	20000de8 	.word	0x20000de8
 8005944:	20000dec 	.word	0x20000dec
 8005948:	200012c4 	.word	0x200012c4

0800594c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800594c:	b580      	push	{r7, lr}
 800594e:	b086      	sub	sp, #24
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005958:	2300      	movs	r3, #0
 800595a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d058      	beq.n	8005a14 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005962:	4b2f      	ldr	r3, [pc, #188]	@ (8005a20 <xTaskPriorityDisinherit+0xd4>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	693a      	ldr	r2, [r7, #16]
 8005968:	429a      	cmp	r2, r3
 800596a:	d00b      	beq.n	8005984 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800596c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005970:	f383 8811 	msr	BASEPRI, r3
 8005974:	f3bf 8f6f 	isb	sy
 8005978:	f3bf 8f4f 	dsb	sy
 800597c:	60fb      	str	r3, [r7, #12]
}
 800597e:	bf00      	nop
 8005980:	bf00      	nop
 8005982:	e7fd      	b.n	8005980 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10b      	bne.n	80059a4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800598c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005990:	f383 8811 	msr	BASEPRI, r3
 8005994:	f3bf 8f6f 	isb	sy
 8005998:	f3bf 8f4f 	dsb	sy
 800599c:	60bb      	str	r3, [r7, #8]
}
 800599e:	bf00      	nop
 80059a0:	bf00      	nop
 80059a2:	e7fd      	b.n	80059a0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059a8:	1e5a      	subs	r2, r3, #1
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d02c      	beq.n	8005a14 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d128      	bne.n	8005a14 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	3304      	adds	r3, #4
 80059c6:	4618      	mov	r0, r3
 80059c8:	f7fe fa28 	bl	8003e1c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059e4:	4b0f      	ldr	r3, [pc, #60]	@ (8005a24 <xTaskPriorityDisinherit+0xd8>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d903      	bls.n	80059f4 <xTaskPriorityDisinherit+0xa8>
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f0:	4a0c      	ldr	r2, [pc, #48]	@ (8005a24 <xTaskPriorityDisinherit+0xd8>)
 80059f2:	6013      	str	r3, [r2, #0]
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059f8:	4613      	mov	r3, r2
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	4413      	add	r3, r2
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	4a09      	ldr	r2, [pc, #36]	@ (8005a28 <xTaskPriorityDisinherit+0xdc>)
 8005a02:	441a      	add	r2, r3
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	3304      	adds	r3, #4
 8005a08:	4619      	mov	r1, r3
 8005a0a:	4610      	mov	r0, r2
 8005a0c:	f7fe f9a9 	bl	8003d62 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005a10:	2301      	movs	r3, #1
 8005a12:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005a14:	697b      	ldr	r3, [r7, #20]
	}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3718      	adds	r7, #24
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	20000de8 	.word	0x20000de8
 8005a24:	200012c4 	.word	0x200012c4
 8005a28:	20000dec 	.word	0x20000dec

08005a2c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b088      	sub	sp, #32
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d06c      	beq.n	8005b1e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005a44:	69bb      	ldr	r3, [r7, #24]
 8005a46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d10b      	bne.n	8005a64 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a50:	f383 8811 	msr	BASEPRI, r3
 8005a54:	f3bf 8f6f 	isb	sy
 8005a58:	f3bf 8f4f 	dsb	sy
 8005a5c:	60fb      	str	r3, [r7, #12]
}
 8005a5e:	bf00      	nop
 8005a60:	bf00      	nop
 8005a62:	e7fd      	b.n	8005a60 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005a64:	69bb      	ldr	r3, [r7, #24]
 8005a66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a68:	683a      	ldr	r2, [r7, #0]
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	d902      	bls.n	8005a74 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	61fb      	str	r3, [r7, #28]
 8005a72:	e002      	b.n	8005a7a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005a74:	69bb      	ldr	r3, [r7, #24]
 8005a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a78:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005a7a:	69bb      	ldr	r3, [r7, #24]
 8005a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a7e:	69fa      	ldr	r2, [r7, #28]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d04c      	beq.n	8005b1e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a88:	697a      	ldr	r2, [r7, #20]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d147      	bne.n	8005b1e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005a8e:	4b26      	ldr	r3, [pc, #152]	@ (8005b28 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	69ba      	ldr	r2, [r7, #24]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d10b      	bne.n	8005ab0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005a98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a9c:	f383 8811 	msr	BASEPRI, r3
 8005aa0:	f3bf 8f6f 	isb	sy
 8005aa4:	f3bf 8f4f 	dsb	sy
 8005aa8:	60bb      	str	r3, [r7, #8]
}
 8005aaa:	bf00      	nop
 8005aac:	bf00      	nop
 8005aae:	e7fd      	b.n	8005aac <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005ab0:	69bb      	ldr	r3, [r7, #24]
 8005ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	69fa      	ldr	r2, [r7, #28]
 8005aba:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	699b      	ldr	r3, [r3, #24]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	db04      	blt.n	8005ace <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005ace:	69bb      	ldr	r3, [r7, #24]
 8005ad0:	6959      	ldr	r1, [r3, #20]
 8005ad2:	693a      	ldr	r2, [r7, #16]
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	4413      	add	r3, r2
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	4a13      	ldr	r2, [pc, #76]	@ (8005b2c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005ade:	4413      	add	r3, r2
 8005ae0:	4299      	cmp	r1, r3
 8005ae2:	d11c      	bne.n	8005b1e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	3304      	adds	r3, #4
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f7fe f997 	bl	8003e1c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005af2:	4b0f      	ldr	r3, [pc, #60]	@ (8005b30 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d903      	bls.n	8005b02 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005afe:	4a0c      	ldr	r2, [pc, #48]	@ (8005b30 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005b00:	6013      	str	r3, [r2, #0]
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b06:	4613      	mov	r3, r2
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	4413      	add	r3, r2
 8005b0c:	009b      	lsls	r3, r3, #2
 8005b0e:	4a07      	ldr	r2, [pc, #28]	@ (8005b2c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005b10:	441a      	add	r2, r3
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	3304      	adds	r3, #4
 8005b16:	4619      	mov	r1, r3
 8005b18:	4610      	mov	r0, r2
 8005b1a:	f7fe f922 	bl	8003d62 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b1e:	bf00      	nop
 8005b20:	3720      	adds	r7, #32
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
 8005b26:	bf00      	nop
 8005b28:	20000de8 	.word	0x20000de8
 8005b2c:	20000dec 	.word	0x20000dec
 8005b30:	200012c4 	.word	0x200012c4

08005b34 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005b34:	b480      	push	{r7}
 8005b36:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005b38:	4b07      	ldr	r3, [pc, #28]	@ (8005b58 <pvTaskIncrementMutexHeldCount+0x24>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d004      	beq.n	8005b4a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005b40:	4b05      	ldr	r3, [pc, #20]	@ (8005b58 <pvTaskIncrementMutexHeldCount+0x24>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005b46:	3201      	adds	r2, #1
 8005b48:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8005b4a:	4b03      	ldr	r3, [pc, #12]	@ (8005b58 <pvTaskIncrementMutexHeldCount+0x24>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
	}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr
 8005b58:	20000de8 	.word	0x20000de8

08005b5c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005b66:	4b21      	ldr	r3, [pc, #132]	@ (8005bec <prvAddCurrentTaskToDelayedList+0x90>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b6c:	4b20      	ldr	r3, [pc, #128]	@ (8005bf0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	3304      	adds	r3, #4
 8005b72:	4618      	mov	r0, r3
 8005b74:	f7fe f952 	bl	8003e1c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b7e:	d10a      	bne.n	8005b96 <prvAddCurrentTaskToDelayedList+0x3a>
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d007      	beq.n	8005b96 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b86:	4b1a      	ldr	r3, [pc, #104]	@ (8005bf0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	3304      	adds	r3, #4
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	4819      	ldr	r0, [pc, #100]	@ (8005bf4 <prvAddCurrentTaskToDelayedList+0x98>)
 8005b90:	f7fe f8e7 	bl	8003d62 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005b94:	e026      	b.n	8005be4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4413      	add	r3, r2
 8005b9c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005b9e:	4b14      	ldr	r3, [pc, #80]	@ (8005bf0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68ba      	ldr	r2, [r7, #8]
 8005ba4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005ba6:	68ba      	ldr	r2, [r7, #8]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d209      	bcs.n	8005bc2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005bae:	4b12      	ldr	r3, [pc, #72]	@ (8005bf8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8005bf0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	3304      	adds	r3, #4
 8005bb8:	4619      	mov	r1, r3
 8005bba:	4610      	mov	r0, r2
 8005bbc:	f7fe f8f5 	bl	8003daa <vListInsert>
}
 8005bc0:	e010      	b.n	8005be4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8005bfc <prvAddCurrentTaskToDelayedList+0xa0>)
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8005bf0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	3304      	adds	r3, #4
 8005bcc:	4619      	mov	r1, r3
 8005bce:	4610      	mov	r0, r2
 8005bd0:	f7fe f8eb 	bl	8003daa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8005c00 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68ba      	ldr	r2, [r7, #8]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d202      	bcs.n	8005be4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005bde:	4a08      	ldr	r2, [pc, #32]	@ (8005c00 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	6013      	str	r3, [r2, #0]
}
 8005be4:	bf00      	nop
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	200012c0 	.word	0x200012c0
 8005bf0:	20000de8 	.word	0x20000de8
 8005bf4:	200012a8 	.word	0x200012a8
 8005bf8:	20001278 	.word	0x20001278
 8005bfc:	20001274 	.word	0x20001274
 8005c00:	200012dc 	.word	0x200012dc

08005c04 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b08a      	sub	sp, #40	@ 0x28
 8005c08:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005c0e:	f000 fb13 	bl	8006238 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005c12:	4b1d      	ldr	r3, [pc, #116]	@ (8005c88 <xTimerCreateTimerTask+0x84>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d021      	beq.n	8005c5e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005c22:	1d3a      	adds	r2, r7, #4
 8005c24:	f107 0108 	add.w	r1, r7, #8
 8005c28:	f107 030c 	add.w	r3, r7, #12
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f7fe f851 	bl	8003cd4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005c32:	6879      	ldr	r1, [r7, #4]
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	9202      	str	r2, [sp, #8]
 8005c3a:	9301      	str	r3, [sp, #4]
 8005c3c:	2302      	movs	r3, #2
 8005c3e:	9300      	str	r3, [sp, #0]
 8005c40:	2300      	movs	r3, #0
 8005c42:	460a      	mov	r2, r1
 8005c44:	4911      	ldr	r1, [pc, #68]	@ (8005c8c <xTimerCreateTimerTask+0x88>)
 8005c46:	4812      	ldr	r0, [pc, #72]	@ (8005c90 <xTimerCreateTimerTask+0x8c>)
 8005c48:	f7fe ffa2 	bl	8004b90 <xTaskCreateStatic>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	4a11      	ldr	r2, [pc, #68]	@ (8005c94 <xTimerCreateTimerTask+0x90>)
 8005c50:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005c52:	4b10      	ldr	r3, [pc, #64]	@ (8005c94 <xTimerCreateTimerTask+0x90>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d001      	beq.n	8005c5e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d10b      	bne.n	8005c7c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c68:	f383 8811 	msr	BASEPRI, r3
 8005c6c:	f3bf 8f6f 	isb	sy
 8005c70:	f3bf 8f4f 	dsb	sy
 8005c74:	613b      	str	r3, [r7, #16]
}
 8005c76:	bf00      	nop
 8005c78:	bf00      	nop
 8005c7a:	e7fd      	b.n	8005c78 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005c7c:	697b      	ldr	r3, [r7, #20]
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3718      	adds	r7, #24
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	20001318 	.word	0x20001318
 8005c8c:	08006d80 	.word	0x08006d80
 8005c90:	08005dd1 	.word	0x08005dd1
 8005c94:	2000131c 	.word	0x2000131c

08005c98 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b08a      	sub	sp, #40	@ 0x28
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	60f8      	str	r0, [r7, #12]
 8005ca0:	60b9      	str	r1, [r7, #8]
 8005ca2:	607a      	str	r2, [r7, #4]
 8005ca4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10b      	bne.n	8005cc8 <xTimerGenericCommand+0x30>
	__asm volatile
 8005cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb4:	f383 8811 	msr	BASEPRI, r3
 8005cb8:	f3bf 8f6f 	isb	sy
 8005cbc:	f3bf 8f4f 	dsb	sy
 8005cc0:	623b      	str	r3, [r7, #32]
}
 8005cc2:	bf00      	nop
 8005cc4:	bf00      	nop
 8005cc6:	e7fd      	b.n	8005cc4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005cc8:	4b19      	ldr	r3, [pc, #100]	@ (8005d30 <xTimerGenericCommand+0x98>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d02a      	beq.n	8005d26 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	2b05      	cmp	r3, #5
 8005ce0:	dc18      	bgt.n	8005d14 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005ce2:	f7ff fdad 	bl	8005840 <xTaskGetSchedulerState>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b02      	cmp	r3, #2
 8005cea:	d109      	bne.n	8005d00 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005cec:	4b10      	ldr	r3, [pc, #64]	@ (8005d30 <xTimerGenericCommand+0x98>)
 8005cee:	6818      	ldr	r0, [r3, #0]
 8005cf0:	f107 0110 	add.w	r1, r7, #16
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cf8:	f7fe fa32 	bl	8004160 <xQueueGenericSend>
 8005cfc:	6278      	str	r0, [r7, #36]	@ 0x24
 8005cfe:	e012      	b.n	8005d26 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005d00:	4b0b      	ldr	r3, [pc, #44]	@ (8005d30 <xTimerGenericCommand+0x98>)
 8005d02:	6818      	ldr	r0, [r3, #0]
 8005d04:	f107 0110 	add.w	r1, r7, #16
 8005d08:	2300      	movs	r3, #0
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f7fe fa28 	bl	8004160 <xQueueGenericSend>
 8005d10:	6278      	str	r0, [r7, #36]	@ 0x24
 8005d12:	e008      	b.n	8005d26 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005d14:	4b06      	ldr	r3, [pc, #24]	@ (8005d30 <xTimerGenericCommand+0x98>)
 8005d16:	6818      	ldr	r0, [r3, #0]
 8005d18:	f107 0110 	add.w	r1, r7, #16
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	f7fe fb20 	bl	8004364 <xQueueGenericSendFromISR>
 8005d24:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3728      	adds	r7, #40	@ 0x28
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}
 8005d30:	20001318 	.word	0x20001318

08005d34 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b088      	sub	sp, #32
 8005d38:	af02      	add	r7, sp, #8
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d3e:	4b23      	ldr	r3, [pc, #140]	@ (8005dcc <prvProcessExpiredTimer+0x98>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	68db      	ldr	r3, [r3, #12]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	3304      	adds	r3, #4
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f7fe f865 	bl	8003e1c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d58:	f003 0304 	and.w	r3, r3, #4
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d023      	beq.n	8005da8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	699a      	ldr	r2, [r3, #24]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	18d1      	adds	r1, r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	683a      	ldr	r2, [r7, #0]
 8005d6c:	6978      	ldr	r0, [r7, #20]
 8005d6e:	f000 f8d5 	bl	8005f1c <prvInsertTimerInActiveList>
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d020      	beq.n	8005dba <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005d78:	2300      	movs	r3, #0
 8005d7a:	9300      	str	r3, [sp, #0]
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	687a      	ldr	r2, [r7, #4]
 8005d80:	2100      	movs	r1, #0
 8005d82:	6978      	ldr	r0, [r7, #20]
 8005d84:	f7ff ff88 	bl	8005c98 <xTimerGenericCommand>
 8005d88:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d114      	bne.n	8005dba <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d94:	f383 8811 	msr	BASEPRI, r3
 8005d98:	f3bf 8f6f 	isb	sy
 8005d9c:	f3bf 8f4f 	dsb	sy
 8005da0:	60fb      	str	r3, [r7, #12]
}
 8005da2:	bf00      	nop
 8005da4:	bf00      	nop
 8005da6:	e7fd      	b.n	8005da4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005dae:	f023 0301 	bic.w	r3, r3, #1
 8005db2:	b2da      	uxtb	r2, r3
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	6a1b      	ldr	r3, [r3, #32]
 8005dbe:	6978      	ldr	r0, [r7, #20]
 8005dc0:	4798      	blx	r3
}
 8005dc2:	bf00      	nop
 8005dc4:	3718      	adds	r7, #24
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
 8005dca:	bf00      	nop
 8005dcc:	20001310 	.word	0x20001310

08005dd0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005dd8:	f107 0308 	add.w	r3, r7, #8
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f000 f859 	bl	8005e94 <prvGetNextExpireTime>
 8005de2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	4619      	mov	r1, r3
 8005de8:	68f8      	ldr	r0, [r7, #12]
 8005dea:	f000 f805 	bl	8005df8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005dee:	f000 f8d7 	bl	8005fa0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005df2:	bf00      	nop
 8005df4:	e7f0      	b.n	8005dd8 <prvTimerTask+0x8>
	...

08005df8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005e02:	f7ff f929 	bl	8005058 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005e06:	f107 0308 	add.w	r3, r7, #8
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f000 f866 	bl	8005edc <prvSampleTimeNow>
 8005e10:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d130      	bne.n	8005e7a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d10a      	bne.n	8005e34 <prvProcessTimerOrBlockTask+0x3c>
 8005e1e:	687a      	ldr	r2, [r7, #4]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d806      	bhi.n	8005e34 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005e26:	f7ff f925 	bl	8005074 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005e2a:	68f9      	ldr	r1, [r7, #12]
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f7ff ff81 	bl	8005d34 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005e32:	e024      	b.n	8005e7e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d008      	beq.n	8005e4c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005e3a:	4b13      	ldr	r3, [pc, #76]	@ (8005e88 <prvProcessTimerOrBlockTask+0x90>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d101      	bne.n	8005e48 <prvProcessTimerOrBlockTask+0x50>
 8005e44:	2301      	movs	r3, #1
 8005e46:	e000      	b.n	8005e4a <prvProcessTimerOrBlockTask+0x52>
 8005e48:	2300      	movs	r3, #0
 8005e4a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005e4c:	4b0f      	ldr	r3, [pc, #60]	@ (8005e8c <prvProcessTimerOrBlockTask+0x94>)
 8005e4e:	6818      	ldr	r0, [r3, #0]
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	1ad3      	subs	r3, r2, r3
 8005e56:	683a      	ldr	r2, [r7, #0]
 8005e58:	4619      	mov	r1, r3
 8005e5a:	f7fe fe65 	bl	8004b28 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005e5e:	f7ff f909 	bl	8005074 <xTaskResumeAll>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d10a      	bne.n	8005e7e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005e68:	4b09      	ldr	r3, [pc, #36]	@ (8005e90 <prvProcessTimerOrBlockTask+0x98>)
 8005e6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e6e:	601a      	str	r2, [r3, #0]
 8005e70:	f3bf 8f4f 	dsb	sy
 8005e74:	f3bf 8f6f 	isb	sy
}
 8005e78:	e001      	b.n	8005e7e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005e7a:	f7ff f8fb 	bl	8005074 <xTaskResumeAll>
}
 8005e7e:	bf00      	nop
 8005e80:	3710      	adds	r7, #16
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	20001314 	.word	0x20001314
 8005e8c:	20001318 	.word	0x20001318
 8005e90:	e000ed04 	.word	0xe000ed04

08005e94 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005e94:	b480      	push	{r7}
 8005e96:	b085      	sub	sp, #20
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005e9c:	4b0e      	ldr	r3, [pc, #56]	@ (8005ed8 <prvGetNextExpireTime+0x44>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d101      	bne.n	8005eaa <prvGetNextExpireTime+0x16>
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	e000      	b.n	8005eac <prvGetNextExpireTime+0x18>
 8005eaa:	2200      	movs	r2, #0
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d105      	bne.n	8005ec4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005eb8:	4b07      	ldr	r3, [pc, #28]	@ (8005ed8 <prvGetNextExpireTime+0x44>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	60fb      	str	r3, [r7, #12]
 8005ec2:	e001      	b.n	8005ec8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3714      	adds	r7, #20
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	20001310 	.word	0x20001310

08005edc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005ee4:	f7ff f964 	bl	80051b0 <xTaskGetTickCount>
 8005ee8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005eea:	4b0b      	ldr	r3, [pc, #44]	@ (8005f18 <prvSampleTimeNow+0x3c>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d205      	bcs.n	8005f00 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005ef4:	f000 f93a 	bl	800616c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	601a      	str	r2, [r3, #0]
 8005efe:	e002      	b.n	8005f06 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005f06:	4a04      	ldr	r2, [pc, #16]	@ (8005f18 <prvSampleTimeNow+0x3c>)
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3710      	adds	r7, #16
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
 8005f16:	bf00      	nop
 8005f18:	20001320 	.word	0x20001320

08005f1c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b086      	sub	sp, #24
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	607a      	str	r2, [r7, #4]
 8005f28:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	68ba      	ldr	r2, [r7, #8]
 8005f32:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005f3a:	68ba      	ldr	r2, [r7, #8]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d812      	bhi.n	8005f68 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	1ad2      	subs	r2, r2, r3
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	699b      	ldr	r3, [r3, #24]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d302      	bcc.n	8005f56 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005f50:	2301      	movs	r3, #1
 8005f52:	617b      	str	r3, [r7, #20]
 8005f54:	e01b      	b.n	8005f8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005f56:	4b10      	ldr	r3, [pc, #64]	@ (8005f98 <prvInsertTimerInActiveList+0x7c>)
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	3304      	adds	r3, #4
 8005f5e:	4619      	mov	r1, r3
 8005f60:	4610      	mov	r0, r2
 8005f62:	f7fd ff22 	bl	8003daa <vListInsert>
 8005f66:	e012      	b.n	8005f8e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d206      	bcs.n	8005f7e <prvInsertTimerInActiveList+0x62>
 8005f70:	68ba      	ldr	r2, [r7, #8]
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d302      	bcc.n	8005f7e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	617b      	str	r3, [r7, #20]
 8005f7c:	e007      	b.n	8005f8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005f7e:	4b07      	ldr	r3, [pc, #28]	@ (8005f9c <prvInsertTimerInActiveList+0x80>)
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	3304      	adds	r3, #4
 8005f86:	4619      	mov	r1, r3
 8005f88:	4610      	mov	r0, r2
 8005f8a:	f7fd ff0e 	bl	8003daa <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005f8e:	697b      	ldr	r3, [r7, #20]
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3718      	adds	r7, #24
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	20001314 	.word	0x20001314
 8005f9c:	20001310 	.word	0x20001310

08005fa0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b08e      	sub	sp, #56	@ 0x38
 8005fa4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005fa6:	e0ce      	b.n	8006146 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	da19      	bge.n	8005fe2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005fae:	1d3b      	adds	r3, r7, #4
 8005fb0:	3304      	adds	r3, #4
 8005fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d10b      	bne.n	8005fd2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fbe:	f383 8811 	msr	BASEPRI, r3
 8005fc2:	f3bf 8f6f 	isb	sy
 8005fc6:	f3bf 8f4f 	dsb	sy
 8005fca:	61fb      	str	r3, [r7, #28]
}
 8005fcc:	bf00      	nop
 8005fce:	bf00      	nop
 8005fd0:	e7fd      	b.n	8005fce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fd8:	6850      	ldr	r0, [r2, #4]
 8005fda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fdc:	6892      	ldr	r2, [r2, #8]
 8005fde:	4611      	mov	r1, r2
 8005fe0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f2c0 80ae 	blt.w	8006146 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d004      	beq.n	8006000 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ff8:	3304      	adds	r3, #4
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f7fd ff0e 	bl	8003e1c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006000:	463b      	mov	r3, r7
 8006002:	4618      	mov	r0, r3
 8006004:	f7ff ff6a 	bl	8005edc <prvSampleTimeNow>
 8006008:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2b09      	cmp	r3, #9
 800600e:	f200 8097 	bhi.w	8006140 <prvProcessReceivedCommands+0x1a0>
 8006012:	a201      	add	r2, pc, #4	@ (adr r2, 8006018 <prvProcessReceivedCommands+0x78>)
 8006014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006018:	08006041 	.word	0x08006041
 800601c:	08006041 	.word	0x08006041
 8006020:	08006041 	.word	0x08006041
 8006024:	080060b7 	.word	0x080060b7
 8006028:	080060cb 	.word	0x080060cb
 800602c:	08006117 	.word	0x08006117
 8006030:	08006041 	.word	0x08006041
 8006034:	08006041 	.word	0x08006041
 8006038:	080060b7 	.word	0x080060b7
 800603c:	080060cb 	.word	0x080060cb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006042:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006046:	f043 0301 	orr.w	r3, r3, #1
 800604a:	b2da      	uxtb	r2, r3
 800604c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800604e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006052:	68ba      	ldr	r2, [r7, #8]
 8006054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006056:	699b      	ldr	r3, [r3, #24]
 8006058:	18d1      	adds	r1, r2, r3
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800605e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006060:	f7ff ff5c 	bl	8005f1c <prvInsertTimerInActiveList>
 8006064:	4603      	mov	r3, r0
 8006066:	2b00      	cmp	r3, #0
 8006068:	d06c      	beq.n	8006144 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800606a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800606c:	6a1b      	ldr	r3, [r3, #32]
 800606e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006070:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006074:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006078:	f003 0304 	and.w	r3, r3, #4
 800607c:	2b00      	cmp	r3, #0
 800607e:	d061      	beq.n	8006144 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006080:	68ba      	ldr	r2, [r7, #8]
 8006082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	441a      	add	r2, r3
 8006088:	2300      	movs	r3, #0
 800608a:	9300      	str	r3, [sp, #0]
 800608c:	2300      	movs	r3, #0
 800608e:	2100      	movs	r1, #0
 8006090:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006092:	f7ff fe01 	bl	8005c98 <xTimerGenericCommand>
 8006096:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006098:	6a3b      	ldr	r3, [r7, #32]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d152      	bne.n	8006144 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800609e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a2:	f383 8811 	msr	BASEPRI, r3
 80060a6:	f3bf 8f6f 	isb	sy
 80060aa:	f3bf 8f4f 	dsb	sy
 80060ae:	61bb      	str	r3, [r7, #24]
}
 80060b0:	bf00      	nop
 80060b2:	bf00      	nop
 80060b4:	e7fd      	b.n	80060b2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80060b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80060bc:	f023 0301 	bic.w	r3, r3, #1
 80060c0:	b2da      	uxtb	r2, r3
 80060c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060c4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80060c8:	e03d      	b.n	8006146 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80060ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80060d0:	f043 0301 	orr.w	r3, r3, #1
 80060d4:	b2da      	uxtb	r2, r3
 80060d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80060dc:	68ba      	ldr	r2, [r7, #8]
 80060de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060e0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80060e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060e4:	699b      	ldr	r3, [r3, #24]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d10b      	bne.n	8006102 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80060ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ee:	f383 8811 	msr	BASEPRI, r3
 80060f2:	f3bf 8f6f 	isb	sy
 80060f6:	f3bf 8f4f 	dsb	sy
 80060fa:	617b      	str	r3, [r7, #20]
}
 80060fc:	bf00      	nop
 80060fe:	bf00      	nop
 8006100:	e7fd      	b.n	80060fe <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006104:	699a      	ldr	r2, [r3, #24]
 8006106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006108:	18d1      	adds	r1, r2, r3
 800610a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800610c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800610e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006110:	f7ff ff04 	bl	8005f1c <prvInsertTimerInActiveList>
					break;
 8006114:	e017      	b.n	8006146 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006118:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800611c:	f003 0302 	and.w	r3, r3, #2
 8006120:	2b00      	cmp	r3, #0
 8006122:	d103      	bne.n	800612c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006124:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006126:	f000 fbe7 	bl	80068f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800612a:	e00c      	b.n	8006146 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800612c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800612e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006132:	f023 0301 	bic.w	r3, r3, #1
 8006136:	b2da      	uxtb	r2, r3
 8006138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800613a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800613e:	e002      	b.n	8006146 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006140:	bf00      	nop
 8006142:	e000      	b.n	8006146 <prvProcessReceivedCommands+0x1a6>
					break;
 8006144:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006146:	4b08      	ldr	r3, [pc, #32]	@ (8006168 <prvProcessReceivedCommands+0x1c8>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	1d39      	adds	r1, r7, #4
 800614c:	2200      	movs	r2, #0
 800614e:	4618      	mov	r0, r3
 8006150:	f7fe f9a6 	bl	80044a0 <xQueueReceive>
 8006154:	4603      	mov	r3, r0
 8006156:	2b00      	cmp	r3, #0
 8006158:	f47f af26 	bne.w	8005fa8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800615c:	bf00      	nop
 800615e:	bf00      	nop
 8006160:	3730      	adds	r7, #48	@ 0x30
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}
 8006166:	bf00      	nop
 8006168:	20001318 	.word	0x20001318

0800616c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b088      	sub	sp, #32
 8006170:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006172:	e049      	b.n	8006208 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006174:	4b2e      	ldr	r3, [pc, #184]	@ (8006230 <prvSwitchTimerLists+0xc4>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800617e:	4b2c      	ldr	r3, [pc, #176]	@ (8006230 <prvSwitchTimerLists+0xc4>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	3304      	adds	r3, #4
 800618c:	4618      	mov	r0, r3
 800618e:	f7fd fe45 	bl	8003e1c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	6a1b      	ldr	r3, [r3, #32]
 8006196:	68f8      	ldr	r0, [r7, #12]
 8006198:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061a0:	f003 0304 	and.w	r3, r3, #4
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d02f      	beq.n	8006208 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	699b      	ldr	r3, [r3, #24]
 80061ac:	693a      	ldr	r2, [r7, #16]
 80061ae:	4413      	add	r3, r2
 80061b0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80061b2:	68ba      	ldr	r2, [r7, #8]
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d90e      	bls.n	80061d8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	68ba      	ldr	r2, [r7, #8]
 80061be:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	68fa      	ldr	r2, [r7, #12]
 80061c4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80061c6:	4b1a      	ldr	r3, [pc, #104]	@ (8006230 <prvSwitchTimerLists+0xc4>)
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	3304      	adds	r3, #4
 80061ce:	4619      	mov	r1, r3
 80061d0:	4610      	mov	r0, r2
 80061d2:	f7fd fdea 	bl	8003daa <vListInsert>
 80061d6:	e017      	b.n	8006208 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80061d8:	2300      	movs	r3, #0
 80061da:	9300      	str	r3, [sp, #0]
 80061dc:	2300      	movs	r3, #0
 80061de:	693a      	ldr	r2, [r7, #16]
 80061e0:	2100      	movs	r1, #0
 80061e2:	68f8      	ldr	r0, [r7, #12]
 80061e4:	f7ff fd58 	bl	8005c98 <xTimerGenericCommand>
 80061e8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d10b      	bne.n	8006208 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80061f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061f4:	f383 8811 	msr	BASEPRI, r3
 80061f8:	f3bf 8f6f 	isb	sy
 80061fc:	f3bf 8f4f 	dsb	sy
 8006200:	603b      	str	r3, [r7, #0]
}
 8006202:	bf00      	nop
 8006204:	bf00      	nop
 8006206:	e7fd      	b.n	8006204 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006208:	4b09      	ldr	r3, [pc, #36]	@ (8006230 <prvSwitchTimerLists+0xc4>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d1b0      	bne.n	8006174 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006212:	4b07      	ldr	r3, [pc, #28]	@ (8006230 <prvSwitchTimerLists+0xc4>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006218:	4b06      	ldr	r3, [pc, #24]	@ (8006234 <prvSwitchTimerLists+0xc8>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a04      	ldr	r2, [pc, #16]	@ (8006230 <prvSwitchTimerLists+0xc4>)
 800621e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006220:	4a04      	ldr	r2, [pc, #16]	@ (8006234 <prvSwitchTimerLists+0xc8>)
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	6013      	str	r3, [r2, #0]
}
 8006226:	bf00      	nop
 8006228:	3718      	adds	r7, #24
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	20001310 	.word	0x20001310
 8006234:	20001314 	.word	0x20001314

08006238 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b082      	sub	sp, #8
 800623c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800623e:	f000 f96b 	bl	8006518 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006242:	4b15      	ldr	r3, [pc, #84]	@ (8006298 <prvCheckForValidListAndQueue+0x60>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d120      	bne.n	800628c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800624a:	4814      	ldr	r0, [pc, #80]	@ (800629c <prvCheckForValidListAndQueue+0x64>)
 800624c:	f7fd fd5c 	bl	8003d08 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006250:	4813      	ldr	r0, [pc, #76]	@ (80062a0 <prvCheckForValidListAndQueue+0x68>)
 8006252:	f7fd fd59 	bl	8003d08 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006256:	4b13      	ldr	r3, [pc, #76]	@ (80062a4 <prvCheckForValidListAndQueue+0x6c>)
 8006258:	4a10      	ldr	r2, [pc, #64]	@ (800629c <prvCheckForValidListAndQueue+0x64>)
 800625a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800625c:	4b12      	ldr	r3, [pc, #72]	@ (80062a8 <prvCheckForValidListAndQueue+0x70>)
 800625e:	4a10      	ldr	r2, [pc, #64]	@ (80062a0 <prvCheckForValidListAndQueue+0x68>)
 8006260:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006262:	2300      	movs	r3, #0
 8006264:	9300      	str	r3, [sp, #0]
 8006266:	4b11      	ldr	r3, [pc, #68]	@ (80062ac <prvCheckForValidListAndQueue+0x74>)
 8006268:	4a11      	ldr	r2, [pc, #68]	@ (80062b0 <prvCheckForValidListAndQueue+0x78>)
 800626a:	2110      	movs	r1, #16
 800626c:	200a      	movs	r0, #10
 800626e:	f7fd fe69 	bl	8003f44 <xQueueGenericCreateStatic>
 8006272:	4603      	mov	r3, r0
 8006274:	4a08      	ldr	r2, [pc, #32]	@ (8006298 <prvCheckForValidListAndQueue+0x60>)
 8006276:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006278:	4b07      	ldr	r3, [pc, #28]	@ (8006298 <prvCheckForValidListAndQueue+0x60>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d005      	beq.n	800628c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006280:	4b05      	ldr	r3, [pc, #20]	@ (8006298 <prvCheckForValidListAndQueue+0x60>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	490b      	ldr	r1, [pc, #44]	@ (80062b4 <prvCheckForValidListAndQueue+0x7c>)
 8006286:	4618      	mov	r0, r3
 8006288:	f7fe fc24 	bl	8004ad4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800628c:	f000 f976 	bl	800657c <vPortExitCritical>
}
 8006290:	bf00      	nop
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	20001318 	.word	0x20001318
 800629c:	200012e8 	.word	0x200012e8
 80062a0:	200012fc 	.word	0x200012fc
 80062a4:	20001310 	.word	0x20001310
 80062a8:	20001314 	.word	0x20001314
 80062ac:	200013c4 	.word	0x200013c4
 80062b0:	20001324 	.word	0x20001324
 80062b4:	08006d88 	.word	0x08006d88

080062b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80062b8:	b480      	push	{r7}
 80062ba:	b085      	sub	sp, #20
 80062bc:	af00      	add	r7, sp, #0
 80062be:	60f8      	str	r0, [r7, #12]
 80062c0:	60b9      	str	r1, [r7, #8]
 80062c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	3b04      	subs	r3, #4
 80062c8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80062d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	3b04      	subs	r3, #4
 80062d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	f023 0201 	bic.w	r2, r3, #1
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	3b04      	subs	r3, #4
 80062e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80062e8:	4a0c      	ldr	r2, [pc, #48]	@ (800631c <pxPortInitialiseStack+0x64>)
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	3b14      	subs	r3, #20
 80062f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	3b04      	subs	r3, #4
 80062fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f06f 0202 	mvn.w	r2, #2
 8006306:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	3b20      	subs	r3, #32
 800630c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800630e:	68fb      	ldr	r3, [r7, #12]
}
 8006310:	4618      	mov	r0, r3
 8006312:	3714      	adds	r7, #20
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr
 800631c:	08006321 	.word	0x08006321

08006320 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006320:	b480      	push	{r7}
 8006322:	b085      	sub	sp, #20
 8006324:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006326:	2300      	movs	r3, #0
 8006328:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800632a:	4b13      	ldr	r3, [pc, #76]	@ (8006378 <prvTaskExitError+0x58>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006332:	d00b      	beq.n	800634c <prvTaskExitError+0x2c>
	__asm volatile
 8006334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006338:	f383 8811 	msr	BASEPRI, r3
 800633c:	f3bf 8f6f 	isb	sy
 8006340:	f3bf 8f4f 	dsb	sy
 8006344:	60fb      	str	r3, [r7, #12]
}
 8006346:	bf00      	nop
 8006348:	bf00      	nop
 800634a:	e7fd      	b.n	8006348 <prvTaskExitError+0x28>
	__asm volatile
 800634c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006350:	f383 8811 	msr	BASEPRI, r3
 8006354:	f3bf 8f6f 	isb	sy
 8006358:	f3bf 8f4f 	dsb	sy
 800635c:	60bb      	str	r3, [r7, #8]
}
 800635e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006360:	bf00      	nop
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d0fc      	beq.n	8006362 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006368:	bf00      	nop
 800636a:	bf00      	nop
 800636c:	3714      	adds	r7, #20
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	2000003c 	.word	0x2000003c
 800637c:	00000000 	.word	0x00000000

08006380 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006380:	4b07      	ldr	r3, [pc, #28]	@ (80063a0 <pxCurrentTCBConst2>)
 8006382:	6819      	ldr	r1, [r3, #0]
 8006384:	6808      	ldr	r0, [r1, #0]
 8006386:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800638a:	f380 8809 	msr	PSP, r0
 800638e:	f3bf 8f6f 	isb	sy
 8006392:	f04f 0000 	mov.w	r0, #0
 8006396:	f380 8811 	msr	BASEPRI, r0
 800639a:	4770      	bx	lr
 800639c:	f3af 8000 	nop.w

080063a0 <pxCurrentTCBConst2>:
 80063a0:	20000de8 	.word	0x20000de8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80063a4:	bf00      	nop
 80063a6:	bf00      	nop

080063a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80063a8:	4808      	ldr	r0, [pc, #32]	@ (80063cc <prvPortStartFirstTask+0x24>)
 80063aa:	6800      	ldr	r0, [r0, #0]
 80063ac:	6800      	ldr	r0, [r0, #0]
 80063ae:	f380 8808 	msr	MSP, r0
 80063b2:	f04f 0000 	mov.w	r0, #0
 80063b6:	f380 8814 	msr	CONTROL, r0
 80063ba:	b662      	cpsie	i
 80063bc:	b661      	cpsie	f
 80063be:	f3bf 8f4f 	dsb	sy
 80063c2:	f3bf 8f6f 	isb	sy
 80063c6:	df00      	svc	0
 80063c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80063ca:	bf00      	nop
 80063cc:	e000ed08 	.word	0xe000ed08

080063d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b086      	sub	sp, #24
 80063d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80063d6:	4b47      	ldr	r3, [pc, #284]	@ (80064f4 <xPortStartScheduler+0x124>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a47      	ldr	r2, [pc, #284]	@ (80064f8 <xPortStartScheduler+0x128>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d10b      	bne.n	80063f8 <xPortStartScheduler+0x28>
	__asm volatile
 80063e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063e4:	f383 8811 	msr	BASEPRI, r3
 80063e8:	f3bf 8f6f 	isb	sy
 80063ec:	f3bf 8f4f 	dsb	sy
 80063f0:	60fb      	str	r3, [r7, #12]
}
 80063f2:	bf00      	nop
 80063f4:	bf00      	nop
 80063f6:	e7fd      	b.n	80063f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80063f8:	4b3e      	ldr	r3, [pc, #248]	@ (80064f4 <xPortStartScheduler+0x124>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a3f      	ldr	r2, [pc, #252]	@ (80064fc <xPortStartScheduler+0x12c>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d10b      	bne.n	800641a <xPortStartScheduler+0x4a>
	__asm volatile
 8006402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006406:	f383 8811 	msr	BASEPRI, r3
 800640a:	f3bf 8f6f 	isb	sy
 800640e:	f3bf 8f4f 	dsb	sy
 8006412:	613b      	str	r3, [r7, #16]
}
 8006414:	bf00      	nop
 8006416:	bf00      	nop
 8006418:	e7fd      	b.n	8006416 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800641a:	4b39      	ldr	r3, [pc, #228]	@ (8006500 <xPortStartScheduler+0x130>)
 800641c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	781b      	ldrb	r3, [r3, #0]
 8006422:	b2db      	uxtb	r3, r3
 8006424:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	22ff      	movs	r2, #255	@ 0xff
 800642a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	781b      	ldrb	r3, [r3, #0]
 8006430:	b2db      	uxtb	r3, r3
 8006432:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006434:	78fb      	ldrb	r3, [r7, #3]
 8006436:	b2db      	uxtb	r3, r3
 8006438:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800643c:	b2da      	uxtb	r2, r3
 800643e:	4b31      	ldr	r3, [pc, #196]	@ (8006504 <xPortStartScheduler+0x134>)
 8006440:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006442:	4b31      	ldr	r3, [pc, #196]	@ (8006508 <xPortStartScheduler+0x138>)
 8006444:	2207      	movs	r2, #7
 8006446:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006448:	e009      	b.n	800645e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800644a:	4b2f      	ldr	r3, [pc, #188]	@ (8006508 <xPortStartScheduler+0x138>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	3b01      	subs	r3, #1
 8006450:	4a2d      	ldr	r2, [pc, #180]	@ (8006508 <xPortStartScheduler+0x138>)
 8006452:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006454:	78fb      	ldrb	r3, [r7, #3]
 8006456:	b2db      	uxtb	r3, r3
 8006458:	005b      	lsls	r3, r3, #1
 800645a:	b2db      	uxtb	r3, r3
 800645c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800645e:	78fb      	ldrb	r3, [r7, #3]
 8006460:	b2db      	uxtb	r3, r3
 8006462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006466:	2b80      	cmp	r3, #128	@ 0x80
 8006468:	d0ef      	beq.n	800644a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800646a:	4b27      	ldr	r3, [pc, #156]	@ (8006508 <xPortStartScheduler+0x138>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f1c3 0307 	rsb	r3, r3, #7
 8006472:	2b04      	cmp	r3, #4
 8006474:	d00b      	beq.n	800648e <xPortStartScheduler+0xbe>
	__asm volatile
 8006476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800647a:	f383 8811 	msr	BASEPRI, r3
 800647e:	f3bf 8f6f 	isb	sy
 8006482:	f3bf 8f4f 	dsb	sy
 8006486:	60bb      	str	r3, [r7, #8]
}
 8006488:	bf00      	nop
 800648a:	bf00      	nop
 800648c:	e7fd      	b.n	800648a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800648e:	4b1e      	ldr	r3, [pc, #120]	@ (8006508 <xPortStartScheduler+0x138>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	021b      	lsls	r3, r3, #8
 8006494:	4a1c      	ldr	r2, [pc, #112]	@ (8006508 <xPortStartScheduler+0x138>)
 8006496:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006498:	4b1b      	ldr	r3, [pc, #108]	@ (8006508 <xPortStartScheduler+0x138>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80064a0:	4a19      	ldr	r2, [pc, #100]	@ (8006508 <xPortStartScheduler+0x138>)
 80064a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	b2da      	uxtb	r2, r3
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80064ac:	4b17      	ldr	r3, [pc, #92]	@ (800650c <xPortStartScheduler+0x13c>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a16      	ldr	r2, [pc, #88]	@ (800650c <xPortStartScheduler+0x13c>)
 80064b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80064b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80064b8:	4b14      	ldr	r3, [pc, #80]	@ (800650c <xPortStartScheduler+0x13c>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a13      	ldr	r2, [pc, #76]	@ (800650c <xPortStartScheduler+0x13c>)
 80064be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80064c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80064c4:	f000 f8da 	bl	800667c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80064c8:	4b11      	ldr	r3, [pc, #68]	@ (8006510 <xPortStartScheduler+0x140>)
 80064ca:	2200      	movs	r2, #0
 80064cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80064ce:	f000 f8f9 	bl	80066c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80064d2:	4b10      	ldr	r3, [pc, #64]	@ (8006514 <xPortStartScheduler+0x144>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a0f      	ldr	r2, [pc, #60]	@ (8006514 <xPortStartScheduler+0x144>)
 80064d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80064dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80064de:	f7ff ff63 	bl	80063a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80064e2:	f7fe ff2f 	bl	8005344 <vTaskSwitchContext>
	prvTaskExitError();
 80064e6:	f7ff ff1b 	bl	8006320 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80064ea:	2300      	movs	r3, #0
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3718      	adds	r7, #24
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}
 80064f4:	e000ed00 	.word	0xe000ed00
 80064f8:	410fc271 	.word	0x410fc271
 80064fc:	410fc270 	.word	0x410fc270
 8006500:	e000e400 	.word	0xe000e400
 8006504:	20001414 	.word	0x20001414
 8006508:	20001418 	.word	0x20001418
 800650c:	e000ed20 	.word	0xe000ed20
 8006510:	2000003c 	.word	0x2000003c
 8006514:	e000ef34 	.word	0xe000ef34

08006518 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
	__asm volatile
 800651e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006522:	f383 8811 	msr	BASEPRI, r3
 8006526:	f3bf 8f6f 	isb	sy
 800652a:	f3bf 8f4f 	dsb	sy
 800652e:	607b      	str	r3, [r7, #4]
}
 8006530:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006532:	4b10      	ldr	r3, [pc, #64]	@ (8006574 <vPortEnterCritical+0x5c>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	3301      	adds	r3, #1
 8006538:	4a0e      	ldr	r2, [pc, #56]	@ (8006574 <vPortEnterCritical+0x5c>)
 800653a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800653c:	4b0d      	ldr	r3, [pc, #52]	@ (8006574 <vPortEnterCritical+0x5c>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	2b01      	cmp	r3, #1
 8006542:	d110      	bne.n	8006566 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006544:	4b0c      	ldr	r3, [pc, #48]	@ (8006578 <vPortEnterCritical+0x60>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	b2db      	uxtb	r3, r3
 800654a:	2b00      	cmp	r3, #0
 800654c:	d00b      	beq.n	8006566 <vPortEnterCritical+0x4e>
	__asm volatile
 800654e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006552:	f383 8811 	msr	BASEPRI, r3
 8006556:	f3bf 8f6f 	isb	sy
 800655a:	f3bf 8f4f 	dsb	sy
 800655e:	603b      	str	r3, [r7, #0]
}
 8006560:	bf00      	nop
 8006562:	bf00      	nop
 8006564:	e7fd      	b.n	8006562 <vPortEnterCritical+0x4a>
	}
}
 8006566:	bf00      	nop
 8006568:	370c      	adds	r7, #12
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr
 8006572:	bf00      	nop
 8006574:	2000003c 	.word	0x2000003c
 8006578:	e000ed04 	.word	0xe000ed04

0800657c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006582:	4b12      	ldr	r3, [pc, #72]	@ (80065cc <vPortExitCritical+0x50>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d10b      	bne.n	80065a2 <vPortExitCritical+0x26>
	__asm volatile
 800658a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800658e:	f383 8811 	msr	BASEPRI, r3
 8006592:	f3bf 8f6f 	isb	sy
 8006596:	f3bf 8f4f 	dsb	sy
 800659a:	607b      	str	r3, [r7, #4]
}
 800659c:	bf00      	nop
 800659e:	bf00      	nop
 80065a0:	e7fd      	b.n	800659e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80065a2:	4b0a      	ldr	r3, [pc, #40]	@ (80065cc <vPortExitCritical+0x50>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	3b01      	subs	r3, #1
 80065a8:	4a08      	ldr	r2, [pc, #32]	@ (80065cc <vPortExitCritical+0x50>)
 80065aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80065ac:	4b07      	ldr	r3, [pc, #28]	@ (80065cc <vPortExitCritical+0x50>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d105      	bne.n	80065c0 <vPortExitCritical+0x44>
 80065b4:	2300      	movs	r3, #0
 80065b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	f383 8811 	msr	BASEPRI, r3
}
 80065be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr
 80065cc:	2000003c 	.word	0x2000003c

080065d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80065d0:	f3ef 8009 	mrs	r0, PSP
 80065d4:	f3bf 8f6f 	isb	sy
 80065d8:	4b15      	ldr	r3, [pc, #84]	@ (8006630 <pxCurrentTCBConst>)
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	f01e 0f10 	tst.w	lr, #16
 80065e0:	bf08      	it	eq
 80065e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80065e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065ea:	6010      	str	r0, [r2, #0]
 80065ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80065f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80065f4:	f380 8811 	msr	BASEPRI, r0
 80065f8:	f3bf 8f4f 	dsb	sy
 80065fc:	f3bf 8f6f 	isb	sy
 8006600:	f7fe fea0 	bl	8005344 <vTaskSwitchContext>
 8006604:	f04f 0000 	mov.w	r0, #0
 8006608:	f380 8811 	msr	BASEPRI, r0
 800660c:	bc09      	pop	{r0, r3}
 800660e:	6819      	ldr	r1, [r3, #0]
 8006610:	6808      	ldr	r0, [r1, #0]
 8006612:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006616:	f01e 0f10 	tst.w	lr, #16
 800661a:	bf08      	it	eq
 800661c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006620:	f380 8809 	msr	PSP, r0
 8006624:	f3bf 8f6f 	isb	sy
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	f3af 8000 	nop.w

08006630 <pxCurrentTCBConst>:
 8006630:	20000de8 	.word	0x20000de8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006634:	bf00      	nop
 8006636:	bf00      	nop

08006638 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b082      	sub	sp, #8
 800663c:	af00      	add	r7, sp, #0
	__asm volatile
 800663e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006642:	f383 8811 	msr	BASEPRI, r3
 8006646:	f3bf 8f6f 	isb	sy
 800664a:	f3bf 8f4f 	dsb	sy
 800664e:	607b      	str	r3, [r7, #4]
}
 8006650:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006652:	f7fe fdbd 	bl	80051d0 <xTaskIncrementTick>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d003      	beq.n	8006664 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800665c:	4b06      	ldr	r3, [pc, #24]	@ (8006678 <xPortSysTickHandler+0x40>)
 800665e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006662:	601a      	str	r2, [r3, #0]
 8006664:	2300      	movs	r3, #0
 8006666:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	f383 8811 	msr	BASEPRI, r3
}
 800666e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006670:	bf00      	nop
 8006672:	3708      	adds	r7, #8
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}
 8006678:	e000ed04 	.word	0xe000ed04

0800667c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800667c:	b480      	push	{r7}
 800667e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006680:	4b0b      	ldr	r3, [pc, #44]	@ (80066b0 <vPortSetupTimerInterrupt+0x34>)
 8006682:	2200      	movs	r2, #0
 8006684:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006686:	4b0b      	ldr	r3, [pc, #44]	@ (80066b4 <vPortSetupTimerInterrupt+0x38>)
 8006688:	2200      	movs	r2, #0
 800668a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800668c:	4b0a      	ldr	r3, [pc, #40]	@ (80066b8 <vPortSetupTimerInterrupt+0x3c>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a0a      	ldr	r2, [pc, #40]	@ (80066bc <vPortSetupTimerInterrupt+0x40>)
 8006692:	fba2 2303 	umull	r2, r3, r2, r3
 8006696:	099b      	lsrs	r3, r3, #6
 8006698:	4a09      	ldr	r2, [pc, #36]	@ (80066c0 <vPortSetupTimerInterrupt+0x44>)
 800669a:	3b01      	subs	r3, #1
 800669c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800669e:	4b04      	ldr	r3, [pc, #16]	@ (80066b0 <vPortSetupTimerInterrupt+0x34>)
 80066a0:	2207      	movs	r2, #7
 80066a2:	601a      	str	r2, [r3, #0]
}
 80066a4:	bf00      	nop
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop
 80066b0:	e000e010 	.word	0xe000e010
 80066b4:	e000e018 	.word	0xe000e018
 80066b8:	20000030 	.word	0x20000030
 80066bc:	10624dd3 	.word	0x10624dd3
 80066c0:	e000e014 	.word	0xe000e014

080066c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80066c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80066d4 <vPortEnableVFP+0x10>
 80066c8:	6801      	ldr	r1, [r0, #0]
 80066ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80066ce:	6001      	str	r1, [r0, #0]
 80066d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80066d2:	bf00      	nop
 80066d4:	e000ed88 	.word	0xe000ed88

080066d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80066d8:	b480      	push	{r7}
 80066da:	b085      	sub	sp, #20
 80066dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80066de:	f3ef 8305 	mrs	r3, IPSR
 80066e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2b0f      	cmp	r3, #15
 80066e8:	d915      	bls.n	8006716 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80066ea:	4a18      	ldr	r2, [pc, #96]	@ (800674c <vPortValidateInterruptPriority+0x74>)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	4413      	add	r3, r2
 80066f0:	781b      	ldrb	r3, [r3, #0]
 80066f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80066f4:	4b16      	ldr	r3, [pc, #88]	@ (8006750 <vPortValidateInterruptPriority+0x78>)
 80066f6:	781b      	ldrb	r3, [r3, #0]
 80066f8:	7afa      	ldrb	r2, [r7, #11]
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d20b      	bcs.n	8006716 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80066fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006702:	f383 8811 	msr	BASEPRI, r3
 8006706:	f3bf 8f6f 	isb	sy
 800670a:	f3bf 8f4f 	dsb	sy
 800670e:	607b      	str	r3, [r7, #4]
}
 8006710:	bf00      	nop
 8006712:	bf00      	nop
 8006714:	e7fd      	b.n	8006712 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006716:	4b0f      	ldr	r3, [pc, #60]	@ (8006754 <vPortValidateInterruptPriority+0x7c>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800671e:	4b0e      	ldr	r3, [pc, #56]	@ (8006758 <vPortValidateInterruptPriority+0x80>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	429a      	cmp	r2, r3
 8006724:	d90b      	bls.n	800673e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800672a:	f383 8811 	msr	BASEPRI, r3
 800672e:	f3bf 8f6f 	isb	sy
 8006732:	f3bf 8f4f 	dsb	sy
 8006736:	603b      	str	r3, [r7, #0]
}
 8006738:	bf00      	nop
 800673a:	bf00      	nop
 800673c:	e7fd      	b.n	800673a <vPortValidateInterruptPriority+0x62>
	}
 800673e:	bf00      	nop
 8006740:	3714      	adds	r7, #20
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	e000e3f0 	.word	0xe000e3f0
 8006750:	20001414 	.word	0x20001414
 8006754:	e000ed0c 	.word	0xe000ed0c
 8006758:	20001418 	.word	0x20001418

0800675c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b08a      	sub	sp, #40	@ 0x28
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006764:	2300      	movs	r3, #0
 8006766:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006768:	f7fe fc76 	bl	8005058 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800676c:	4b5c      	ldr	r3, [pc, #368]	@ (80068e0 <pvPortMalloc+0x184>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d101      	bne.n	8006778 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006774:	f000 f924 	bl	80069c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006778:	4b5a      	ldr	r3, [pc, #360]	@ (80068e4 <pvPortMalloc+0x188>)
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4013      	ands	r3, r2
 8006780:	2b00      	cmp	r3, #0
 8006782:	f040 8095 	bne.w	80068b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d01e      	beq.n	80067ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800678c:	2208      	movs	r2, #8
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	4413      	add	r3, r2
 8006792:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f003 0307 	and.w	r3, r3, #7
 800679a:	2b00      	cmp	r3, #0
 800679c:	d015      	beq.n	80067ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f023 0307 	bic.w	r3, r3, #7
 80067a4:	3308      	adds	r3, #8
 80067a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f003 0307 	and.w	r3, r3, #7
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d00b      	beq.n	80067ca <pvPortMalloc+0x6e>
	__asm volatile
 80067b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b6:	f383 8811 	msr	BASEPRI, r3
 80067ba:	f3bf 8f6f 	isb	sy
 80067be:	f3bf 8f4f 	dsb	sy
 80067c2:	617b      	str	r3, [r7, #20]
}
 80067c4:	bf00      	nop
 80067c6:	bf00      	nop
 80067c8:	e7fd      	b.n	80067c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d06f      	beq.n	80068b0 <pvPortMalloc+0x154>
 80067d0:	4b45      	ldr	r3, [pc, #276]	@ (80068e8 <pvPortMalloc+0x18c>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	687a      	ldr	r2, [r7, #4]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d86a      	bhi.n	80068b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80067da:	4b44      	ldr	r3, [pc, #272]	@ (80068ec <pvPortMalloc+0x190>)
 80067dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80067de:	4b43      	ldr	r3, [pc, #268]	@ (80068ec <pvPortMalloc+0x190>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80067e4:	e004      	b.n	80067f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80067e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80067ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80067f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d903      	bls.n	8006802 <pvPortMalloc+0xa6>
 80067fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1f1      	bne.n	80067e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006802:	4b37      	ldr	r3, [pc, #220]	@ (80068e0 <pvPortMalloc+0x184>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006808:	429a      	cmp	r2, r3
 800680a:	d051      	beq.n	80068b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800680c:	6a3b      	ldr	r3, [r7, #32]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2208      	movs	r2, #8
 8006812:	4413      	add	r3, r2
 8006814:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	6a3b      	ldr	r3, [r7, #32]
 800681c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800681e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006820:	685a      	ldr	r2, [r3, #4]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	1ad2      	subs	r2, r2, r3
 8006826:	2308      	movs	r3, #8
 8006828:	005b      	lsls	r3, r3, #1
 800682a:	429a      	cmp	r2, r3
 800682c:	d920      	bls.n	8006870 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800682e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	4413      	add	r3, r2
 8006834:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006836:	69bb      	ldr	r3, [r7, #24]
 8006838:	f003 0307 	and.w	r3, r3, #7
 800683c:	2b00      	cmp	r3, #0
 800683e:	d00b      	beq.n	8006858 <pvPortMalloc+0xfc>
	__asm volatile
 8006840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006844:	f383 8811 	msr	BASEPRI, r3
 8006848:	f3bf 8f6f 	isb	sy
 800684c:	f3bf 8f4f 	dsb	sy
 8006850:	613b      	str	r3, [r7, #16]
}
 8006852:	bf00      	nop
 8006854:	bf00      	nop
 8006856:	e7fd      	b.n	8006854 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800685a:	685a      	ldr	r2, [r3, #4]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	1ad2      	subs	r2, r2, r3
 8006860:	69bb      	ldr	r3, [r7, #24]
 8006862:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006866:	687a      	ldr	r2, [r7, #4]
 8006868:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800686a:	69b8      	ldr	r0, [r7, #24]
 800686c:	f000 f90a 	bl	8006a84 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006870:	4b1d      	ldr	r3, [pc, #116]	@ (80068e8 <pvPortMalloc+0x18c>)
 8006872:	681a      	ldr	r2, [r3, #0]
 8006874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	1ad3      	subs	r3, r2, r3
 800687a:	4a1b      	ldr	r2, [pc, #108]	@ (80068e8 <pvPortMalloc+0x18c>)
 800687c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800687e:	4b1a      	ldr	r3, [pc, #104]	@ (80068e8 <pvPortMalloc+0x18c>)
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	4b1b      	ldr	r3, [pc, #108]	@ (80068f0 <pvPortMalloc+0x194>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	429a      	cmp	r2, r3
 8006888:	d203      	bcs.n	8006892 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800688a:	4b17      	ldr	r3, [pc, #92]	@ (80068e8 <pvPortMalloc+0x18c>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a18      	ldr	r2, [pc, #96]	@ (80068f0 <pvPortMalloc+0x194>)
 8006890:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006894:	685a      	ldr	r2, [r3, #4]
 8006896:	4b13      	ldr	r3, [pc, #76]	@ (80068e4 <pvPortMalloc+0x188>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	431a      	orrs	r2, r3
 800689c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80068a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a2:	2200      	movs	r2, #0
 80068a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80068a6:	4b13      	ldr	r3, [pc, #76]	@ (80068f4 <pvPortMalloc+0x198>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	3301      	adds	r3, #1
 80068ac:	4a11      	ldr	r2, [pc, #68]	@ (80068f4 <pvPortMalloc+0x198>)
 80068ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80068b0:	f7fe fbe0 	bl	8005074 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80068b4:	69fb      	ldr	r3, [r7, #28]
 80068b6:	f003 0307 	and.w	r3, r3, #7
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d00b      	beq.n	80068d6 <pvPortMalloc+0x17a>
	__asm volatile
 80068be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c2:	f383 8811 	msr	BASEPRI, r3
 80068c6:	f3bf 8f6f 	isb	sy
 80068ca:	f3bf 8f4f 	dsb	sy
 80068ce:	60fb      	str	r3, [r7, #12]
}
 80068d0:	bf00      	nop
 80068d2:	bf00      	nop
 80068d4:	e7fd      	b.n	80068d2 <pvPortMalloc+0x176>
	return pvReturn;
 80068d6:	69fb      	ldr	r3, [r7, #28]
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3728      	adds	r7, #40	@ 0x28
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}
 80068e0:	20005024 	.word	0x20005024
 80068e4:	20005038 	.word	0x20005038
 80068e8:	20005028 	.word	0x20005028
 80068ec:	2000501c 	.word	0x2000501c
 80068f0:	2000502c 	.word	0x2000502c
 80068f4:	20005030 	.word	0x20005030

080068f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b086      	sub	sp, #24
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d04f      	beq.n	80069aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800690a:	2308      	movs	r3, #8
 800690c:	425b      	negs	r3, r3
 800690e:	697a      	ldr	r2, [r7, #20]
 8006910:	4413      	add	r3, r2
 8006912:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	685a      	ldr	r2, [r3, #4]
 800691c:	4b25      	ldr	r3, [pc, #148]	@ (80069b4 <vPortFree+0xbc>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4013      	ands	r3, r2
 8006922:	2b00      	cmp	r3, #0
 8006924:	d10b      	bne.n	800693e <vPortFree+0x46>
	__asm volatile
 8006926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800692a:	f383 8811 	msr	BASEPRI, r3
 800692e:	f3bf 8f6f 	isb	sy
 8006932:	f3bf 8f4f 	dsb	sy
 8006936:	60fb      	str	r3, [r7, #12]
}
 8006938:	bf00      	nop
 800693a:	bf00      	nop
 800693c:	e7fd      	b.n	800693a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d00b      	beq.n	800695e <vPortFree+0x66>
	__asm volatile
 8006946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800694a:	f383 8811 	msr	BASEPRI, r3
 800694e:	f3bf 8f6f 	isb	sy
 8006952:	f3bf 8f4f 	dsb	sy
 8006956:	60bb      	str	r3, [r7, #8]
}
 8006958:	bf00      	nop
 800695a:	bf00      	nop
 800695c:	e7fd      	b.n	800695a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	685a      	ldr	r2, [r3, #4]
 8006962:	4b14      	ldr	r3, [pc, #80]	@ (80069b4 <vPortFree+0xbc>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4013      	ands	r3, r2
 8006968:	2b00      	cmp	r3, #0
 800696a:	d01e      	beq.n	80069aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d11a      	bne.n	80069aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	685a      	ldr	r2, [r3, #4]
 8006978:	4b0e      	ldr	r3, [pc, #56]	@ (80069b4 <vPortFree+0xbc>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	43db      	mvns	r3, r3
 800697e:	401a      	ands	r2, r3
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006984:	f7fe fb68 	bl	8005058 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	685a      	ldr	r2, [r3, #4]
 800698c:	4b0a      	ldr	r3, [pc, #40]	@ (80069b8 <vPortFree+0xc0>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4413      	add	r3, r2
 8006992:	4a09      	ldr	r2, [pc, #36]	@ (80069b8 <vPortFree+0xc0>)
 8006994:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006996:	6938      	ldr	r0, [r7, #16]
 8006998:	f000 f874 	bl	8006a84 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800699c:	4b07      	ldr	r3, [pc, #28]	@ (80069bc <vPortFree+0xc4>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	3301      	adds	r3, #1
 80069a2:	4a06      	ldr	r2, [pc, #24]	@ (80069bc <vPortFree+0xc4>)
 80069a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80069a6:	f7fe fb65 	bl	8005074 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80069aa:	bf00      	nop
 80069ac:	3718      	adds	r7, #24
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop
 80069b4:	20005038 	.word	0x20005038
 80069b8:	20005028 	.word	0x20005028
 80069bc:	20005034 	.word	0x20005034

080069c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80069c0:	b480      	push	{r7}
 80069c2:	b085      	sub	sp, #20
 80069c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80069c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80069ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80069cc:	4b27      	ldr	r3, [pc, #156]	@ (8006a6c <prvHeapInit+0xac>)
 80069ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f003 0307 	and.w	r3, r3, #7
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d00c      	beq.n	80069f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	3307      	adds	r3, #7
 80069de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f023 0307 	bic.w	r3, r3, #7
 80069e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80069e8:	68ba      	ldr	r2, [r7, #8]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	1ad3      	subs	r3, r2, r3
 80069ee:	4a1f      	ldr	r2, [pc, #124]	@ (8006a6c <prvHeapInit+0xac>)
 80069f0:	4413      	add	r3, r2
 80069f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80069f8:	4a1d      	ldr	r2, [pc, #116]	@ (8006a70 <prvHeapInit+0xb0>)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80069fe:	4b1c      	ldr	r3, [pc, #112]	@ (8006a70 <prvHeapInit+0xb0>)
 8006a00:	2200      	movs	r2, #0
 8006a02:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	68ba      	ldr	r2, [r7, #8]
 8006a08:	4413      	add	r3, r2
 8006a0a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006a0c:	2208      	movs	r2, #8
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	1a9b      	subs	r3, r3, r2
 8006a12:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f023 0307 	bic.w	r3, r3, #7
 8006a1a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	4a15      	ldr	r2, [pc, #84]	@ (8006a74 <prvHeapInit+0xb4>)
 8006a20:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006a22:	4b14      	ldr	r3, [pc, #80]	@ (8006a74 <prvHeapInit+0xb4>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	2200      	movs	r2, #0
 8006a28:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006a2a:	4b12      	ldr	r3, [pc, #72]	@ (8006a74 <prvHeapInit+0xb4>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	68fa      	ldr	r2, [r7, #12]
 8006a3a:	1ad2      	subs	r2, r2, r3
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006a40:	4b0c      	ldr	r3, [pc, #48]	@ (8006a74 <prvHeapInit+0xb4>)
 8006a42:	681a      	ldr	r2, [r3, #0]
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	4a0a      	ldr	r2, [pc, #40]	@ (8006a78 <prvHeapInit+0xb8>)
 8006a4e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	4a09      	ldr	r2, [pc, #36]	@ (8006a7c <prvHeapInit+0xbc>)
 8006a56:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006a58:	4b09      	ldr	r3, [pc, #36]	@ (8006a80 <prvHeapInit+0xc0>)
 8006a5a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006a5e:	601a      	str	r2, [r3, #0]
}
 8006a60:	bf00      	nop
 8006a62:	3714      	adds	r7, #20
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr
 8006a6c:	2000141c 	.word	0x2000141c
 8006a70:	2000501c 	.word	0x2000501c
 8006a74:	20005024 	.word	0x20005024
 8006a78:	2000502c 	.word	0x2000502c
 8006a7c:	20005028 	.word	0x20005028
 8006a80:	20005038 	.word	0x20005038

08006a84 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006a84:	b480      	push	{r7}
 8006a86:	b085      	sub	sp, #20
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006a8c:	4b28      	ldr	r3, [pc, #160]	@ (8006b30 <prvInsertBlockIntoFreeList+0xac>)
 8006a8e:	60fb      	str	r3, [r7, #12]
 8006a90:	e002      	b.n	8006a98 <prvInsertBlockIntoFreeList+0x14>
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	60fb      	str	r3, [r7, #12]
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d8f7      	bhi.n	8006a92 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	68ba      	ldr	r2, [r7, #8]
 8006aac:	4413      	add	r3, r2
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d108      	bne.n	8006ac6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	685a      	ldr	r2, [r3, #4]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	441a      	add	r2, r3
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	68ba      	ldr	r2, [r7, #8]
 8006ad0:	441a      	add	r2, r3
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d118      	bne.n	8006b0c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681a      	ldr	r2, [r3, #0]
 8006ade:	4b15      	ldr	r3, [pc, #84]	@ (8006b34 <prvInsertBlockIntoFreeList+0xb0>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d00d      	beq.n	8006b02 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	685a      	ldr	r2, [r3, #4]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	441a      	add	r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	601a      	str	r2, [r3, #0]
 8006b00:	e008      	b.n	8006b14 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006b02:	4b0c      	ldr	r3, [pc, #48]	@ (8006b34 <prvInsertBlockIntoFreeList+0xb0>)
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	601a      	str	r2, [r3, #0]
 8006b0a:	e003      	b.n	8006b14 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006b14:	68fa      	ldr	r2, [r7, #12]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	429a      	cmp	r2, r3
 8006b1a:	d002      	beq.n	8006b22 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b22:	bf00      	nop
 8006b24:	3714      	adds	r7, #20
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr
 8006b2e:	bf00      	nop
 8006b30:	2000501c 	.word	0x2000501c
 8006b34:	20005024 	.word	0x20005024

08006b38 <memset>:
 8006b38:	4402      	add	r2, r0
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d100      	bne.n	8006b42 <memset+0xa>
 8006b40:	4770      	bx	lr
 8006b42:	f803 1b01 	strb.w	r1, [r3], #1
 8006b46:	e7f9      	b.n	8006b3c <memset+0x4>

08006b48 <_reclaim_reent>:
 8006b48:	4b2d      	ldr	r3, [pc, #180]	@ (8006c00 <_reclaim_reent+0xb8>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4283      	cmp	r3, r0
 8006b4e:	b570      	push	{r4, r5, r6, lr}
 8006b50:	4604      	mov	r4, r0
 8006b52:	d053      	beq.n	8006bfc <_reclaim_reent+0xb4>
 8006b54:	69c3      	ldr	r3, [r0, #28]
 8006b56:	b31b      	cbz	r3, 8006ba0 <_reclaim_reent+0x58>
 8006b58:	68db      	ldr	r3, [r3, #12]
 8006b5a:	b163      	cbz	r3, 8006b76 <_reclaim_reent+0x2e>
 8006b5c:	2500      	movs	r5, #0
 8006b5e:	69e3      	ldr	r3, [r4, #28]
 8006b60:	68db      	ldr	r3, [r3, #12]
 8006b62:	5959      	ldr	r1, [r3, r5]
 8006b64:	b9b1      	cbnz	r1, 8006b94 <_reclaim_reent+0x4c>
 8006b66:	3504      	adds	r5, #4
 8006b68:	2d80      	cmp	r5, #128	@ 0x80
 8006b6a:	d1f8      	bne.n	8006b5e <_reclaim_reent+0x16>
 8006b6c:	69e3      	ldr	r3, [r4, #28]
 8006b6e:	4620      	mov	r0, r4
 8006b70:	68d9      	ldr	r1, [r3, #12]
 8006b72:	f000 f87b 	bl	8006c6c <_free_r>
 8006b76:	69e3      	ldr	r3, [r4, #28]
 8006b78:	6819      	ldr	r1, [r3, #0]
 8006b7a:	b111      	cbz	r1, 8006b82 <_reclaim_reent+0x3a>
 8006b7c:	4620      	mov	r0, r4
 8006b7e:	f000 f875 	bl	8006c6c <_free_r>
 8006b82:	69e3      	ldr	r3, [r4, #28]
 8006b84:	689d      	ldr	r5, [r3, #8]
 8006b86:	b15d      	cbz	r5, 8006ba0 <_reclaim_reent+0x58>
 8006b88:	4629      	mov	r1, r5
 8006b8a:	4620      	mov	r0, r4
 8006b8c:	682d      	ldr	r5, [r5, #0]
 8006b8e:	f000 f86d 	bl	8006c6c <_free_r>
 8006b92:	e7f8      	b.n	8006b86 <_reclaim_reent+0x3e>
 8006b94:	680e      	ldr	r6, [r1, #0]
 8006b96:	4620      	mov	r0, r4
 8006b98:	f000 f868 	bl	8006c6c <_free_r>
 8006b9c:	4631      	mov	r1, r6
 8006b9e:	e7e1      	b.n	8006b64 <_reclaim_reent+0x1c>
 8006ba0:	6961      	ldr	r1, [r4, #20]
 8006ba2:	b111      	cbz	r1, 8006baa <_reclaim_reent+0x62>
 8006ba4:	4620      	mov	r0, r4
 8006ba6:	f000 f861 	bl	8006c6c <_free_r>
 8006baa:	69e1      	ldr	r1, [r4, #28]
 8006bac:	b111      	cbz	r1, 8006bb4 <_reclaim_reent+0x6c>
 8006bae:	4620      	mov	r0, r4
 8006bb0:	f000 f85c 	bl	8006c6c <_free_r>
 8006bb4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006bb6:	b111      	cbz	r1, 8006bbe <_reclaim_reent+0x76>
 8006bb8:	4620      	mov	r0, r4
 8006bba:	f000 f857 	bl	8006c6c <_free_r>
 8006bbe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006bc0:	b111      	cbz	r1, 8006bc8 <_reclaim_reent+0x80>
 8006bc2:	4620      	mov	r0, r4
 8006bc4:	f000 f852 	bl	8006c6c <_free_r>
 8006bc8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006bca:	b111      	cbz	r1, 8006bd2 <_reclaim_reent+0x8a>
 8006bcc:	4620      	mov	r0, r4
 8006bce:	f000 f84d 	bl	8006c6c <_free_r>
 8006bd2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006bd4:	b111      	cbz	r1, 8006bdc <_reclaim_reent+0x94>
 8006bd6:	4620      	mov	r0, r4
 8006bd8:	f000 f848 	bl	8006c6c <_free_r>
 8006bdc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006bde:	b111      	cbz	r1, 8006be6 <_reclaim_reent+0x9e>
 8006be0:	4620      	mov	r0, r4
 8006be2:	f000 f843 	bl	8006c6c <_free_r>
 8006be6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006be8:	b111      	cbz	r1, 8006bf0 <_reclaim_reent+0xa8>
 8006bea:	4620      	mov	r0, r4
 8006bec:	f000 f83e 	bl	8006c6c <_free_r>
 8006bf0:	6a23      	ldr	r3, [r4, #32]
 8006bf2:	b11b      	cbz	r3, 8006bfc <_reclaim_reent+0xb4>
 8006bf4:	4620      	mov	r0, r4
 8006bf6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006bfa:	4718      	bx	r3
 8006bfc:	bd70      	pop	{r4, r5, r6, pc}
 8006bfe:	bf00      	nop
 8006c00:	20000040 	.word	0x20000040

08006c04 <__libc_init_array>:
 8006c04:	b570      	push	{r4, r5, r6, lr}
 8006c06:	4d0d      	ldr	r5, [pc, #52]	@ (8006c3c <__libc_init_array+0x38>)
 8006c08:	4c0d      	ldr	r4, [pc, #52]	@ (8006c40 <__libc_init_array+0x3c>)
 8006c0a:	1b64      	subs	r4, r4, r5
 8006c0c:	10a4      	asrs	r4, r4, #2
 8006c0e:	2600      	movs	r6, #0
 8006c10:	42a6      	cmp	r6, r4
 8006c12:	d109      	bne.n	8006c28 <__libc_init_array+0x24>
 8006c14:	4d0b      	ldr	r5, [pc, #44]	@ (8006c44 <__libc_init_array+0x40>)
 8006c16:	4c0c      	ldr	r4, [pc, #48]	@ (8006c48 <__libc_init_array+0x44>)
 8006c18:	f000 f87e 	bl	8006d18 <_init>
 8006c1c:	1b64      	subs	r4, r4, r5
 8006c1e:	10a4      	asrs	r4, r4, #2
 8006c20:	2600      	movs	r6, #0
 8006c22:	42a6      	cmp	r6, r4
 8006c24:	d105      	bne.n	8006c32 <__libc_init_array+0x2e>
 8006c26:	bd70      	pop	{r4, r5, r6, pc}
 8006c28:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c2c:	4798      	blx	r3
 8006c2e:	3601      	adds	r6, #1
 8006c30:	e7ee      	b.n	8006c10 <__libc_init_array+0xc>
 8006c32:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c36:	4798      	blx	r3
 8006c38:	3601      	adds	r6, #1
 8006c3a:	e7f2      	b.n	8006c22 <__libc_init_array+0x1e>
 8006c3c:	08007064 	.word	0x08007064
 8006c40:	08007064 	.word	0x08007064
 8006c44:	08007064 	.word	0x08007064
 8006c48:	08007068 	.word	0x08007068

08006c4c <__retarget_lock_acquire_recursive>:
 8006c4c:	4770      	bx	lr

08006c4e <__retarget_lock_release_recursive>:
 8006c4e:	4770      	bx	lr

08006c50 <memcpy>:
 8006c50:	440a      	add	r2, r1
 8006c52:	4291      	cmp	r1, r2
 8006c54:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c58:	d100      	bne.n	8006c5c <memcpy+0xc>
 8006c5a:	4770      	bx	lr
 8006c5c:	b510      	push	{r4, lr}
 8006c5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c66:	4291      	cmp	r1, r2
 8006c68:	d1f9      	bne.n	8006c5e <memcpy+0xe>
 8006c6a:	bd10      	pop	{r4, pc}

08006c6c <_free_r>:
 8006c6c:	b538      	push	{r3, r4, r5, lr}
 8006c6e:	4605      	mov	r5, r0
 8006c70:	2900      	cmp	r1, #0
 8006c72:	d041      	beq.n	8006cf8 <_free_r+0x8c>
 8006c74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c78:	1f0c      	subs	r4, r1, #4
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	bfb8      	it	lt
 8006c7e:	18e4      	addlt	r4, r4, r3
 8006c80:	f000 f83e 	bl	8006d00 <__malloc_lock>
 8006c84:	4a1d      	ldr	r2, [pc, #116]	@ (8006cfc <_free_r+0x90>)
 8006c86:	6813      	ldr	r3, [r2, #0]
 8006c88:	b933      	cbnz	r3, 8006c98 <_free_r+0x2c>
 8006c8a:	6063      	str	r3, [r4, #4]
 8006c8c:	6014      	str	r4, [r2, #0]
 8006c8e:	4628      	mov	r0, r5
 8006c90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c94:	f000 b83a 	b.w	8006d0c <__malloc_unlock>
 8006c98:	42a3      	cmp	r3, r4
 8006c9a:	d908      	bls.n	8006cae <_free_r+0x42>
 8006c9c:	6820      	ldr	r0, [r4, #0]
 8006c9e:	1821      	adds	r1, r4, r0
 8006ca0:	428b      	cmp	r3, r1
 8006ca2:	bf01      	itttt	eq
 8006ca4:	6819      	ldreq	r1, [r3, #0]
 8006ca6:	685b      	ldreq	r3, [r3, #4]
 8006ca8:	1809      	addeq	r1, r1, r0
 8006caa:	6021      	streq	r1, [r4, #0]
 8006cac:	e7ed      	b.n	8006c8a <_free_r+0x1e>
 8006cae:	461a      	mov	r2, r3
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	b10b      	cbz	r3, 8006cb8 <_free_r+0x4c>
 8006cb4:	42a3      	cmp	r3, r4
 8006cb6:	d9fa      	bls.n	8006cae <_free_r+0x42>
 8006cb8:	6811      	ldr	r1, [r2, #0]
 8006cba:	1850      	adds	r0, r2, r1
 8006cbc:	42a0      	cmp	r0, r4
 8006cbe:	d10b      	bne.n	8006cd8 <_free_r+0x6c>
 8006cc0:	6820      	ldr	r0, [r4, #0]
 8006cc2:	4401      	add	r1, r0
 8006cc4:	1850      	adds	r0, r2, r1
 8006cc6:	4283      	cmp	r3, r0
 8006cc8:	6011      	str	r1, [r2, #0]
 8006cca:	d1e0      	bne.n	8006c8e <_free_r+0x22>
 8006ccc:	6818      	ldr	r0, [r3, #0]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	6053      	str	r3, [r2, #4]
 8006cd2:	4408      	add	r0, r1
 8006cd4:	6010      	str	r0, [r2, #0]
 8006cd6:	e7da      	b.n	8006c8e <_free_r+0x22>
 8006cd8:	d902      	bls.n	8006ce0 <_free_r+0x74>
 8006cda:	230c      	movs	r3, #12
 8006cdc:	602b      	str	r3, [r5, #0]
 8006cde:	e7d6      	b.n	8006c8e <_free_r+0x22>
 8006ce0:	6820      	ldr	r0, [r4, #0]
 8006ce2:	1821      	adds	r1, r4, r0
 8006ce4:	428b      	cmp	r3, r1
 8006ce6:	bf04      	itt	eq
 8006ce8:	6819      	ldreq	r1, [r3, #0]
 8006cea:	685b      	ldreq	r3, [r3, #4]
 8006cec:	6063      	str	r3, [r4, #4]
 8006cee:	bf04      	itt	eq
 8006cf0:	1809      	addeq	r1, r1, r0
 8006cf2:	6021      	streq	r1, [r4, #0]
 8006cf4:	6054      	str	r4, [r2, #4]
 8006cf6:	e7ca      	b.n	8006c8e <_free_r+0x22>
 8006cf8:	bd38      	pop	{r3, r4, r5, pc}
 8006cfa:	bf00      	nop
 8006cfc:	20005178 	.word	0x20005178

08006d00 <__malloc_lock>:
 8006d00:	4801      	ldr	r0, [pc, #4]	@ (8006d08 <__malloc_lock+0x8>)
 8006d02:	f7ff bfa3 	b.w	8006c4c <__retarget_lock_acquire_recursive>
 8006d06:	bf00      	nop
 8006d08:	20005174 	.word	0x20005174

08006d0c <__malloc_unlock>:
 8006d0c:	4801      	ldr	r0, [pc, #4]	@ (8006d14 <__malloc_unlock+0x8>)
 8006d0e:	f7ff bf9e 	b.w	8006c4e <__retarget_lock_release_recursive>
 8006d12:	bf00      	nop
 8006d14:	20005174 	.word	0x20005174

08006d18 <_init>:
 8006d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d1a:	bf00      	nop
 8006d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d1e:	bc08      	pop	{r3}
 8006d20:	469e      	mov	lr, r3
 8006d22:	4770      	bx	lr

08006d24 <_fini>:
 8006d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d26:	bf00      	nop
 8006d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d2a:	bc08      	pop	{r3}
 8006d2c:	469e      	mov	lr, r3
 8006d2e:	4770      	bx	lr
