#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 27 11:35:23 2020
# Process ID: 1336
# Current directory: C:/Users/dylma/Documents/GitHub/CISC24/CISC24
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15532 C:\Users\dylma\Documents\GitHub\CISC24\CISC24\CISC24.xpr
# Log file: C:/Users/dylma/Documents/GitHub/CISC24/CISC24/vivado.log
# Journal file: C:/Users/dylma/Documents/GitHub/CISC24/CISC24\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ProgramMemory_tb.vhd w ]
add_files C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/ProgramMemory_tb.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ProgramMemory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top programMemory [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_simulation
source ProgramMemory_tb.tcl
close_sim
launch_simulation
source ProgramMemory_tb.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sim_1/new/reg_24bit_tb.vhd w ]
add_files -fileset sim_1 C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sim_1/new/reg_24bit_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top reg_24bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top reg_24bit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source reg_24bit_tb.tcl
close_sim
