Analysis & Synthesis report for DE10_Nano_HDMI_TX
Wed Apr 11 19:12:28 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE10_Nano_HDMI_TX|RX:inst8|PRES_STATE
 11. State Machine - |DE10_Nano_HDMI_TX|SIRC:inst7|PRES_STATE
 12. State Machine - |DE10_Nano_HDMI_TX|ARBITER2:inst2|PRES_STATE2
 13. State Machine - |DE10_Nano_HDMI_TX|ARBITER2:inst2|PRES_STATE1
 14. State Machine - |DE10_Nano_HDMI_TX|loads:inst5|LOADS1:inst1|PRES_STATE
 15. State Machine - |DE10_Nano_HDMI_TX|loads:inst5|ARBITER:inst5|PRES_STATE
 16. State Machine - |DE10_Nano_HDMI_TX|loads:inst5|TX:inst4|PRES_STATE
 17. State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST
 18. State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|state
 19. State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 20. State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 21. State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 22. State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
 23. State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 24. State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 25. State Machine - |DE10_Nano_HDMI_TX|ADC_ARBITER:inst4|PRES_STATE
 26. State Machine - |DE10_Nano_HDMI_TX|RX:inst12|PRES_STATE
 27. State Machine - |DE10_Nano_HDMI_TX|M1:inst1|PRES_STATE
 28. State Machine - |DE10_Nano_HDMI_TX|pumps:inst6|ARBITER_PUMPS:inst|PRES_STATE
 29. Registers Protected by Synthesis
 30. Registers Removed During Synthesis
 31. Removed Registers Triggering Further Register Optimizations
 32. General Register Statistics
 33. Inverted Register Statistics
 34. Multiplexer Restructuring Statistics (Restructuring Performed)
 35. Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 36. Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 37. Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 38. Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 39. Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 40. Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 41. Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 42. Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 43. Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 44. Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 45. Source assignments for loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|altsyncram_mns1:FIFOram
 46. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i
 47. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig
 48. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst
 49. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 50. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 51. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 52. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
 53. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
 54. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
 55. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
 56. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
 57. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
 58. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
 59. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 60. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config
 61. Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG
 62. Parameter Settings for User Entity Instance: loads:inst5|fifo:inst|scfifo:scfifo_component
 63. scfifo Parameter Settings by Entity Instance
 64. Port Connectivity Checks: "DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG"
 65. Port Connectivity Checks: "DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"
 66. Port Connectivity Checks: "DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"
 67. Port Connectivity Checks: "DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config"
 68. Port Connectivity Checks: "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|vga_generator1:u_vga_generator1"
 69. Port Connectivity Checks: "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig"
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages
 73. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 11 19:12:28 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE10_Nano_HDMI_TX                           ;
; Top-level Entity Name           ; DE10_Nano_HDMI_TX                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1062                                        ;
; Total pins                      ; 57                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 256                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; DE10_Nano_HDMI_TX  ; DE10_Nano_HDMI_TX  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; State Machine Processing                                                        ; Gray               ; Auto               ;
; Safe State Machine                                                              ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+---------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                 ; Library      ;
+---------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------+--------------+
; 2nd/fifo.vhd                                ; yes             ; User Wizard-Generated File         ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/fifo.vhd                                ;              ;
; 2nd/tx.vhd                                  ; yes             ; User VHDL File                     ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/tx.vhd                                  ;              ;
; 2nd/arbiter.vhd                             ; yes             ; User VHDL File                     ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter.vhd                             ;              ;
; 2nd/pwm.vhd                                 ; yes             ; User VHDL File                     ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/pwm.vhd                                 ;              ;
; 2nd/M1.vhd                                  ; yes             ; User VHDL File                     ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/M1.vhd                                  ;              ;
; 2nd/rx.vhd                                  ; yes             ; User VHDL File                     ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/rx.vhd                                  ;              ;
; 2nd/arbiter_pumps.vhd                       ; yes             ; User VHDL File                     ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter_pumps.vhd                       ;              ;
; 2nd/pumps.bdf                               ; yes             ; User Block Diagram/Schematic File  ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/pumps.bdf                               ;              ;
; 2nd/loads.bdf                               ; yes             ; User Block Diagram/Schematic File  ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads.bdf                               ;              ;
; 2nd/sirc.vhd                                ; yes             ; User VHDL File                     ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/sirc.vhd                                ;              ;
; 2nd/loads1.vhd                              ; yes             ; User VHDL File                     ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd                              ;              ;
; 2nd/arbiter2.vhd                            ; yes             ; User VHDL File                     ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter2.vhd                            ;              ;
; vpg_source/vpg_mode.v                       ; yes             ; User Verilog HDL File              ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg_mode.v                       ;              ;
; vpg_source/vpg.v                            ; yes             ; User Verilog HDL File              ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v                            ;              ;
; vpg_source/vpg.h                            ; yes             ; User File                          ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.h                            ;              ;
; vpg_source/pll_controller.v                 ; yes             ; User Verilog HDL File              ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/pll_controller.v                 ;              ;
; I2C_HDMI_Config.v                           ; yes             ; User Verilog HDL File              ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_HDMI_Config.v                           ;              ;
; I2C_Controller.v                            ; yes             ; User Verilog HDL File              ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_Controller.v                            ;              ;
; AUDIO_IF.v                                  ; yes             ; User Verilog HDL File              ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/AUDIO_IF.v                                  ;              ;
; pll/sys_pll.v                               ; yes             ; User Wizard-Generated File         ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/sys_pll.v                               ; sys_pll      ;
; pll/sys_pll/sys_pll_0002.v                  ; yes             ; User Verilog HDL File              ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/sys_pll/sys_pll_0002.v                  ; sys_pll      ;
; pll/pll_reconfig.v                          ; yes             ; User Wizard-Generated File         ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig.v                          ; pll_reconfig ;
; pll/pll_reconfig/altera_pll_reconfig_top.v  ; yes             ; User Verilog HDL File              ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_top.v  ; pll_reconfig ;
; pll/pll_reconfig/altera_pll_reconfig_core.v ; yes             ; User Verilog HDL File              ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v ; pll_reconfig ;
; pll/pll_reconfig/altera_std_synchronizer.v  ; yes             ; User Verilog HDL File              ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_std_synchronizer.v  ; pll_reconfig ;
; pll/pll.v                                   ; yes             ; User Wizard-Generated File         ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll.v                                   ; pll          ;
; pll/pll/pll_0002.v                          ; yes             ; User Verilog HDL File              ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v                          ; pll          ;
; I2C_WRITE_WDATA.v                           ; yes             ; User Verilog HDL File              ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_WRITE_WDATA.v                           ;              ;
; DE10_Nano_HDMI_TX.bdf                       ; yes             ; User Block Diagram/Schematic File  ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf                       ;              ;
; DE10_Nano_HDMI_TX1.v                        ; yes             ; User Verilog HDL File              ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v                        ;              ;
; ADC_READER.v                                ; yes             ; User Verilog HDL File              ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/ADC_READER.v                                ;              ;
; vpg_source/vga_generator1.vhd               ; yes             ; User VHDL File                     ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vga_generator1.vhd               ;              ;
; adc_arbiter.vhd                             ; yes             ; User VHDL File                     ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/adc_arbiter.vhd                             ;              ;
; altera_pll.v                                ; yes             ; Megafunction                       ; /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v                          ;              ;
; altera_pll_dps_lcell_comb.v                 ; yes             ; Megafunction                       ; /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v           ;              ;
; altera_cyclonev_pll.v                       ; yes             ; Megafunction                       ; /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v                 ;              ;
; scfifo.tdf                                  ; yes             ; Megafunction                       ; /home/camp/altera/17.1/quartus/libraries/megafunctions/scfifo.tdf                            ;              ;
; a_regfifo.inc                               ; yes             ; Megafunction                       ; /home/camp/altera/17.1/quartus/libraries/megafunctions/a_regfifo.inc                         ;              ;
; a_dpfifo.inc                                ; yes             ; Megafunction                       ; /home/camp/altera/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                          ;              ;
; a_i2fifo.inc                                ; yes             ; Megafunction                       ; /home/camp/altera/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                          ;              ;
; a_fffifo.inc                                ; yes             ; Megafunction                       ; /home/camp/altera/17.1/quartus/libraries/megafunctions/a_fffifo.inc                          ;              ;
; a_f2fifo.inc                                ; yes             ; Megafunction                       ; /home/camp/altera/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                          ;              ;
; aglobal171.inc                              ; yes             ; Megafunction                       ; /home/camp/altera/17.1/quartus/libraries/megafunctions/aglobal171.inc                        ;              ;
; db/scfifo_ai91.tdf                          ; yes             ; Auto-Generated Megafunction        ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/scfifo_ai91.tdf                          ;              ;
; db/a_dpfifo_ho91.tdf                        ; yes             ; Auto-Generated Megafunction        ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/a_dpfifo_ho91.tdf                        ;              ;
; db/a_fefifo_66e.tdf                         ; yes             ; Auto-Generated Megafunction        ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/a_fefifo_66e.tdf                         ;              ;
; db/cntr_ug7.tdf                             ; yes             ; Auto-Generated Megafunction        ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/cntr_ug7.tdf                             ;              ;
; db/altsyncram_mns1.tdf                      ; yes             ; Auto-Generated Megafunction        ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/altsyncram_mns1.tdf                      ;              ;
; db/cntr_igb.tdf                             ; yes             ; Auto-Generated Megafunction        ; /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/cntr_igb.tdf                             ;              ;
+---------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 2390               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 3532               ;
;     -- 7 input functions                    ; 108                ;
;     -- 6 input functions                    ; 1098               ;
;     -- 5 input functions                    ; 785                ;
;     -- 4 input functions                    ; 436                ;
;     -- <=3 input functions                  ; 1105               ;
;                                             ;                    ;
; Dedicated logic registers                   ; 1062               ;
;                                             ;                    ;
; I/O pins                                    ; 57                 ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 256                ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Total PLLs                                  ; 3                  ;
;     -- PLLs                                 ; 2                  ;
;     -- Fractional PLLs                      ; 1                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK2_50~input ;
; Maximum fan-out                             ; 455                ;
; Total fan-out                               ; 19967              ;
; Average fan-out                             ; 4.22               ;
+---------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                    ; Entity Name              ; Library Name ;
+------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |DE10_Nano_HDMI_TX                                                                                   ; 3532 (1)            ; 1062 (0)                  ; 256               ; 0          ; 57   ; 0            ; |DE10_Nano_HDMI_TX                                                                                                                                                                                                                                                                     ; DE10_Nano_HDMI_TX        ; work         ;
;    |ADC_ARBITER:inst4|                                                                               ; 36 (36)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|ADC_ARBITER:inst4                                                                                                                                                                                                                                                   ; ADC_ARBITER              ; work         ;
;    |ARBITER2:inst2|                                                                                  ; 56 (56)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|ARBITER2:inst2                                                                                                                                                                                                                                                      ; ARBITER2                 ; work         ;
;    |DE10_Nano_HDMI_TX1:inst|                                                                         ; 2891 (16)           ; 641 (14)                  ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst                                                                                                                                                                                                                                             ; DE10_Nano_HDMI_TX1       ; work         ;
;       |I2C_HDMI_Config:u_I2C_HDMI_Config|                                                            ; 100 (48)            ; 69 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config                                                                                                                                                                                                           ; I2C_HDMI_Config          ; work         ;
;          |I2C_Controller:u0|                                                                         ; 52 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0                                                                                                                                                                                         ; I2C_Controller           ; work         ;
;             |I2C_WRITE_WDATA:wrd|                                                                    ; 52 (52)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd                                                                                                                                                                     ; I2C_WRITE_WDATA          ; work         ;
;       |sys_pll:u_sys_pll|                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|sys_pll:u_sys_pll                                                                                                                                                                                                                           ; sys_pll                  ; sys_pll      ;
;          |sys_pll_0002:sys_pll_inst|                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst                                                                                                                                                                                                 ; sys_pll_0002             ; sys_pll      ;
;             |altera_pll:altera_pll_i|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                         ; altera_pll               ; work         ;
;       |vpg:u_vpg|                                                                                    ; 2766 (13)           ; 542 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg                                                                                                                                                                                                                                   ; vpg                      ; work         ;
;          |pll:u_pll|                                                                                 ; 4 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll                                                                                                                                                                                                                         ; pll                      ; pll          ;
;             |pll_0002:pll_inst|                                                                      ; 4 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst                                                                                                                                                                                                       ; pll_0002                 ; pll          ;
;                |altera_pll:altera_pll_i|                                                             ; 4 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                               ; altera_pll               ; work         ;
;                   |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                              ; altera_cyclonev_pll      ; work         ;
;                      |altera_cyclonev_pll_base:fpll_0|                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                              ; altera_cyclonev_pll_base ; work         ;
;                   |dps_extra_kick:dps_extra_inst|                                                    ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                 ; dps_extra_kick           ; work         ;
;          |pll_controller:u_pll_controller|                                                           ; 56 (56)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller                                                                                                                                                                                                   ; pll_controller           ; work         ;
;          |pll_reconfig:u_pll_reconfig|                                                               ; 1117 (0)            ; 425 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig                                                                                                                                                                                                       ; pll_reconfig             ; pll_reconfig ;
;             |altera_pll_reconfig_top:pll_reconfig_inst|                                              ; 1117 (0)            ; 425 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst                                                                                                                                                             ; altera_pll_reconfig_top  ; pll_reconfig ;
;                |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 1117 (991)          ; 425 (361)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core ; pll_reconfig ;
;                   |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer  ; pll_reconfig ;
;                   |dprio_mux:dprio_mux_inst|                                                         ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                ; pll_reconfig ;
;                   |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 70 (65)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift          ; pll_reconfig ;
;                      |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb       ; pll_reconfig ;
;                      |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb       ; pll_reconfig ;
;                      |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb       ; pll_reconfig ;
;                      |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb       ; pll_reconfig ;
;                      |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb       ; pll_reconfig ;
;                   |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init          ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_dprio_read|                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb       ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_fpll_0_1|                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb       ; pll_reconfig ;
;                   |self_reset:self_reset_inst|                                                       ; 18 (18)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset               ; pll_reconfig ;
;          |vga_generator1:u_vga_generator1|                                                           ; 1576 (1576)         ; 89 (89)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|vga_generator1:u_vga_generator1                                                                                                                                                                                                   ; vga_generator1           ; work         ;
;       |vpg_mode:u_vpg_mode|                                                                          ; 9 (9)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg_mode:u_vpg_mode                                                                                                                                                                                                                         ; vpg_mode                 ; work         ;
;    |M1:inst1|                                                                                        ; 36 (36)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|M1:inst1                                                                                                                                                                                                                                                            ; M1                       ; work         ;
;    |RX:inst12|                                                                                       ; 33 (33)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|RX:inst12                                                                                                                                                                                                                                                           ; RX                       ; work         ;
;    |RX:inst8|                                                                                        ; 33 (33)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|RX:inst8                                                                                                                                                                                                                                                            ; RX                       ; work         ;
;    |SIRC:inst7|                                                                                      ; 134 (134)           ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|SIRC:inst7                                                                                                                                                                                                                                                          ; SIRC                     ; work         ;
;    |adc_reader:inst11|                                                                               ; 56 (56)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|adc_reader:inst11                                                                                                                                                                                                                                                   ; adc_reader               ; work         ;
;    |loads:inst5|                                                                                     ; 162 (0)             ; 108 (0)                   ; 256               ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|loads:inst5                                                                                                                                                                                                                                                         ; loads                    ; work         ;
;       |ARBITER:inst5|                                                                                ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|loads:inst5|ARBITER:inst5                                                                                                                                                                                                                                           ; ARBITER                  ; work         ;
;       |LOADS1:inst1|                                                                                 ; 105 (105)           ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|loads:inst5|LOADS1:inst1                                                                                                                                                                                                                                            ; LOADS1                   ; work         ;
;       |TX:inst4|                                                                                     ; 31 (31)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|loads:inst5|TX:inst4                                                                                                                                                                                                                                                ; TX                       ; work         ;
;       |fifo:inst|                                                                                    ; 22 (0)              ; 17 (0)                    ; 256               ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|loads:inst5|fifo:inst                                                                                                                                                                                                                                               ; fifo                     ; work         ;
;          |scfifo:scfifo_component|                                                                   ; 22 (0)              ; 17 (0)                    ; 256               ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component                                                                                                                                                                                                                       ; scfifo                   ; work         ;
;             |scfifo_ai91:auto_generated|                                                             ; 22 (0)              ; 17 (0)                    ; 256               ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated                                                                                                                                                                                            ; scfifo_ai91              ; work         ;
;                |a_dpfifo_ho91:dpfifo|                                                                ; 22 (2)              ; 17 (0)                    ; 256               ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo                                                                                                                                                                       ; a_dpfifo_ho91            ; work         ;
;                   |a_fefifo_66e:fifo_state|                                                          ; 10 (5)              ; 7 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|a_fefifo_66e:fifo_state                                                                                                                                               ; a_fefifo_66e             ; work         ;
;                      |cntr_ug7:count_usedw|                                                          ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|a_fefifo_66e:fifo_state|cntr_ug7:count_usedw                                                                                                                          ; cntr_ug7                 ; work         ;
;                   |altsyncram_mns1:FIFOram|                                                          ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                               ; altsyncram_mns1          ; work         ;
;                   |cntr_igb:rd_ptr_count|                                                            ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|cntr_igb:rd_ptr_count                                                                                                                                                 ; cntr_igb                 ; work         ;
;                   |cntr_igb:wr_ptr|                                                                  ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|cntr_igb:wr_ptr                                                                                                                                                       ; cntr_igb                 ; work         ;
;    |pumps:inst6|                                                                                     ; 94 (0)              ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|pumps:inst6                                                                                                                                                                                                                                                         ; pumps                    ; work         ;
;       |ARBITER_PUMPS:inst|                                                                           ; 31 (31)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|pumps:inst6|ARBITER_PUMPS:inst                                                                                                                                                                                                                                      ; ARBITER_PUMPS            ; work         ;
;       |PWM:CHARGE|                                                                                   ; 59 (59)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|pumps:inst6|PWM:CHARGE                                                                                                                                                                                                                                              ; PWM                      ; work         ;
;       |PWM:DISCHARGE|                                                                                ; 4 (4)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_HDMI_TX|pumps:inst6|PWM:DISCHARGE                                                                                                                                                                                                                                           ; PWM                      ; work         ;
+------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                        ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                                  ; IP Include File    ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------+--------------------+
; Altera ; altera_pll          ; 17.1    ; N/A          ; N/A          ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|sys_pll:u_sys_pll                     ; pll/sys_pll.v      ;
; Altera ; altera_pll          ; 17.1    ; N/A          ; N/A          ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll                   ; pll/pll.v          ;
; Altera ; altera_pll_reconfig ; 17.1    ; N/A          ; N/A          ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig ; pll/pll_reconfig.v ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------------------+--------------------+


Encoding Type: Safe Gray Encoding
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|RX:inst8|PRES_STATE                                                                     ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; PRES_STATE.state_bit_3 ; PRES_STATE.state_bit_2 ; PRES_STATE.state_bit_1 ; PRES_STATE.state_bit_0 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; PRES_STATE.IDLE        ; 0                      ; 0                      ; 0                      ; 0                      ;
; PRES_STATE.WAIT_START  ; 0                      ; 0                      ; 0                      ; 1                      ;
; PRES_STATE.FIND_START  ; 0                      ; 0                      ; 1                      ; 1                      ;
; PRES_STATE.WAIT_BIT    ; 0                      ; 0                      ; 1                      ; 0                      ;
; PRES_STATE.GET_BIT     ; 0                      ; 1                      ; 1                      ; 0                      ;
; PRES_STATE.WAIT_PARITY ; 0                      ; 1                      ; 1                      ; 1                      ;
; PRES_STATE.GET_PARITY  ; 0                      ; 1                      ; 0                      ; 1                      ;
; PRES_STATE.WAIT_STOP   ; 0                      ; 1                      ; 0                      ; 0                      ;
; PRES_STATE.GET_STOP    ; 1                      ; 1                      ; 0                      ; 0                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type: Safe Gray Encoding
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|SIRC:inst7|PRES_STATE                                                                   ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; PRES_STATE.state_bit_3 ; PRES_STATE.state_bit_2 ; PRES_STATE.state_bit_1 ; PRES_STATE.state_bit_0 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; PRES_STATE.IDLE        ; 0                      ; 0                      ; 0                      ; 0                      ;
; PRES_STATE.START1      ; 0                      ; 0                      ; 0                      ; 1                      ;
; PRES_STATE.START2      ; 0                      ; 0                      ; 1                      ; 1                      ;
; PRES_STATE.GET0        ; 0                      ; 0                      ; 1                      ; 0                      ;
; PRES_STATE.GET1        ; 0                      ; 1                      ; 1                      ; 0                      ;
; PRES_STATE.FOUND_BIT   ; 0                      ; 1                      ; 1                      ; 1                      ;
; PRES_STATE.WAIT_BIT    ; 0                      ; 1                      ; 0                      ; 1                      ;
; PRES_STATE.END_BIT     ; 0                      ; 1                      ; 0                      ; 0                      ;
; PRES_STATE.CLEAR_COUNT ; 1                      ; 1                      ; 0                      ; 0                      ;
; PRES_STATE.REG         ; 1                      ; 1                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type: Safe Gray Encoding
+-----------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|ARBITER2:inst2|PRES_STATE2               ;
+-------------------------+-------------------------+-------------------------+
; Name                    ; PRES_STATE2.state_bit_1 ; PRES_STATE2.state_bit_0 ;
+-------------------------+-------------------------+-------------------------+
; PRES_STATE2.IDLE2       ; 0                       ; 0                       ;
; PRES_STATE2.GET_DATA2   ; 0                       ; 1                       ;
; PRES_STATE2.SEND_FORCE2 ; 1                       ; 1                       ;
; PRES_STATE2.WAIT_NX2    ; 1                       ; 0                       ;
+-------------------------+-------------------------+-------------------------+


Encoding Type: Safe Gray Encoding
+-----------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|ARBITER2:inst2|PRES_STATE1               ;
+-------------------------+-------------------------+-------------------------+
; Name                    ; PRES_STATE1.state_bit_1 ; PRES_STATE1.state_bit_0 ;
+-------------------------+-------------------------+-------------------------+
; PRES_STATE1.IDLE1       ; 0                       ; 0                       ;
; PRES_STATE1.GET_DATA1   ; 0                       ; 1                       ;
; PRES_STATE1.SEND_FORCE1 ; 1                       ; 1                       ;
; PRES_STATE1.WAIT_NX1    ; 1                       ; 0                       ;
+-------------------------+-------------------------+-------------------------+


Encoding Type: Safe Gray Encoding
+---------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|loads:inst5|LOADS1:inst1|PRES_STATE                            ;
+------------------------+------------------------+------------------------+------------------------+
; Name                   ; PRES_STATE.state_bit_2 ; PRES_STATE.state_bit_1 ; PRES_STATE.state_bit_0 ;
+------------------------+------------------------+------------------------+------------------------+
; PRES_STATE.IDLE        ; 0                      ; 0                      ; 0                      ;
; PRES_STATE.SEND_UPDATE ; 0                      ; 0                      ; 1                      ;
; PRES_STATE.SINK        ; 0                      ; 1                      ; 1                      ;
; PRES_STATE.SOURCE      ; 0                      ; 1                      ; 0                      ;
; PRES_STATE.SEND_FORCE  ; 1                      ; 1                      ; 0                      ;
+------------------------+------------------------+------------------------+------------------------+


Encoding Type: Safe Gray Encoding
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|loads:inst5|ARBITER:inst5|PRES_STATE                         ;
+----------------------+------------------------+------------------------+------------------------+
; Name                 ; PRES_STATE.state_bit_2 ; PRES_STATE.state_bit_1 ; PRES_STATE.state_bit_0 ;
+----------------------+------------------------+------------------------+------------------------+
; PRES_STATE.IDLE      ; 0                      ; 0                      ; 0                      ;
; PRES_STATE.READ_FIFO ; 0                      ; 0                      ; 1                      ;
; PRES_STATE.GET_DATA  ; 0                      ; 1                      ; 1                      ;
; PRES_STATE.START_TX  ; 0                      ; 1                      ; 0                      ;
; PRES_STATE.WAIT_TX   ; 1                      ; 1                      ; 0                      ;
+----------------------+------------------------+------------------------+------------------------+


Encoding Type: Safe Gray Encoding
+---------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|loads:inst5|TX:inst4|PRES_STATE                                ;
+------------------------+------------------------+------------------------+------------------------+
; Name                   ; PRES_STATE.state_bit_2 ; PRES_STATE.state_bit_1 ; PRES_STATE.state_bit_0 ;
+------------------------+------------------------+------------------------+------------------------+
; PRES_STATE.IDLE        ; 0                      ; 0                      ; 0                      ;
; PRES_STATE.SEND_START  ; 0                      ; 0                      ; 1                      ;
; PRES_STATE.SEND_BIT    ; 0                      ; 1                      ; 1                      ;
; PRES_STATE.CHANGE_BIT  ; 0                      ; 1                      ; 0                      ;
; PRES_STATE.SEND_PARITY ; 1                      ; 1                      ; 0                      ;
; PRES_STATE.SEND_STOP   ; 1                      ; 1                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+


Encoding Type: Safe Gray Encoding
+--------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST ;
+----------------+-----------------------+---------------------------------------------------------------+
; Name           ; mSetup_ST.state_bit_1 ; mSetup_ST.state_bit_0                                         ;
+----------------+-----------------------+---------------------------------------------------------------+
; mSetup_ST.0000 ; 0                     ; 0                                                             ;
; mSetup_ST.0001 ; 1                     ; 0                                                             ;
; mSetup_ST.0010 ; 1                     ; 1                                                             ;
+----------------+-----------------------+---------------------------------------------------------------+


Encoding Type: Safe Gray Encoding
+------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|state ;
+------------+-------------------+-------------------+-------------------+-----------------------------------+
; Name       ; state.state_bit_3 ; state.state_bit_2 ; state.state_bit_1 ; state.state_bit_0                 ;
+------------+-------------------+-------------------+-------------------+-----------------------------------+
; state.0000 ; 0                 ; 0                 ; 0                 ; 0                                 ;
; state.0001 ; 0                 ; 0                 ; 1                 ; 0                                 ;
; state.0010 ; 0                 ; 1                 ; 1                 ; 0                                 ;
; state.0011 ; 0                 ; 1                 ; 0                 ; 0                                 ;
; state.0100 ; 1                 ; 1                 ; 0                 ; 0                                 ;
; state.0101 ; 1                 ; 1                 ; 1                 ; 0                                 ;
; state.0110 ; 1                 ; 0                 ; 1                 ; 0                                 ;
; state.0111 ; 1                 ; 0                 ; 0                 ; 0                                 ;
; state.1000 ; 1                 ; 0                 ; 0                 ; 1                                 ;
+------------+-------------------+-------------------+-------------------+-----------------------------------+


Encoding Type: Safe Gray Encoding
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state ;
+------------------------------------+-------------------------------+-------------------------------+---------------------------------------------------------------------+
; Name                               ; dps_current_state.state_bit_2 ; dps_current_state.state_bit_1 ; dps_current_state.state_bit_0                                       ;
+------------------------------------+-------------------------------+-------------------------------+---------------------------------------------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                             ; 0                             ; 0                                                                   ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                             ; 0                             ; 1                                                                   ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                             ; 1                             ; 1                                                                   ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                             ; 1                             ; 0                                                                   ;
; dps_current_state.PHASE_DONE_LOW_4 ; 1                             ; 1                             ; 0                                                                   ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                             ; 1                             ; 1                                                                   ;
+------------------------------------+-------------------------------+-------------------------------+---------------------------------------------------------------------+


Encoding Type: Safe Gray Encoding
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                              ; current_read_state.state_bit_1 ; current_read_state.state_bit_0                                                                                                                                               ;
+-----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                              ; 0                                                                                                                                                                            ;
; current_read_state.READ_WAIT      ; 0                              ; 1                                                                                                                                                                            ;
; current_read_state.READ           ; 1                              ; 1                                                                                                                                                                            ;
; current_read_state.READ_POST_WAIT ; 1                              ; 0                                                                                                                                                                            ;
+-----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type: Safe Gray Encoding
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address ;
+----------------------------------+-------------------------------+-------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                             ; operation_address.state_bit_3 ; operation_address.state_bit_2 ; operation_address.state_bit_1 ; operation_address.state_bit_0                                                                                 ;
+----------------------------------+-------------------------------+-------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+
; operation_address.000000         ; 0                             ; 0                             ; 0                             ; 0                                                                                                             ;
; operation_address.N_REG          ; 0                             ; 0                             ; 0                             ; 1                                                                                                             ;
; operation_address.M_REG          ; 0                             ; 0                             ; 1                             ; 1                                                                                                             ;
; operation_address.C_COUNTERS_REG ; 0                             ; 0                             ; 1                             ; 0                                                                                                             ;
; operation_address.DPS_REG        ; 0                             ; 1                             ; 1                             ; 0                                                                                                             ;
; operation_address.DSM_REG        ; 0                             ; 1                             ; 1                             ; 1                                                                                                             ;
; operation_address.BWCTRL_REG     ; 0                             ; 1                             ; 0                             ; 1                                                                                                             ;
; operation_address.CP_CURRENT_REG ; 0                             ; 1                             ; 0                             ; 0                                                                                                             ;
; operation_address.VCO_REG        ; 1                             ; 1                             ; 0                             ; 0                                                                                                             ;
; operation_address.ANY_DPRIO      ; 1                             ; 1                             ; 0                             ; 1                                                                                                             ;
+----------------------------------+-------------------------------+-------------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------+


Encoding Type: Safe Gray Encoding
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.state_bit_1 ; current_state.state_bit_0                                                                                                                                                           ;
+----------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                         ; 0                                                                                                                                                                                   ;
; current_state.WAIT_ON_LOCK ; 1                         ; 0                                                                                                                                                                                   ;
; current_state.LOCKED       ; 1                         ; 1                                                                                                                                                                                   ;
+----------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type: Safe Gray Encoding
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state ;
+----------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                       ; dprio_cur_state.state_bit_3 ; dprio_cur_state.state_bit_2 ; dprio_cur_state.state_bit_1 ; dprio_cur_state.state_bit_0                                                                                             ;
+----------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                           ; 0                           ; 0                           ; 0                                                                                                                       ;
; dprio_cur_state.ONE        ; 0                           ; 0                           ; 1                           ; 0                                                                                                                       ;
; dprio_cur_state.TWO        ; 0                           ; 1                           ; 1                           ; 0                                                                                                                       ;
; dprio_cur_state.THREE      ; 0                           ; 1                           ; 0                           ; 0                                                                                                                       ;
; dprio_cur_state.FOUR       ; 1                           ; 1                           ; 0                           ; 0                                                                                                                       ;
; dprio_cur_state.FIVE       ; 1                           ; 1                           ; 1                           ; 0                                                                                                                       ;
; dprio_cur_state.SIX        ; 1                           ; 0                           ; 1                           ; 0                                                                                                                       ;
; dprio_cur_state.SEVEN      ; 1                           ; 0                           ; 0                           ; 0                                                                                                                       ;
; dprio_cur_state.EIGHT      ; 1                           ; 0                           ; 0                           ; 1                                                                                                                       ;
; dprio_cur_state.NINE       ; 1                           ; 0                           ; 1                           ; 1                                                                                                                       ;
; dprio_cur_state.TEN        ; 1                           ; 1                           ; 1                           ; 1                                                                                                                       ;
; dprio_cur_state.DPRIO_DONE ; 1                           ; 1                           ; 0                           ; 1                                                                                                                       ;
+----------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------+


Encoding Type: Safe Gray Encoding
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state ;
+------------------------------------------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                     ; dps_current_state.state_bit_2 ; dps_current_state.state_bit_1 ; dps_current_state.state_bit_0                                                                                                                                              ;
+------------------------------------------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                             ; 0                                                                                                                                                                          ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 1                             ; 0                                                                                                                                                                          ;
; dps_current_state.DPS_START              ; 1                             ; 1                             ; 0                                                                                                                                                                          ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 1                             ; 0                             ; 0                                                                                                                                                                          ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 1                             ; 0                             ; 1                                                                                                                                                                          ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 1                             ; 1                                                                                                                                                                          ;
+------------------------------------------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type: Safe Gray Encoding
+-----------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|ADC_ARBITER:inst4|PRES_STATE       ;
+---------------------+------------------------+------------------------+
; Name                ; PRES_STATE.state_bit_1 ; PRES_STATE.state_bit_0 ;
+---------------------+------------------------+------------------------+
; PRES_STATE.IDLE     ; 0                      ; 0                      ;
; PRES_STATE.MEASURE  ; 0                      ; 1                      ;
; PRES_STATE.WAIT_FOR ; 1                      ; 1                      ;
; PRES_STATE.REG_DATA ; 1                      ; 0                      ;
+---------------------+------------------------+------------------------+


Encoding Type: Safe Gray Encoding
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|RX:inst12|PRES_STATE                                                                    ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; PRES_STATE.state_bit_3 ; PRES_STATE.state_bit_2 ; PRES_STATE.state_bit_1 ; PRES_STATE.state_bit_0 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; PRES_STATE.IDLE        ; 0                      ; 0                      ; 0                      ; 0                      ;
; PRES_STATE.WAIT_START  ; 0                      ; 0                      ; 0                      ; 1                      ;
; PRES_STATE.FIND_START  ; 0                      ; 0                      ; 1                      ; 1                      ;
; PRES_STATE.WAIT_BIT    ; 0                      ; 0                      ; 1                      ; 0                      ;
; PRES_STATE.GET_BIT     ; 0                      ; 1                      ; 1                      ; 0                      ;
; PRES_STATE.WAIT_PARITY ; 0                      ; 1                      ; 1                      ; 1                      ;
; PRES_STATE.GET_PARITY  ; 0                      ; 1                      ; 0                      ; 1                      ;
; PRES_STATE.WAIT_STOP   ; 0                      ; 1                      ; 0                      ; 0                      ;
; PRES_STATE.GET_STOP    ; 1                      ; 1                      ; 0                      ; 0                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type: Safe Gray Encoding
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|M1:inst1|PRES_STATE                                          ;
+----------------------+------------------------+------------------------+------------------------+
; Name                 ; PRES_STATE.state_bit_2 ; PRES_STATE.state_bit_1 ; PRES_STATE.state_bit_0 ;
+----------------------+------------------------+------------------------+------------------------+
; PRES_STATE.IDLE      ; 0                      ; 0                      ; 0                      ;
; PRES_STATE.GET_SYNC  ; 0                      ; 0                      ; 1                      ;
; PRES_STATE.W_NREADY1 ; 0                      ; 1                      ; 1                      ;
; PRES_STATE.SYNCD     ; 0                      ; 1                      ; 0                      ;
; PRES_STATE.W_READY   ; 1                      ; 1                      ; 0                      ;
; PRES_STATE.GET_DATA  ; 1                      ; 1                      ; 1                      ;
; PRES_STATE.W_NREADY2 ; 1                      ; 0                      ; 1                      ;
; PRES_STATE.DATA_OK   ; 1                      ; 0                      ; 0                      ;
+----------------------+------------------------+------------------------+------------------------+


Encoding Type: Safe Gray Encoding
+--------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_HDMI_TX|pumps:inst6|ARBITER_PUMPS:inst|PRES_STATE                     ;
+-----------------------+------------------------+------------------------+------------------------+
; Name                  ; PRES_STATE.state_bit_2 ; PRES_STATE.state_bit_1 ; PRES_STATE.state_bit_0 ;
+-----------------------+------------------------+------------------------+------------------------+
; PRES_STATE.IDLE       ; 0                      ; 0                      ; 0                      ;
; PRES_STATE.CHECK_PW   ; 0                      ; 0                      ; 1                      ;
; PRES_STATE.CHECK_BAT1 ; 0                      ; 1                      ; 1                      ;
; PRES_STATE.CHARGE     ; 0                      ; 1                      ; 0                      ;
; PRES_STATE.MSG1       ; 1                      ; 1                      ; 0                      ;
; PRES_STATE.CHECK_BAT2 ; 1                      ; 1                      ; 1                      ;
; PRES_STATE.DISCHARGE  ; 1                      ; 0                      ; 1                      ;
; PRES_STATE.MSG2       ; 1                      ; 0                      ; 0                      ;
+-----------------------+------------------------+------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; loads:inst5|TX:inst4|PRES_STATE.state_bit_0                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; loads:inst5|TX:inst4|PRES_STATE.state_bit_1                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; loads:inst5|TX:inst4|PRES_STATE.state_bit_2                                                                                                                                                                                                                    ; no                                                               ; yes                                        ;
; SIRC:inst7|PRES_STATE.state_bit_0                                                                                                                                                                                                                              ; no                                                               ; yes                                        ;
; SIRC:inst7|PRES_STATE.state_bit_1                                                                                                                                                                                                                              ; no                                                               ; yes                                        ;
; SIRC:inst7|PRES_STATE.state_bit_2                                                                                                                                                                                                                              ; no                                                               ; yes                                        ;
; pumps:inst6|ARBITER_PUMPS:inst|PRES_STATE.state_bit_0                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; pumps:inst6|ARBITER_PUMPS:inst|PRES_STATE.state_bit_1                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; pumps:inst6|ARBITER_PUMPS:inst|PRES_STATE.state_bit_2                                                                                                                                                                                                          ; no                                                               ; yes                                        ;
; ADC_ARBITER:inst4|PRES_STATE.state_bit_0                                                                                                                                                                                                                       ; no                                                               ; yes                                        ;
; ADC_ARBITER:inst4|PRES_STATE.state_bit_1                                                                                                                                                                                                                       ; no                                                               ; yes                                        ;
; loads:inst5|ARBITER:inst5|PRES_STATE.state_bit_0                                                                                                                                                                                                               ; no                                                               ; yes                                        ;
; loads:inst5|ARBITER:inst5|PRES_STATE.state_bit_1                                                                                                                                                                                                               ; no                                                               ; yes                                        ;
; loads:inst5|ARBITER:inst5|PRES_STATE.state_bit_2                                                                                                                                                                                                               ; no                                                               ; yes                                        ;
; SIRC:inst7|PRES_STATE.state_bit_3                                                                                                                                                                                                                              ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.state_bit_0                                                                                                              ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.state_bit_2                                                                                                              ; no                                                               ; yes                                        ;
; loads:inst5|LOADS1:inst1|PRES_STATE.state_bit_2                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; loads:inst5|LOADS1:inst1|PRES_STATE.state_bit_0                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; loads:inst5|LOADS1:inst1|PRES_STATE.state_bit_1                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.state_bit_0 ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.state_bit_1 ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.state_bit_2 ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.state_bit_1                                                                                                              ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.state_bit_0                                          ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.state_bit_1                                          ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.state_bit_0                                        ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.state_bit_1                                        ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.state_bit_2                                        ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.state_bit_3                                        ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.state_bit_0                                     ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.state_bit_1                                     ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                                     ; yes                                                              ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                                     ; yes                                                              ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                                     ; yes                                                              ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                                     ; yes                                                              ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                                     ; yes                                                              ; yes                                        ;
; ARBITER2:inst2|PRES_STATE2.state_bit_0                                                                                                                                                                                                                         ; no                                                               ; yes                                        ;
; ARBITER2:inst2|PRES_STATE2.state_bit_1                                                                                                                                                                                                                         ; no                                                               ; yes                                        ;
; ARBITER2:inst2|PRES_STATE1.state_bit_0                                                                                                                                                                                                                         ; no                                                               ; yes                                        ;
; ARBITER2:inst2|PRES_STATE1.state_bit_1                                                                                                                                                                                                                         ; no                                                               ; yes                                        ;
; M1:inst1|PRES_STATE.state_bit_0                                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; M1:inst1|PRES_STATE.state_bit_1                                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; M1:inst1|PRES_STATE.state_bit_2                                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1]       ; yes                                                              ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.state_bit_0                                      ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.state_bit_1                                      ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.state_bit_2                                      ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|state.state_bit_0                                                                                                                                                                            ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|state.state_bit_1                                                                                                                                                                            ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|state.state_bit_2                                                                                                                                                                            ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|state.state_bit_3                                                                                                                                                                            ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST.state_bit_0                                                                                                                                                                                ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST.state_bit_1                                                                                                                                                                                ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0]       ; yes                                                              ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.state_bit_3                                      ; no                                                               ; yes                                        ;
; RX:inst8|PRES_STATE.state_bit_0                                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; RX:inst8|PRES_STATE.state_bit_1                                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; RX:inst8|PRES_STATE.state_bit_2                                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; RX:inst8|PRES_STATE.state_bit_3                                                                                                                                                                                                                                ; no                                                               ; yes                                        ;
; RX:inst12|PRES_STATE.state_bit_0                                                                                                                                                                                                                               ; no                                                               ; yes                                        ;
; RX:inst12|PRES_STATE.state_bit_1                                                                                                                                                                                                                               ; no                                                               ; yes                                        ;
; RX:inst12|PRES_STATE.state_bit_2                                                                                                                                                                                                                               ; no                                                               ; yes                                        ;
; RX:inst12|PRES_STATE.state_bit_3                                                                                                                                                                                                                               ; no                                                               ; yes                                        ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 65                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|lrclk                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                             ;
; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|sclk_Count[0..5]                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                             ;
; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|Data_Count[1..6]                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                             ;
; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|SIN_Cont[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                             ;
; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|Data_Count[0]                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                             ;
; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|i2s[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                             ;
; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|SIN_Cont[1..5]                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                             ;
; adc_reader:inst11|config_cmd[2..5]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; adc_reader:inst11|config_cmd[1]                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                           ;
; adc_reader:inst11|config_cmd[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[23]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[20..22]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[18,19]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[17]                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[16]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; loads:inst5|LOADS1:inst1|MESSAGE[4,5]                                                                                                                                                                                                                ; Merged with loads:inst5|LOADS1:inst1|MESSAGE[6]                                                                                                                                                                                  ;
; pumps:inst6|ARBITER_PUMPS:inst|POWER_UPDATED                                                                                                                                                                                                         ; Merged with loads:inst5|LOADS1:inst1|POWER_UPDATED                                                                                                                                                                               ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[5]                                                                                                                                                                    ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[4]                                                                                                                                    ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6,7,15]                                   ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14]       ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn                                                ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14]       ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5]                                        ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[13]       ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[4]                                        ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12]       ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[3]                                        ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11]       ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[17]                                                                                                                                                                                                         ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[17]                                                                                                                                                                            ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[16]                                                                                                                                                                                                         ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[16]                                                                                                                                                                            ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[15]                                                                                                                                                                                                         ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[15]                                                                                                                                                                            ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[14]                                                                                                                                                                                                         ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[14]                                                                                                                                                                            ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[13]                                                                                                                                                                                                         ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[13]                                                                                                                                                                            ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[12]                                                                                                                                                                                                         ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[12]                                                                                                                                                                            ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[11]                                                                                                                                                                                                         ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[11]                                                                                                                                                                            ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[10]                                                                                                                                                                                                         ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[10]                                                                                                                                                                            ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[9]                                                                                                                                                                                                          ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[9]                                                                                                                                                                             ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[8]                                                                                                                                                                                                          ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[8]                                                                                                                                                                             ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[7]                                                                                                                                                                                                          ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[7]                                                                                                                                                                             ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[6]                                                                                                                                                                                                          ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[6]                                                                                                                                                                             ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[5]                                                                                                                                                                                                          ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[5]                                                                                                                                                                             ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[4]                                                                                                                                                                                                          ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[4]                                                                                                                                                                             ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[3]                                                                                                                                                                                                          ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[3]                                                                                                                                                                             ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[2]                                                                                                                                                                                                          ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[2]                                                                                                                                                                             ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[1]                                                                                                                                                                                                          ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[1]                                                                                                                                                                             ;
; pumps:inst6|PWM:DISCHARGE|CARRIER_PERIOD[0]                                                                                                                                                                                                          ; Merged with pumps:inst6|PWM:CHARGE|CARRIER_PERIOD[0]                                                                                                                                                                             ;
; pumps:inst6|PWM:DISCHARGE|ONE_DURATION[7]                                                                                                                                                                                                            ; Merged with pumps:inst6|PWM:CHARGE|ONE_DURATION[7]                                                                                                                                                                               ;
; pumps:inst6|PWM:DISCHARGE|ONE_DURATION[6]                                                                                                                                                                                                            ; Merged with pumps:inst6|PWM:CHARGE|ONE_DURATION[6]                                                                                                                                                                               ;
; pumps:inst6|PWM:DISCHARGE|ONE_DURATION[5]                                                                                                                                                                                                            ; Merged with pumps:inst6|PWM:CHARGE|ONE_DURATION[5]                                                                                                                                                                               ;
; pumps:inst6|PWM:DISCHARGE|ONE_DURATION[4]                                                                                                                                                                                                            ; Merged with pumps:inst6|PWM:CHARGE|ONE_DURATION[4]                                                                                                                                                                               ;
; pumps:inst6|PWM:DISCHARGE|ONE_DURATION[3]                                                                                                                                                                                                            ; Merged with pumps:inst6|PWM:CHARGE|ONE_DURATION[3]                                                                                                                                                                               ;
; pumps:inst6|PWM:DISCHARGE|ONE_DURATION[2]                                                                                                                                                                                                            ; Merged with pumps:inst6|PWM:CHARGE|ONE_DURATION[2]                                                                                                                                                                               ;
; pumps:inst6|PWM:DISCHARGE|ONE_DURATION[1]                                                                                                                                                                                                            ; Merged with pumps:inst6|PWM:CHARGE|ONE_DURATION[1]                                                                                                                                                                               ;
; pumps:inst6|PWM:DISCHARGE|ONE_DURATION[0]                                                                                                                                                                                                            ; Merged with pumps:inst6|PWM:CHARGE|ONE_DURATION[0]                                                                                                                                                                               ;
; pumps:inst6|ARBITER_PUMPS:inst|INT_DATA_VALID                                                                                                                                                                                                        ; Merged with loads:inst5|LOADS1:inst1|INT_DATA_VALID                                                                                                                                                                              ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[6,7]                                                                                                                                              ; Merged with DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[5]                                   ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]   ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[6,7,15,18..31]                                                                                                                                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[14]                                                                                                                                 ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[5]                                                                                                                                                                  ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[13]                                                                                                                                 ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[4]                                                                                                                                                                  ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[12]                                                                                                                                 ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[3]                                                                                                                                                                  ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[11]                                                                                                                                 ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[17]                                                                                                                                                                                                      ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[17]                                                                                                                                                                         ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[16]                                                                                                                                                                                                      ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[16]                                                                                                                                                                         ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[15]                                                                                                                                                                                                      ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[15]                                                                                                                                                                         ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[14]                                                                                                                                                                                                      ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[14]                                                                                                                                                                         ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[13]                                                                                                                                                                                                      ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[13]                                                                                                                                                                         ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[12]                                                                                                                                                                                                      ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[12]                                                                                                                                                                         ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[11]                                                                                                                                                                                                      ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[11]                                                                                                                                                                         ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[10]                                                                                                                                                                                                      ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[10]                                                                                                                                                                         ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[5]                                                                                                                                                                                                       ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[5]                                                                                                                                                                          ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[3]                                                                                                                                                                                                       ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[3]                                                                                                                                                                          ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[1]                                                                                                                                                                                                       ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[1]                                                                                                                                                                          ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[0]                                                                                                                                                                                                       ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[0]                                                                                                                                                                          ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[9]                                                                                                                                                                                                       ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[9]                                                                                                                                                                          ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[8]                                                                                                                                                                                                       ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[8]                                                                                                                                                                          ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[7]                                                                                                                                                                                                       ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[7]                                                                                                                                                                          ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[6]                                                                                                                                                                                                       ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[6]                                                                                                                                                                          ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[4]                                                                                                                                                                                                       ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[4]                                                                                                                                                                          ;
; pumps:inst6|PWM:DISCHARGE|CLK_STEP_DURATION[2]                                                                                                                                                                                                       ; Merged with pumps:inst6|PWM:CHARGE|CLK_STEP_DURATION[2]                                                                                                                                                                          ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[3..7]                                                                                                                                           ; Merged with DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                                              ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[1,8,9,12..15]                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w                                                  ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[5]                                 ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[3]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[6]                                 ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[4]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[7]                                 ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[5]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[6,7,15,18..31]                               ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][3]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][3]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][3]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][3]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][3]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][3]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][3]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][3]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][3]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][3]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][3]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][3]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][3]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][3]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][3]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][3]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][3]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][3]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][3]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][3]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][3]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][3]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][3]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[3]                                          ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[3]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[3]                                          ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[3]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[3]                                           ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[11]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][4]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][4]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][4]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][4]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][4]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][4]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][4]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][4]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][4]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][4]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][4]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][4]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][4]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][4]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[4]                                          ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[4]                                          ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[4]                                           ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][5]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][5]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][5]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][5]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][5]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][5]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][5]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][5]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][5]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][5]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][5]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[5]                                          ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[5]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[5]                                          ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[5]                                           ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[13]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][6]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][6]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][6]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][6]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][6]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][6]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][6]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]                                      ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][6]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][6]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][6]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][6]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]     ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[7]                                          ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[6,7]                                        ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[7]                                          ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[6,7]                                        ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3]                                          ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4]                                          ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[4]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[5]                                          ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[7]                                          ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6,7]                                        ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]          ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed                                              ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted         ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted         ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[10,11]                             ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0,3]                                   ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]                                 ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value                                            ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[4]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2]                                 ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[5]                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[4]                                 ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[1,2]                                   ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; loads:inst5|LOADS1:inst1|MESSAGE[6]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                                               ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0]                                   ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST~7                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST~9                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST~10                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|state~13                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|state~14                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|state~15                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                                              ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                                              ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                                              ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                                              ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                     ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                      ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                      ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                      ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                      ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~7                                      ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~8                                      ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~2                                          ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                        ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                        ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                        ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2 ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3 ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5 ; Lost fanout                                                                                                                                                                                                                      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|write_count[0]                                                                                                                                                                     ; Merged with DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_write                                                                                                                                         ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[4]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[14]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[5]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.state_bit_3                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                           ;
; Total Number of Removed Registers = 352                                                                                                                                                                                                              ;                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[4]                                                                                                                               ; Stuck at GND              ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6],       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14],    ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14],       ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6],  ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6],  ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6],  ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6],  ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6],  ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6],  ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6],  ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6],  ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6],   ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6],   ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6],   ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6],       ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6],   ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6],   ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6],   ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6],   ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6],   ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6],   ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6],   ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6],       ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4] ;
; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|lrclk                                                                                                                                                                    ; Stuck at GND              ; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|SIN_Cont[0],                                                                                                                                                                ;
;                                                                                                                                                                                                                 ; due to stuck port clear   ; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|SIN_Cont[5],                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|SIN_Cont[4],                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|SIN_Cont[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|SIN_Cont[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                           ; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|SIN_Cont[1]                                                                                                                                                                 ;
; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|Data_Count[3]                                                                                                                                                            ; Stuck at GND              ; DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG|i2s[0]                                                                                                                                                                      ;
;                                                                                                                                                                                                                 ; due to stuck port clear   ;                                                                                                                                                                                                                    ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q ; Stuck at GND              ; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q             ;
;                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1062  ;
; Number of registers using Synchronous Clear  ; 652   ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 518   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 714   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|vga_generator1:u_vga_generator1|vga_hs                                                                                                                                                                        ; 1       ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|vga_generator1:u_vga_generator1|vga_vs                                                                                                                                                                        ; 1       ;
; DE10_Nano_HDMI_TX1:inst|vpg_mode:u_vpg_mode|vpg_mode[2]                                                                                                                                                                                         ; 59      ;
; loads:inst5|LOADS1:inst1|FIFO_WRITE                                                                                                                                                                                                             ; 4       ;
; loads:inst5|LOADS1:inst1|DATA[13][0]                                                                                                                                                                                                            ; 5       ;
; loads:inst5|LOADS1:inst1|DATA[2][0]                                                                                                                                                                                                             ; 4       ;
; loads:inst5|LOADS1:inst1|DATA[1][0]                                                                                                                                                                                                             ; 4       ;
; loads:inst5|LOADS1:inst1|DATA[0][0]                                                                                                                                                                                                             ; 5       ;
; loads:inst5|LOADS1:inst1|DATA[4][0]                                                                                                                                                                                                             ; 5       ;
; loads:inst5|LOADS1:inst1|DATA[3][0]                                                                                                                                                                                                             ; 5       ;
; loads:inst5|LOADS1:inst1|DATA[6][0]                                                                                                                                                                                                             ; 4       ;
; loads:inst5|LOADS1:inst1|DATA[5][0]                                                                                                                                                                                                             ; 5       ;
; loads:inst5|LOADS1:inst1|DATA[8][0]                                                                                                                                                                                                             ; 4       ;
; loads:inst5|LOADS1:inst1|DATA[7][0]                                                                                                                                                                                                             ; 4       ;
; loads:inst5|LOADS1:inst1|DATA[10][0]                                                                                                                                                                                                            ; 4       ;
; loads:inst5|LOADS1:inst1|DATA[9][0]                                                                                                                                                                                                             ; 4       ;
; loads:inst5|LOADS1:inst1|DATA[12][0]                                                                                                                                                                                                            ; 5       ;
; loads:inst5|LOADS1:inst1|DATA[11][0]                                                                                                                                                                                                            ; 5       ;
; loads:inst5|LOADS1:inst1|DATA[14][0]                                                                                                                                                                                                            ; 5       ;
; loads:inst5|LOADS1:inst1|DATA[15][0]                                                                                                                                                                                                            ; 5       ;
; pumps:inst6|ARBITER_PUMPS:inst|BAT_UPDATED                                                                                                                                                                                                      ; 1       ;
; loads:inst5|LOADS1:inst1|POWER_UPDATED                                                                                                                                                                                                          ; 37      ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset              ; 16      ;
; DE10_Nano_HDMI_TX1:inst|vpg_mode:u_vpg_mode|pre_mode_button                                                                                                                                                                                     ; 4       ;
; loads:inst5|LOADS1:inst1|INDEX1[1]                                                                                                                                                                                                              ; 16      ;
; loads:inst5|LOADS1:inst1|INDEX1[0]                                                                                                                                                                                                              ; 18      ;
; loads:inst5|LOADS1:inst1|INDEX1[3]                                                                                                                                                                                                              ; 19      ;
; loads:inst5|LOADS1:inst1|INDEX1[2]                                                                                                                                                                                                              ; 19      ;
; M1:inst1|DATA_VALID                                                                                                                                                                                                                             ; 3       ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis       ; 1       ;
; DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|ser_shift_load ; 1       ;
; M1:inst1|COUNT[1]                                                                                                                                                                                                                               ; 3       ;
; M1:inst1|COUNT[0]                                                                                                                                                                                                                               ; 4       ;
; RX:inst8|READY                                                                                                                                                                                                                                  ; 3       ;
; adc_reader:inst11|write_pos[1]                                                                                                                                                                                                                  ; 11      ;
; adc_reader:inst11|write_pos[0]                                                                                                                                                                                                                  ; 12      ;
; adc_reader:inst11|write_pos[3]                                                                                                                                                                                                                  ; 3       ;
; RX:inst12|READY                                                                                                                                                                                                                                 ; 4       ;
; Total number of inverted registers = 38                                                                                                                                                                                                         ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|RX:inst8|INT_DATA_OUT[0]                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|RX:inst8|BITS_GOT[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|SIRC:inst7|START_BIT_TIME[6]                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|ARBITER2:inst2|FORCE_LOAD[1]                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|loads:inst5|TX:inst4|BIT_TO_SEND[1]                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|RX:inst12|INT_DATA_OUT[7]                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|RX:inst12|BITS_GOT[2]                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[4]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|write_count[0]                                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|SIRC:inst7|BIT_TIME_COUNT[10]                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[3]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[9]                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][3]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][0]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][2]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][1]                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][1]                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0]                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][2]                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][1]                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][4]                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][1]                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0]                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[10]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|pumps:inst6|PWM:CHARGE|ONE_DURATION[1]                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|SIRC:inst7|BIT_COUNT[1]                                                                                                                                                                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|loads:inst5|TX:inst4|BIT_DURATION[7]                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|adc_reader:inst11|sdi_index[0]                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[5]    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[2]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[6] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|loads:inst5|LOADS1:inst1|MESSAGE[3]                                                                                                                                                                                                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|RX:inst8|BIT_DURATION[11]                                                                                                                                                                                                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|RX:inst12|BIT_DURATION[9]                                                                                                                                                                                                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[9]                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[11]                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                              ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|vga_generator1:u_vga_generator1|vga_g[0]                                                                                                                                                                              ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[5]                                                                                                                                                  ;
; 66:1               ; 5 bits    ; 220 LEs       ; 125 LEs              ; 95 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[0]                                                                                                                                                   ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[0]                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                              ;
; 37:1               ; 8 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[8]                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[12]                                                                                                                                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[17]                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|loads:inst5|LOADS1:inst1|INDEX1[3]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_Nano_HDMI_TX|M1:inst1|COUNT[0]                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                             ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_d                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[4]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_write                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel_1[3]                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen_1[0]                                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|loads:inst5|LOADS1:inst1|Mux1                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[2]                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[4]                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10_Nano_HDMI_TX|ARBITER2:inst2|Selector6                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10_Nano_HDMI_TX|ARBITER2:inst2|Selector3                                                                                                                                                                                                                                ;
; 34:1               ; 9 bits    ; 198 LEs       ; 54 LEs               ; 144 LEs                ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                           ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |DE10_Nano_HDMI_TX|ADC_ARBITER:inst4|Selector3                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE10_Nano_HDMI_TX|M1:inst1|Selector5                                                                                                                                                                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |DE10_Nano_HDMI_TX|loads:inst5|ARBITER:inst5|Selector4                                                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|M1:inst1|Selector3                                                                                                                                                                                                                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE10_Nano_HDMI_TX|loads:inst5|ARBITER:inst5|Selector3                                                                                                                                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE10_Nano_HDMI_TX|loads:inst5|LOADS1:inst1|Selector4                                                                                                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |DE10_Nano_HDMI_TX|pumps:inst6|ARBITER_PUMPS:inst|Selector4                                                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |DE10_Nano_HDMI_TX|pumps:inst6|ARBITER_PUMPS:inst|Selector6                                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[15]                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |DE10_Nano_HDMI_TX|loads:inst5|LOADS1:inst1|Selector0                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|Selector1                                                                                                                                                                             ;
; 20:1               ; 15 bits   ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d                                                ;
; 23:1               ; 4 bits    ; 60 LEs        ; 56 LEs               ; 4 LEs                  ; No         ; |DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                                   ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                                                                       ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                                                                                ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                                                                        ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                                                                       ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                                                                        ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                                                                                ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                             ;
+------------------------------+-------+------+----------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                            ;
+------------------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                                  ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                                   ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                                  ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                                   ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                                  ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                                   ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                                  ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                                   ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                                  ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                                   ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                     ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                                                   ;
; fractional_vco_multiplier            ; false                  ; String                                                                   ;
; pll_type                             ; General                ; String                                                                   ;
; pll_subtype                          ; General                ; String                                                                   ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                           ;
; operation_mode                       ; normal                 ; String                                                                   ;
; deserialization_factor               ; 4                      ; Signed Integer                                                           ;
; data_rate                            ; 0                      ; Signed Integer                                                           ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                           ;
; output_clock_frequency0              ; 1.199882 MHz           ; String                                                                   ;
; phase_shift0                         ; 0 ps                   ; String                                                                   ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency1              ; 1.536155 MHz           ; String                                                                   ;
; phase_shift1                         ; 0 ps                   ; String                                                                   ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                   ;
; phase_shift2                         ; 0 ps                   ; String                                                                   ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                   ;
; phase_shift3                         ; 0 ps                   ; String                                                                   ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                   ;
; phase_shift4                         ; 0 ps                   ; String                                                                   ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                   ;
; phase_shift5                         ; 0 ps                   ; String                                                                   ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                   ;
; phase_shift6                         ; 0 ps                   ; String                                                                   ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                   ;
; phase_shift7                         ; 0 ps                   ; String                                                                   ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                   ;
; phase_shift8                         ; 0 ps                   ; String                                                                   ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                   ;
; phase_shift9                         ; 0 ps                   ; String                                                                   ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                   ;
; phase_shift10                        ; 0 ps                   ; String                                                                   ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                   ;
; phase_shift11                        ; 0 ps                   ; String                                                                   ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                   ;
; phase_shift12                        ; 0 ps                   ; String                                                                   ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                   ;
; phase_shift13                        ; 0 ps                   ; String                                                                   ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                   ;
; phase_shift14                        ; 0 ps                   ; String                                                                   ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                   ;
; phase_shift15                        ; 0 ps                   ; String                                                                   ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                   ;
; phase_shift16                        ; 0 ps                   ; String                                                                   ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                           ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                   ;
; phase_shift17                        ; 0 ps                   ; String                                                                   ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                           ;
; clock_name_0                         ;                        ; String                                                                   ;
; clock_name_1                         ;                        ; String                                                                   ;
; clock_name_2                         ;                        ; String                                                                   ;
; clock_name_3                         ;                        ; String                                                                   ;
; clock_name_4                         ;                        ; String                                                                   ;
; clock_name_5                         ;                        ; String                                                                   ;
; clock_name_6                         ;                        ; String                                                                   ;
; clock_name_7                         ;                        ; String                                                                   ;
; clock_name_8                         ;                        ; String                                                                   ;
; clock_name_global_0                  ; false                  ; String                                                                   ;
; clock_name_global_1                  ; false                  ; String                                                                   ;
; clock_name_global_2                  ; false                  ; String                                                                   ;
; clock_name_global_3                  ; false                  ; String                                                                   ;
; clock_name_global_4                  ; false                  ; String                                                                   ;
; clock_name_global_5                  ; false                  ; String                                                                   ;
; clock_name_global_6                  ; false                  ; String                                                                   ;
; clock_name_global_7                  ; false                  ; String                                                                   ;
; clock_name_global_8                  ; false                  ; String                                                                   ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                           ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                           ;
; m_cnt_bypass_en                      ; false                  ; String                                                                   ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                   ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                           ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                           ;
; n_cnt_bypass_en                      ; false                  ; String                                                                   ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                   ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                   ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                   ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                   ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                   ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                   ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                   ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                   ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                   ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                   ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                   ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                   ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                   ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                   ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                   ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                   ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                   ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                   ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                   ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                   ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                   ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                   ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                   ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                   ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                   ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                   ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                   ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                   ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                   ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                   ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                   ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                   ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                   ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                   ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                   ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                           ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                           ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                   ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                   ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                   ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                           ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                           ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                           ;
; pll_slf_rst                          ; false                  ; String                                                                   ;
; pll_bw_sel                           ; low                    ; String                                                                   ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                   ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                           ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                           ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                           ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                           ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                   ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                   ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                   ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                   ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                   ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                           ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                   ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                   ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                   ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                   ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                   ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                   ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                           ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                   ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                   ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig ;
+---------------------+-------+------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------+
; ENABLE_BYTEENABLE   ; 0     ; Signed Integer                                                               ;
; BYTEENABLE_WIDTH    ; 4     ; Signed Integer                                                               ;
; RECONFIG_ADDR_WIDTH ; 6     ; Signed Integer                                                               ;
; RECONFIG_DATA_WIDTH ; 32    ; Signed Integer                                                               ;
; reconf_width        ; 64    ; Signed Integer                                                               ;
; WAIT_FOR_LOCK       ; 1     ; Signed Integer                                                               ;
+---------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                               ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                     ;
; device_family       ; Cyclone V ; String                                                                                                             ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                     ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                     ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                     ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                     ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                     ;
; ENABLE_MIF          ; 0         ; Signed Integer                                                                                                     ;
; MIF_FILE_NAME       ;           ; String                                                                                                             ;
; ENABLE_BYTEENABLE   ; 0         ; Signed Integer                                                                                                     ;
; BYTEENABLE_WIDTH    ; 4         ; Signed Integer                                                                                                     ;
; WAIT_FOR_LOCK       ; 1         ; Signed Integer                                                                                                     ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                                                                   ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                                                                         ;
; device_family       ; Cyclone V ; String                                                                                                                                                                                                 ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                                                                         ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                                                                         ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                                                                         ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                                                                         ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                                                                         ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                                             ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                                                                           ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                                         ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                                       ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                                                                              ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                                       ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                                         ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                                       ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                                                                              ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                                       ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                                         ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                                       ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                                                                              ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                                       ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                                         ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                                       ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                                                                              ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                                       ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                                         ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                                       ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                                                                              ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                                       ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                   ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                 ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                                        ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                     ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                   ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                                          ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                   ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                               ;
+--------------------------------------+------------------------+--------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                             ;
; fractional_vco_multiplier            ; false                  ; String                                                             ;
; pll_type                             ; Cyclone V              ; String                                                             ;
; pll_subtype                          ; Reconfigurable         ; String                                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                     ;
; operation_mode                       ; normal                 ; String                                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                                     ;
; data_rate                            ; 0                      ; Signed Integer                                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                     ;
; output_clock_frequency0              ; 162.000000 MHz         ; String                                                             ;
; phase_shift0                         ; 0 ps                   ; String                                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                             ;
; phase_shift1                         ; 0 ps                   ; String                                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                             ;
; phase_shift2                         ; 0 ps                   ; String                                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                             ;
; phase_shift3                         ; 0 ps                   ; String                                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                             ;
; phase_shift4                         ; 0 ps                   ; String                                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                             ;
; phase_shift5                         ; 0 ps                   ; String                                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                             ;
; phase_shift6                         ; 0 ps                   ; String                                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                             ;
; phase_shift7                         ; 0 ps                   ; String                                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                             ;
; phase_shift8                         ; 0 ps                   ; String                                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                             ;
; phase_shift9                         ; 0 ps                   ; String                                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                             ;
; phase_shift10                        ; 0 ps                   ; String                                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                             ;
; phase_shift11                        ; 0 ps                   ; String                                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                             ;
; phase_shift12                        ; 0 ps                   ; String                                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                             ;
; phase_shift13                        ; 0 ps                   ; String                                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                             ;
; phase_shift14                        ; 0 ps                   ; String                                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                             ;
; phase_shift15                        ; 0 ps                   ; String                                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                             ;
; phase_shift16                        ; 0 ps                   ; String                                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                             ;
; phase_shift17                        ; 0 ps                   ; String                                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                     ;
; clock_name_0                         ;                        ; String                                                             ;
; clock_name_1                         ;                        ; String                                                             ;
; clock_name_2                         ;                        ; String                                                             ;
; clock_name_3                         ;                        ; String                                                             ;
; clock_name_4                         ;                        ; String                                                             ;
; clock_name_5                         ;                        ; String                                                             ;
; clock_name_6                         ;                        ; String                                                             ;
; clock_name_7                         ;                        ; String                                                             ;
; clock_name_8                         ;                        ; String                                                             ;
; clock_name_global_0                  ; false                  ; String                                                             ;
; clock_name_global_1                  ; false                  ; String                                                             ;
; clock_name_global_2                  ; false                  ; String                                                             ;
; clock_name_global_3                  ; false                  ; String                                                             ;
; clock_name_global_4                  ; false                  ; String                                                             ;
; clock_name_global_5                  ; false                  ; String                                                             ;
; clock_name_global_6                  ; false                  ; String                                                             ;
; clock_name_global_7                  ; false                  ; String                                                             ;
; clock_name_global_8                  ; false                  ; String                                                             ;
; m_cnt_hi_div                         ; 41                     ; Signed Integer                                                     ;
; m_cnt_lo_div                         ; 40                     ; Signed Integer                                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                                             ;
; m_cnt_odd_div_duty_en                ; true                   ; String                                                             ;
; n_cnt_hi_div                         ; 3                      ; Signed Integer                                                     ;
; n_cnt_lo_div                         ; 2                      ; Signed Integer                                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                                             ;
; n_cnt_odd_div_duty_en                ; true                   ; String                                                             ;
; c_cnt_hi_div0                        ; 3                      ; Signed Integer                                                     ;
; c_cnt_lo_div0                        ; 2                      ; Signed Integer                                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en1                     ; true                   ; String                                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en2                     ; true                   ; String                                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en3                     ; true                   ; String                                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en4                     ; true                   ; String                                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en5                     ; true                   ; String                                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en6                     ; true                   ; String                                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en7                     ; true                   ; String                                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en8                     ; true                   ; String                                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en9                     ; true                   ; String                                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en10                    ; true                   ; String                                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en11                    ; true                   ; String                                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en12                    ; true                   ; String                                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en13                    ; true                   ; String                                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en14                    ; true                   ; String                                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en15                    ; true                   ; String                                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en16                    ; true                   ; String                                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en17                    ; true                   ; String                                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                     ;
; pll_slf_rst                          ; false                  ; String                                                             ;
; pll_bw_sel                           ; low                    ; String                                                             ;
; pll_output_clk_frequency             ; 810.0 MHz              ; String                                                             ;
; pll_cp_current                       ; 20                     ; Signed Integer                                                     ;
; pll_bwctrl                           ; 10000                  ; Signed Integer                                                     ;
; pll_fractional_division              ; 1                      ; String                                                             ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                             ;
+--------------------------------------+------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                             ;
; I2C_Freq       ; 20000    ; Signed Integer                                                             ;
; LUT_SIZE       ; 31       ; Signed Integer                                                             ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG ;
+-----------------+-------+-----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                      ;
+-----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH      ; 16    ; Signed Integer                                            ;
; SIN_SAMPLE_DATA ; 48    ; Signed Integer                                            ;
+-----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: loads:inst5|fifo:inst|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; lpm_width               ; 8           ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                     ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                            ;
; CBXI_PARAMETER          ; scfifo_ai91 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                               ;
+----------------------------+-----------------------------------------------+
; Name                       ; Value                                         ;
+----------------------------+-----------------------------------------------+
; Number of entity instances ; 1                                             ;
; Entity Instance            ; loads:inst5|fifo:inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                  ;
;     -- lpm_width           ; 8                                             ;
;     -- LPM_NUMWORDS        ; 32                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                           ;
;     -- USE_EAB             ; ON                                            ;
+----------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG"                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; i2s     ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "i2s[3..1]" have no fanouts                       ;
; reset_n ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"                                                                                             ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config"                                                ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|vga_generator1:u_vga_generator1" ;
+---------------------+-------+----------+------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                              ;
+---------------------+-------+----------+------------------------------------------------------+
; h_total[4]          ; Input ; Info     ; Stuck at VCC                                         ;
; h_total[0]          ; Input ; Info     ; Stuck at VCC                                         ;
; h_sync[11..8]       ; Input ; Info     ; Stuck at GND                                         ;
; h_sync[0]           ; Input ; Info     ; Stuck at VCC                                         ;
; h_start[11..9]      ; Input ; Info     ; Stuck at GND                                         ;
; h_start[2]          ; Input ; Info     ; Stuck at VCC                                         ;
; h_start[0]          ; Input ; Info     ; Stuck at VCC                                         ;
; h_end[7]            ; Input ; Info     ; Stuck at GND                                         ;
; h_end[2]            ; Input ; Info     ; Stuck at VCC                                         ;
; h_end[0]            ; Input ; Info     ; Stuck at VCC                                         ;
; v_total[11]         ; Input ; Info     ; Stuck at GND                                         ;
; v_total[7]          ; Input ; Info     ; Stuck at GND                                         ;
; v_total[4]          ; Input ; Info     ; Stuck at GND                                         ;
; v_total[1]          ; Input ; Info     ; Stuck at GND                                         ;
; v_sync[11..3]       ; Input ; Info     ; Stuck at GND                                         ;
; v_start[11..6]      ; Input ; Info     ; Stuck at GND                                         ;
; v_start[5]          ; Input ; Info     ; Stuck at VCC                                         ;
; v_start[4]          ; Input ; Info     ; Stuck at GND                                         ;
; v_start[2]          ; Input ; Info     ; Stuck at GND                                         ;
; v_end[11]           ; Input ; Info     ; Stuck at GND                                         ;
; v_end[7]            ; Input ; Info     ; Stuck at GND                                         ;
; v_end[4]            ; Input ; Info     ; Stuck at GND                                         ;
; v_end[2]            ; Input ; Info     ; Stuck at GND                                         ;
; v_active_14[11..9]  ; Input ; Info     ; Stuck at GND                                         ;
; v_active_24[11..10] ; Input ; Info     ; Stuck at GND                                         ;
; v_active_34[11..10] ; Input ; Info     ; Stuck at GND                                         ;
; v_active_34[2]      ; Input ; Info     ; Stuck at GND                                         ;
+---------------------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig" ;
+------------------+--------+----------+----------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                            ;
+------------------+--------+----------+----------------------------------------------------+
; mgmt_waitrequest ; Output ; Info     ; Explicitly unconnected                             ;
+------------------+--------+----------+----------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------------+-----------------------+
; Type                        ; Count                 ;
+-----------------------------+-----------------------+
; arriav_ff                   ; 1062                  ;
;     CLR                     ; 153                   ;
;     CLR SCLR                ; 105                   ;
;     ENA                     ; 74                    ;
;     ENA CLR                 ; 148                   ;
;     ENA CLR SCLR            ; 112                   ;
;     ENA SCLR                ; 367                   ;
;     ENA SCLR SLD            ; 13                    ;
;     SCLR                    ; 55                    ;
;     SLD                     ; 2                     ;
;     plain                   ; 33                    ;
; arriav_io_obuf              ; 6                     ;
; arriav_lcell_comb           ; 3536                  ;
;     arith                   ; 561                   ;
;         0 data inputs       ; 5                     ;
;         1 data inputs       ; 363                   ;
;         2 data inputs       ; 85                    ;
;         3 data inputs       ; 60                    ;
;         4 data inputs       ; 33                    ;
;         5 data inputs       ; 15                    ;
;     extend                  ; 108                   ;
;         7 data inputs       ; 108                   ;
;     normal                  ; 2859                  ;
;         0 data inputs       ; 7                     ;
;         1 data inputs       ; 13                    ;
;         2 data inputs       ; 269                   ;
;         3 data inputs       ; 299                   ;
;         4 data inputs       ; 403                   ;
;         5 data inputs       ; 770                   ;
;         6 data inputs       ; 1098                  ;
;     shared                  ; 8                     ;
;         3 data inputs       ; 8                     ;
; boundary_port               ; 57                    ;
; cyclonev_fractional_pll     ; 1                     ;
; cyclonev_pll_output_counter ; 1                     ;
; cyclonev_pll_reconfig       ; 1                     ;
; cyclonev_pll_refclk_select  ; 1                     ;
; generic_pll                 ; 2                     ;
; stratixv_ram_block          ; 8                     ;
;                             ;                       ;
; Max LUT depth               ; 13.30                 ;
; Average LUT depth           ; 6.74                  ;
+-----------------------------+-----------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:58     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Apr 11 19:09:43 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_HDMI_TX -c DE10_Nano_HDMI_TX
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file 2nd/fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/fifo.vhd Line: 57
    Info (12023): Found entity 1: fifo File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file 2nd/tx.vhd
    Info (12022): Found design unit 1: TX-BEH File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/tx.vhd Line: 18
    Info (12023): Found entity 1: TX File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/tx.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file 2nd/arbiter.vhd
    Info (12022): Found design unit 1: ARBITER-BEH File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter.vhd Line: 18
    Info (12023): Found entity 1: ARBITER File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file 2nd/pwm.vhd
    Info (12022): Found design unit 1: PWM-BEH File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/pwm.vhd Line: 19
    Info (12023): Found entity 1: PWM File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/pwm.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file 2nd/M1.vhd
    Info (12022): Found design unit 1: M1-BEH File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/M1.vhd Line: 19
    Info (12023): Found entity 1: M1 File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/M1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file 2nd/rx.vhd
    Info (12022): Found design unit 1: RX-BEH File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/rx.vhd Line: 17
    Info (12023): Found entity 1: RX File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/rx.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file 2nd/arbiter_pumps.vhd
    Info (12022): Found design unit 1: ARBITER_PUMPS-BEH File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter_pumps.vhd Line: 23
    Info (12023): Found entity 1: ARBITER_PUMPS File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter_pumps.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file 2nd/pumps.bdf
    Info (12023): Found entity 1: pumps
Info (12021): Found 1 design units, including 1 entities, in source file 2nd/loads.bdf
    Info (12023): Found entity 1: loads
Info (12021): Found 2 design units, including 1 entities, in source file 2nd/sirc.vhd
    Info (12022): Found design unit 1: SIRC-BEH File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/sirc.vhd Line: 23
    Info (12023): Found entity 1: SIRC File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/sirc.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file 2nd/loads1.vhd
    Info (12022): Found design unit 1: LOADS1-BEH File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd Line: 21
    Info (12023): Found entity 1: LOADS1 File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file 2nd/arbiter2.vhd
    Info (12022): Found design unit 1: ARBITER2-BEH File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter2.vhd Line: 21
    Info (12023): Found entity 1: ARBITER2 File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter2.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file 2nd/innovate.bdf
    Info (12023): Found entity 1: innovate
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/vpg_mode.v
    Info (12023): Found entity 1: vpg_mode File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg_mode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/vpg.v
    Info (12023): Found entity 1: vpg File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pll_controller.v
    Info (12023): Found entity 1: pll_controller File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/pll_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file I2C_HDMI_Config.v
    Info (12023): Found entity 1: I2C_HDMI_Config File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_HDMI_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file AUDIO_IF.v
    Info (12023): Found entity 1: AUDIO_IF File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/AUDIO_IF.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file pll/sys_pll.v
    Info (12023): Found entity 1: sys_pll File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/sys_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/sys_pll/sys_pll_0002.v
    Info (12023): Found entity 1: sys_pll_0002 File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/sys_pll/sys_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_reconfig.v
    Info (12023): Found entity 1: pll_reconfig File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_reconfig/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file pll/pll_reconfig/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2112
Warning (12090): Entity "altera_std_synchronizer" obtained from "pll/pll_reconfig/altera_std_synchronizer.v" instead of from Quartus Prime megafunction library File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_reconfig/altera_std_synchronizer.v
    Info (12023): Found entity 1: altera_std_synchronizer File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: pll File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file I2C_WRITE_WDATA.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DE10_Nano_HDMI_TX.bdf
    Info (12023): Found entity 1: DE10_Nano_HDMI_TX
Info (12021): Found 1 design units, including 1 entities, in source file DE10_Nano_HDMI_TX1.v
    Info (12023): Found entity 1: DE10_Nano_HDMI_TX1 File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file adc_serial_control.vhd
    Info (12022): Found design unit 1: adc_serial_control-rtl File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/adc_serial_control.vhd Line: 23
    Info (12023): Found entity 1: adc_serial_control File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/adc_serial_control.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file ADC_READER.v
    Info (12023): Found entity 1: adc_reader File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/ADC_READER.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file 2nd/time1.vhd
    Info (12022): Found design unit 1: TIME1-BEH File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/time1.vhd Line: 16
    Info (12023): Found entity 1: TIME1 File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/time1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vpg_source/vga_generator1.vhd
    Info (12022): Found design unit 1: vga_generator1-BEH File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vga_generator1.vhd Line: 39
    Info (12023): Found entity 1: vga_generator1 File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vga_generator1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file adc_arbiter.vhd
    Info (12022): Found design unit 1: ADC_ARBITER-BEH File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/adc_arbiter.vhd Line: 19
    Info (12023): Found entity 1: ADC_ARBITER File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/adc_arbiter.vhd Line: 6
Info (12127): Elaborating entity "DE10_Nano_HDMI_TX" for the top level hierarchy
Info (12128): Elaborating entity "pumps" for hierarchy "pumps:inst6"
Info (12128): Elaborating entity "PWM" for hierarchy "pumps:inst6|PWM:CHARGE"
Info (12128): Elaborating entity "ARBITER_PUMPS" for hierarchy "pumps:inst6|ARBITER_PUMPS:inst"
Info (12128): Elaborating entity "M1" for hierarchy "M1:inst1"
Info (12128): Elaborating entity "RX" for hierarchy "RX:inst12"
Warning (10036): Verilog HDL or VHDL warning at rx.vhd(27): object "PARITY_OK" assigned a value but never read File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/rx.vhd Line: 27
Info (12128): Elaborating entity "ADC_ARBITER" for hierarchy "ADC_ARBITER:inst4"
Info (12128): Elaborating entity "adc_reader" for hierarchy "adc_reader:inst11"
Warning (10230): Verilog HDL assignment warning at ADC_READER.v(84): truncated value with size 32 to match size of target (16) File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/ADC_READER.v Line: 84
Warning (10230): Verilog HDL assignment warning at ADC_READER.v(121): truncated value with size 32 to match size of target (4) File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/ADC_READER.v Line: 121
Warning (10230): Verilog HDL assignment warning at ADC_READER.v(126): truncated value with size 32 to match size of target (4) File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/ADC_READER.v Line: 126
Warning (10230): Verilog HDL assignment warning at ADC_READER.v(188): truncated value with size 32 to match size of target (3) File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/ADC_READER.v Line: 188
Warning (10230): Verilog HDL assignment warning at ADC_READER.v(193): truncated value with size 32 to match size of target (3) File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/ADC_READER.v Line: 193
Info (12128): Elaborating entity "DE10_Nano_HDMI_TX1" for hierarchy "DE10_Nano_HDMI_TX1:inst"
Info (12128): Elaborating entity "sys_pll" for hierarchy "DE10_Nano_HDMI_TX1:inst|sys_pll:u_sys_pll" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v Line: 172
Info (12128): Elaborating entity "sys_pll_0002" for hierarchy "DE10_Nano_HDMI_TX1:inst|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/sys_pll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "DE10_Nano_HDMI_TX1:inst|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/sys_pll/sys_pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "DE10_Nano_HDMI_TX1:inst|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/sys_pll/sys_pll_0002.v Line: 88
Info (12133): Instantiated megafunction "DE10_Nano_HDMI_TX1:inst|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/sys_pll/sys_pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "1.199882 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.536155 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vpg_mode" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg_mode:u_vpg_mode" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v Line: 181
Info (12128): Elaborating entity "vpg" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v Line: 204
Info (12128): Elaborating entity "pll_reconfig" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v Line: 108
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig.v Line: 50
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_top.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1526
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 306
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "pll" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v Line: 116
Info (12128): Elaborating entity "pll_0002" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll.v Line: 24
Info (12128): Elaborating entity "altera_pll" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v Line: 239
Warning (10034): Output port "lvds_clk" at altera_pll.v(319) has no driver File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 319
Warning (10034): Output port "loaden" at altera_pll.v(320) has no driver File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "extclk_out" at altera_pll.v(321) has no driver File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v Line: 239
Info (12133): Instantiated megafunction "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "162.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "41"
    Info (12134): Parameter "m_cnt_lo_div" = "40"
    Info (12134): Parameter "n_cnt_hi_div" = "3"
    Info (12134): Parameter "n_cnt_lo_div" = "2"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "false"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "c_cnt_hi_div0" = "3"
    Info (12134): Parameter "c_cnt_lo_div0" = "2"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "1"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "10000"
    Info (12134): Parameter "pll_output_clk_frequency" = "810.0 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "gclk"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "fb_1"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12131): Elaborated megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12128): Elaborating entity "dprio_init" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12131): Elaborated megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12131): Elaborated megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12131): Elaborated megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12131): Elaborated megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12131): Elaborated megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12131): Elaborated megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(631) has no driver File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 631
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(636) has no driver File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 636
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(640) has no driver File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 640
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(641) has no driver File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Info (12131): Elaborated megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12131): Elaborated megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12128): Elaborating entity "pll_controller" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v Line: 127
Info (12128): Elaborating entity "vga_generator1" for hierarchy "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|vga_generator1:u_vga_generator1" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at vga_generator1.vhd(277): object "color_mode" assigned a value but never read File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vga_generator1.vhd Line: 277
Warning (10036): Verilog HDL or VHDL warning at vga_generator1.vhd(278): object "V_EN" assigned a value but never read File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vga_generator1.vhd Line: 278
Warning (10036): Verilog HDL or VHDL warning at vga_generator1.vhd(278): object "H_EN" assigned a value but never read File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vga_generator1.vhd Line: 278
Info (12128): Elaborating entity "I2C_HDMI_Config" for hierarchy "DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v Line: 213
Warning (10230): Verilog HDL assignment warning at I2C_HDMI_Config.v(48): truncated value with size 32 to match size of target (16) File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_HDMI_Config.v Line: 48
Warning (10230): Verilog HDL assignment warning at I2C_HDMI_Config.v(98): truncated value with size 32 to match size of target (6) File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_HDMI_Config.v Line: 98
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_HDMI_Config.v Line: 64
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(57): truncated value with size 32 to match size of target (1) File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_Controller.v Line: 57
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(54): truncated value with size 32 to match size of target (8) File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_WRITE_WDATA.v Line: 54
Info (12128): Elaborating entity "AUDIO_IF" for hierarchy "DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v Line: 222
Warning (10230): Verilog HDL assignment warning at AUDIO_IF.v(113): truncated value with size 32 to match size of target (6) File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/AUDIO_IF.v Line: 113
Warning (10230): Verilog HDL assignment warning at AUDIO_IF.v(129): truncated value with size 32 to match size of target (7) File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/AUDIO_IF.v Line: 129
Warning (10230): Verilog HDL assignment warning at AUDIO_IF.v(155): truncated value with size 32 to match size of target (6) File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/AUDIO_IF.v Line: 155
Info (12128): Elaborating entity "loads" for hierarchy "loads:inst5"
Info (12128): Elaborating entity "TX" for hierarchy "loads:inst5|TX:inst4"
Info (12128): Elaborating entity "ARBITER" for hierarchy "loads:inst5|ARBITER:inst5"
Info (12128): Elaborating entity "fifo" for hierarchy "loads:inst5|fifo:inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "loads:inst5|fifo:inst|scfifo:scfifo_component" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/fifo.vhd Line: 95
Info (12130): Elaborated megafunction instantiation "loads:inst5|fifo:inst|scfifo:scfifo_component" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/fifo.vhd Line: 95
Info (12133): Instantiated megafunction "loads:inst5|fifo:inst|scfifo:scfifo_component" with the following parameter: File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/fifo.vhd Line: 95
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ai91.tdf
    Info (12023): Found entity 1: scfifo_ai91 File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/scfifo_ai91.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ai91" for hierarchy "loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ho91.tdf
    Info (12023): Found entity 1: a_dpfifo_ho91 File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/a_dpfifo_ho91.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_ho91" for hierarchy "loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/scfifo_ai91.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_66e.tdf
    Info (12023): Found entity 1: a_fefifo_66e File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/a_fefifo_66e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_66e" for hierarchy "loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|a_fefifo_66e:fifo_state" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/a_dpfifo_ho91.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf
    Info (12023): Found entity 1: cntr_ug7 File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/cntr_ug7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ug7" for hierarchy "loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|a_fefifo_66e:fifo_state|cntr_ug7:count_usedw" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/a_fefifo_66e.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mns1.tdf
    Info (12023): Found entity 1: altsyncram_mns1 File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/altsyncram_mns1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mns1" for hierarchy "loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|altsyncram_mns1:FIFOram" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/a_dpfifo_ho91.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf
    Info (12023): Found entity 1: cntr_igb File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/cntr_igb.tdf Line: 25
Info (12128): Elaborating entity "cntr_igb" for hierarchy "loads:inst5|fifo:inst|scfifo:scfifo_component|scfifo_ai91:auto_generated|a_dpfifo_ho91:dpfifo|cntr_igb:rd_ptr_count" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/a_dpfifo_ho91.tdf Line: 43
Info (12128): Elaborating entity "LOADS1" for hierarchy "loads:inst5|LOADS1:inst1"
Info (12128): Elaborating entity "ARBITER2" for hierarchy "ARBITER2:inst2"
Info (12128): Elaborating entity "SIRC" for hierarchy "SIRC:inst7"
Warning (10492): VHDL Process Statement warning at sirc.vhd(167): signal "SHIFT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/sirc.vhd Line: 167
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|gnd" File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 426
Info (284007): State machine "|DE10_Nano_HDMI_TX|RX:inst8|PRES_STATE" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/rx.vhd Line: 23
Info (284007): State machine "|DE10_Nano_HDMI_TX|SIRC:inst7|PRES_STATE" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/sirc.vhd Line: 29
Info (284007): State machine "|DE10_Nano_HDMI_TX|ARBITER2:inst2|PRES_STATE2" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter2.vhd Line: 25
Info (284007): State machine "|DE10_Nano_HDMI_TX|ARBITER2:inst2|PRES_STATE1" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter2.vhd Line: 24
Info (284007): State machine "|DE10_Nano_HDMI_TX|loads:inst5|LOADS1:inst1|PRES_STATE" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd Line: 28
Info (284007): State machine "|DE10_Nano_HDMI_TX|loads:inst5|ARBITER:inst5|PRES_STATE" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter.vhd Line: 20
Info (284007): State machine "|DE10_Nano_HDMI_TX|loads:inst5|TX:inst4|PRES_STATE" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/tx.vhd Line: 24
Info (284007): State machine "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_HDMI_Config.v Line: 28
Info (284007): State machine "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_controller:u_pll_controller|state" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/pll_controller.v Line: 21
Info (284007): State machine "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state" will be implemented as a safe state machine. File: /home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2672
Info (284007): State machine "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1380
Info (284007): State machine "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 285
Info (284007): State machine "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 151
Info (284007): State machine "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 210
Info (284007): State machine "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1912
Info (284007): State machine "|DE10_Nano_HDMI_TX|ADC_ARBITER:inst4|PRES_STATE" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/adc_arbiter.vhd Line: 22
Info (284007): State machine "|DE10_Nano_HDMI_TX|RX:inst12|PRES_STATE" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/rx.vhd Line: 23
Info (284007): State machine "|DE10_Nano_HDMI_TX|M1:inst1|PRES_STATE" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/M1.vhd Line: 21
Info (284007): State machine "|DE10_Nano_HDMI_TX|pumps:inst6|ARBITER_PUMPS:inst|PRES_STATE" will be implemented as a safe state machine. File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter_pumps.vhd Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "HDMI_I2C_SCL" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "HDMI_SCLK" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "HDMI_MCLK" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "HDMI_I2S" is fed by GND
    Warning (13033): The pin "HDMI_LRCLK" is fed by GND
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HDMI_I2C_SCL~synth"
    Warning (13010): Node "HDMI_SCLK~synth"
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register loads:inst5|LOADS1:inst1|INDEX1[1] will power up to High File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd Line: 131
    Critical Warning (18010): Register loads:inst5|LOADS1:inst1|INDEX1[0] will power up to High File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd Line: 131
    Critical Warning (18010): Register loads:inst5|LOADS1:inst1|INDEX1[3] will power up to High File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd Line: 131
    Critical Warning (18010): Register loads:inst5|LOADS1:inst1|INDEX1[2] will power up to High File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd Line: 131
    Critical Warning (18010): Register M1:inst1|COUNT[1] will power up to High File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/M1.vhd Line: 103
    Critical Warning (18010): Register M1:inst1|COUNT[0] will power up to High File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/M1.vhd Line: 103
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|combout" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1919
    Info (17048): Logic cell "DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 194
Info (144001): Generated suppressed messages file /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/output_files/DE10_Nano_HDMI_TX.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50"
Info (21057): Implemented 4004 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 38 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 3933 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 1161 megabytes
    Info: Processing ended: Wed Apr 11 19:12:28 2018
    Info: Elapsed time: 00:02:45
    Info: Total CPU time (on all processors): 00:03:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/output_files/DE10_Nano_HDMI_TX.map.smsg.


