 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : Special_PU
Version: P-2019.03-SP5
Date   : Mon Oct 30 02:53:12 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp30p140ssg0p81v125c
Wire Load Model Mode: top

  Startpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__7_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__7_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_7_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_7_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__8_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__8_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_8_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_8_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__13_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__13_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_13_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_13_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__10_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__10_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_10_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_10_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__9_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__9_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_9_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_9_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__12_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__12_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_12_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_12_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__16_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__16_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_16_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_16_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__11_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__11_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_11_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_11_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__15_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__15_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_15_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_15_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__14_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__14_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_14_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_14_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__4_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__4_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_4_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_4_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__6_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/quotient_reg_19__6_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_6_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt/div_data_out_reg_6_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__7_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__7_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_7_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_7_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__8_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__8_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_8_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_8_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__13_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__13_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_13_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_13_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__12_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__12_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_12_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_12_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__9_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__9_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_9_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_9_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__10_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__10_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_10_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_10_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__11_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__11_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_11_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_11_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__14_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__14_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_14_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_14_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__15_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__15_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_15_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_15_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__16_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__16_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_16_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_16_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__6_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/quotient_reg_19__6_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_6_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt/div_data_out_reg_6_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__7_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__7_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_7_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_7_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__8_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__8_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_8_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_8_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__13_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__13_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_13_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_13_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__16_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__16_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_16_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_16_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__10_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__10_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_10_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_10_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__9_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__9_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_9_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_9_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__12_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__12_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_12_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_12_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__11_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__11_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_11_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_11_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__15_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__15_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_15_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_15_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__14_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__14_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_14_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_14_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__18_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__18_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_18_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_18_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__3_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__3_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_3_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_3_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__4_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__4_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_4_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_4_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__6_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/quotient_reg_19__6_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_6_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt/div_data_out_reg_6_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__7_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__7_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_7_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_7_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__8_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__8_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_8_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_8_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__13_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__13_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_13_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_13_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__10_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__10_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_10_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_10_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__11_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__11_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_11_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_11_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__12_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__12_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_12_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_12_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__9_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__9_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_9_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_9_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__15_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__15_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_15_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_15_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__16_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__16_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_16_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_16_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__14_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__14_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_14_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_14_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__3_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__3_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_3_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_3_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__4_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__4_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_4_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_4_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__6_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/quotient_reg_19__6_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_6_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt/div_data_out_reg_6_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__7_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__7_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_7_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_7_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__8_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__8_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_8_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_8_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__13_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__13_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_13_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_13_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__10_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__10_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_10_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_10_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__12_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__12_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_12_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_12_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__16_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__16_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_16_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_16_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__11_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__11_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_11_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_11_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__9_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__9_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_9_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_9_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__14_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__14_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_14_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_14_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__15_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__15_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_15_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_15_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__18_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__18_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_18_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_18_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__3_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__3_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_3_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_3_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__4_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__4_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_4_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_4_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__6_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/quotient_reg_19__6_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_6_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt/div_data_out_reg_6_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__7_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__7_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_7_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_7_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__8_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__8_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_8_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_8_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__13_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__13_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_13_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_13_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__10_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__10_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_10_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_10_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__9_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__9_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_9_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_9_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__12_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__12_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_12_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_12_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__16_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__16_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_16_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_16_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__11_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__11_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_11_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_11_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__15_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__15_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_15_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_15_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__14_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__14_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_14_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_14_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__18_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__18_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_18_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_18_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__4_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__4_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_4_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_4_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__6_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/quotient_reg_19__6_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_6_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt/div_data_out_reg_6_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__7_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__7_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_7_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_7_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__8_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__8_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_8_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_8_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__13_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__13_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_13_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_13_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__12_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__12_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_12_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_12_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__10_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__10_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_10_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_10_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__16_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__16_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_16_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_16_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__9_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__9_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_9_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_9_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__15_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__15_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_15_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_15_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__14_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__14_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_14_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_14_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__11_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__11_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_11_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_11_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__3_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__3_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_3_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_3_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__4_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__4_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_4_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_4_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__6_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/quotient_reg_19__6_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_6_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt/div_data_out_reg_6_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__7_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__7_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_7_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_7_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__8_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__8_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_8_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_8_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__13_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__13_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_13_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_13_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__12_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__12_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_12_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_12_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__9_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__9_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_9_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_9_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__10_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__10_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_10_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_10_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__11_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__11_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_11_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_11_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__14_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__14_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_14_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_14_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__5_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__5_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_5_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_5_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__6_/CP (DFCNQD1BWP30P140)
                                                          0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/quotient_reg_19__6_/Q (DFCNQD1BWP30P140)
                                                          0.08       0.08 f
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_6_/D (DFCNQD2BWP30P140)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.20       0.20
  u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt/div_data_out_reg_6_/CP (DFCNQD2BWP30P140)
                                                          0.00       0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


1
