Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap axi_uartlite_v2_0_22 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_uartlite_v2_0_22 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
Start time: 10:59:04 on Jun 21,2019
vcom -64 -93 -work axi_uartlite_v2_0_22 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_uartlite_v2_0_22/.cxl.vhdl.axi_uartlite_v2_0_22.axi_uartlite_v2_0_22.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity dynshreg_i_f
-- Compiling architecture behavioral of dynshreg_i_f
-- Loading entity srl_fifo_f
-- Compiling entity uartlite_tx
-- Compiling architecture RTL of uartlite_tx
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Compiling entity uartlite_rx
-- Compiling architecture RTL of uartlite_rx
-- Compiling entity baudrate
-- Compiling architecture RTL of baudrate
-- Loading entity baudrate
-- Loading entity uartlite_rx
-- Loading entity uartlite_tx
-- Compiling entity uartlite_core
-- Compiling architecture RTL of uartlite_core
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity uartlite_core
-- Compiling entity axi_uartlite
-- Compiling architecture RTL of axi_uartlite
End time: 10:59:05 on Jun 21,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
