// Seed: 2071153674
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    input  wand id_2,
    input  wire id_3,
    output wor  id_4[1 : -1]
);
  assign id_4 = (id_1);
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd9,
    parameter id_6  = 32'd36
) (
    output tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wor id_4
    , id_9,
    input supply1 id_5,
    input tri1 _id_6
    , id_10,
    input uwire id_7
);
  final id_10[-1'b0] = id_7 & ~-1'b0 - id_2 && 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_7,
      id_2,
      id_4
  );
  wire [-1 'h0 : id_6] _id_11;
  wire [id_11 : -1] id_12, id_13;
endmodule
