build_dir: 2-rtl
build_id: '2'
commands:
- cat Example.v > outputs/design.v
edges_i: {}
edges_o:
  design.v:
  - f: design.v
    step: 5-rtl-sim
  - f: design.v
    step: 7-synopsys-dc-synthesis
name: rtl
outputs:
- design.v
source: /home/users/krzanich/EE272B/design/rtl
