parent	,	V_5
cfg_hi	,	V_38
RAW	,	V_75
"  desc: s0x%x d0x%x l0x%x c0x%x:%x\n"	,	L_11
"  SAR: 0x%x DAR: 0x%x LLP: 0x%x CTL: 0x%x:%08x\n"	,	L_6
dev	,	V_4
async_tx_ack	,	F_31
channel_clear_bit	,	F_37
release_mem_region	,	F_117
DMA_FROM_DEVICE	,	V_66
unlikely	,	F_50
for_each_sg	,	F_66
EIO	,	V_152
DMA_PRIVATE	,	V_208
dma_sync_single_for_device	,	F_63
XFER	,	V_44
channel_writel	,	F_24
size	,	V_180
xfer_count	,	V_103
DWC_CTLL_FC_M2M	,	V_109
"new cyclic period llp 0x%08x\n"	,	L_14
dwc_prep_slave_sg	,	F_64
CFG	,	V_172
free_irq	,	F_115
dwc_dump_lli	,	F_42
"xfer"	,	L_17
test_bit	,	F_52
"queue and/or active list are not empty\n"	,	L_36
EBUSY	,	V_159
DWC_CFGL_FIFO_EMPTY	,	V_140
dwc_handle_cyclic	,	F_49
clear_bit	,	F_87
dw_lli	,	V_76
DW_DMA_IS_CYCLIC	,	V_90
i	,	V_15
irq	,	V_92
DWC_DEFAULT_CTLLO	,	F_59
dma_async_device_register	,	F_107
request_mem_region	,	F_93
dwc_sync_desc_for_cpu	,	F_13
period_len	,	V_163
DWC_CFGL_CH_PRIOR	,	F_22
platform_device	,	V_174
DMA_COMPL_DEST_UNMAP_SINGLE	,	V_63
dma_writel	,	F_41
dev_dbg	,	F_10
CFG_HI	,	V_42
"BUG: Unexpected interrupts pending: 0x%x\n"	,	L_21
KERN_CRIT	,	V_77
dw	,	V_27
DWC_CFGH_FIFO_MODE	,	V_32
"BUG: Attempted to start non-idle channel\n"	,	L_5
"  freeing descriptor %p\n"	,	L_33
reg	,	V_119
err_clk	,	V_194
sgl	,	V_115
ret	,	V_14
to_dw_dma_chan	,	F_47
list	,	V_70
period_callback	,	V_85
spin_unlock_irqrestore	,	F_11
dma_async_tx_descriptor	,	V_59
DW_CFG_DMA_EN	,	V_173
free_list	,	V_24
platform_get_resource	,	F_91
fc	,	V_126
dw_resume_noirq	,	F_121
child	,	V_19
iounmap	,	F_110
private	,	V_30
dst_width	,	V_106
dev_vdbg	,	F_12
tasklet_init	,	F_101
DWC_CTLL_INT_EN	,	V_113
dma_map_single	,	F_79
CHAN_ALLOCATION_ASCENDING	,	V_198
list_del	,	F_9
dw_desc	,	V_6
"error"	,	L_18
cdesc	,	V_84
slave_sg_todev_fill_desc	,	V_130
chancnt	,	V_89
DMA_RESUME	,	V_142
tx_reg	,	V_127
"interrupt, stopping DMA transfer\n"	,	L_16
dma_tx_state	,	V_146
cap_mask	,	V_205
dwc_scan_descriptors	,	F_40
async_tx_test_ack	,	F_8
list_entry	,	F_4
dwc_initialize	,	F_20
dma	,	V_37
clk_disable	,	F_108
ENOMEM	,	V_169
mem_width	,	V_121
"free_chan_resources done\n"	,	L_34
chan_priority	,	V_200
CFG_LO	,	V_41
slave_sg_fromdev_fill_desc	,	V_134
CH_EN	,	V_48
"descriptor %u complete\n"	,	L_7
clk_put	,	F_109
dma_sync_single_for_cpu	,	F_15
lock	,	V_17
to_platform_device	,	F_120
clk	,	V_193
list_for_each_entry_safe	,	F_7
cookie	,	V_25
io	,	V_179
IRQ_HANDLED	,	V_99
DWC_CTLL_LLP_S_EN	,	V_55
driver	,	V_188
cmd	,	V_136
dma_dev	,	V_36
status	,	V_94
cfglo	,	V_33
list_add_tail	,	F_57
src_width	,	V_105
status_err	,	V_83
periods	,	V_87
_dwc	,	V_217
CTL_LO	,	V_53
err_irq	,	V_195
dw_dma_cyclic_stop	,	F_83
err	,	V_181
dma_set_tx_state	,	F_72
"moving child desc %p to freelist\n"	,	L_3
chan_allocation_order	,	V_197
"dw_dmac"	,	L_42
dwc_alloc_chan_resources	,	F_74
DMA_DEV_TO_MEM	,	V_131
ctllo	,	V_79
dw_cyclic_desc	,	V_160
dwc_control	,	F_69
dwc_assign_cookie	,	F_19
out_err_alloc	,	V_170
paused	,	V_141
cfg_lo	,	V_39
list_splice_init	,	F_17
size_t	,	T_6
pdev	,	V_175
u32	,	T_2
reg_width	,	V_120
release_resource	,	F_111
tasklet_schedule	,	F_54
dw_suspend_noirq	,	F_119
DMA_COMPL_SKIP_SRC_UNMAP	,	V_67
"%s: DesignWare DMA Controller, %d channels\n"	,	L_43
dma_async_is_complete	,	F_71
"scanned %u descriptors on freelist\n"	,	L_2
dw_dma_chan	,	V_7
DMA_COMPL_SKIP_DEST_UNMAP	,	V_62
dwc_tx_submit	,	F_55
spin_lock_irqsave	,	F_6
DMA_COMPL_SRC_UNMAP_SINGLE	,	V_68
list_add	,	F_18
DWC_CFGL_CH_PRIOR_MASK	,	V_40
DMA_PREP_INTERRUPT	,	V_112
chan2dev	,	F_1
list_for_each_entry	,	F_14
DMA_SLAVE	,	V_206
was_cyclic	,	V_166
platform_set_drvdata	,	F_100
is_private	,	V_207
dma_ctrl_cmd	,	V_135
platform_get_drvdata	,	F_113
ENXIO	,	V_144
KERN_INFO	,	V_216
cfghi	,	V_31
STATUS_INT	,	V_95
dw_dma_interrupt	,	F_53
dma_async_tx_callback	,	T_3
dma_cap_set	,	F_104
list_move	,	F_32
mem	,	V_129
clk_get	,	F_95
direction	,	V_118
dwc_descriptor_complete	,	F_30
dev_name	,	F_106
to_dw_dma	,	F_21
src	,	V_102
sg_dma_len	,	F_68
dev_id	,	V_93
"interrupt: status=0x%x\n"	,	L_20
ctlhi	,	V_78
bad_desc	,	V_80
DWC_CTLL_SRC_WIDTH	,	F_61
DMA_MEMCPY	,	V_204
callback	,	V_57
CLEAR	,	V_74
dwc_tx_status	,	F_70
IS_ERR	,	F_96
err_kfree	,	V_190
spin_lock_init	,	F_103
dma_addr_t	,	T_4
prev	,	V_81
ch_regs	,	V_202
platform_driver_unregister	,	F_125
dw_dma	,	V_26
"Bad descriptor submitted for DMA!\n"	,	L_12
len	,	V_65
_desc	,	V_13
DMA_MEM_TO_DEV	,	V_124
txd_to_dw_desc	,	F_56
tasklet	,	V_98
nr_channels	,	V_183
request_irq	,	F_99
completed	,	V_60
dwc	,	V_8
GFP_KERNEL	,	V_155
dw_dma_platform_data	,	V_176
device	,	V_1
LIST_HEAD	,	F_36
dma_async_device_unregister	,	F_114
all_chan_mask	,	V_91
dws	,	V_29
DMA_TERMINATE_ALL	,	V_143
pdata	,	V_177
dw_shutdown	,	F_118
dev_printk	,	F_43
list_del_init	,	F_45
rx_reg	,	V_133
device_node	,	V_199
status_block	,	V_82
DMA_PAUSE	,	V_138
device_issue_pending	,	V_215
sg	,	V_122
arg	,	V_137
txd	,	V_18
scatterlist	,	V_114
dwc_issue_pending	,	F_73
regs	,	V_191
CHAN_PRIORITY_ASCENDING	,	V_201
dw_probe	,	F_90
tasklet_kill	,	F_116
"period %zu periods %d\n"	,	L_39
"tasklet: status_block=%x status_err=%x\n"	,	L_19
ERR_PTR	,	F_85
sg_phys	,	F_67
DW_DMA_MAX_NR_CHANNELS	,	V_184
channel_set_bit	,	F_25
tx	,	V_100
dest	,	V_101
"desc %p not ACKed\n"	,	L_1
"BUG: All descriptors done, but channel not idle!\n"	,	L_10
INIT_LIST_HEAD	,	F_77
"scan_descriptors: llp=0x%x\n"	,	L_9
dw_dma_get_src_addr	,	F_46
platform_get_irq	,	F_92
channel_readl	,	F_29
last	,	V_165
"prep_dma_slave\n"	,	L_26
status_xfer	,	V_73
DST_TRAN	,	V_97
desc_node	,	V_11
ioremap	,	F_94
retval	,	V_164
channels	,	V_196
callback_param	,	V_61
name	,	V_189
desc	,	V_12
"BUG: XFER bit set, but channel not idle!\n"	,	L_8
next	,	V_10
BUG_ON	,	F_23
DWC_CTLL_FC	,	F_65
device_control	,	V_213
printk	,	F_105
MASK	,	V_43
dev_err	,	F_28
dwc_handle_error	,	F_44
__dw_regs	,	F_102
LLP	,	V_51
DW_REGLEN	,	V_187
dma_chan	,	V_2
param	,	V_58
kzalloc	,	F_75
device_free_chan_resources	,	V_210
"prep_dma_memcpy d0x%x s0x%x l0x%zx f0x%lx\n"	,	L_24
CTL_HI	,	V_52
err_release_r	,	V_192
mask	,	V_45
buf_addr	,	V_161
dma_readl	,	F_27
lli	,	V_21
tx_submit	,	V_156
start	,	V_186
device_alloc_chan_resources	,	V_209
llp	,	V_72
out_err	,	V_168
total_len	,	V_123
dma_transfer_direction	,	V_117
list_empty	,	F_39
dev_info	,	F_76
descs_allocated	,	V_153
"alloc_chan_resources allocated %d descriptors\n"	,	L_31
"cyclic DMA unexpected %s "	,	L_15
device_tx_status	,	V_214
DMA_TO_DEVICE	,	V_22
"  cookie: %d\n"	,	L_13
dlen	,	V_128
"alloc_chan_resources\n"	,	L_28
dw_exit	,	F_124
dwc_free_chan_resources	,	F_80
phys	,	V_20
dwc_first_active	,	F_3
clk_enable	,	F_98
"hclk"	,	L_41
device_prep_slave_sg	,	V_212
priority	,	V_34
txstate	,	V_147
dma_unmap_single	,	F_33
DWC_CFGL_CH_SUSP	,	V_139
"tx_submit: queued %u\n"	,	L_23
"tx_submit: started %u\n"	,	L_22
DMA_SUCCESS	,	V_150
ENODEV	,	V_158
kfree	,	F_81
device_prep_dma_memcpy	,	V_211
flags	,	V_16
DWC_CTLL_DST_WIDTH	,	F_60
dma_async_tx_descriptor_init	,	F_78
CHAN	,	V_203
"cyclic prepared buf 0x%08x len %zu "	,	L_38
chan2parent	,	F_2
dw_dma_slave	,	V_28
DWC_CTLL_DST_FIX	,	V_125
dw_init	,	F_122
DWC_CTLL_LLP_D_EN	,	V_54
initialized	,	V_35
active_list	,	V_9
platform_driver_probe	,	F_123
dw_dma_tasklet	,	F_51
EINVAL	,	V_167
"moving desc %p to freelist\n"	,	L_4
DAR	,	V_50
"free_chan_resources (descs allocated=%u)\n"	,	L_32
test_and_set_bit	,	F_86
__init	,	T_7
__exit	,	T_8
dma_status	,	V_145
chan	,	V_3
first	,	V_47
queue	,	V_71
period_callback_param	,	V_86
dw_dma_off	,	F_89
data	,	V_88
last_complete	,	V_149
DMA_PAUSED	,	V_151
"channel already prepared for cyclic DMA\n"	,	L_37
dw_dma_cyclic_free	,	F_88
dw_remove	,	F_112
dw_dma_get_dst_addr	,	F_48
dar	,	V_64
DWC_CTLL_SRC_FIX	,	V_132
dma_cookie_t	,	T_1
offset	,	V_104
DWC_CTLL_SRC_INC	,	V_108
resource	,	V_178
dw_driver	,	V_218
BLOCK	,	V_46
NR_DESCS_PER_CHANNEL	,	V_154
"missing prep for cyclic DMA\n"	,	L_35
DWC_CTLL_DST_INC	,	V_107
PTR_ERR	,	F_97
SRC_TRAN	,	V_96
dwc_prep_dma_memcpy	,	F_58
"DMA channel not idle?\n"	,	L_29
"prep_dma_memcpy: length is zero!\n"	,	L_25
dw_dma_cyclic_prep	,	F_84
"not enough descriptors available\n"	,	L_27
dwc_desc_put	,	F_16
dwc_complete_all	,	F_35
sg_len	,	V_116
"only allocated %d descriptors\n"	,	L_30
SAR	,	V_49
last_used	,	V_148
out_err_desc_get	,	V_171
dwc_dostart	,	F_26
buf_len	,	V_162
DMA_CTRL_ACK	,	V_157
"cyclic free\n"	,	L_40
IORESOURCE_MEM	,	V_185
sar	,	V_69
DWC_MAX_COUNT	,	V_110
irqreturn_t	,	T_5
err_desc_get	,	V_111
dma_unmap_page	,	F_34
dwc_desc_get	,	F_5
callback_required	,	V_56
min_t	,	F_62
tx_list	,	V_23
dw_dma_cyclic_start	,	F_82
platform_data	,	V_182
cpu_relax	,	F_38
