# //  Questa Sim-64
# //  Version 10.7d_1 linux_x86_64 May  8 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project core
# Compile of tb_core.v was successful.
# Compile of clock_generator.v was successful.
# Compile of controller.v failed with 1 errors.
# Compile of core.v was successful.
# Compile of smart_toilet_system_top.v was successful.
# Compile of warm_up.v was successful.
# Compile of rb_apb_bridge.sv was successful.
# Compile of register_block.sv was successful.
# Compile of regs.v was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of tb_core.v was successful.
# Compile of clock_generator.v was successful.
# Compile of controller.v was successful.
# Compile of core.v was successful.
# Compile of smart_toilet_system_top.v was successful.
# Compile of warm_up.v was successful.
# Compile of rb_apb_bridge.sv was successful.
# Compile of register_block.sv was successful.
# Compile of regs.v was successful.
# 9 compiles, 0 failed with no errors.
vsim work.tb_core -voptargs=+acc
# vsim work.tb_core -voptargs="+acc" 
# Start time: 09:12:19 on Jun 23,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: /data5/workspace/lampn0/lampn_edabk/embedded_system_20212/hdl/controller.v(190): Module 'counter' is not defined.
# ** Error: /data5/workspace/lampn0/lampn_edabk/embedded_system_20212/hdl/controller.v(199): Module 'counter' is not defined.
# ** Error: /data5/workspace/lampn0/lampn_edabk/embedded_system_20212/hdl/controller.v(208): Module 'counter' is not defined.
# Optimization failed
# Error loading design
# End time: 09:12:19 on Jun 23,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Compile of tb_core.v was successful.
# Compile of clock_generator.v was successful.
# Compile of controller.v was successful.
# Compile of core.v was successful.
# Compile of smart_toilet_system_top.v was successful.
# Compile of warm_up.v was successful.
# Compile of rb_apb_bridge.sv was successful.
# Compile of register_block.sv was successful.
# Compile of regs.v was successful.
# Compile of counter.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_core
# vsim -voptargs="+acc" work.tb_core 
# Start time: 09:12:42 on Jun 23,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /data5/workspace/lampn0/lampn_edabk/embedded_system_20212/hdl/controller.v(190): (vopt-8884) Illegal output port connection for 'count' (6th connection) to reg type. 
# ** Error (suppressible): /data5/workspace/lampn0/lampn_edabk/embedded_system_20212/hdl/controller.v(199): (vopt-8884) Illegal output port connection for 'count' (6th connection) to reg type. 
# ** Error (suppressible): /data5/workspace/lampn0/lampn_edabk/embedded_system_20212/hdl/controller.v(208): (vopt-8884) Illegal output port connection for 'count' (6th connection) to reg type. 
# Optimization failed
# Error loading design
# End time: 09:12:43 on Jun 23,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# Compile of tb_core.v was successful.
# Compile of clock_generator.v was successful.
# Compile of controller.v was successful.
# Compile of core.v was successful.
# Compile of smart_toilet_system_top.v was successful.
# Compile of warm_up.v was successful.
# Compile of rb_apb_bridge.sv was successful.
# Compile of register_block.sv was successful.
# Compile of regs.v was successful.
# Compile of counter.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_core
# vsim -voptargs="+acc" work.tb_core 
# Start time: 09:13:19 on Jun 23,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# Loading work.tb_core(fast)
# Loading work.core(fast)
# Loading work.clock_generator(fast)
# Loading work.controller(fast)
# Loading work.counter(fast)
# Loading work.warm_up(fast)
add wave -position insertpoint sim:/tb_core/core/*
run -all
# ** Note: $finish    : /data5/workspace/lampn0/lampn_edabk/embedded_system_20212/sim/src/tb_core.v(83)
#    Time: 3165 ns  Iteration: 1  Instance: /tb_core
# 1
# Break in Module tb_core at /data5/workspace/lampn0/lampn_edabk/embedded_system_20212/sim/src/tb_core.v line 83
# Compile of tb_core.v was successful.
# Compile of clock_generator.v was successful.
# Compile of controller.v was successful.
# Compile of core.v was successful.
# Compile of smart_toilet_system_top.v was successful.
# Compile of warm_up.v was successful.
# Compile of rb_apb_bridge.sv was successful.
# Compile of register_block.sv was successful.
# Compile of regs.v was successful.
# Compile of counter.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# Loading work.tb_core(fast)
# Loading work.core(fast)
# Loading work.clock_generator(fast)
# Loading work.controller(fast)
# Loading work.counter(fast)
# Loading work.warm_up(fast)
run -all
# ** Note: $finish    : /data5/workspace/lampn0/lampn_edabk/embedded_system_20212/sim/src/tb_core.v(83)
#    Time: 3165 ns  Iteration: 1  Instance: /tb_core
# 1
# Break in Module tb_core at /data5/workspace/lampn0/lampn_edabk/embedded_system_20212/sim/src/tb_core.v line 83
