Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/program/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 7ceae0e763e54de291b8c77e6841973f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.onebitcomparetor [onebitcomparetor_default]
Compiling architecture behavioral of entity xil_defaultlib.fourbitcomparetor [fourbitcomparetor_default]
Compiling architecture behavioral of entity xil_defaultlib.nbit [\nbit(4)\]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
