module mux_8_1_tb;
  reg[7:0]i;
  reg[2:0]sel;
  wire y;
  mux_8_1 DUT(i,sel,y);
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars();
    $monitor("i=%b sel=%b y=%b",i,sel,y);
    i=8'b10101010;
    sel=3'b000; #10
    sel=3'b001; #10
    sel=3'b010; #10
    sel=3'b011; #10
    sel=3'b100; #10
    sel=3'b101; #10
    
    sel=3'b110; #10
    sel=3'b111; #10
    $finish;
  end
endmodule
