Search.setIndex({"alltitles":{"Abstraktion und Wiederverwendbarkeit":[[1,"abstraktion-und-wiederverwendbarkeit"]],"Beispiel (bei 8 Bit Aufl\u00f6sung)":[[1,"beispiel-bei-8-bit-auflosung"]],"Beispiel-Kommando":[[1,"beispiel-kommando"]],"Besonderheiten":[[1,"besonderheiten"]],"Bundles (Schnittstellen)":[[1,"bundles-schnittstellen"]],"Code generieren (Verilog/VHDL)":[[1,"code-generieren-verilog-vhdl"]],"Comparator":[[1,"comparator"]],"Contents:":[[0,null]],"Einleitung":[[1,null]],"Entwicklungsumgebung":[[1,"entwicklungsumgebung"]],"Entwicklungsworkflow":[[1,"entwicklungsworkflow"]],"Erkl\u00e4rung :":[[1,"erklarung"],[1,"id1"]],"Fehlerdiagnose":[[1,"fehlerdiagnose"]],"Grundlagen von SpinalHDL":[[1,"grundlagen-von-spinalhdl"]],"Komponentenbeschreibung":[[1,"komponentenbeschreibung"]],"Komponentenstruktur":[[1,"komponentenstruktur"]],"Motivation":[[1,"motivation"]],"Ordnerstruktur":[[1,"ordnerstruktur"]],"PWM":[[1,"pwm"]],"Praxisbeispiele":[[1,"praxisbeispiele"]],"Signale vs. Register":[[1,"signale-vs-register"]],"Simulation & Debugging":[[1,"simulation-debugging"]],"Simulationsm\u00f6glichkeiten":[[1,"simulationsmoglichkeiten"]],"Steuerstrukturen":[[1,"steuerstrukturen"]],"Struktur und Aufbau eines SpinalHDL-Projekts":[[1,"struktur-und-aufbau-eines-spinalhdl-projekts"]],"Syntax und Typsicherheit":[[1,"syntax-und-typsicherheit"]],"TL;DR f\u00fcr Anf\u00e4nger":[[1,"tl-dr-fur-anfanger"]],"Taktteiler (Clock Divider)":[[1,"taktteiler-clock-divider"]],"Top-Level mit Verilog-Ausgabe":[[1,"top-level-mit-verilog-ausgabe"]],"Typisches Verhalten vs. VHDL":[[1,"typisches-verhalten-vs-vhdl"]],"Variablendeklaration in SpinalHDL":[[1,"variablendeklaration-in-spinalhdl"]],"Vektoren und Arrays":[[1,"vektoren-und-arrays"]],"Vorteile von SpinalHDL gegen\u00fcber traditionellen HDLs":[[1,"vorteile-von-spinalhdl-gegenuber-traditionellen-hdls"]],"Warum die Abkehr sinnvoll ist":[[1,"warum-die-abkehr-sinnvoll-ist"]],"Welcome to SpinalHDL Documention":[[0,null]],"Zusammengefasst:":[[1,"zusammengefasst"]],"Z\u00e4hler":[[1,"zahler"]],"\u00dcberblick \u00fcber traditionelle HDLs (VHDL/Verilog)":[[1,"uberblick-uber-traditionelle-hdls-vhdl-verilog"]]},"docnames":["index","spinalHDL"],"envversion":{"sphinx":65,"sphinx.domains.c":3,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":9,"sphinx.domains.index":1,"sphinx.domains.javascript":3,"sphinx.domains.math":2,"sphinx.domains.python":4,"sphinx.domains.rst":2,"sphinx.domains.std":2},"filenames":["index.rst","spinalHDL.md"],"indexentries":{},"objects":{},"objnames":{},"objtypes":{},"terms":{"":1,"0":1,"1":1,"10":1,"11":1,"12":1,"128":1,"13":1,"16":1,"1980er":1,"2":1,"255":1,"256":1,"3":1,"300":1,"4":1,"5":1,"50":1,"7":1,"9":1,"In":1,"_":1,"ab":1,"aber":1,"abkehr":0,"abstrakt":0,"accur":1,"adder":1,"addit":1,"adressierung":1,"aktion":1,"aktiv":1,"aktiviert":1,"aktuel":1,"aktuellen":1,"al":1,"all":1,"an":1,"ander":1,"anf\u00e4nger":0,"angepasst":1,"angibt":1,"anwendungen":1,"arbeitsverzeichni":1,"arg":1,"arr":1,"arrai":0,"asic":1,"assert":1,"au":1,"auf":1,"aufbau":0,"aufruf":1,"ausgab":0,"ausgang":1,"ausgangstakt":1,"ausgegeben":1,"ausg\u00e4ng":1,"automatisiert":1,"b":1,"basiert":1,"baustein":1,"bedingung":1,"bedingungen":1,"beginnt":1,"beheben":1,"beispiel":0,"bereit":1,"beschreibt":1,"beschreibung":1,"beschrieben":1,"besonderheiten":0,"bestimmt":1,"bi":1,"bietet":1,"bitwert":1,"bleibt":1,"block":1,"bool":1,"build":1,"bundl":0,"buss":1,"class":1,"clkout":1,"clock":0,"clockdivid":1,"clockdividersim":1,"clockdividerverilog":1,"clockdomain":1,"code":0,"codegenerierung":1,"com":1,"compar":0,"comparatorsim":1,"comparatorverilog":1,"compil":1,"compon":1,"cond":1,"core":1,"count":1,"counter":1,"countersim":1,"counterverilog":1,"cycl":1,"d":1,"da":1,"danach":1,"dann":1,"datei":1,"de":1,"debug":0,"def":1,"definiert":1,"den":1,"dennoch":1,"der":1,"design":1,"designprozess":1,"desto":1,"di":1,"die":0,"dies":1,"dieselb":1,"dieser":1,"digital":1,"direkt":1,"divid":0,"divisorwidth":1,"domain":1,"done":1,"dosim":1,"dr":0,"drei":1,"dsl":1,"du":1,"durch":1,"durchl\u00e4sst":1,"dut":1,"duti":1,"dynamischen":1,"e":1,"echtzeit":1,"ein":0,"einem":1,"einen":1,"einer":1,"einfach":1,"einfachen":1,"eingabewert":1,"eingang":1,"eingangstakt":1,"eingesetzt":1,"eing\u00e4ng":1,"einleitung":0,"einzeln":1,"els":1,"elsewhen":1,"elsif":1,"enabl":1,"enthalten":1,"enth\u00e4lt":1,"entwerfen":1,"entwickelt":1,"entwicklern":1,"entwicklungsumgebung":0,"entwicklungsworkflow":0,"equal":1,"er":1,"erbt":1,"ergebni":1,"ergibt":1,"erhalten":1,"erheblich":1,"erkannt":1,"erlauben":1,"erm\u00f6glicht":1,"erstellen":1,"erzeugt":1,"erzeugung":1,"etc":1,"etwa":1,"exakt":1,"export":1,"extend":1,"fabriken":1,"fallback":1,"fals":1,"fehler":1,"fehlerdiagnos":0,"fehlermeldungen":1,"fest":1,"fill":1,"flip":1,"flop":1,"folgt":1,"forkstimulu":1,"fpga":1,"funktional":1,"funktionen":1,"funktionsprinzip":1,"f\u00fcr":0,"gegen\u00fcb":0,"genau":1,"gener":1,"generieren":0,"generierst":1,"generiert":1,"generisch":1,"generischen":1,"gering":1,"gesetzt":1,"gespeichert":1,"getaktet":1,"geteilt":1,"getrieben":1,"gew\u00fcnscht":1,"ghdl":1,"gibt":1,"github":1,"gleichheit":1,"greater":1,"grundlagen":0,"gr\u00f6\u00dfer":1,"h":1,"haben":1,"halb":1,"hardwarebeschreibung":1,"hardwarebeschreibungssprach":1,"hardwarebeschreibungssprachen":1,"hardwareeinheit":1,"hardwareentwicklungsprojekt":1,"hardwarelogik":1,"hdl":0,"heut":1,"hier":1,"hinwei":1,"hoch":1,"hohem":1,"h\u00e4ngt":1,"h\u00f6chste":1,"h\u00f6her":1,"i":1,"id":1,"idea":1,"im":1,"immer":1,"implementiert":1,"import":1,"indem":1,"init":1,"initialwert":1,"innerhalb":1,"inout":1,"int":1,"integ":1,"integr":1,"integrierbar":1,"intellij":1,"interfac":1,"interpret":1,"io":1,"ist":0,"jahren":1,"je":1,"jede":1,"jedem":1,"jvm":1,"kann":1,"kannst":1,"kein":1,"klass":1,"klassen":1,"klassisch":1,"kleiner":1,"kombinatorik":1,"kombinatorisch":1,"kommando":0,"kompilieren":1,"kompiliert":1,"kompilierungsfehl":1,"kompilierzeit":1,"komponent":1,"komponenten":1,"komponentenbau":1,"komponentenbeschreibung":0,"komponentenstruktur":0,"konstant":1,"kontinuierlich":1,"kryptisch":1,"k\u00f6nnen":1,"lang":1,"langsameren":1,"languag":1,"lassen":1,"laufzeitfehl":1,"legt":1,"leicht":1,"less":1,"level":0,"librarydepend":1,"liefern":1,"logik":1,"l\u00e4nger":1,"macht":1,"main":1,"mangelnd":1,"map":1,"maximalwert":1,"md":1,"mehrfach":1,"mit":0,"modern":1,"modernen":1,"modul":1,"modular":1,"modulen":1,"most":1,"motiv":0,"msb":1,"multiplex":1,"mux":1,"my":1,"mybit":1,"mymodul":1,"mymoduleverilog":1,"m\u00f6glich":1,"m\u00f6glichkeit":1,"nach":1,"nachteil":1,"name":1,"neue":1,"new":1,"nicht":1,"nimmt":1,"niveau":1,"nur":1,"nutz":1,"o":1,"ob":1,"oben":1,"object":1,"objektorientiert":1,"obwohl":1,"oder":1,"oft":1,"ohn":1,"ordnerstruktur":0,"othercond":1,"otherwis":1,"out":1,"parametrierbar":1,"parametrisierbar":1,"parametrisierten":1,"parametrisierung":1,"passieren":1,"period":1,"periodendau":1,"phasen":1,"plugin":1,"port":1,"praxisbeispiel":0,"println":1,"prinzipien":1,"problem":1,"produktivit\u00e4t":1,"profitieren":1,"profitiert":1,"programmiersprach":1,"programmierung":1,"project":1,"projekt":0,"projektstruktur":1,"properti":1,"prozent":1,"prozess":1,"pr\u00e4zise":1,"pr\u00fcft":1,"pulsweitenmodul":1,"pwm":0,"pwmout":1,"pwmsim":1,"pwmverilog":1,"quartu":1,"quell":1,"raw":1,"readm":1,"record":1,"referenz":1,"reg":1,"regist":0,"registergruppen":1,"rein":1,"reset":1,"result":1,"rtl":1,"run":1,"runmain":1,"sbt":1,"scala":1,"scalatest":1,"scalavers":1,"schaltet":1,"schaltung":1,"schaltungen":1,"schlecht":1,"schleifen":1,"schleifenz\u00e4hl":1,"schnell":1,"schnellen":1,"schnittstel":1,"schnittstellen":0,"schritt":1,"schwierig":1,"sein":1,"sel":1,"selbst":1,"seq":1,"setzt":1,"sich":1,"sie":1,"sieh":1,"sign":1,"signal":0,"signalbeschreibung":1,"signalobjekt":1,"signific":1,"sim":1,"simconfig":1,"simsuccess":1,"simul":0,"simulationsf\u00e4hig":1,"simulationslauf":1,"simulationsm\u00f6glichkeiten":0,"simulieren":1,"simuliert":1,"simworkspac":1,"sind":1,"sinnvol":0,"sint":1,"skalierbar":1,"sleep":1,"softwareentwicklung":1,"softwarepraktiken":1,"sogar":1,"solang":1,"soll":1,"somit":1,"specif":1,"speicher":1,"speicherung":1,"spezialisiert":1,"spinal":1,"spinalverilog":1,"spinalvhdl":1,"src":1,"stacktrac":1,"standard":1,"stark":1,"start":1,"starten":1,"statisch":1,"steigend":1,"steuerstrukturen":0,"string":1,"struct":1,"struktur":0,"strukturel":1,"strukturiert":1,"st\u00e4ndig":1,"st\u00e4rken":1,"summ":1,"summanden":1,"syntax":0,"synthes":1,"synthesi":1,"synthetisierbar":1,"synthetisierbaren":1,"takt":1,"taktflank":1,"taktsign":1,"taktteil":0,"tats\u00e4chlich":1,"teiler":1,"test":1,"testbar":1,"testbarkeit":1,"testbench":1,"testcas":1,"testen":1,"tl":0,"tobigint":1,"toboolean":1,"toint":1,"tool":1,"top":0,"traditionel":0,"traditionellen":0,"true":1,"typ":1,"typen":1,"typensicher":1,"typfehl":1,"typgesicherten":1,"typisch":0,"typisiert":1,"typisierten":1,"typsicherheit":0,"uint":1,"um":1,"umgebung":1,"und":0,"ung\u00fcltig":1,"unit":1,"unsign":1,"unter":1,"unterordn":1,"until":1,"v":0,"val":1,"valu":1,"variablendeklar":0,"vcd":1,"vec":1,"vektor":1,"vektoren":0,"verarbeitet":1,"verbindungsproblem":1,"vereint":1,"vererbung":1,"vergleichsfunktionen":1,"vergleicht":1,"verhalten":0,"verhindert":1,"verifik":1,"veril":1,"verilog":0,"version":1,"verst\u00e4ndlich":1,"verwendbar":1,"verwendet":1,"verwendung":1,"verzweigung":1,"vhd":1,"vhdl":0,"viel":1,"vielen":1,"vivado":1,"vollst\u00e4ndig":1,"vom":1,"von":0,"vorn":1,"vorteil":0,"wa":1,"waitsampl":1,"wartbarkeitsproblem":1,"wartet":1,"warum":0,"wechselt":1,"wellenform":1,"wenn":1,"werden":1,"wert":1,"when":1,"wichtigsten":1,"width":1,"wie":1,"wieder":1,"wiederholbar":1,"wiederholt":1,"wiederverwendbar":1,"wiederverwendbarkeit":0,"wiederverwendet":1,"wiederverwendung":1,"willst":1,"wir":1,"wird":1,"wire":1,"withwav":1,"wurd":1,"wurden":1,"x":1,"yosi":1,"z":1,"zeigen":1,"zeigt":1,"zeit":1,"zeitgeb":1,"ziel":1,"zielwert":1,"zu":1,"zum":1,"zur":1,"zusammengefasst":0,"zuweisen":1,"zuweisung":1,"zwei":1,"zweig":1,"zwischen":1,"zyklu":1,"z\u00e4hler":0,"z\u00e4hlerwert":1,"z\u00e4hlt":1,"\u00fcber":0,"\u00fcberblick":0},"titles":["Welcome to SpinalHDL Documention","<span class=\"section-number\">1. </span>Einleitung"],"titleterms":{"8":1,"abkehr":1,"abstrakt":1,"anf\u00e4nger":1,"arrai":1,"aufbau":1,"aufl\u00f6sung":1,"ausgab":1,"bei":1,"beispiel":1,"besonderheiten":1,"bit":1,"bundl":1,"clock":1,"code":1,"compar":1,"content":0,"debug":1,"die":1,"divid":1,"document":0,"dr":1,"ein":1,"einleitung":1,"entwicklungsumgebung":1,"entwicklungsworkflow":1,"erkl\u00e4rung":1,"fehlerdiagnos":1,"f\u00fcr":1,"gegen\u00fcb":1,"generieren":1,"grundlagen":1,"hdl":1,"ist":1,"kommando":1,"komponentenbeschreibung":1,"komponentenstruktur":1,"level":1,"mit":1,"motiv":1,"ordnerstruktur":1,"praxisbeispiel":1,"projekt":1,"pwm":1,"regist":1,"schnittstellen":1,"signal":1,"simul":1,"simulationsm\u00f6glichkeiten":1,"sinnvol":1,"spinalhdl":[0,1],"steuerstrukturen":1,"struktur":1,"syntax":1,"taktteil":1,"tl":1,"top":1,"traditionel":1,"traditionellen":1,"typisch":1,"typsicherheit":1,"und":1,"v":1,"variablendeklar":1,"vektoren":1,"verhalten":1,"verilog":1,"vhdl":1,"von":1,"vorteil":1,"warum":1,"welcom":0,"wiederverwendbarkeit":1,"zusammengefasst":1,"z\u00e4hler":1,"\u00fcber":1,"\u00fcberblick":1}})