###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       192059   # Number of WRITE/WRITEP commands
num_reads_done                 =      1072571   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       857792   # Number of read row buffer hits
num_read_cmds                  =      1072570   # Number of READ/READP commands
num_writes_done                =       192082   # Number of read requests issued
num_write_row_hits             =       126118   # Number of write row buffer hits
num_act_cmds                   =       282616   # Number of ACT commands
num_pre_cmds                   =       282586   # Number of PRE commands
num_ondemand_pres              =       257226   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9520032   # Cyles of rank active rank.0
rank_active_cycles.1           =      9294050   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       479968   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       705950   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1205738   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18503   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7308   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1587   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1680   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1822   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1558   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2219   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1597   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          521   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22149   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           22   # Write cmd latency (cycles)
write_latency[20-39]           =          128   # Write cmd latency (cycles)
write_latency[40-59]           =          129   # Write cmd latency (cycles)
write_latency[60-79]           =          223   # Write cmd latency (cycles)
write_latency[80-99]           =          450   # Write cmd latency (cycles)
write_latency[100-119]         =          756   # Write cmd latency (cycles)
write_latency[120-139]         =         1380   # Write cmd latency (cycles)
write_latency[140-159]         =         2153   # Write cmd latency (cycles)
write_latency[160-179]         =         3011   # Write cmd latency (cycles)
write_latency[180-199]         =         4052   # Write cmd latency (cycles)
write_latency[200-]            =       179755   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       325581   # Read request latency (cycles)
read_latency[40-59]            =       119911   # Read request latency (cycles)
read_latency[60-79]            =       126492   # Read request latency (cycles)
read_latency[80-99]            =        72744   # Read request latency (cycles)
read_latency[100-119]          =        56228   # Read request latency (cycles)
read_latency[120-139]          =        46164   # Read request latency (cycles)
read_latency[140-159]          =        35201   # Read request latency (cycles)
read_latency[160-179]          =        29345   # Read request latency (cycles)
read_latency[180-199]          =        24532   # Read request latency (cycles)
read_latency[200-]             =       236368   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.58759e+08   # Write energy
read_energy                    =   4.3246e+09   # Read energy
act_energy                     =  7.73237e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.30385e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.38856e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9405e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79949e+09   # Active standby energy rank.1
average_read_latency           =      159.612   # Average read request latency (cycles)
average_interarrival           =      7.90712   # Average request interarrival latency (cycles)
total_energy                   =  1.90705e+10   # Total energy (pJ)
average_power                  =      1907.05   # Average power (mW)
average_bandwidth              =      10.7917   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       183837   # Number of WRITE/WRITEP commands
num_reads_done                 =      1068096   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       827220   # Number of read row buffer hits
num_read_cmds                  =      1068098   # Number of READ/READP commands
num_writes_done                =       183864   # Number of read requests issued
num_write_row_hits             =       122467   # Number of write row buffer hits
num_act_cmds                   =       303975   # Number of ACT commands
num_pre_cmds                   =       303945   # Number of PRE commands
num_ondemand_pres              =       279205   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9387012   # Cyles of rank active rank.0
rank_active_cycles.1           =      9391792   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       612988   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       608208   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1191394   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        20413   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7127   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1629   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1638   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1789   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1606   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2186   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1605   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          490   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22139   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =          129   # Write cmd latency (cycles)
write_latency[40-59]           =          104   # Write cmd latency (cycles)
write_latency[60-79]           =          188   # Write cmd latency (cycles)
write_latency[80-99]           =          412   # Write cmd latency (cycles)
write_latency[100-119]         =          735   # Write cmd latency (cycles)
write_latency[120-139]         =         1265   # Write cmd latency (cycles)
write_latency[140-159]         =         2143   # Write cmd latency (cycles)
write_latency[160-179]         =         3179   # Write cmd latency (cycles)
write_latency[180-199]         =         4122   # Write cmd latency (cycles)
write_latency[200-]            =       171536   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       314857   # Read request latency (cycles)
read_latency[40-59]            =       116626   # Read request latency (cycles)
read_latency[60-79]            =       134738   # Read request latency (cycles)
read_latency[80-99]            =        75833   # Read request latency (cycles)
read_latency[100-119]          =        59479   # Read request latency (cycles)
read_latency[120-139]          =        49121   # Read request latency (cycles)
read_latency[140-159]          =        36648   # Read request latency (cycles)
read_latency[160-179]          =        29670   # Read request latency (cycles)
read_latency[180-199]          =        24490   # Read request latency (cycles)
read_latency[200-]             =       226631   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.17714e+08   # Write energy
read_energy                    =  4.30657e+09   # Read energy
act_energy                     =  8.31676e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.94234e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.9194e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8575e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86048e+09   # Active standby energy rank.1
average_read_latency           =      157.949   # Average read request latency (cycles)
average_interarrival           =      7.98712   # Average request interarrival latency (cycles)
total_energy                   =  1.90648e+10   # Total energy (pJ)
average_power                  =      1906.48   # Average power (mW)
average_bandwidth              =      10.6834   # Average bandwidth
