#include <string.h>
#include <math.h>
#include "SIMULATION/TOOLS/defs.h"
#include "SIMULATION/RF/defs.h"
#include "PHY/types.h"
#include "PHY/defs.h"
#include "PHY/vars.h"
#include "MAC_INTERFACE/vars.h"
#include "LAYER2/MAC/vars.h"
#include "RRC/MESH/vars.h"
#include "PHY_INTERFACE/vars.h"
#include "ARCH/CBMIMO1/DEVICE_DRIVER/vars.h"

#ifdef IFFT_FPGA
#include "PHY/LTE_REFSIG/mod_table.h"
#endif
#include "SCHED/defs.h"
#include "SCHED/vars.h"

//#define DEBUG_PHY
#define RF

#define BW 10.0
#define Td 1.0
#define N_TRIALS 1

/*
  DCI0_5MHz_TDD0_t          UL_alloc_pdu;
  DCI1A_5MHz_TDD_1_6_t      CCCH_alloc_pdu;
  DCI2_5MHz_2A_L10PRB_TDD_t DLSCH_alloc_pdu1;
  DCI2_5MHz_2A_M10PRB_TDD_t DLSCH_alloc_pdu2;
*/

#define UL_RB_ALLOC computeRIV(lte_frame_parms->N_RB_UL,0,24)
#define CCCH_RB_ALLOC computeRIV(lte_frame_parms->N_RB_UL,0,3)
#define RA_RB_ALLOC computeRIV(lte_frame_parms->N_RB_UL,0,3)
#define DLSCH_RB_ALLOC 0x1fff

unsigned short NODE_ID[1];
unsigned char NB_INST=2;


void l2_init() {

  int ret;
  int i,j;


  msg("[MAIN]MAC_INIT_GLOBAL_PARAM IN...\n");
  //    NB_NODE=2; 
  //    NB_INST=2;

  NB_CH_INST=1;
  //    NODE_ID[0]=0;
  NB_UE_INST=1;


  mac_init_global_param(); 
  
  
  mac_xface->macphy_init=mac_top_init;
  msg("[MAIN]MAC_INIT IN...\n");
  ret = mac_init();
  
  if (ret >= 0) {
    printf("Initialized MAC variables\n");
    
    //    last_slot = SLOTS_PER_FRAME-1;
    mac_xface->macphy_scheduler = macphy_scheduler;
    printf("Initialized MAC SCHEDULER\n");
    
    msg("ALL INIT OK\n");
    
    
    //Allocate memory for MAC/PHY communication primitives
    //NB_REQ_MAX = 16;
    for(i=0;i<NB_INST;i++){
      Macphy_req_table[i].Macphy_req_table_entry
	= (MACPHY_DATA_REQ_TABLE_ENTRY *)malloc16(NB_REQ_MAX*sizeof(MACPHY_DATA_REQ_TABLE_ENTRY));
      clear_macphy_data_req(i);
      
    }

    
    mac_xface->macphy_exit=exit;
    
    
    
    mac_xface->slots_per_frame = 20;//SLOTS_PER_FRAME;
    mac_xface->frame=0;
    
    mac_xface->macphy_init();
    Mac_rlc_xface->Is_cluster_head[0] = 1;
    Mac_rlc_xface->Is_cluster_head[1] = 0;
  }
}

int main(int argc, char **argv) {

  int i,l,aa,sector;
  double sigma2, sigma2_dB=0;
  mod_sym_t **txdataF;
#ifdef IFFT_FPGA
  int **txdataF2;
#endif
  int **txdata,**rxdata;
  double **s_re,**s_im,**r_re,**r_im;
  double amps[8] = {0.3868472 , 0.3094778 , 0.1547389 , 0.0773694 , 0.0386847 , 0.0193424 , 0.0096712 , 0.0038685};
  double aoa=.03,ricean_factor=0.5;
  int channel_length;
  struct complex **ch;
  unsigned char pbch_pdu[6];
  int sync_pos, sync_pos_slot;
  FILE *rx_frame_file;
  int result;
  int freq_offset;
  int subframe_offset;
  char fname[40], vname[40];
  int trial, n_errors=0;
  unsigned int nb_rb = 25;
  unsigned int first_rb = 0;
  unsigned int eNb_id = 0;
  unsigned int slot_offset;
  int n_frames;

  int slot,last_slot, next_slot;

  double nf[2] = {3.0,3.0}; //currently unused
  double ip =0.0;
  double N0W, path_loss, path_loss_dB, tx_pwr, rx_pwr;
  int rx_pwr2;

  unsigned char first_call = 1;

  char stats_buffer[4096];
  int len;
  unsigned char target_dl_mcs=4;
  unsigned char target_ul_mcs=2;

  unsigned int rx_gain;

  unsigned char rate_adaptation_flag;

  unsigned char transmission_mode;

#ifdef EMOS
  fifo_dump_emos emos_dump;
#endif
  
  if (argc>1)
    transmission_mode = atoi(argv[1]);
  else
    transmission_mode = 2;

  if (argc>2)
    target_dl_mcs = atoi(argv[1]);
  else
    target_dl_mcs = 0;

  if (argc>3)
    rate_adaptation_flag = (atoi(argv[3]) == 0) ? 0 : 1;
  else
    rate_adaptation_flag = 0;

  if (argc>4)
    n_frames = atoi(argv[4]);
  else
    n_frames = 10;

  channel_length = (int) 11+2*BW*Td;

  PHY_vars = malloc(sizeof(PHY_VARS));
  PHY_config = malloc(sizeof(PHY_CONFIG));
  mac_xface = malloc(sizeof(MAC_xface));

  lte_frame_parms = &(PHY_config->lte_frame_parms);
  lte_ue_common_vars = &(PHY_vars->lte_ue_common_vars);
  lte_ue_dlsch_vars = &(PHY_vars->lte_ue_dlsch_vars[0]);
  lte_ue_dlsch_vars_cntl = &(PHY_vars->lte_ue_dlsch_vars_cntl[0]);
  lte_ue_dlsch_vars_ra = &(PHY_vars->lte_ue_dlsch_vars_ra[0]);
  lte_ue_dlsch_vars_1A = &(PHY_vars->lte_ue_dlsch_vars_1A[0]);
  lte_ue_pbch_vars = &(PHY_vars->lte_ue_pbch_vars[0]);
  lte_ue_pdcch_vars = &(PHY_vars->lte_ue_pdcch_vars[0]);
  lte_eNB_common_vars = &(PHY_vars->lte_eNB_common_vars);
  lte_eNB_ulsch_vars = &(PHY_vars->lte_eNB_ulsch_vars[0]);

  lte_frame_parms->N_RB_DL            = 25;
  lte_frame_parms->N_RB_UL            = 25;
  lte_frame_parms->Ng_times6          = 1;
  lte_frame_parms->Ncp                = 1;
  lte_frame_parms->Nid_cell           = 0;
  lte_frame_parms->nushift            = 0;
  lte_frame_parms->nb_antennas_tx     = 2;
  lte_frame_parms->nb_antennas_rx     = 2;
  lte_frame_parms->first_dlsch_symbol = 4;
  lte_frame_parms->num_dlsch_symbols  = 6;
  lte_frame_parms->Csrs = 2;
  lte_frame_parms->Bsrs = 0;
  lte_frame_parms->kTC = 0;
  lte_frame_parms->n_RRC = 0;
  lte_frame_parms->mode1_flag = (transmission_mode == 1) ? 1 : 0;

  number_of_cards = 3;

  init_frame_parms(lte_frame_parms);
  
  copy_lte_parms_to_phy_framing(lte_frame_parms, &(PHY_config->PHY_framing));
  
  phy_init_top(NB_ANTENNAS_TX);

  lte_frame_parms->twiddle_fft      = twiddle_fft;
  lte_frame_parms->twiddle_ifft     = twiddle_ifft;
  lte_frame_parms->rev              = rev;
  
  lte_gold(lte_frame_parms);
  generate_ul_ref_sigs();
  generate_ul_ref_sigs_rx();
  generate_64qam_table();
  generate_16qam_table();
  generate_RIV_tables();
  
  generate_pcfich_reg_mapping(lte_frame_parms);
  generate_phich_reg_mapping_ext(lte_frame_parms);

  phy_init_lte_ue(lte_frame_parms,lte_ue_common_vars,lte_ue_dlsch_vars,lte_ue_dlsch_vars_cntl,lte_ue_dlsch_vars_ra,lte_ue_dlsch_vars_1A,lte_ue_pbch_vars,lte_ue_pdcch_vars);
  phy_init_lte_eNB(lte_frame_parms,lte_eNB_common_vars,lte_eNB_ulsch_vars);

  lte_sync_time_init(lte_frame_parms);//,  lte_ue_common_vars);

  dlsch_eNb = (LTE_eNb_DLSCH_t**) malloc16(2*sizeof(LTE_eNb_DLSCH_t*));
  dlsch_ue = (LTE_UE_DLSCH_t**) malloc16(2*sizeof(LTE_UE_DLSCH_t*));

  ulsch_eNb = (LTE_eNb_ULSCH_t**) malloc16(2*sizeof(LTE_eNb_ULSCH_t*));
  ulsch_ue = (LTE_UE_ULSCH_t**) malloc16(2*sizeof(LTE_UE_ULSCH_t*));

  for (i=0;i<2;i++) {
    dlsch_eNb[i] = new_eNb_dlsch(1,8);
    if (!dlsch_eNb[i]) {
      msg("Can't get eNb dlsch structures\n");
      exit(-1);
    }
    else
      msg("dlsch_eNb[%d] => %p\n",i,dlsch_eNb[i]);

    dlsch_ue[i]  = new_ue_dlsch(1,8);
    if (!dlsch_ue) {
      msg("Can't get ue dlsch structures\n");
      exit(-1);
    }
    else
      msg("dlsch_ue[%d] => %p\n",i,dlsch_ue[i]);
  }
  ulsch_eNb[0] = new_eNb_ulsch(3);
  if (!ulsch_eNb[0]) {
    msg("Can't get eNb ulsch structures\n");
    exit(-1);
  }
  ulsch_ue[0]  = new_ue_ulsch(3);
  if (!ulsch_ue[0]) {
    msg("Can't get ue ulsch structures\n");
    exit(-1);
  }
  
  dlsch_eNb_cntl = new_eNb_dlsch(1,1);
  dlsch_ue_cntl  = new_ue_dlsch(1,1);

  dlsch_eNb_1A = new_eNb_dlsch(1,1);
  dlsch_ue_1A  = new_ue_dlsch(1,1);

  dlsch_eNb_ra = new_eNb_dlsch(1,1);
  dlsch_ue_ra  = new_ue_dlsch(1,1);

  // init DCI structures for testing
  UL_alloc_pdu.type    = 0;
  UL_alloc_pdu.hopping = 0;
  UL_alloc_pdu.rballoc = UL_RB_ALLOC;
  UL_alloc_pdu.mcs     = 1;
  UL_alloc_pdu.ndi     = 1;
  UL_alloc_pdu.TPC     = 0;
  UL_alloc_pdu.cqi_req = 1;

  CCCH_alloc_pdu.type               = 1;
  CCCH_alloc_pdu.vrb_type           = 0;
  CCCH_alloc_pdu.rballoc            = CCCH_RB_ALLOC;
  CCCH_alloc_pdu.ndi      = 1;
  CCCH_alloc_pdu.rv       = 1;
  CCCH_alloc_pdu.mcs      = 1;
  CCCH_alloc_pdu.harq_pid = 0;
  CCCH_alloc_pdu.TPC      = 1;      // set to 3 PRB

  DLSCH_alloc_pdu1A.type               = 1;
  DLSCH_alloc_pdu1A.vrb_type           = 0;
  DLSCH_alloc_pdu1A.rballoc            = CCCH_RB_ALLOC;
  DLSCH_alloc_pdu1A.ndi      = 1;
  DLSCH_alloc_pdu1A.rv       = 1;
  DLSCH_alloc_pdu1A.mcs      = 0;
  DLSCH_alloc_pdu1A.harq_pid = 0;
  DLSCH_alloc_pdu1A.TPC      = 1;   // set to 3 PRB

  RA_alloc_pdu.type               = 1;
  RA_alloc_pdu.vrb_type           = 0;
  RA_alloc_pdu.rballoc            = RA_RB_ALLOC;
  RA_alloc_pdu.ndi      = 1;
  RA_alloc_pdu.rv       = 1;
  RA_alloc_pdu.mcs      = 1;
  RA_alloc_pdu.harq_pid = 0;
  RA_alloc_pdu.TPC      = 1;

  printf("CCCH_RB_ALLOC = %d\n",CCCH_RB_ALLOC);

  DLSCH_alloc_pdu2.rah              = 0;
  DLSCH_alloc_pdu2.rballoc          = DLSCH_RB_ALLOC;
  DLSCH_alloc_pdu2.TPC              = 0;
  DLSCH_alloc_pdu2.dai              = 0;
  DLSCH_alloc_pdu2.harq_pid         = 0;
  DLSCH_alloc_pdu2.tb_swap          = 0;
  DLSCH_alloc_pdu2.mcs1             = 4;
  DLSCH_alloc_pdu2.ndi1             = 1;
  DLSCH_alloc_pdu2.rv1              = 0;
  // Forget second codeword
  if (transmission_mode == 6)
    DLSCH_alloc_pdu2.tpmi           = 5;  // PUSCH_PRECODING0
  else
    DLSCH_alloc_pdu2.tpmi             = 0;


#ifdef IFFT_FPGA
  txdata    = (int **)malloc16(2*sizeof(int*));
  txdata[0] = (int *)malloc16(FRAME_LENGTH_BYTES);
  txdata[1] = (int *)malloc16(FRAME_LENGTH_BYTES);

  bzero(txdata[0],FRAME_LENGTH_BYTES);
  bzero(txdata[1],FRAME_LENGTH_BYTES);

  txdataF2    = (int **)malloc16(2*sizeof(int*));
  txdataF2[0] = (int *)malloc16(FRAME_LENGTH_BYTES_NO_PREFIX);
  txdataF2[1] = (int *)malloc16(FRAME_LENGTH_BYTES_NO_PREFIX);

  bzero(txdataF2[0],FRAME_LENGTH_BYTES_NO_PREFIX);
  bzero(txdataF2[1],FRAME_LENGTH_BYTES_NO_PREFIX);
#endif
  
  s_re = malloc(2*sizeof(double*));
  s_im = malloc(2*sizeof(double*));
  r_re = malloc(2*sizeof(double*));
  r_im = malloc(2*sizeof(double*));
  
  for (i=0;i<2;i++) {

    s_re[i] = malloc(FRAME_LENGTH_COMPLEX_SAMPLES*sizeof(double));
    bzero(s_re[i],FRAME_LENGTH_COMPLEX_SAMPLES*sizeof(double));
    s_im[i] = malloc(FRAME_LENGTH_COMPLEX_SAMPLES*sizeof(double));
    bzero(s_im[i],FRAME_LENGTH_COMPLEX_SAMPLES*sizeof(double));
    r_re[i] = malloc(FRAME_LENGTH_COMPLEX_SAMPLES*sizeof(double));
    bzero(r_re[i],FRAME_LENGTH_COMPLEX_SAMPLES*sizeof(double));
    r_im[i] = malloc(FRAME_LENGTH_COMPLEX_SAMPLES*sizeof(double));
    bzero(r_im[i],FRAME_LENGTH_COMPLEX_SAMPLES*sizeof(double));
  }

  ch = (struct complex**) malloc(4 * sizeof(struct complex*));
  for (i = 0; i<4; i++)
    ch[i] = (struct complex*) malloc(channel_length * sizeof(struct complex));

  randominit(0);
  set_taus_seed(0);

  openair_daq_vars.tdd = 1;
  openair_daq_vars.rx_gain_mode = DAQ_AGC_ON;
  PHY_vars->rx_total_gain_dB=140;
  PHY_vars->rx_total_gain_eNB_dB=150;

  UE_mode = PRACH;
  lte_ue_pdcch_vars[0]->crnti = 0x1234;

  if ((transmission_mode != 1) && (transmission_mode != 6))
    openair_daq_vars.dlsch_transmission_mode = 2;
  else
    openair_daq_vars.dlsch_transmission_mode = transmission_mode;


  openair_daq_vars.target_ue_dl_mcs = target_dl_mcs;
  openair_daq_vars.target_ue_ul_mcs = target_ul_mcs;
  openair_daq_vars.dlsch_rate_adaptation = rate_adaptation_flag;

  openair_daq_vars.ue_ul_nb_rb = 2;


  l2_init();
  mac_xface->mrbch_phy_sync_failure(0,0);
  mac_xface->chbch_phy_sync_success(1,0);
  for (mac_xface->frame=0; mac_xface->frame<n_frames; mac_xface->frame++) {

    for (slot=0 ; slot<20 ; slot++) {
      last_slot = (slot - 1)%20;
      if (last_slot <0)
	last_slot+=20;
      next_slot = (slot + 1)%20;

      printf("Frame %d, slot %d : eNB procedures (UE_id %x)\n",mac_xface->frame,slot,eNB_UE_stats[0].UE_id[0]);
      mac_xface->is_cluster_head = 1;

      //      mac_xface->macphy_scheduler(last_slot);      
      //	if(mac_xface->frame % 1024 == 0){
      len = openair2_stats_read(stats_buffer, NULL, 0, 4096);//STATS_BUF_LEN);
      stats_buffer[len] = '\0';
      puts(stats_buffer);
      //	}

      phy_procedures_lte(last_slot,next_slot);
      len = chbch_stats_read(stats_buffer,NULL,0,4096);
      printf("%s\n\n",stats_buffer);

      printf("Frame %d, slot %d : UE procedures (Power offset %d, Mode %s, t_CRNTI %x)\n",
	     mac_xface->frame,slot,
	     ulsch_ue[0]->power_offset,
	     mode_string[UE_mode],
	     lte_ue_pdcch_vars[0]->crnti);
      mac_xface->is_cluster_head = 0;
      phy_procedures_lte(last_slot,next_slot);
      len = chbch_stats_read(stats_buffer,NULL,0,4096);
      printf("%s\n",stats_buffer);

      //      write_output("eNb_txsigF0.m","eNb_txsF0", lte_eNB_common_vars->txdataF[eNb_id][0],300*120,1,4);
      //      write_output("eNb_txsigF1.m","eNb_txsF1", lte_eNB_common_vars->txdataF[eNb_id][1],300*120,1,4);

      if (subframe_select_tdd(lte_frame_parms->tdd_config,next_slot>>1) == SF_DL) {
	txdataF = lte_eNB_common_vars->txdataF[eNb_id];
#ifndef IFFT_FPGA
	txdata = lte_eNB_common_vars->txdata[eNb_id];
#endif
      }
      else if (subframe_select_tdd(lte_frame_parms->tdd_config,next_slot>>1) == SF_UL) {
	txdataF = lte_ue_common_vars->txdataF;
#ifndef IFFT_FPGA
	txdata = lte_ue_common_vars->txdata;
#endif
      }
      else //it must be a special subframe
	if (next_slot%2==0) {//DL part
	  txdataF = lte_eNB_common_vars->txdataF[eNb_id];
#ifndef IFFT_FPGA
	  txdata = lte_eNB_common_vars->txdata[eNb_id];
#endif
	}
	else {// UL part
	  txdataF = lte_ue_common_vars->txdataF;
#ifndef IFFT_FPGA
	  txdata = lte_ue_common_vars->txdata;
#endif
	}


#ifdef IFFT_FPGA

      slot_offset = (next_slot)*(lte_frame_parms->N_RB_DL*12)*((lte_frame_parms->Ncp==1) ? 6 : 7);

      //write_output("eNb_txsigF0.m","eNb_txsF0", lte_eNB_common_vars->txdataF[eNb_id][0],300*120,1,4);
      //write_output("eNb_txsigF1.m","eNb_txsF1", lte_eNB_common_vars->txdataF[eNb_id][1],300*120,1,4);

      
      // do talbe lookup and write results to txdataF2
      for (aa=0;aa<lte_frame_parms->nb_antennas_tx;aa++) {

	l = slot_offset;	
	for (i=0;i<NUMBER_OF_OFDM_CARRIERS*((lte_frame_parms->Ncp==1) ? 6 : 7);i++) 
	  if ((i%512>=1) && (i%512<=150))
	    txdataF2[aa][i] = ((int*)mod_table)[txdataF[aa][l++]];
	  else if (i%512>=362)
	    txdataF2[aa][i] = ((int*)mod_table)[txdataF[aa][l++]];
	  else 
	    txdataF2[aa][i] = 0;

      }
      
#ifdef DEBUG_PHY
      if (next_slot <= 1) {
	sprintf(fname,"eNb_frame%d_slot%d_txsigF20.m",mac_xface->frame,next_slot);
	write_output(fname,"eNb_txsF0",txdataF2[0],512*6,1,1);
	sprintf(fname,"eNb_frame%d_slot%d_txsigF21.m",mac_xface->frame,next_slot);
	write_output(fname,"eNb_txsF1",txdataF2[1],512*6,1,1);
      }
#endif
      
      for (aa=0; aa<lte_frame_parms->nb_antennas_tx; aa++) 
	PHY_ofdm_mod(txdataF2[aa],        // input
		     txdata[aa],         // output
		     lte_frame_parms->log2_symbol_size,                // log2_fft_size
		     (lte_frame_parms->Ncp==1) ? 6 : 7,                 // number of symbols
		     lte_frame_parms->nb_prefix_samples,               // number of prefix samples
		     lte_frame_parms->twiddle_ifft,  // IFFT twiddle factors
		     lte_frame_parms->rev,           // bit-reversal permutation
		     CYCLIC_PREFIX);
      
#else

      slot_offset = (next_slot)*(lte_frame_parms->ofdm_symbol_size)*((lte_frame_parms->Ncp==1) ? 6 : 7);

      //printf("Copying TX buffer for slot %d (%d) (%p,%p)\n",next_slot,slot_offset,txdataF,txdata);

#ifdef DEBUG_PHY
      if (next_slot <= 1) {
	sprintf(fname,"eNb_frame%d_slot%d_txsigF0.m",mac_xface->frame,next_slot);
	write_output(fname,"eNb_txsF0",&txdataF[0][slot_offset],512*12,1,1);
	sprintf(fname,"eNb_frame%d_slot%d_txsigF1.m",mac_xface->frame,next_slot);
	write_output(fname,"eNb_txsF1",&txdataF[1][slot_offset],512*12,1,1);
      }

      if (next_slot == 3) {
	sprintf(fname,"UE_frame%d_txsigF0.m",mac_xface->frame);
	write_output(fname,"UE_txsF0",&txdataF[0][slot_offset],512*12,1,1);
	sprintf(fname,"UE_frame%d_txsigF1.m",mac_xface->frame);
	write_output(fname,"UE_txsF1",&txdataF[1][slot_offset],512*12,1,1);
      }
#endif

      for (aa=0; aa<lte_frame_parms->nb_antennas_tx; aa++) {
	PHY_ofdm_mod(&txdataF[aa][slot_offset],        // input
		     txdata[aa],         // output
		     lte_frame_parms->log2_symbol_size,                // log2_fft_size
		     (lte_frame_parms->Ncp==1) ? 6 : 7,                 // number of symbols
		     lte_frame_parms->nb_prefix_samples,               // number of prefix samples
		     lte_frame_parms->twiddle_ifft,  // IFFT twiddle factors
		     lte_frame_parms->rev,           // bit-reversal permutation
		     CYCLIC_PREFIX);
      }  
#endif

#ifdef DEBUG_PHY
      if (next_slot <= 1) {
	sprintf(fname,"eNb_frame%d_slot%d_txsig0.m",mac_xface->frame,next_slot);
        write_output(fname,"eNb_txs0",txdata[0],640*12,1,1);
	sprintf(fname,"eNb_frame%d_slot%d_txsig1.m",mac_xface->frame,next_slot);
        write_output(fname,"eNb_txs1",txdata[1],640*12,1,1);
      }
      
      if (next_slot == 3) {
	sprintf(fname,"UE_frame%d_slot%d_txsig0.m",mac_xface->frame,next_slot);
	write_output(fname,"UE_txs0",txdata[0],640*12,1,1);
	sprintf(fname,"UE_frame%d_slot%d_txsig1.m",mac_xface->frame,next_slot);
	write_output(fname,"UE_txs1",txdata[1],640*12,1,1);
      }
#endif


#ifdef RF
      tx_pwr = dac_fixed_gain(s_re,
			      s_im,
			      txdata,
			      2,
			      lte_frame_parms->samples_per_tti>>1,
			      14,
			      0);
      printf("tx_pwr %f dB for slot %d (subframe %d)\n",10*log10(tx_pwr),next_slot,next_slot>>1);
#else
      for (i=0;i<(lte_frame_parms->samples_per_tti>>1);i++) {
	for (aa=0;aa<lte_frame_parms->nb_antennas_tx;aa++) {
	  s_re[aa][i] = ((double)(((short *)txdata[aa]))[(i<<1)]);
	  s_im[aa][i] = ((double)(((short *)txdata[aa]))[(i<<1)+1]);
	}
      }
#endif

      //      printf("channel for slot %d (subframe %d)\n",next_slot,next_slot>>1);
      multipath_channel(ch,s_re,s_im,r_re,r_im,
			amps,Td,BW,ricean_factor,aoa,
			lte_frame_parms->nb_antennas_tx,
			lte_frame_parms->nb_antennas_rx,
			OFDM_SYMBOL_SIZE_COMPLEX_SAMPLES*(7-lte_frame_parms->Ncp),
			channel_length,
			0,
			1,
			(first_call == 1) ? 1 : 0);
      
      if (first_call == 1)
	first_call = 0;

#ifdef RF
      //      ulsch_ue[0]->power_offset = 0;

      path_loss_dB = -65;

      if ((next_slot > 2) && (next_slot<10)) {
	if (UE_mode == PRACH) // 6 RBs, 23 dBm
	  path_loss_dB += (-20+6.2);  // UE
	else
	  path_loss_dB += (-20.0+(double)ulsch_ue[0]->power_offset);

      }

      if ((next_slot>2) && (next_slot<10)) {
	rx_gain = PHY_vars->rx_total_gain_eNB_dB;
	printf("[RF RX] Slot %d: rx_gain (eNB) %d , path_loss (UE) %f\n",next_slot, rx_gain,path_loss_dB);
      }
      else {
	rx_gain = PHY_vars->rx_total_gain_dB;
	printf("[RF RX] Slot %d: rx_gain (UE) %d, path_loss (eNB) %f\n",next_slot, rx_gain,path_loss_dB);
      }

      path_loss    = pow(10,path_loss_dB/10);
      
      //      path_loss_dB = 0;
      //      path_loss = 1;
      

      for (i=0;i<(lte_frame_parms->samples_per_tti>>1);i++) {
	for (aa=0;aa<lte_frame_parms->nb_antennas_rx;aa++) {
	  r_re[aa][i]=r_re[aa][i]*sqrt(path_loss); 
	  r_im[aa][i]=r_im[aa][i]*sqrt(path_loss); 
	  
	}
      }
      
      
      // RF model


      rf_rx(r_re,
	    r_im,
	    NULL,
	    NULL,
	    0,
	    lte_frame_parms->nb_antennas_rx,
	    lte_frame_parms->samples_per_tti>>1,
	    1.0/7.68e6 * 1e9,  // sampling time (ns)
	    0.0,               // freq offset (Hz) (-20kHz..20kHz)
	    0.0,               // drift (Hz) NOT YET IMPLEMENTED
	    nf,                // noise_figure NOT YET IMPLEMENTED
	    (double)rx_gain - 72.247,   // rx_gain (dB)
	    200,               // IP3_dBm (dBm)
	    &ip,               // initial phase
	    30.0e3,            // pn_cutoff (kHz)
	    -500.0,            // pn_amp (dBc) default: 50
	    0.0,               // IQ imbalance (dB),
	    0.0);              // IQ phase imbalance (rad)
      rx_pwr = signal_energy_fp(r_re,r_im,lte_frame_parms->nb_antennas_rx,lte_frame_parms->samples_per_tti>>1,0);
 
      printf("rx_pwr (ADC in) %f dB for slot %d (subframe %d)\n",10*log10(rx_pwr),next_slot,next_slot>>1);  
#endif

      if (subframe_select_tdd(lte_frame_parms->tdd_config,next_slot>>1) == SF_DL)
	rxdata = lte_ue_common_vars->rxdata;
      else if (subframe_select_tdd(lte_frame_parms->tdd_config,next_slot>>1) == SF_UL)
	rxdata = lte_eNB_common_vars->rxdata[eNb_id];
      else //it must be a special subframe
	if (next_slot%2==0) //DL part
	  rxdata = lte_ue_common_vars->rxdata;
	else // UL part
	  rxdata = lte_eNB_common_vars->rxdata[eNb_id];

      slot_offset = (next_slot)*(lte_frame_parms->samples_per_tti>>1);

#ifdef RF
      adc(r_re,
	  r_im,
	  0,
	  slot_offset,
	  rxdata,
	  2,
	  lte_frame_parms->samples_per_tti>>1,
	  12);
  
      rx_pwr2 = signal_energy(rxdata[0]+slot_offset,lte_frame_parms->samples_per_tti>>1);
  
      printf("rx_pwr (ADC out) %f dB (%d) for slot %d (subframe %d)\n",10*log10((double)rx_pwr2),rx_pwr2,next_slot,next_slot>>1);  

#else
      for (i=0; i<(lte_frame_parms->samples_per_tti>>1); i++) {
	for (aa=0;aa<lte_frame_parms->nb_antennas_rx;aa++) {
	  ((short*) rxdata[aa])[2*slot_offset + (2*i)]   = (short) ((r_re[aa][i]) + sqrt(sigma2/2)*gaussdouble(0.0,1.0));
	  ((short*) rxdata[aa])[2*slot_offset + (2*i)+1] = (short) ((r_im[aa][i]) + sqrt(sigma2/2)*gaussdouble(0.0,1.0));
     
	  /* 
	     if ((next_slot==4) && ((i%16)==0))
	     printf("rxdata (slot_offset %d): %d:%d => %d,%d\n",slot_offset,aa,i,
	     ((short *)rxdata[aa])[slot_offset + (2*i)],
	     ((short *)rxdata[aa])[slot_offset + 1+(2*i)]);
	  */
	}
      }
#endif

      //#ifdef DEBUG_PHY
      

  
      
      /*
	if (next_slot == 5) {
	sprintf(fname,"eNB_frame%d_rxsig0_subframe2.m",mac_xface->frame);
	write_output(fname,"eNB_rxs0",&rxdata[0][2*lte_frame_parms->samples_per_tti],640*12,1,1);
	sprintf(fname,"eNB_frame%d_rxsig1_subframe2.m",mac_xface->frame);
	write_output(fname,"eNB_rxs1",&rxdata[1][2*lte_frame_parms->samples_per_tti],640*12,1,1);
	}
      */
      if ((last_slot == 19) && (mac_xface->frame == 1)) {
	
	write_output("UE_rxsig0.m","UE_rxs0", lte_ue_common_vars->rxdata[0],FRAME_LENGTH_COMPLEX_SAMPLES,1,1);
	write_output("UE_rxsig1.m","UE_rxs1", lte_ue_common_vars->rxdata[1],FRAME_LENGTH_COMPLEX_SAMPLES,1,1);
	write_output("eNb_rxsig0.m","eNb_rxs0", lte_eNB_common_vars->rxdata[eNb_id][0],FRAME_LENGTH_COMPLEX_SAMPLES,1,1);
	write_output("eNb_rxsig1.m","eNb_rxs1", lte_eNB_common_vars->rxdata[eNb_id][1],FRAME_LENGTH_COMPLEX_SAMPLES,1,1);
      }
      //#endif

      /*
      // optional: read rx_frame from file
      if ((rx_frame_file = fopen("rx_frame.dat","r")) == NULL)
      {
      printf("[openair][CHBCH_TEST][INFO] Cannot open rx_frame.m data file\n");
      exit(0);
      }
  
      result = fread((void *)PHY_vars->rx_vars[0].RX_DMA_BUFFER,4,FRAME_LENGTH_COMPLEX_SAMPLES,rx_frame_file);
      printf("Read %d bytes\n",result);
      result = fread((void *)PHY_vars->rx_vars[1].RX_DMA_BUFFER,4,FRAME_LENGTH_COMPLEX_SAMPLES,rx_frame_file);
      printf("Read %d bytes\n",result);

      fclose(rx_frame_file);
      */



    }
  }
  /*
    write_output("rxsigF0.m","rxsF0", lte_eNB_common_vars->rxdataF[0][0],512*12*2,2,1);
    write_output("rxsigF1.m","rxsF1", lte_eNB_common_vars->rxdataF[0][1],512*12*2,2,1);
  */
  /*
  write_output("srs_seq.m","srs",lte_eNB_common_vars->srs,2*lte_frame_parms->ofdm_symbol_size,2,1);
  write_output("srs_est0.m","srsest0",lte_eNB_common_vars->srs_ch_estimates[0][0],512,1,1);
  write_output("srs_est1.m","srsest1",lte_eNB_common_vars->srs_ch_estimates[0][1],512,1,1);
  write_output("rxsigF0_ext.m","rxsF0_ext", lte_eNB_ulsch_vars[0]->rxdataF_ext[0][0],300*12*2,2,1);
  write_output("rxsigF1_ext.m","rxsF1_ext", lte_eNB_ulsch_vars[0]->rxdataF_ext[0][1],300*12*2,2,1);
  write_output("drs_est0.m","drsest0",lte_eNB_ulsch_vars[0]->drs_ch_estimates[0][0],300*12,1,1);
  write_output("drs_est1.m","drsest1",lte_eNB_ulsch_vars[0]->drs_ch_estimates[0][1],300*12,1,1);

  write_output("PBCH_rxF0_ext.m","pbch0_ext",lte_ue_pbch_vars[0]->rxdataF_ext[0],12*4*6,1,1);
  write_output("PBCH_rxF1_ext.m","pbch1_ext",lte_ue_pbch_vars[0]->rxdataF_ext[1],12*4*6,1,1);
  write_output("PBCH_rxF0_comp.m","pbch0_comp",lte_ue_pbch_vars[0]->rxdataF_comp[0],12*4*6,1,1);
  write_output("PBCH_rxF1_comp.m","pbch1_comp",lte_ue_pbch_vars[0]->rxdataF_comp[1],12*4*6,1,1);
  write_output("PBCH_rxF_llr.m","pbch_llr",lte_ue_pbch_vars[0]->llr,12*2*6*2,1,0);
  */

#ifdef IFFT_FPGA
  free(txdataF2[0]);
  free(txdataF2[1]);
  free(txdataF2);
  free(txdata[0]);
  free(txdata[1]);
  free(txdata);
#endif 

  for (i=0;i<2;i++) {
    free(s_re[i]);
    free(s_im[i]);
    free(r_re[i]);
    free(r_im[i]);
  }
  free(s_re);
  free(s_im);
  free(r_re);
  free(r_im);
  
  lte_sync_time_free();

  return(n_errors);
}
   


/*  
    for (i=1;i<4;i++)
    memcpy((void *)&PHY_vars->tx_vars[0].TX_DMA_BUFFER[i*12*OFDM_SYMBOL_SIZE_COMPLEX_SAMPLES_NO_PREFIX*2],
    (void *)&PHY_vars->tx_vars[0].TX_DMA_BUFFER[0],
    12*OFDM_SYMBOL_SIZE_SAMPLES_NO_PREFIX*2);
*/

