read_verilog test.v
synth
abc -g gates
splitnets -ports -format _
clean_zerowidth
clean -purge
write_verilog -simple-lhs -noattr out.v
