/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [24:0] _02_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire [18:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [16:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire [13:0] celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_3z ^ celloutsig_0_1z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[79]);
  assign celloutsig_1_2z = ~(in_data[100] ^ celloutsig_1_1z);
  assign celloutsig_1_12z = ~(_00_ ^ celloutsig_1_8z[2]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z ^ celloutsig_0_2z[16]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _01_ <= 7'h00;
    else _01_ <= in_data[45:39];
  reg [24:0] _09_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 25'h0000000;
    else _09_ <= { in_data[161:160], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign { _02_[24:8], _00_, _02_[6:0] } = _09_;
  assign celloutsig_0_11z = { celloutsig_0_2z[17:12], celloutsig_0_7z } & { _01_[6:1], celloutsig_0_8z };
  assign celloutsig_1_8z = { in_data[137:127], celloutsig_1_5z } / { 1'h1, celloutsig_1_5z[4:3], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_10z[8:0], celloutsig_1_6z } == { celloutsig_1_11z[8:0], celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_2z[10:4], celloutsig_0_4z } <= { celloutsig_0_6z[10:5], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[144:141] % { 1'h1, in_data[129:127] };
  assign celloutsig_1_10z = { _02_[1], celloutsig_1_5z, celloutsig_1_0z } % { 1'h1, celloutsig_1_8z[2:1], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_18z = in_data[123:110] % { 1'h1, _00_, _02_[6:1], celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_9z[1], celloutsig_1_8z } % { 1'h1, celloutsig_1_14z[4:1], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_1_5z = - { in_data[106:103], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_6z = & in_data[122:119];
  assign celloutsig_0_0z = ~^ in_data[63:61];
  assign celloutsig_0_7z = ~^ celloutsig_0_6z[12:2];
  assign celloutsig_1_1z = ~^ in_data[146:142];
  assign celloutsig_0_6z = { celloutsig_0_2z[15:0], celloutsig_0_1z } >> in_data[72:56];
  assign celloutsig_1_7z = { in_data[124:122], celloutsig_1_6z, celloutsig_1_2z } >> celloutsig_1_5z[4:0];
  assign celloutsig_0_2z = in_data[20:2] - { in_data[85:69], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_9z = celloutsig_1_8z[3:1] - celloutsig_1_8z[9:7];
  assign celloutsig_1_16z = celloutsig_1_5z[5:2] - { celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_1_14z = { celloutsig_1_11z[0], celloutsig_1_13z, celloutsig_1_0z } ~^ in_data[109:104];
  assign celloutsig_0_10z = { in_data[33:27], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z } ^ { celloutsig_0_2z[8:0], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_7z[3:0], celloutsig_1_7z, celloutsig_1_1z } ^ { celloutsig_1_0z[1], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z };
  assign _02_[7] = _00_;
  assign { out_data[141:128], out_data[113:96], out_data[42:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
