Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr  4 20:56:56 2023
| Host         : LAPTOP-II37PGUL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mips_top_control_sets_placed.rpt
| Design       : mips_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              27 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------+------------------------------------+------------------+----------------+
|     Clock Signal     |                Enable Signal                |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------------------+------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | BTNL_IBUF                                   | Mips/DataPath/ProgramCounter/SR[0] |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | Mips/DataPath/ProgramCounter/pc_reg[5]_4[0] | BTNC_IBUF                          |                4 |             12 |
|  CLK100MHZ_IBUF_BUFG | Mem/ioread/led[11]_i_1_n_0                  |                                    |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | BTNR_IBUF                                   | BTNC_IBUF                          |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG |                                             | BTNC_IBUF                          |               10 |             27 |
|                      | Mips/DataPath/ProgramCounter/mwrite         |                                    |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG | Mips/DataPath/ProgramCounter/we3            |                                    |               12 |             96 |
+----------------------+---------------------------------------------+------------------------------------+------------------+----------------+


