<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86ISelLowering.h source code [llvm/llvm/lib/Target/X86/X86ISelLowering.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MaskedTruncSStoreSDNode,llvm::MaskedTruncUSStoreSDNode,llvm::TruncSStoreSDNode,llvm::TruncUSStoreSDNode,llvm::X86ISD::NodeType,llvm::X86MaskedGatherSDNode,llvm::X86MaskedGatherScatterSDNode,llvm::X86MaskedScatterSDNode,llvm::X86MaskedStoreSDNode,llvm::X86StoreSDNode,llvm::X86TargetLowering "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86ISelLowering.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86ISelLowering.h.html'>X86ISelLowering.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86ISelLowering.h - X86 DAG Lowering Interface ----------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the interfaces that X86 uses to lower LLVM code into a</i></td></tr>
<tr><th id="10">10</th><td><i>// selection DAG.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_X86_X86ISELLOWERING_H">LLVM_LIB_TARGET_X86_X86ISELLOWERING_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_X86_X86ISELLOWERING_H" data-ref="_M/LLVM_LIB_TARGET_X86_X86ISELLOWERING_H">LLVM_LIB_TARGET_X86_X86ISELLOWERING_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAG.h.html">"llvm/CodeGen/SelectionDAG.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td>  <b>class</b> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" id="llvm::X86Subtarget">X86Subtarget</a>;</td></tr>
<tr><th id="24">24</th><td>  <b>class</b> <dfn class="type" id="llvm::X86TargetMachine" title='llvm::X86TargetMachine' data-ref="llvm::X86TargetMachine">X86TargetMachine</dfn>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td>  <b>namespace</b> <span class="namespace">X86ISD</span> {</td></tr>
<tr><th id="27">27</th><td>    <i>// X86 Specific DAG Nodes</i></td></tr>
<tr><th id="28">28</th><td>    <b>enum</b> <dfn class="type def" id="llvm::X86ISD::NodeType" title='llvm::X86ISD::NodeType' data-ref="llvm::X86ISD::NodeType">NodeType</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="29">29</th><td>      <i>// Start the numbering where the builtin ops leave off.</i></td></tr>
<tr><th id="30">30</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FIRST_NUMBER" title='llvm::X86ISD::NodeType::FIRST_NUMBER' data-ref="llvm::X86ISD::NodeType::FIRST_NUMBER">FIRST_NUMBER</dfn> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILTIN_OP_END" title='llvm::ISD::NodeType::BUILTIN_OP_END' data-ref="llvm::ISD::NodeType::BUILTIN_OP_END">BUILTIN_OP_END</a>,</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>      <i class="doc">/// Bit scan forward.</i></td></tr>
<tr><th id="33">33</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::BSF" title='llvm::X86ISD::NodeType::BSF' data-ref="llvm::X86ISD::NodeType::BSF">BSF</dfn>,</td></tr>
<tr><th id="34">34</th><td>      <i class="doc">/// Bit scan reverse.</i></td></tr>
<tr><th id="35">35</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::BSR" title='llvm::X86ISD::NodeType::BSR' data-ref="llvm::X86ISD::NodeType::BSR">BSR</dfn>,</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>      <i class="doc">/// Double shift instructions. These correspond to</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">      /// X86::SHLDxx and X86::SHRDxx instructions.</i></td></tr>
<tr><th id="39">39</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SHLD" title='llvm::X86ISD::NodeType::SHLD' data-ref="llvm::X86ISD::NodeType::SHLD">SHLD</dfn>,</td></tr>
<tr><th id="40">40</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SHRD" title='llvm::X86ISD::NodeType::SHRD' data-ref="llvm::X86ISD::NodeType::SHRD">SHRD</dfn>,</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>      <i class="doc">/// Bitwise logical AND of floating point values. This corresponds</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">      /// to X86::ANDPS or X86::ANDPD.</i></td></tr>
<tr><th id="44">44</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FAND" title='llvm::X86ISD::NodeType::FAND' data-ref="llvm::X86ISD::NodeType::FAND">FAND</dfn>,</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>      <i class="doc">/// Bitwise logical OR of floating point values. This corresponds</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">      /// to X86::ORPS or X86::ORPD.</i></td></tr>
<tr><th id="48">48</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FOR" title='llvm::X86ISD::NodeType::FOR' data-ref="llvm::X86ISD::NodeType::FOR">FOR</dfn>,</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>      <i class="doc">/// Bitwise logical XOR of floating point values. This corresponds</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">      /// to X86::XORPS or X86::XORPD.</i></td></tr>
<tr><th id="52">52</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FXOR" title='llvm::X86ISD::NodeType::FXOR' data-ref="llvm::X86ISD::NodeType::FXOR">FXOR</dfn>,</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>      <i class="doc">///  Bitwise logical ANDNOT of floating point values. This</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">      /// corresponds to X86::ANDNPS or X86::ANDNPD.</i></td></tr>
<tr><th id="56">56</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FANDN" title='llvm::X86ISD::NodeType::FANDN' data-ref="llvm::X86ISD::NodeType::FANDN">FANDN</dfn>,</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>      <i class="doc">/// These operations represent an abstract X86 call</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">      /// instruction, which includes a bunch of information.  In particular the</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">      /// operands of these node are:</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">      ///</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">      ///     #0 - The incoming token chain</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">      ///     #1 - The callee</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">      ///     #2 - The number of arg bytes the caller pushes on the stack.</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">      ///     #3 - The number of arg bytes the callee pops off the stack.</i></td></tr>
<tr><th id="66">66</th><td><i class="doc">      ///     #4 - The value to pass in AL/AX/EAX (optional)</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">      ///     #5 - The value to pass in DL/DX/EDX (optional)</i></td></tr>
<tr><th id="68">68</th><td><i class="doc">      ///</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">      /// The result values of these nodes are:</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">      ///</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">      ///     #0 - The outgoing token chain</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">      ///     #1 - The first register result value (optional)</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">      ///     #2 - The second register result value (optional)</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">      ///</i></td></tr>
<tr><th id="75">75</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CALL" title='llvm::X86ISD::NodeType::CALL' data-ref="llvm::X86ISD::NodeType::CALL">CALL</dfn>,</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>      <i class="doc">/// Same as call except it adds the NoTrack prefix.</i></td></tr>
<tr><th id="78">78</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::NT_CALL" title='llvm::X86ISD::NodeType::NT_CALL' data-ref="llvm::X86ISD::NodeType::NT_CALL">NT_CALL</dfn>,</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>      <i class="doc">/// X86 compare and logical compare instructions.</i></td></tr>
<tr><th id="81">81</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CMP" title='llvm::X86ISD::NodeType::CMP' data-ref="llvm::X86ISD::NodeType::CMP">CMP</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::COMI" title='llvm::X86ISD::NodeType::COMI' data-ref="llvm::X86ISD::NodeType::COMI">COMI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::UCOMI" title='llvm::X86ISD::NodeType::UCOMI' data-ref="llvm::X86ISD::NodeType::UCOMI">UCOMI</dfn>,</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>      <i class="doc">/// X86 bit-test instructions.</i></td></tr>
<tr><th id="84">84</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::BT" title='llvm::X86ISD::NodeType::BT' data-ref="llvm::X86ISD::NodeType::BT">BT</dfn>,</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>      <i class="doc">/// X86 SetCC. Operand 0 is condition code, and operand 1 is the EFLAGS</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">      /// operand, usually produced by a CMP instruction.</i></td></tr>
<tr><th id="88">88</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SETCC" title='llvm::X86ISD::NodeType::SETCC' data-ref="llvm::X86ISD::NodeType::SETCC">SETCC</dfn>,</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>      <i class="doc">/// X86 Select</i></td></tr>
<tr><th id="91">91</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SELECTS" title='llvm::X86ISD::NodeType::SELECTS' data-ref="llvm::X86ISD::NodeType::SELECTS">SELECTS</dfn>,</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>      <i>// Same as SETCC except it's materialized with a sbb and the value is all</i></td></tr>
<tr><th id="94">94</th><td><i>      // one's or all zero's.</i></td></tr>
<tr><th id="95">95</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SETCC_CARRY" title='llvm::X86ISD::NodeType::SETCC_CARRY' data-ref="llvm::X86ISD::NodeType::SETCC_CARRY">SETCC_CARRY</dfn>,  <i>// R = carry_bit ? ~0 : 0</i></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>      <i class="doc">/// X86 FP SETCC, implemented with CMP{cc}SS/CMP{cc}SD.</i></td></tr>
<tr><th id="98">98</th><td><i class="doc">      /// Operands are two FP values to compare; result is a mask of</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">      /// 0s or 1s.  Generally DTRT for C/C++ with NaNs.</i></td></tr>
<tr><th id="100">100</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FSETCC" title='llvm::X86ISD::NodeType::FSETCC' data-ref="llvm::X86ISD::NodeType::FSETCC">FSETCC</dfn>,</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>      <i class="doc">/// X86 FP SETCC, similar to above, but with output as an i1 mask and</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">      /// and a version with SAE.</i></td></tr>
<tr><th id="104">104</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FSETCCM" title='llvm::X86ISD::NodeType::FSETCCM' data-ref="llvm::X86ISD::NodeType::FSETCCM">FSETCCM</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FSETCCM_SAE" title='llvm::X86ISD::NodeType::FSETCCM_SAE' data-ref="llvm::X86ISD::NodeType::FSETCCM_SAE">FSETCCM_SAE</dfn>,</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>      <i class="doc">/// X86 conditional moves. Operand 0 and operand 1 are the two values</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">      /// to select from. Operand 2 is the condition code, and operand 3 is the</i></td></tr>
<tr><th id="108">108</th><td><i class="doc">      /// flag operand produced by a CMP or TEST instruction. It also writes a</i></td></tr>
<tr><th id="109">109</th><td><i class="doc">      /// flag result.</i></td></tr>
<tr><th id="110">110</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CMOV" title='llvm::X86ISD::NodeType::CMOV' data-ref="llvm::X86ISD::NodeType::CMOV">CMOV</dfn>,</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>      <i class="doc">/// X86 conditional branches. Operand 0 is the chain operand, operand 1</i></td></tr>
<tr><th id="113">113</th><td><i class="doc">      /// is the block to branch if condition is true, operand 2 is the</i></td></tr>
<tr><th id="114">114</th><td><i class="doc">      /// condition code, and operand 3 is the flag operand produced by a CMP</i></td></tr>
<tr><th id="115">115</th><td><i class="doc">      /// or TEST instruction.</i></td></tr>
<tr><th id="116">116</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::BRCOND" title='llvm::X86ISD::NodeType::BRCOND' data-ref="llvm::X86ISD::NodeType::BRCOND">BRCOND</dfn>,</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>      <i class="doc">/// BRIND node with NoTrack prefix. Operand 0 is the chain operand and</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">      /// operand 1 is the target address.</i></td></tr>
<tr><th id="120">120</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::NT_BRIND" title='llvm::X86ISD::NodeType::NT_BRIND' data-ref="llvm::X86ISD::NodeType::NT_BRIND">NT_BRIND</dfn>,</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>      <i class="doc">/// Return with a flag operand. Operand 0 is the chain operand, operand</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">      /// 1 is the number of bytes of stack to pop.</i></td></tr>
<tr><th id="124">124</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::RET_FLAG" title='llvm::X86ISD::NodeType::RET_FLAG' data-ref="llvm::X86ISD::NodeType::RET_FLAG">RET_FLAG</dfn>,</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>      <i class="doc">/// Return from interrupt. Operand 0 is the number of bytes to pop.</i></td></tr>
<tr><th id="127">127</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::IRET" title='llvm::X86ISD::NodeType::IRET' data-ref="llvm::X86ISD::NodeType::IRET">IRET</dfn>,</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>      <i class="doc">/// Repeat fill, corresponds to X86::REP_STOSx.</i></td></tr>
<tr><th id="130">130</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::REP_STOS" title='llvm::X86ISD::NodeType::REP_STOS' data-ref="llvm::X86ISD::NodeType::REP_STOS">REP_STOS</dfn>,</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>      <i class="doc">/// Repeat move, corresponds to X86::REP_MOVSx.</i></td></tr>
<tr><th id="133">133</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::REP_MOVS" title='llvm::X86ISD::NodeType::REP_MOVS' data-ref="llvm::X86ISD::NodeType::REP_MOVS">REP_MOVS</dfn>,</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>      <i class="doc">/// On Darwin, this node represents the result of the popl</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">      /// at function entry, used for PIC code.</i></td></tr>
<tr><th id="137">137</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::GlobalBaseReg" title='llvm::X86ISD::NodeType::GlobalBaseReg' data-ref="llvm::X86ISD::NodeType::GlobalBaseReg">GlobalBaseReg</dfn>,</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>      <i class="doc">/// A wrapper node for TargetConstantPool, TargetJumpTable,</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">      /// TargetExternalSymbol, TargetGlobalAddress, TargetGlobalTLSAddress,</i></td></tr>
<tr><th id="141">141</th><td><i class="doc">      /// MCSymbol and TargetBlockAddress.</i></td></tr>
<tr><th id="142">142</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::Wrapper" title='llvm::X86ISD::NodeType::Wrapper' data-ref="llvm::X86ISD::NodeType::Wrapper">Wrapper</dfn>,</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>      <i class="doc">/// Special wrapper used under X86-64 PIC mode for RIP</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">      /// relative displacements.</i></td></tr>
<tr><th id="146">146</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::WrapperRIP" title='llvm::X86ISD::NodeType::WrapperRIP' data-ref="llvm::X86ISD::NodeType::WrapperRIP">WrapperRIP</dfn>,</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>      <i class="doc">/// Copies a 64-bit value from the low word of an XMM vector</i></td></tr>
<tr><th id="149">149</th><td><i class="doc">      /// to an MMX vector.</i></td></tr>
<tr><th id="150">150</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MOVDQ2Q" title='llvm::X86ISD::NodeType::MOVDQ2Q' data-ref="llvm::X86ISD::NodeType::MOVDQ2Q">MOVDQ2Q</dfn>,</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>      <i class="doc">/// Copies a 32-bit value from the low word of a MMX</i></td></tr>
<tr><th id="153">153</th><td><i class="doc">      /// vector to a GPR.</i></td></tr>
<tr><th id="154">154</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MMX_MOVD2W" title='llvm::X86ISD::NodeType::MMX_MOVD2W' data-ref="llvm::X86ISD::NodeType::MMX_MOVD2W">MMX_MOVD2W</dfn>,</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>      <i class="doc">/// Copies a GPR into the low 32-bit word of a MMX vector</i></td></tr>
<tr><th id="157">157</th><td><i class="doc">      /// and zero out the high word.</i></td></tr>
<tr><th id="158">158</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MMX_MOVW2D" title='llvm::X86ISD::NodeType::MMX_MOVW2D' data-ref="llvm::X86ISD::NodeType::MMX_MOVW2D">MMX_MOVW2D</dfn>,</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>      <i class="doc">/// Extract an 8-bit value from a vector and zero extend it to</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">      /// i32, corresponds to X86::PEXTRB.</i></td></tr>
<tr><th id="162">162</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PEXTRB" title='llvm::X86ISD::NodeType::PEXTRB' data-ref="llvm::X86ISD::NodeType::PEXTRB">PEXTRB</dfn>,</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>      <i class="doc">/// Extract a 16-bit value from a vector and zero extend it to</i></td></tr>
<tr><th id="165">165</th><td><i class="doc">      /// i32, corresponds to X86::PEXTRW.</i></td></tr>
<tr><th id="166">166</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PEXTRW" title='llvm::X86ISD::NodeType::PEXTRW' data-ref="llvm::X86ISD::NodeType::PEXTRW">PEXTRW</dfn>,</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>      <i class="doc">/// Insert any element of a 4 x float vector into any element</i></td></tr>
<tr><th id="169">169</th><td><i class="doc">      /// of a destination 4 x floatvector.</i></td></tr>
<tr><th id="170">170</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::INSERTPS" title='llvm::X86ISD::NodeType::INSERTPS' data-ref="llvm::X86ISD::NodeType::INSERTPS">INSERTPS</dfn>,</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>      <i class="doc">/// Insert the lower 8-bits of a 32-bit value to a vector,</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">      /// corresponds to X86::PINSRB.</i></td></tr>
<tr><th id="174">174</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PINSRB" title='llvm::X86ISD::NodeType::PINSRB' data-ref="llvm::X86ISD::NodeType::PINSRB">PINSRB</dfn>,</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>      <i class="doc">/// Insert the lower 16-bits of a 32-bit value to a vector,</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">      /// corresponds to X86::PINSRW.</i></td></tr>
<tr><th id="178">178</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PINSRW" title='llvm::X86ISD::NodeType::PINSRW' data-ref="llvm::X86ISD::NodeType::PINSRW">PINSRW</dfn>,</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>      <i class="doc">/// Shuffle 16 8-bit values within a vector.</i></td></tr>
<tr><th id="181">181</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PSHUFB" title='llvm::X86ISD::NodeType::PSHUFB' data-ref="llvm::X86ISD::NodeType::PSHUFB">PSHUFB</dfn>,</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>      <i class="doc">/// Compute Sum of Absolute Differences.</i></td></tr>
<tr><th id="184">184</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PSADBW" title='llvm::X86ISD::NodeType::PSADBW' data-ref="llvm::X86ISD::NodeType::PSADBW">PSADBW</dfn>,</td></tr>
<tr><th id="185">185</th><td>      <i class="doc">/// Compute Double Block Packed Sum-Absolute-Differences</i></td></tr>
<tr><th id="186">186</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::DBPSADBW" title='llvm::X86ISD::NodeType::DBPSADBW' data-ref="llvm::X86ISD::NodeType::DBPSADBW">DBPSADBW</dfn>,</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>      <i class="doc">/// Bitwise Logical AND NOT of Packed FP values.</i></td></tr>
<tr><th id="189">189</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::ANDNP" title='llvm::X86ISD::NodeType::ANDNP' data-ref="llvm::X86ISD::NodeType::ANDNP">ANDNP</dfn>,</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>      <i class="doc">/// Blend where the selector is an immediate.</i></td></tr>
<tr><th id="192">192</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::BLENDI" title='llvm::X86ISD::NodeType::BLENDI' data-ref="llvm::X86ISD::NodeType::BLENDI">BLENDI</dfn>,</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>      <i class="doc">/// Dynamic (non-constant condition) vector blend where only the sign bits</i></td></tr>
<tr><th id="195">195</th><td><i class="doc">      /// of the condition elements are used. This is used to enforce that the</i></td></tr>
<tr><th id="196">196</th><td><i class="doc">      /// condition mask is not valid for generic VSELECT optimizations. This</i></td></tr>
<tr><th id="197">197</th><td><i class="doc">      /// is also used to implement the intrinsics.</i></td></tr>
<tr><th id="198">198</th><td><i class="doc">      /// Operands are in VSELECT order: MASK, TRUE, FALSE</i></td></tr>
<tr><th id="199">199</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::BLENDV" title='llvm::X86ISD::NodeType::BLENDV' data-ref="llvm::X86ISD::NodeType::BLENDV">BLENDV</dfn>,</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>      <i class="doc">/// Combined add and sub on an FP vector.</i></td></tr>
<tr><th id="202">202</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::ADDSUB" title='llvm::X86ISD::NodeType::ADDSUB' data-ref="llvm::X86ISD::NodeType::ADDSUB">ADDSUB</dfn>,</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>      <i>//  FP vector ops with rounding mode.</i></td></tr>
<tr><th id="205">205</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FADD_RND" title='llvm::X86ISD::NodeType::FADD_RND' data-ref="llvm::X86ISD::NodeType::FADD_RND">FADD_RND</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FADDS" title='llvm::X86ISD::NodeType::FADDS' data-ref="llvm::X86ISD::NodeType::FADDS">FADDS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FADDS_RND" title='llvm::X86ISD::NodeType::FADDS_RND' data-ref="llvm::X86ISD::NodeType::FADDS_RND">FADDS_RND</dfn>,</td></tr>
<tr><th id="206">206</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FSUB_RND" title='llvm::X86ISD::NodeType::FSUB_RND' data-ref="llvm::X86ISD::NodeType::FSUB_RND">FSUB_RND</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FSUBS" title='llvm::X86ISD::NodeType::FSUBS' data-ref="llvm::X86ISD::NodeType::FSUBS">FSUBS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FSUBS_RND" title='llvm::X86ISD::NodeType::FSUBS_RND' data-ref="llvm::X86ISD::NodeType::FSUBS_RND">FSUBS_RND</dfn>,</td></tr>
<tr><th id="207">207</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FMUL_RND" title='llvm::X86ISD::NodeType::FMUL_RND' data-ref="llvm::X86ISD::NodeType::FMUL_RND">FMUL_RND</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FMULS" title='llvm::X86ISD::NodeType::FMULS' data-ref="llvm::X86ISD::NodeType::FMULS">FMULS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FMULS_RND" title='llvm::X86ISD::NodeType::FMULS_RND' data-ref="llvm::X86ISD::NodeType::FMULS_RND">FMULS_RND</dfn>,</td></tr>
<tr><th id="208">208</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FDIV_RND" title='llvm::X86ISD::NodeType::FDIV_RND' data-ref="llvm::X86ISD::NodeType::FDIV_RND">FDIV_RND</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FDIVS" title='llvm::X86ISD::NodeType::FDIVS' data-ref="llvm::X86ISD::NodeType::FDIVS">FDIVS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FDIVS_RND" title='llvm::X86ISD::NodeType::FDIVS_RND' data-ref="llvm::X86ISD::NodeType::FDIVS_RND">FDIVS_RND</dfn>,</td></tr>
<tr><th id="209">209</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FMAX_SAE" title='llvm::X86ISD::NodeType::FMAX_SAE' data-ref="llvm::X86ISD::NodeType::FMAX_SAE">FMAX_SAE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FMAXS_SAE" title='llvm::X86ISD::NodeType::FMAXS_SAE' data-ref="llvm::X86ISD::NodeType::FMAXS_SAE">FMAXS_SAE</dfn>,</td></tr>
<tr><th id="210">210</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FMIN_SAE" title='llvm::X86ISD::NodeType::FMIN_SAE' data-ref="llvm::X86ISD::NodeType::FMIN_SAE">FMIN_SAE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FMINS_SAE" title='llvm::X86ISD::NodeType::FMINS_SAE' data-ref="llvm::X86ISD::NodeType::FMINS_SAE">FMINS_SAE</dfn>,</td></tr>
<tr><th id="211">211</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FSQRT_RND" title='llvm::X86ISD::NodeType::FSQRT_RND' data-ref="llvm::X86ISD::NodeType::FSQRT_RND">FSQRT_RND</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FSQRTS" title='llvm::X86ISD::NodeType::FSQRTS' data-ref="llvm::X86ISD::NodeType::FSQRTS">FSQRTS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FSQRTS_RND" title='llvm::X86ISD::NodeType::FSQRTS_RND' data-ref="llvm::X86ISD::NodeType::FSQRTS_RND">FSQRTS_RND</dfn>,</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>      <i>// FP vector get exponent.</i></td></tr>
<tr><th id="214">214</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FGETEXP" title='llvm::X86ISD::NodeType::FGETEXP' data-ref="llvm::X86ISD::NodeType::FGETEXP">FGETEXP</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FGETEXP_SAE" title='llvm::X86ISD::NodeType::FGETEXP_SAE' data-ref="llvm::X86ISD::NodeType::FGETEXP_SAE">FGETEXP_SAE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FGETEXPS" title='llvm::X86ISD::NodeType::FGETEXPS' data-ref="llvm::X86ISD::NodeType::FGETEXPS">FGETEXPS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FGETEXPS_SAE" title='llvm::X86ISD::NodeType::FGETEXPS_SAE' data-ref="llvm::X86ISD::NodeType::FGETEXPS_SAE">FGETEXPS_SAE</dfn>,</td></tr>
<tr><th id="215">215</th><td>      <i>// Extract Normalized Mantissas.</i></td></tr>
<tr><th id="216">216</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VGETMANT" title='llvm::X86ISD::NodeType::VGETMANT' data-ref="llvm::X86ISD::NodeType::VGETMANT">VGETMANT</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VGETMANT_SAE" title='llvm::X86ISD::NodeType::VGETMANT_SAE' data-ref="llvm::X86ISD::NodeType::VGETMANT_SAE">VGETMANT_SAE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VGETMANTS" title='llvm::X86ISD::NodeType::VGETMANTS' data-ref="llvm::X86ISD::NodeType::VGETMANTS">VGETMANTS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VGETMANTS_SAE" title='llvm::X86ISD::NodeType::VGETMANTS_SAE' data-ref="llvm::X86ISD::NodeType::VGETMANTS_SAE">VGETMANTS_SAE</dfn>,</td></tr>
<tr><th id="217">217</th><td>      <i>// FP Scale.</i></td></tr>
<tr><th id="218">218</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SCALEF" title='llvm::X86ISD::NodeType::SCALEF' data-ref="llvm::X86ISD::NodeType::SCALEF">SCALEF</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::SCALEF_RND" title='llvm::X86ISD::NodeType::SCALEF_RND' data-ref="llvm::X86ISD::NodeType::SCALEF_RND">SCALEF_RND</dfn>,</td></tr>
<tr><th id="219">219</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SCALEFS" title='llvm::X86ISD::NodeType::SCALEFS' data-ref="llvm::X86ISD::NodeType::SCALEFS">SCALEFS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::SCALEFS_RND" title='llvm::X86ISD::NodeType::SCALEFS_RND' data-ref="llvm::X86ISD::NodeType::SCALEFS_RND">SCALEFS_RND</dfn>,</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>      <i>// Unsigned Integer average.</i></td></tr>
<tr><th id="222">222</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::AVG" title='llvm::X86ISD::NodeType::AVG' data-ref="llvm::X86ISD::NodeType::AVG">AVG</dfn>,</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>      <i class="doc">/// Integer horizontal add/sub.</i></td></tr>
<tr><th id="225">225</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::HADD" title='llvm::X86ISD::NodeType::HADD' data-ref="llvm::X86ISD::NodeType::HADD">HADD</dfn>,</td></tr>
<tr><th id="226">226</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::HSUB" title='llvm::X86ISD::NodeType::HSUB' data-ref="llvm::X86ISD::NodeType::HSUB">HSUB</dfn>,</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>      <i class="doc">/// Floating point horizontal add/sub.</i></td></tr>
<tr><th id="229">229</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FHADD" title='llvm::X86ISD::NodeType::FHADD' data-ref="llvm::X86ISD::NodeType::FHADD">FHADD</dfn>,</td></tr>
<tr><th id="230">230</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FHSUB" title='llvm::X86ISD::NodeType::FHSUB' data-ref="llvm::X86ISD::NodeType::FHSUB">FHSUB</dfn>,</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>      <i>// Detect Conflicts Within a Vector</i></td></tr>
<tr><th id="233">233</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CONFLICT" title='llvm::X86ISD::NodeType::CONFLICT' data-ref="llvm::X86ISD::NodeType::CONFLICT">CONFLICT</dfn>,</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>      <i class="doc">/// Floating point max and min.</i></td></tr>
<tr><th id="236">236</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FMAX" title='llvm::X86ISD::NodeType::FMAX' data-ref="llvm::X86ISD::NodeType::FMAX">FMAX</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FMIN" title='llvm::X86ISD::NodeType::FMIN' data-ref="llvm::X86ISD::NodeType::FMIN">FMIN</dfn>,</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>      <i class="doc">/// Commutative FMIN and FMAX.</i></td></tr>
<tr><th id="239">239</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FMAXC" title='llvm::X86ISD::NodeType::FMAXC' data-ref="llvm::X86ISD::NodeType::FMAXC">FMAXC</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FMINC" title='llvm::X86ISD::NodeType::FMINC' data-ref="llvm::X86ISD::NodeType::FMINC">FMINC</dfn>,</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>      <i class="doc">/// Scalar intrinsic floating point max and min.</i></td></tr>
<tr><th id="242">242</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FMAXS" title='llvm::X86ISD::NodeType::FMAXS' data-ref="llvm::X86ISD::NodeType::FMAXS">FMAXS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FMINS" title='llvm::X86ISD::NodeType::FMINS' data-ref="llvm::X86ISD::NodeType::FMINS">FMINS</dfn>,</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>      <i class="doc">/// Floating point reciprocal-sqrt and reciprocal approximation.</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">      /// Note that these typically require refinement</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">      /// in order to obtain suitable precision.</i></td></tr>
<tr><th id="247">247</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FRSQRT" title='llvm::X86ISD::NodeType::FRSQRT' data-ref="llvm::X86ISD::NodeType::FRSQRT">FRSQRT</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::FRCP" title='llvm::X86ISD::NodeType::FRCP' data-ref="llvm::X86ISD::NodeType::FRCP">FRCP</dfn>,</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>      <i>// AVX-512 reciprocal approximations with a little more precision.</i></td></tr>
<tr><th id="250">250</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::RSQRT14" title='llvm::X86ISD::NodeType::RSQRT14' data-ref="llvm::X86ISD::NodeType::RSQRT14">RSQRT14</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::RSQRT14S" title='llvm::X86ISD::NodeType::RSQRT14S' data-ref="llvm::X86ISD::NodeType::RSQRT14S">RSQRT14S</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::RCP14" title='llvm::X86ISD::NodeType::RCP14' data-ref="llvm::X86ISD::NodeType::RCP14">RCP14</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::RCP14S" title='llvm::X86ISD::NodeType::RCP14S' data-ref="llvm::X86ISD::NodeType::RCP14S">RCP14S</dfn>,</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>      <i>// Thread Local Storage.</i></td></tr>
<tr><th id="253">253</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::TLSADDR" title='llvm::X86ISD::NodeType::TLSADDR' data-ref="llvm::X86ISD::NodeType::TLSADDR">TLSADDR</dfn>,</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>      <i>// Thread Local Storage. A call to get the start address</i></td></tr>
<tr><th id="256">256</th><td><i>      // of the TLS block for the current module.</i></td></tr>
<tr><th id="257">257</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::TLSBASEADDR" title='llvm::X86ISD::NodeType::TLSBASEADDR' data-ref="llvm::X86ISD::NodeType::TLSBASEADDR">TLSBASEADDR</dfn>,</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>      <i>// Thread Local Storage.  When calling to an OS provided</i></td></tr>
<tr><th id="260">260</th><td><i>      // thunk at the address from an earlier relocation.</i></td></tr>
<tr><th id="261">261</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::TLSCALL" title='llvm::X86ISD::NodeType::TLSCALL' data-ref="llvm::X86ISD::NodeType::TLSCALL">TLSCALL</dfn>,</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>      <i>// Exception Handling helpers.</i></td></tr>
<tr><th id="264">264</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::EH_RETURN" title='llvm::X86ISD::NodeType::EH_RETURN' data-ref="llvm::X86ISD::NodeType::EH_RETURN">EH_RETURN</dfn>,</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>      <i>// SjLj exception handling setjmp.</i></td></tr>
<tr><th id="267">267</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::EH_SJLJ_SETJMP" title='llvm::X86ISD::NodeType::EH_SJLJ_SETJMP' data-ref="llvm::X86ISD::NodeType::EH_SJLJ_SETJMP">EH_SJLJ_SETJMP</dfn>,</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>      <i>// SjLj exception handling longjmp.</i></td></tr>
<tr><th id="270">270</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::EH_SJLJ_LONGJMP" title='llvm::X86ISD::NodeType::EH_SJLJ_LONGJMP' data-ref="llvm::X86ISD::NodeType::EH_SJLJ_LONGJMP">EH_SJLJ_LONGJMP</dfn>,</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>      <i>// SjLj exception handling dispatch.</i></td></tr>
<tr><th id="273">273</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::EH_SJLJ_SETUP_DISPATCH" title='llvm::X86ISD::NodeType::EH_SJLJ_SETUP_DISPATCH' data-ref="llvm::X86ISD::NodeType::EH_SJLJ_SETUP_DISPATCH">EH_SJLJ_SETUP_DISPATCH</dfn>,</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>      <i class="doc">/// Tail call return. See X86TargetLowering::LowerCall for</i></td></tr>
<tr><th id="276">276</th><td><i class="doc">      /// the list of operands.</i></td></tr>
<tr><th id="277">277</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::TC_RETURN" title='llvm::X86ISD::NodeType::TC_RETURN' data-ref="llvm::X86ISD::NodeType::TC_RETURN">TC_RETURN</dfn>,</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>      <i>// Vector move to low scalar and zero higher vector elements.</i></td></tr>
<tr><th id="280">280</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VZEXT_MOVL" title='llvm::X86ISD::NodeType::VZEXT_MOVL' data-ref="llvm::X86ISD::NodeType::VZEXT_MOVL">VZEXT_MOVL</dfn>,</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>      <i>// Vector integer truncate.</i></td></tr>
<tr><th id="283">283</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VTRUNC" title='llvm::X86ISD::NodeType::VTRUNC' data-ref="llvm::X86ISD::NodeType::VTRUNC">VTRUNC</dfn>,</td></tr>
<tr><th id="284">284</th><td>      <i>// Vector integer truncate with unsigned/signed saturation.</i></td></tr>
<tr><th id="285">285</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VTRUNCUS" title='llvm::X86ISD::NodeType::VTRUNCUS' data-ref="llvm::X86ISD::NodeType::VTRUNCUS">VTRUNCUS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VTRUNCS" title='llvm::X86ISD::NodeType::VTRUNCS' data-ref="llvm::X86ISD::NodeType::VTRUNCS">VTRUNCS</dfn>,</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>      <i>// Masked version of the above. Used when less than a 128-bit result is</i></td></tr>
<tr><th id="288">288</th><td><i>      // produced since the mask only applies to the lower elements and can't</i></td></tr>
<tr><th id="289">289</th><td><i>      // be represented by a select.</i></td></tr>
<tr><th id="290">290</th><td><i>      // SRC, PASSTHRU, MASK</i></td></tr>
<tr><th id="291">291</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VMTRUNC" title='llvm::X86ISD::NodeType::VMTRUNC' data-ref="llvm::X86ISD::NodeType::VMTRUNC">VMTRUNC</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VMTRUNCUS" title='llvm::X86ISD::NodeType::VMTRUNCUS' data-ref="llvm::X86ISD::NodeType::VMTRUNCUS">VMTRUNCUS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VMTRUNCS" title='llvm::X86ISD::NodeType::VMTRUNCS' data-ref="llvm::X86ISD::NodeType::VMTRUNCS">VMTRUNCS</dfn>,</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>      <i>// Vector FP extend.</i></td></tr>
<tr><th id="294">294</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VFPEXT" title='llvm::X86ISD::NodeType::VFPEXT' data-ref="llvm::X86ISD::NodeType::VFPEXT">VFPEXT</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VFPEXT_SAE" title='llvm::X86ISD::NodeType::VFPEXT_SAE' data-ref="llvm::X86ISD::NodeType::VFPEXT_SAE">VFPEXT_SAE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VFPEXTS" title='llvm::X86ISD::NodeType::VFPEXTS' data-ref="llvm::X86ISD::NodeType::VFPEXTS">VFPEXTS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VFPEXTS_SAE" title='llvm::X86ISD::NodeType::VFPEXTS_SAE' data-ref="llvm::X86ISD::NodeType::VFPEXTS_SAE">VFPEXTS_SAE</dfn>,</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>      <i>// Vector FP round.</i></td></tr>
<tr><th id="297">297</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VFPROUND" title='llvm::X86ISD::NodeType::VFPROUND' data-ref="llvm::X86ISD::NodeType::VFPROUND">VFPROUND</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VFPROUND_RND" title='llvm::X86ISD::NodeType::VFPROUND_RND' data-ref="llvm::X86ISD::NodeType::VFPROUND_RND">VFPROUND_RND</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VFPROUNDS" title='llvm::X86ISD::NodeType::VFPROUNDS' data-ref="llvm::X86ISD::NodeType::VFPROUNDS">VFPROUNDS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VFPROUNDS_RND" title='llvm::X86ISD::NodeType::VFPROUNDS_RND' data-ref="llvm::X86ISD::NodeType::VFPROUNDS_RND">VFPROUNDS_RND</dfn>,</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>      <i>// Masked version of above. Used for v2f64-&gt;v4f32.</i></td></tr>
<tr><th id="300">300</th><td><i>      // SRC, PASSTHRU, MASK</i></td></tr>
<tr><th id="301">301</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VMFPROUND" title='llvm::X86ISD::NodeType::VMFPROUND' data-ref="llvm::X86ISD::NodeType::VMFPROUND">VMFPROUND</dfn>,</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>      <i>// 128-bit vector logical left / right shift</i></td></tr>
<tr><th id="304">304</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VSHLDQ" title='llvm::X86ISD::NodeType::VSHLDQ' data-ref="llvm::X86ISD::NodeType::VSHLDQ">VSHLDQ</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VSRLDQ" title='llvm::X86ISD::NodeType::VSRLDQ' data-ref="llvm::X86ISD::NodeType::VSRLDQ">VSRLDQ</dfn>,</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>      <i>// Vector shift elements</i></td></tr>
<tr><th id="307">307</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VSHL" title='llvm::X86ISD::NodeType::VSHL' data-ref="llvm::X86ISD::NodeType::VSHL">VSHL</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VSRL" title='llvm::X86ISD::NodeType::VSRL' data-ref="llvm::X86ISD::NodeType::VSRL">VSRL</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VSRA" title='llvm::X86ISD::NodeType::VSRA' data-ref="llvm::X86ISD::NodeType::VSRA">VSRA</dfn>,</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>      <i>// Vector variable shift</i></td></tr>
<tr><th id="310">310</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VSHLV" title='llvm::X86ISD::NodeType::VSHLV' data-ref="llvm::X86ISD::NodeType::VSHLV">VSHLV</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VSRLV" title='llvm::X86ISD::NodeType::VSRLV' data-ref="llvm::X86ISD::NodeType::VSRLV">VSRLV</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VSRAV" title='llvm::X86ISD::NodeType::VSRAV' data-ref="llvm::X86ISD::NodeType::VSRAV">VSRAV</dfn>,</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>      <i>// Vector shift elements by immediate</i></td></tr>
<tr><th id="313">313</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VSHLI" title='llvm::X86ISD::NodeType::VSHLI' data-ref="llvm::X86ISD::NodeType::VSHLI">VSHLI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VSRLI" title='llvm::X86ISD::NodeType::VSRLI' data-ref="llvm::X86ISD::NodeType::VSRLI">VSRLI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VSRAI" title='llvm::X86ISD::NodeType::VSRAI' data-ref="llvm::X86ISD::NodeType::VSRAI">VSRAI</dfn>,</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>      <i>// Shifts of mask registers.</i></td></tr>
<tr><th id="316">316</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::KSHIFTL" title='llvm::X86ISD::NodeType::KSHIFTL' data-ref="llvm::X86ISD::NodeType::KSHIFTL">KSHIFTL</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::KSHIFTR" title='llvm::X86ISD::NodeType::KSHIFTR' data-ref="llvm::X86ISD::NodeType::KSHIFTR">KSHIFTR</dfn>,</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>      <i>// Bit rotate by immediate</i></td></tr>
<tr><th id="319">319</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VROTLI" title='llvm::X86ISD::NodeType::VROTLI' data-ref="llvm::X86ISD::NodeType::VROTLI">VROTLI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VROTRI" title='llvm::X86ISD::NodeType::VROTRI' data-ref="llvm::X86ISD::NodeType::VROTRI">VROTRI</dfn>,</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>      <i>// Vector packed double/float comparison.</i></td></tr>
<tr><th id="322">322</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CMPP" title='llvm::X86ISD::NodeType::CMPP' data-ref="llvm::X86ISD::NodeType::CMPP">CMPP</dfn>,</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>      <i>// Vector integer comparisons.</i></td></tr>
<tr><th id="325">325</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PCMPEQ" title='llvm::X86ISD::NodeType::PCMPEQ' data-ref="llvm::X86ISD::NodeType::PCMPEQ">PCMPEQ</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::PCMPGT" title='llvm::X86ISD::NodeType::PCMPGT' data-ref="llvm::X86ISD::NodeType::PCMPGT">PCMPGT</dfn>,</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>      <i>// v8i16 Horizontal minimum and position.</i></td></tr>
<tr><th id="328">328</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PHMINPOS" title='llvm::X86ISD::NodeType::PHMINPOS' data-ref="llvm::X86ISD::NodeType::PHMINPOS">PHMINPOS</dfn>,</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MULTISHIFT" title='llvm::X86ISD::NodeType::MULTISHIFT' data-ref="llvm::X86ISD::NodeType::MULTISHIFT">MULTISHIFT</dfn>,</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>      <i class="doc">/// Vector comparison generating mask bits for fp and</i></td></tr>
<tr><th id="333">333</th><td><i class="doc">      /// integer signed and unsigned data types.</i></td></tr>
<tr><th id="334">334</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CMPM" title='llvm::X86ISD::NodeType::CMPM' data-ref="llvm::X86ISD::NodeType::CMPM">CMPM</dfn>,</td></tr>
<tr><th id="335">335</th><td>      <i>// Vector comparison with SAE for FP values</i></td></tr>
<tr><th id="336">336</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CMPM_SAE" title='llvm::X86ISD::NodeType::CMPM_SAE' data-ref="llvm::X86ISD::NodeType::CMPM_SAE">CMPM_SAE</dfn>,</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>      <i>// Arithmetic operations with FLAGS results.</i></td></tr>
<tr><th id="339">339</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::ADD" title='llvm::X86ISD::NodeType::ADD' data-ref="llvm::X86ISD::NodeType::ADD">ADD</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::SUB" title='llvm::X86ISD::NodeType::SUB' data-ref="llvm::X86ISD::NodeType::SUB">SUB</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::ADC" title='llvm::X86ISD::NodeType::ADC' data-ref="llvm::X86ISD::NodeType::ADC">ADC</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::SBB" title='llvm::X86ISD::NodeType::SBB' data-ref="llvm::X86ISD::NodeType::SBB">SBB</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::SMUL" title='llvm::X86ISD::NodeType::SMUL' data-ref="llvm::X86ISD::NodeType::SMUL">SMUL</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::UMUL" title='llvm::X86ISD::NodeType::UMUL' data-ref="llvm::X86ISD::NodeType::UMUL">UMUL</dfn>,</td></tr>
<tr><th id="340">340</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::OR" title='llvm::X86ISD::NodeType::OR' data-ref="llvm::X86ISD::NodeType::OR">OR</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::XOR" title='llvm::X86ISD::NodeType::XOR' data-ref="llvm::X86ISD::NodeType::XOR">XOR</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::AND" title='llvm::X86ISD::NodeType::AND' data-ref="llvm::X86ISD::NodeType::AND">AND</dfn>,</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>      <i>// Bit field extract.</i></td></tr>
<tr><th id="343">343</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::BEXTR" title='llvm::X86ISD::NodeType::BEXTR' data-ref="llvm::X86ISD::NodeType::BEXTR">BEXTR</dfn>,</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>      <i>// Zero High Bits Starting with Specified Bit Position.</i></td></tr>
<tr><th id="346">346</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::BZHI" title='llvm::X86ISD::NodeType::BZHI' data-ref="llvm::X86ISD::NodeType::BZHI">BZHI</dfn>,</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>      <i>// X86-specific multiply by immediate.</i></td></tr>
<tr><th id="349">349</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MUL_IMM" title='llvm::X86ISD::NodeType::MUL_IMM' data-ref="llvm::X86ISD::NodeType::MUL_IMM">MUL_IMM</dfn>,</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>      <i>// Vector sign bit extraction.</i></td></tr>
<tr><th id="352">352</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MOVMSK" title='llvm::X86ISD::NodeType::MOVMSK' data-ref="llvm::X86ISD::NodeType::MOVMSK">MOVMSK</dfn>,</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>      <i>// Vector bitwise comparisons.</i></td></tr>
<tr><th id="355">355</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PTEST" title='llvm::X86ISD::NodeType::PTEST' data-ref="llvm::X86ISD::NodeType::PTEST">PTEST</dfn>,</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>      <i>// Vector packed fp sign bitwise comparisons.</i></td></tr>
<tr><th id="358">358</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::TESTP" title='llvm::X86ISD::NodeType::TESTP' data-ref="llvm::X86ISD::NodeType::TESTP">TESTP</dfn>,</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>      <i>// OR/AND test for masks.</i></td></tr>
<tr><th id="361">361</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::KORTEST" title='llvm::X86ISD::NodeType::KORTEST' data-ref="llvm::X86ISD::NodeType::KORTEST">KORTEST</dfn>,</td></tr>
<tr><th id="362">362</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::KTEST" title='llvm::X86ISD::NodeType::KTEST' data-ref="llvm::X86ISD::NodeType::KTEST">KTEST</dfn>,</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>      <i>// ADD for masks.</i></td></tr>
<tr><th id="365">365</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::KADD" title='llvm::X86ISD::NodeType::KADD' data-ref="llvm::X86ISD::NodeType::KADD">KADD</dfn>,</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>      <i>// Several flavors of instructions with vector shuffle behaviors.</i></td></tr>
<tr><th id="368">368</th><td><i>      // Saturated signed/unnsigned packing.</i></td></tr>
<tr><th id="369">369</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PACKSS" title='llvm::X86ISD::NodeType::PACKSS' data-ref="llvm::X86ISD::NodeType::PACKSS">PACKSS</dfn>,</td></tr>
<tr><th id="370">370</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PACKUS" title='llvm::X86ISD::NodeType::PACKUS' data-ref="llvm::X86ISD::NodeType::PACKUS">PACKUS</dfn>,</td></tr>
<tr><th id="371">371</th><td>      <i>// Intra-lane alignr.</i></td></tr>
<tr><th id="372">372</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PALIGNR" title='llvm::X86ISD::NodeType::PALIGNR' data-ref="llvm::X86ISD::NodeType::PALIGNR">PALIGNR</dfn>,</td></tr>
<tr><th id="373">373</th><td>      <i>// AVX512 inter-lane alignr.</i></td></tr>
<tr><th id="374">374</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VALIGN" title='llvm::X86ISD::NodeType::VALIGN' data-ref="llvm::X86ISD::NodeType::VALIGN">VALIGN</dfn>,</td></tr>
<tr><th id="375">375</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PSHUFD" title='llvm::X86ISD::NodeType::PSHUFD' data-ref="llvm::X86ISD::NodeType::PSHUFD">PSHUFD</dfn>,</td></tr>
<tr><th id="376">376</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PSHUFHW" title='llvm::X86ISD::NodeType::PSHUFHW' data-ref="llvm::X86ISD::NodeType::PSHUFHW">PSHUFHW</dfn>,</td></tr>
<tr><th id="377">377</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PSHUFLW" title='llvm::X86ISD::NodeType::PSHUFLW' data-ref="llvm::X86ISD::NodeType::PSHUFLW">PSHUFLW</dfn>,</td></tr>
<tr><th id="378">378</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SHUFP" title='llvm::X86ISD::NodeType::SHUFP' data-ref="llvm::X86ISD::NodeType::SHUFP">SHUFP</dfn>,</td></tr>
<tr><th id="379">379</th><td>      <i>// VBMI2 Concat &amp; Shift.</i></td></tr>
<tr><th id="380">380</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VSHLD" title='llvm::X86ISD::NodeType::VSHLD' data-ref="llvm::X86ISD::NodeType::VSHLD">VSHLD</dfn>,</td></tr>
<tr><th id="381">381</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VSHRD" title='llvm::X86ISD::NodeType::VSHRD' data-ref="llvm::X86ISD::NodeType::VSHRD">VSHRD</dfn>,</td></tr>
<tr><th id="382">382</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VSHLDV" title='llvm::X86ISD::NodeType::VSHLDV' data-ref="llvm::X86ISD::NodeType::VSHLDV">VSHLDV</dfn>,</td></tr>
<tr><th id="383">383</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VSHRDV" title='llvm::X86ISD::NodeType::VSHRDV' data-ref="llvm::X86ISD::NodeType::VSHRDV">VSHRDV</dfn>,</td></tr>
<tr><th id="384">384</th><td>      <i>//Shuffle Packed Values at 128-bit granularity.</i></td></tr>
<tr><th id="385">385</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SHUF128" title='llvm::X86ISD::NodeType::SHUF128' data-ref="llvm::X86ISD::NodeType::SHUF128">SHUF128</dfn>,</td></tr>
<tr><th id="386">386</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MOVDDUP" title='llvm::X86ISD::NodeType::MOVDDUP' data-ref="llvm::X86ISD::NodeType::MOVDDUP">MOVDDUP</dfn>,</td></tr>
<tr><th id="387">387</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MOVSHDUP" title='llvm::X86ISD::NodeType::MOVSHDUP' data-ref="llvm::X86ISD::NodeType::MOVSHDUP">MOVSHDUP</dfn>,</td></tr>
<tr><th id="388">388</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MOVSLDUP" title='llvm::X86ISD::NodeType::MOVSLDUP' data-ref="llvm::X86ISD::NodeType::MOVSLDUP">MOVSLDUP</dfn>,</td></tr>
<tr><th id="389">389</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MOVLHPS" title='llvm::X86ISD::NodeType::MOVLHPS' data-ref="llvm::X86ISD::NodeType::MOVLHPS">MOVLHPS</dfn>,</td></tr>
<tr><th id="390">390</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MOVHLPS" title='llvm::X86ISD::NodeType::MOVHLPS' data-ref="llvm::X86ISD::NodeType::MOVHLPS">MOVHLPS</dfn>,</td></tr>
<tr><th id="391">391</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MOVSD" title='llvm::X86ISD::NodeType::MOVSD' data-ref="llvm::X86ISD::NodeType::MOVSD">MOVSD</dfn>,</td></tr>
<tr><th id="392">392</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MOVSS" title='llvm::X86ISD::NodeType::MOVSS' data-ref="llvm::X86ISD::NodeType::MOVSS">MOVSS</dfn>,</td></tr>
<tr><th id="393">393</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::UNPCKL" title='llvm::X86ISD::NodeType::UNPCKL' data-ref="llvm::X86ISD::NodeType::UNPCKL">UNPCKL</dfn>,</td></tr>
<tr><th id="394">394</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::UNPCKH" title='llvm::X86ISD::NodeType::UNPCKH' data-ref="llvm::X86ISD::NodeType::UNPCKH">UNPCKH</dfn>,</td></tr>
<tr><th id="395">395</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPERMILPV" title='llvm::X86ISD::NodeType::VPERMILPV' data-ref="llvm::X86ISD::NodeType::VPERMILPV">VPERMILPV</dfn>,</td></tr>
<tr><th id="396">396</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPERMILPI" title='llvm::X86ISD::NodeType::VPERMILPI' data-ref="llvm::X86ISD::NodeType::VPERMILPI">VPERMILPI</dfn>,</td></tr>
<tr><th id="397">397</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPERMI" title='llvm::X86ISD::NodeType::VPERMI' data-ref="llvm::X86ISD::NodeType::VPERMI">VPERMI</dfn>,</td></tr>
<tr><th id="398">398</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPERM2X128" title='llvm::X86ISD::NodeType::VPERM2X128' data-ref="llvm::X86ISD::NodeType::VPERM2X128">VPERM2X128</dfn>,</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>      <i>// Variable Permute (VPERM).</i></td></tr>
<tr><th id="401">401</th><td><i>      // Res = VPERMV MaskV, V0</i></td></tr>
<tr><th id="402">402</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPERMV" title='llvm::X86ISD::NodeType::VPERMV' data-ref="llvm::X86ISD::NodeType::VPERMV">VPERMV</dfn>,</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>      <i>// 3-op Variable Permute (VPERMT2).</i></td></tr>
<tr><th id="405">405</th><td><i>      // Res = VPERMV3 V0, MaskV, V1</i></td></tr>
<tr><th id="406">406</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPERMV3" title='llvm::X86ISD::NodeType::VPERMV3' data-ref="llvm::X86ISD::NodeType::VPERMV3">VPERMV3</dfn>,</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>      <i>// Bitwise ternary logic.</i></td></tr>
<tr><th id="409">409</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPTERNLOG" title='llvm::X86ISD::NodeType::VPTERNLOG' data-ref="llvm::X86ISD::NodeType::VPTERNLOG">VPTERNLOG</dfn>,</td></tr>
<tr><th id="410">410</th><td>      <i>// Fix Up Special Packed Float32/64 values.</i></td></tr>
<tr><th id="411">411</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VFIXUPIMM" title='llvm::X86ISD::NodeType::VFIXUPIMM' data-ref="llvm::X86ISD::NodeType::VFIXUPIMM">VFIXUPIMM</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VFIXUPIMM_SAE" title='llvm::X86ISD::NodeType::VFIXUPIMM_SAE' data-ref="llvm::X86ISD::NodeType::VFIXUPIMM_SAE">VFIXUPIMM_SAE</dfn>,</td></tr>
<tr><th id="412">412</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VFIXUPIMMS" title='llvm::X86ISD::NodeType::VFIXUPIMMS' data-ref="llvm::X86ISD::NodeType::VFIXUPIMMS">VFIXUPIMMS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VFIXUPIMMS_SAE" title='llvm::X86ISD::NodeType::VFIXUPIMMS_SAE' data-ref="llvm::X86ISD::NodeType::VFIXUPIMMS_SAE">VFIXUPIMMS_SAE</dfn>,</td></tr>
<tr><th id="413">413</th><td>      <i>// Range Restriction Calculation For Packed Pairs of Float32/64 values.</i></td></tr>
<tr><th id="414">414</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VRANGE" title='llvm::X86ISD::NodeType::VRANGE' data-ref="llvm::X86ISD::NodeType::VRANGE">VRANGE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VRANGE_SAE" title='llvm::X86ISD::NodeType::VRANGE_SAE' data-ref="llvm::X86ISD::NodeType::VRANGE_SAE">VRANGE_SAE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VRANGES" title='llvm::X86ISD::NodeType::VRANGES' data-ref="llvm::X86ISD::NodeType::VRANGES">VRANGES</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VRANGES_SAE" title='llvm::X86ISD::NodeType::VRANGES_SAE' data-ref="llvm::X86ISD::NodeType::VRANGES_SAE">VRANGES_SAE</dfn>,</td></tr>
<tr><th id="415">415</th><td>      <i>// Reduce - Perform Reduction Transformation on scalar\packed FP.</i></td></tr>
<tr><th id="416">416</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VREDUCE" title='llvm::X86ISD::NodeType::VREDUCE' data-ref="llvm::X86ISD::NodeType::VREDUCE">VREDUCE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VREDUCE_SAE" title='llvm::X86ISD::NodeType::VREDUCE_SAE' data-ref="llvm::X86ISD::NodeType::VREDUCE_SAE">VREDUCE_SAE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VREDUCES" title='llvm::X86ISD::NodeType::VREDUCES' data-ref="llvm::X86ISD::NodeType::VREDUCES">VREDUCES</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VREDUCES_SAE" title='llvm::X86ISD::NodeType::VREDUCES_SAE' data-ref="llvm::X86ISD::NodeType::VREDUCES_SAE">VREDUCES_SAE</dfn>,</td></tr>
<tr><th id="417">417</th><td>      <i>// RndScale - Round FP Values To Include A Given Number Of Fraction Bits.</i></td></tr>
<tr><th id="418">418</th><td><i>      // Also used by the legacy (V)ROUND intrinsics where we mask out the</i></td></tr>
<tr><th id="419">419</th><td><i>      // scaling part of the immediate.</i></td></tr>
<tr><th id="420">420</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VRNDSCALE" title='llvm::X86ISD::NodeType::VRNDSCALE' data-ref="llvm::X86ISD::NodeType::VRNDSCALE">VRNDSCALE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VRNDSCALE_SAE" title='llvm::X86ISD::NodeType::VRNDSCALE_SAE' data-ref="llvm::X86ISD::NodeType::VRNDSCALE_SAE">VRNDSCALE_SAE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VRNDSCALES" title='llvm::X86ISD::NodeType::VRNDSCALES' data-ref="llvm::X86ISD::NodeType::VRNDSCALES">VRNDSCALES</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VRNDSCALES_SAE" title='llvm::X86ISD::NodeType::VRNDSCALES_SAE' data-ref="llvm::X86ISD::NodeType::VRNDSCALES_SAE">VRNDSCALES_SAE</dfn>,</td></tr>
<tr><th id="421">421</th><td>      <i>// Tests Types Of a FP Values for packed types.</i></td></tr>
<tr><th id="422">422</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VFPCLASS" title='llvm::X86ISD::NodeType::VFPCLASS' data-ref="llvm::X86ISD::NodeType::VFPCLASS">VFPCLASS</dfn>,</td></tr>
<tr><th id="423">423</th><td>      <i>// Tests Types Of a FP Values for scalar types.</i></td></tr>
<tr><th id="424">424</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VFPCLASSS" title='llvm::X86ISD::NodeType::VFPCLASSS' data-ref="llvm::X86ISD::NodeType::VFPCLASSS">VFPCLASSS</dfn>,</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>      <i>// Broadcast scalar to vector.</i></td></tr>
<tr><th id="427">427</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VBROADCAST" title='llvm::X86ISD::NodeType::VBROADCAST' data-ref="llvm::X86ISD::NodeType::VBROADCAST">VBROADCAST</dfn>,</td></tr>
<tr><th id="428">428</th><td>      <i>// Broadcast mask to vector.</i></td></tr>
<tr><th id="429">429</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VBROADCASTM" title='llvm::X86ISD::NodeType::VBROADCASTM' data-ref="llvm::X86ISD::NodeType::VBROADCASTM">VBROADCASTM</dfn>,</td></tr>
<tr><th id="430">430</th><td>      <i>// Broadcast subvector to vector.</i></td></tr>
<tr><th id="431">431</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SUBV_BROADCAST" title='llvm::X86ISD::NodeType::SUBV_BROADCAST' data-ref="llvm::X86ISD::NodeType::SUBV_BROADCAST">SUBV_BROADCAST</dfn>,</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>      <i class="doc">/// SSE4A Extraction and Insertion.</i></td></tr>
<tr><th id="434">434</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::EXTRQI" title='llvm::X86ISD::NodeType::EXTRQI' data-ref="llvm::X86ISD::NodeType::EXTRQI">EXTRQI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::INSERTQI" title='llvm::X86ISD::NodeType::INSERTQI' data-ref="llvm::X86ISD::NodeType::INSERTQI">INSERTQI</dfn>,</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>      <i>// XOP arithmetic/logical shifts.</i></td></tr>
<tr><th id="437">437</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPSHA" title='llvm::X86ISD::NodeType::VPSHA' data-ref="llvm::X86ISD::NodeType::VPSHA">VPSHA</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VPSHL" title='llvm::X86ISD::NodeType::VPSHL' data-ref="llvm::X86ISD::NodeType::VPSHL">VPSHL</dfn>,</td></tr>
<tr><th id="438">438</th><td>      <i>// XOP signed/unsigned integer comparisons.</i></td></tr>
<tr><th id="439">439</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPCOM" title='llvm::X86ISD::NodeType::VPCOM' data-ref="llvm::X86ISD::NodeType::VPCOM">VPCOM</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VPCOMU" title='llvm::X86ISD::NodeType::VPCOMU' data-ref="llvm::X86ISD::NodeType::VPCOMU">VPCOMU</dfn>,</td></tr>
<tr><th id="440">440</th><td>      <i>// XOP packed permute bytes.</i></td></tr>
<tr><th id="441">441</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPPERM" title='llvm::X86ISD::NodeType::VPPERM' data-ref="llvm::X86ISD::NodeType::VPPERM">VPPERM</dfn>,</td></tr>
<tr><th id="442">442</th><td>      <i>// XOP two source permutation.</i></td></tr>
<tr><th id="443">443</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPERMIL2" title='llvm::X86ISD::NodeType::VPERMIL2' data-ref="llvm::X86ISD::NodeType::VPERMIL2">VPERMIL2</dfn>,</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>      <i>// Vector multiply packed unsigned doubleword integers.</i></td></tr>
<tr><th id="446">446</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PMULUDQ" title='llvm::X86ISD::NodeType::PMULUDQ' data-ref="llvm::X86ISD::NodeType::PMULUDQ">PMULUDQ</dfn>,</td></tr>
<tr><th id="447">447</th><td>      <i>// Vector multiply packed signed doubleword integers.</i></td></tr>
<tr><th id="448">448</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PMULDQ" title='llvm::X86ISD::NodeType::PMULDQ' data-ref="llvm::X86ISD::NodeType::PMULDQ">PMULDQ</dfn>,</td></tr>
<tr><th id="449">449</th><td>      <i>// Vector Multiply Packed UnsignedIntegers with Round and Scale.</i></td></tr>
<tr><th id="450">450</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MULHRS" title='llvm::X86ISD::NodeType::MULHRS' data-ref="llvm::X86ISD::NodeType::MULHRS">MULHRS</dfn>,</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>      <i>// Multiply and Add Packed Integers.</i></td></tr>
<tr><th id="453">453</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPMADDUBSW" title='llvm::X86ISD::NodeType::VPMADDUBSW' data-ref="llvm::X86ISD::NodeType::VPMADDUBSW">VPMADDUBSW</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VPMADDWD" title='llvm::X86ISD::NodeType::VPMADDWD' data-ref="llvm::X86ISD::NodeType::VPMADDWD">VPMADDWD</dfn>,</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>      <i>// AVX512IFMA multiply and add.</i></td></tr>
<tr><th id="456">456</th><td><i>      // NOTE: These are different than the instruction and perform</i></td></tr>
<tr><th id="457">457</th><td><i>      // op0 x op1 + op2.</i></td></tr>
<tr><th id="458">458</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPMADD52L" title='llvm::X86ISD::NodeType::VPMADD52L' data-ref="llvm::X86ISD::NodeType::VPMADD52L">VPMADD52L</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VPMADD52H" title='llvm::X86ISD::NodeType::VPMADD52H' data-ref="llvm::X86ISD::NodeType::VPMADD52H">VPMADD52H</dfn>,</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>      <i>// VNNI</i></td></tr>
<tr><th id="461">461</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPDPBUSD" title='llvm::X86ISD::NodeType::VPDPBUSD' data-ref="llvm::X86ISD::NodeType::VPDPBUSD">VPDPBUSD</dfn>,</td></tr>
<tr><th id="462">462</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPDPBUSDS" title='llvm::X86ISD::NodeType::VPDPBUSDS' data-ref="llvm::X86ISD::NodeType::VPDPBUSDS">VPDPBUSDS</dfn>,</td></tr>
<tr><th id="463">463</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPDPWSSD" title='llvm::X86ISD::NodeType::VPDPWSSD' data-ref="llvm::X86ISD::NodeType::VPDPWSSD">VPDPWSSD</dfn>,</td></tr>
<tr><th id="464">464</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPDPWSSDS" title='llvm::X86ISD::NodeType::VPDPWSSDS' data-ref="llvm::X86ISD::NodeType::VPDPWSSDS">VPDPWSSDS</dfn>,</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>      <i>// FMA nodes.</i></td></tr>
<tr><th id="467">467</th><td><i>      // We use the target independent ISD::FMA for the non-inverted case.</i></td></tr>
<tr><th id="468">468</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FNMADD" title='llvm::X86ISD::NodeType::FNMADD' data-ref="llvm::X86ISD::NodeType::FNMADD">FNMADD</dfn>,</td></tr>
<tr><th id="469">469</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FMSUB" title='llvm::X86ISD::NodeType::FMSUB' data-ref="llvm::X86ISD::NodeType::FMSUB">FMSUB</dfn>,</td></tr>
<tr><th id="470">470</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FNMSUB" title='llvm::X86ISD::NodeType::FNMSUB' data-ref="llvm::X86ISD::NodeType::FNMSUB">FNMSUB</dfn>,</td></tr>
<tr><th id="471">471</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FMADDSUB" title='llvm::X86ISD::NodeType::FMADDSUB' data-ref="llvm::X86ISD::NodeType::FMADDSUB">FMADDSUB</dfn>,</td></tr>
<tr><th id="472">472</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FMSUBADD" title='llvm::X86ISD::NodeType::FMSUBADD' data-ref="llvm::X86ISD::NodeType::FMSUBADD">FMSUBADD</dfn>,</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>      <i>// FMA with rounding mode.</i></td></tr>
<tr><th id="475">475</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FMADD_RND" title='llvm::X86ISD::NodeType::FMADD_RND' data-ref="llvm::X86ISD::NodeType::FMADD_RND">FMADD_RND</dfn>,</td></tr>
<tr><th id="476">476</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FNMADD_RND" title='llvm::X86ISD::NodeType::FNMADD_RND' data-ref="llvm::X86ISD::NodeType::FNMADD_RND">FNMADD_RND</dfn>,</td></tr>
<tr><th id="477">477</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FMSUB_RND" title='llvm::X86ISD::NodeType::FMSUB_RND' data-ref="llvm::X86ISD::NodeType::FMSUB_RND">FMSUB_RND</dfn>,</td></tr>
<tr><th id="478">478</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FNMSUB_RND" title='llvm::X86ISD::NodeType::FNMSUB_RND' data-ref="llvm::X86ISD::NodeType::FNMSUB_RND">FNMSUB_RND</dfn>,</td></tr>
<tr><th id="479">479</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FMADDSUB_RND" title='llvm::X86ISD::NodeType::FMADDSUB_RND' data-ref="llvm::X86ISD::NodeType::FMADDSUB_RND">FMADDSUB_RND</dfn>,</td></tr>
<tr><th id="480">480</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FMSUBADD_RND" title='llvm::X86ISD::NodeType::FMSUBADD_RND' data-ref="llvm::X86ISD::NodeType::FMSUBADD_RND">FMSUBADD_RND</dfn>,</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>      <i>// Compress and expand.</i></td></tr>
<tr><th id="483">483</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::COMPRESS" title='llvm::X86ISD::NodeType::COMPRESS' data-ref="llvm::X86ISD::NodeType::COMPRESS">COMPRESS</dfn>,</td></tr>
<tr><th id="484">484</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::EXPAND" title='llvm::X86ISD::NodeType::EXPAND' data-ref="llvm::X86ISD::NodeType::EXPAND">EXPAND</dfn>,</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>      <i>// Bits shuffle</i></td></tr>
<tr><th id="487">487</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VPSHUFBITQMB" title='llvm::X86ISD::NodeType::VPSHUFBITQMB' data-ref="llvm::X86ISD::NodeType::VPSHUFBITQMB">VPSHUFBITQMB</dfn>,</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>      <i>// Convert Unsigned/Integer to Floating-Point Value with rounding mode.</i></td></tr>
<tr><th id="490">490</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SINT_TO_FP_RND" title='llvm::X86ISD::NodeType::SINT_TO_FP_RND' data-ref="llvm::X86ISD::NodeType::SINT_TO_FP_RND">SINT_TO_FP_RND</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::UINT_TO_FP_RND" title='llvm::X86ISD::NodeType::UINT_TO_FP_RND' data-ref="llvm::X86ISD::NodeType::UINT_TO_FP_RND">UINT_TO_FP_RND</dfn>,</td></tr>
<tr><th id="491">491</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SCALAR_SINT_TO_FP" title='llvm::X86ISD::NodeType::SCALAR_SINT_TO_FP' data-ref="llvm::X86ISD::NodeType::SCALAR_SINT_TO_FP">SCALAR_SINT_TO_FP</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::SCALAR_UINT_TO_FP" title='llvm::X86ISD::NodeType::SCALAR_UINT_TO_FP' data-ref="llvm::X86ISD::NodeType::SCALAR_UINT_TO_FP">SCALAR_UINT_TO_FP</dfn>,</td></tr>
<tr><th id="492">492</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SCALAR_SINT_TO_FP_RND" title='llvm::X86ISD::NodeType::SCALAR_SINT_TO_FP_RND' data-ref="llvm::X86ISD::NodeType::SCALAR_SINT_TO_FP_RND">SCALAR_SINT_TO_FP_RND</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::SCALAR_UINT_TO_FP_RND" title='llvm::X86ISD::NodeType::SCALAR_UINT_TO_FP_RND' data-ref="llvm::X86ISD::NodeType::SCALAR_UINT_TO_FP_RND">SCALAR_UINT_TO_FP_RND</dfn>,</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>      <i>// Vector float/double to signed/unsigned integer.</i></td></tr>
<tr><th id="495">495</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CVTP2SI" title='llvm::X86ISD::NodeType::CVTP2SI' data-ref="llvm::X86ISD::NodeType::CVTP2SI">CVTP2SI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTP2UI" title='llvm::X86ISD::NodeType::CVTP2UI' data-ref="llvm::X86ISD::NodeType::CVTP2UI">CVTP2UI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTP2SI_RND" title='llvm::X86ISD::NodeType::CVTP2SI_RND' data-ref="llvm::X86ISD::NodeType::CVTP2SI_RND">CVTP2SI_RND</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTP2UI_RND" title='llvm::X86ISD::NodeType::CVTP2UI_RND' data-ref="llvm::X86ISD::NodeType::CVTP2UI_RND">CVTP2UI_RND</dfn>,</td></tr>
<tr><th id="496">496</th><td>      <i>// Scalar float/double to signed/unsigned integer.</i></td></tr>
<tr><th id="497">497</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CVTS2SI" title='llvm::X86ISD::NodeType::CVTS2SI' data-ref="llvm::X86ISD::NodeType::CVTS2SI">CVTS2SI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTS2UI" title='llvm::X86ISD::NodeType::CVTS2UI' data-ref="llvm::X86ISD::NodeType::CVTS2UI">CVTS2UI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTS2SI_RND" title='llvm::X86ISD::NodeType::CVTS2SI_RND' data-ref="llvm::X86ISD::NodeType::CVTS2SI_RND">CVTS2SI_RND</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTS2UI_RND" title='llvm::X86ISD::NodeType::CVTS2UI_RND' data-ref="llvm::X86ISD::NodeType::CVTS2UI_RND">CVTS2UI_RND</dfn>,</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>      <i>// Vector float/double to signed/unsigned integer with truncation.</i></td></tr>
<tr><th id="500">500</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CVTTP2SI" title='llvm::X86ISD::NodeType::CVTTP2SI' data-ref="llvm::X86ISD::NodeType::CVTTP2SI">CVTTP2SI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTTP2UI" title='llvm::X86ISD::NodeType::CVTTP2UI' data-ref="llvm::X86ISD::NodeType::CVTTP2UI">CVTTP2UI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTTP2SI_SAE" title='llvm::X86ISD::NodeType::CVTTP2SI_SAE' data-ref="llvm::X86ISD::NodeType::CVTTP2SI_SAE">CVTTP2SI_SAE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTTP2UI_SAE" title='llvm::X86ISD::NodeType::CVTTP2UI_SAE' data-ref="llvm::X86ISD::NodeType::CVTTP2UI_SAE">CVTTP2UI_SAE</dfn>,</td></tr>
<tr><th id="501">501</th><td>      <i>// Scalar float/double to signed/unsigned integer with truncation.</i></td></tr>
<tr><th id="502">502</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CVTTS2SI" title='llvm::X86ISD::NodeType::CVTTS2SI' data-ref="llvm::X86ISD::NodeType::CVTTS2SI">CVTTS2SI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTTS2UI" title='llvm::X86ISD::NodeType::CVTTS2UI' data-ref="llvm::X86ISD::NodeType::CVTTS2UI">CVTTS2UI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTTS2SI_SAE" title='llvm::X86ISD::NodeType::CVTTS2SI_SAE' data-ref="llvm::X86ISD::NodeType::CVTTS2SI_SAE">CVTTS2SI_SAE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTTS2UI_SAE" title='llvm::X86ISD::NodeType::CVTTS2UI_SAE' data-ref="llvm::X86ISD::NodeType::CVTTS2UI_SAE">CVTTS2UI_SAE</dfn>,</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>      <i>// Vector signed/unsigned integer to float/double.</i></td></tr>
<tr><th id="505">505</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CVTSI2P" title='llvm::X86ISD::NodeType::CVTSI2P' data-ref="llvm::X86ISD::NodeType::CVTSI2P">CVTSI2P</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTUI2P" title='llvm::X86ISD::NodeType::CVTUI2P' data-ref="llvm::X86ISD::NodeType::CVTUI2P">CVTUI2P</dfn>,</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>      <i>// Masked versions of above. Used for v2f64-&gt;v4f32.</i></td></tr>
<tr><th id="508">508</th><td><i>      // SRC, PASSTHRU, MASK</i></td></tr>
<tr><th id="509">509</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MCVTP2SI" title='llvm::X86ISD::NodeType::MCVTP2SI' data-ref="llvm::X86ISD::NodeType::MCVTP2SI">MCVTP2SI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::MCVTP2UI" title='llvm::X86ISD::NodeType::MCVTP2UI' data-ref="llvm::X86ISD::NodeType::MCVTP2UI">MCVTP2UI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::MCVTTP2SI" title='llvm::X86ISD::NodeType::MCVTTP2SI' data-ref="llvm::X86ISD::NodeType::MCVTTP2SI">MCVTTP2SI</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::MCVTTP2UI" title='llvm::X86ISD::NodeType::MCVTTP2UI' data-ref="llvm::X86ISD::NodeType::MCVTTP2UI">MCVTTP2UI</dfn>,</td></tr>
<tr><th id="510">510</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MCVTSI2P" title='llvm::X86ISD::NodeType::MCVTSI2P' data-ref="llvm::X86ISD::NodeType::MCVTSI2P">MCVTSI2P</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::MCVTUI2P" title='llvm::X86ISD::NodeType::MCVTUI2P' data-ref="llvm::X86ISD::NodeType::MCVTUI2P">MCVTUI2P</dfn>,</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>      <i>// Vector float to bfloat16.</i></td></tr>
<tr><th id="513">513</th><td><i>      // Convert TWO packed single data to one packed BF16 data</i></td></tr>
<tr><th id="514">514</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CVTNE2PS2BF16" title='llvm::X86ISD::NodeType::CVTNE2PS2BF16' data-ref="llvm::X86ISD::NodeType::CVTNE2PS2BF16">CVTNE2PS2BF16</dfn>, </td></tr>
<tr><th id="515">515</th><td>      <i>// Convert packed single data to packed BF16 data</i></td></tr>
<tr><th id="516">516</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CVTNEPS2BF16" title='llvm::X86ISD::NodeType::CVTNEPS2BF16' data-ref="llvm::X86ISD::NodeType::CVTNEPS2BF16">CVTNEPS2BF16</dfn>,</td></tr>
<tr><th id="517">517</th><td>      <i>// Masked version of above.</i></td></tr>
<tr><th id="518">518</th><td><i>      // SRC, PASSTHRU, MASK</i></td></tr>
<tr><th id="519">519</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MCVTNEPS2BF16" title='llvm::X86ISD::NodeType::MCVTNEPS2BF16' data-ref="llvm::X86ISD::NodeType::MCVTNEPS2BF16">MCVTNEPS2BF16</dfn>,</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>      <i>// Dot product of BF16 pairs to accumulated into</i></td></tr>
<tr><th id="522">522</th><td><i>      // packed single precision.</i></td></tr>
<tr><th id="523">523</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::DPBF16PS" title='llvm::X86ISD::NodeType::DPBF16PS' data-ref="llvm::X86ISD::NodeType::DPBF16PS">DPBF16PS</dfn>,</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>      <i>// Save xmm argument registers to the stack, according to %al. An operator</i></td></tr>
<tr><th id="526">526</th><td><i>      // is needed so that this can be expanded with control flow.</i></td></tr>
<tr><th id="527">527</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VASTART_SAVE_XMM_REGS" title='llvm::X86ISD::NodeType::VASTART_SAVE_XMM_REGS' data-ref="llvm::X86ISD::NodeType::VASTART_SAVE_XMM_REGS">VASTART_SAVE_XMM_REGS</dfn>,</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>      <i>// Windows's _chkstk call to do stack probing.</i></td></tr>
<tr><th id="530">530</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::WIN_ALLOCA" title='llvm::X86ISD::NodeType::WIN_ALLOCA' data-ref="llvm::X86ISD::NodeType::WIN_ALLOCA">WIN_ALLOCA</dfn>,</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>      <i>// For allocating variable amounts of stack space when using</i></td></tr>
<tr><th id="533">533</th><td><i>      // segmented stacks. Check if the current stacklet has enough space, and</i></td></tr>
<tr><th id="534">534</th><td><i>      // falls back to heap allocation if not.</i></td></tr>
<tr><th id="535">535</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SEG_ALLOCA" title='llvm::X86ISD::NodeType::SEG_ALLOCA' data-ref="llvm::X86ISD::NodeType::SEG_ALLOCA">SEG_ALLOCA</dfn>,</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>      <i>// Memory barriers.</i></td></tr>
<tr><th id="538">538</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MEMBARRIER" title='llvm::X86ISD::NodeType::MEMBARRIER' data-ref="llvm::X86ISD::NodeType::MEMBARRIER">MEMBARRIER</dfn>,</td></tr>
<tr><th id="539">539</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MFENCE" title='llvm::X86ISD::NodeType::MFENCE' data-ref="llvm::X86ISD::NodeType::MFENCE">MFENCE</dfn>,</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>      <i>// Store FP status word into i16 register.</i></td></tr>
<tr><th id="542">542</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FNSTSW16r" title='llvm::X86ISD::NodeType::FNSTSW16r' data-ref="llvm::X86ISD::NodeType::FNSTSW16r">FNSTSW16r</dfn>,</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>      <i>// Store contents of %ah into %eflags.</i></td></tr>
<tr><th id="545">545</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::SAHF" title='llvm::X86ISD::NodeType::SAHF' data-ref="llvm::X86ISD::NodeType::SAHF">SAHF</dfn>,</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>      <i>// Get a random integer and indicate whether it is valid in CF.</i></td></tr>
<tr><th id="548">548</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::RDRAND" title='llvm::X86ISD::NodeType::RDRAND' data-ref="llvm::X86ISD::NodeType::RDRAND">RDRAND</dfn>,</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>      <i>// Get a NIST SP800-90B &amp; C compliant random integer and</i></td></tr>
<tr><th id="551">551</th><td><i>      // indicate whether it is valid in CF.</i></td></tr>
<tr><th id="552">552</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::RDSEED" title='llvm::X86ISD::NodeType::RDSEED' data-ref="llvm::X86ISD::NodeType::RDSEED">RDSEED</dfn>,</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>      <i>// Protection keys</i></td></tr>
<tr><th id="555">555</th><td><i>      // RDPKRU - Operand 0 is chain. Operand 1 is value for ECX.</i></td></tr>
<tr><th id="556">556</th><td><i>      // WRPKRU - Operand 0 is chain. Operand 1 is value for EDX. Operand 2 is</i></td></tr>
<tr><th id="557">557</th><td><i>      // value for ECX.</i></td></tr>
<tr><th id="558">558</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::RDPKRU" title='llvm::X86ISD::NodeType::RDPKRU' data-ref="llvm::X86ISD::NodeType::RDPKRU">RDPKRU</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::WRPKRU" title='llvm::X86ISD::NodeType::WRPKRU' data-ref="llvm::X86ISD::NodeType::WRPKRU">WRPKRU</dfn>,</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>      <i>// SSE42 string comparisons.</i></td></tr>
<tr><th id="561">561</th><td><i>      // These nodes produce 3 results, index, mask, and flags. X86ISelDAGToDAG</i></td></tr>
<tr><th id="562">562</th><td><i>      // will emit one or two instructions based on which results are used. If</i></td></tr>
<tr><th id="563">563</th><td><i>      // flags and index/mask this allows us to use a single instruction since</i></td></tr>
<tr><th id="564">564</th><td><i>      // we won't have to pick and opcode for flags. Instead we can rely on the</i></td></tr>
<tr><th id="565">565</th><td><i>      // DAG to CSE everything and decide at isel.</i></td></tr>
<tr><th id="566">566</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PCMPISTR" title='llvm::X86ISD::NodeType::PCMPISTR' data-ref="llvm::X86ISD::NodeType::PCMPISTR">PCMPISTR</dfn>,</td></tr>
<tr><th id="567">567</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::PCMPESTR" title='llvm::X86ISD::NodeType::PCMPESTR' data-ref="llvm::X86ISD::NodeType::PCMPESTR">PCMPESTR</dfn>,</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>      <i>// Test if in transactional execution.</i></td></tr>
<tr><th id="570">570</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::XTEST" title='llvm::X86ISD::NodeType::XTEST' data-ref="llvm::X86ISD::NodeType::XTEST">XTEST</dfn>,</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>      <i>// ERI instructions.</i></td></tr>
<tr><th id="573">573</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::RSQRT28" title='llvm::X86ISD::NodeType::RSQRT28' data-ref="llvm::X86ISD::NodeType::RSQRT28">RSQRT28</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::RSQRT28_SAE" title='llvm::X86ISD::NodeType::RSQRT28_SAE' data-ref="llvm::X86ISD::NodeType::RSQRT28_SAE">RSQRT28_SAE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::RSQRT28S" title='llvm::X86ISD::NodeType::RSQRT28S' data-ref="llvm::X86ISD::NodeType::RSQRT28S">RSQRT28S</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::RSQRT28S_SAE" title='llvm::X86ISD::NodeType::RSQRT28S_SAE' data-ref="llvm::X86ISD::NodeType::RSQRT28S_SAE">RSQRT28S_SAE</dfn>,</td></tr>
<tr><th id="574">574</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::RCP28" title='llvm::X86ISD::NodeType::RCP28' data-ref="llvm::X86ISD::NodeType::RCP28">RCP28</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::RCP28_SAE" title='llvm::X86ISD::NodeType::RCP28_SAE' data-ref="llvm::X86ISD::NodeType::RCP28_SAE">RCP28_SAE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::RCP28S" title='llvm::X86ISD::NodeType::RCP28S' data-ref="llvm::X86ISD::NodeType::RCP28S">RCP28S</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::RCP28S_SAE" title='llvm::X86ISD::NodeType::RCP28S_SAE' data-ref="llvm::X86ISD::NodeType::RCP28S_SAE">RCP28S_SAE</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::EXP2" title='llvm::X86ISD::NodeType::EXP2' data-ref="llvm::X86ISD::NodeType::EXP2">EXP2</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::EXP2_SAE" title='llvm::X86ISD::NodeType::EXP2_SAE' data-ref="llvm::X86ISD::NodeType::EXP2_SAE">EXP2_SAE</dfn>,</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>      <i>// Conversions between float and half-float.</i></td></tr>
<tr><th id="577">577</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::CVTPS2PH" title='llvm::X86ISD::NodeType::CVTPS2PH' data-ref="llvm::X86ISD::NodeType::CVTPS2PH">CVTPS2PH</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTPH2PS" title='llvm::X86ISD::NodeType::CVTPH2PS' data-ref="llvm::X86ISD::NodeType::CVTPH2PS">CVTPH2PS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::CVTPH2PS_SAE" title='llvm::X86ISD::NodeType::CVTPH2PS_SAE' data-ref="llvm::X86ISD::NodeType::CVTPH2PS_SAE">CVTPH2PS_SAE</dfn>,</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>      <i>// Masked version of above.</i></td></tr>
<tr><th id="580">580</th><td><i>      // SRC, RND, PASSTHRU, MASK</i></td></tr>
<tr><th id="581">581</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MCVTPS2PH" title='llvm::X86ISD::NodeType::MCVTPS2PH' data-ref="llvm::X86ISD::NodeType::MCVTPS2PH">MCVTPS2PH</dfn>,</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>      <i>// Galois Field Arithmetic Instructions</i></td></tr>
<tr><th id="584">584</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::GF2P8AFFINEINVQB" title='llvm::X86ISD::NodeType::GF2P8AFFINEINVQB' data-ref="llvm::X86ISD::NodeType::GF2P8AFFINEINVQB">GF2P8AFFINEINVQB</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::GF2P8AFFINEQB" title='llvm::X86ISD::NodeType::GF2P8AFFINEQB' data-ref="llvm::X86ISD::NodeType::GF2P8AFFINEQB">GF2P8AFFINEQB</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::GF2P8MULB" title='llvm::X86ISD::NodeType::GF2P8MULB' data-ref="llvm::X86ISD::NodeType::GF2P8MULB">GF2P8MULB</dfn>,</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>      <i>// LWP insert record.</i></td></tr>
<tr><th id="587">587</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::LWPINS" title='llvm::X86ISD::NodeType::LWPINS' data-ref="llvm::X86ISD::NodeType::LWPINS">LWPINS</dfn>,</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>      <i>// User level wait</i></td></tr>
<tr><th id="590">590</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::UMWAIT" title='llvm::X86ISD::NodeType::UMWAIT' data-ref="llvm::X86ISD::NodeType::UMWAIT">UMWAIT</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::TPAUSE" title='llvm::X86ISD::NodeType::TPAUSE' data-ref="llvm::X86ISD::NodeType::TPAUSE">TPAUSE</dfn>,</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>      <i>// Enqueue Stores Instructions</i></td></tr>
<tr><th id="593">593</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::ENQCMD" title='llvm::X86ISD::NodeType::ENQCMD' data-ref="llvm::X86ISD::NodeType::ENQCMD">ENQCMD</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::ENQCMDS" title='llvm::X86ISD::NodeType::ENQCMDS' data-ref="llvm::X86ISD::NodeType::ENQCMDS">ENQCMDS</dfn>,</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>      <i>// For avx512-vp2intersect</i></td></tr>
<tr><th id="596">596</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VP2INTERSECT" title='llvm::X86ISD::NodeType::VP2INTERSECT' data-ref="llvm::X86ISD::NodeType::VP2INTERSECT">VP2INTERSECT</dfn>,</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>      <i>// Compare and swap.</i></td></tr>
<tr><th id="599">599</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::LCMPXCHG_DAG" title='llvm::X86ISD::NodeType::LCMPXCHG_DAG' data-ref="llvm::X86ISD::NodeType::LCMPXCHG_DAG">LCMPXCHG_DAG</dfn> = <span class="namespace">ISD::</span><a class="ref" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FIRST_TARGET_MEMORY_OPCODE" title='llvm::ISD::FIRST_TARGET_MEMORY_OPCODE' data-ref="llvm::ISD::FIRST_TARGET_MEMORY_OPCODE">FIRST_TARGET_MEMORY_OPCODE</a>,</td></tr>
<tr><th id="600">600</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::LCMPXCHG8_DAG" title='llvm::X86ISD::NodeType::LCMPXCHG8_DAG' data-ref="llvm::X86ISD::NodeType::LCMPXCHG8_DAG">LCMPXCHG8_DAG</dfn>,</td></tr>
<tr><th id="601">601</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::LCMPXCHG16_DAG" title='llvm::X86ISD::NodeType::LCMPXCHG16_DAG' data-ref="llvm::X86ISD::NodeType::LCMPXCHG16_DAG">LCMPXCHG16_DAG</dfn>,</td></tr>
<tr><th id="602">602</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::LCMPXCHG8_SAVE_EBX_DAG" title='llvm::X86ISD::NodeType::LCMPXCHG8_SAVE_EBX_DAG' data-ref="llvm::X86ISD::NodeType::LCMPXCHG8_SAVE_EBX_DAG">LCMPXCHG8_SAVE_EBX_DAG</dfn>,</td></tr>
<tr><th id="603">603</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::LCMPXCHG16_SAVE_RBX_DAG" title='llvm::X86ISD::NodeType::LCMPXCHG16_SAVE_RBX_DAG' data-ref="llvm::X86ISD::NodeType::LCMPXCHG16_SAVE_RBX_DAG">LCMPXCHG16_SAVE_RBX_DAG</dfn>,</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>      <i class="doc">/// LOCK-prefixed arithmetic read-modify-write instructions.</i></td></tr>
<tr><th id="606">606</th><td><i class="doc">      /// EFLAGS, OUTCHAIN = LADD(INCHAIN, PTR, RHS)</i></td></tr>
<tr><th id="607">607</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::LADD" title='llvm::X86ISD::NodeType::LADD' data-ref="llvm::X86ISD::NodeType::LADD">LADD</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::LSUB" title='llvm::X86ISD::NodeType::LSUB' data-ref="llvm::X86ISD::NodeType::LSUB">LSUB</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::LOR" title='llvm::X86ISD::NodeType::LOR' data-ref="llvm::X86ISD::NodeType::LOR">LOR</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::LXOR" title='llvm::X86ISD::NodeType::LXOR' data-ref="llvm::X86ISD::NodeType::LXOR">LXOR</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::LAND" title='llvm::X86ISD::NodeType::LAND' data-ref="llvm::X86ISD::NodeType::LAND">LAND</dfn>,</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>      <i>// Load, scalar_to_vector, and zero extend.</i></td></tr>
<tr><th id="610">610</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VZEXT_LOAD" title='llvm::X86ISD::NodeType::VZEXT_LOAD' data-ref="llvm::X86ISD::NodeType::VZEXT_LOAD">VZEXT_LOAD</dfn>,</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>      <i>// extract_vector_elt, store.</i></td></tr>
<tr><th id="613">613</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VEXTRACT_STORE" title='llvm::X86ISD::NodeType::VEXTRACT_STORE' data-ref="llvm::X86ISD::NodeType::VEXTRACT_STORE">VEXTRACT_STORE</dfn>,</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>      <i>// Store FP control world into i16 memory.</i></td></tr>
<tr><th id="616">616</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FNSTCW16m" title='llvm::X86ISD::NodeType::FNSTCW16m' data-ref="llvm::X86ISD::NodeType::FNSTCW16m">FNSTCW16m</dfn>,</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>      <i class="doc">/// This instruction implements FP_TO_SINT with the</i></td></tr>
<tr><th id="619">619</th><td><i class="doc">      /// integer destination in memory and a FP reg source.  This corresponds</i></td></tr>
<tr><th id="620">620</th><td><i class="doc">      /// to the X86::FIST*m instructions and the rounding mode change stuff. It</i></td></tr>
<tr><th id="621">621</th><td><i class="doc">      /// has two inputs (token chain and address) and two outputs (int value</i></td></tr>
<tr><th id="622">622</th><td><i class="doc">      /// and token chain). Memory VT specifies the type to store to.</i></td></tr>
<tr><th id="623">623</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FP_TO_INT_IN_MEM" title='llvm::X86ISD::NodeType::FP_TO_INT_IN_MEM' data-ref="llvm::X86ISD::NodeType::FP_TO_INT_IN_MEM">FP_TO_INT_IN_MEM</dfn>,</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>      <i class="doc">/// This instruction implements SINT_TO_FP with the</i></td></tr>
<tr><th id="626">626</th><td><i class="doc">      /// integer source in memory and FP reg result.  This corresponds to the</i></td></tr>
<tr><th id="627">627</th><td><i class="doc">      /// X86::FILD*m instructions. It has two inputs (token chain and address)</i></td></tr>
<tr><th id="628">628</th><td><i class="doc">      /// and two outputs (FP value and token chain). FILD_FLAG also produces a</i></td></tr>
<tr><th id="629">629</th><td><i class="doc">      /// flag). The integer source type is specified by the memory VT.</i></td></tr>
<tr><th id="630">630</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FILD" title='llvm::X86ISD::NodeType::FILD' data-ref="llvm::X86ISD::NodeType::FILD">FILD</dfn>,</td></tr>
<tr><th id="631">631</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FILD_FLAG" title='llvm::X86ISD::NodeType::FILD_FLAG' data-ref="llvm::X86ISD::NodeType::FILD_FLAG">FILD_FLAG</dfn>,</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>      <i class="doc">/// This instruction implements a fp-&gt;int store from FP stack</i></td></tr>
<tr><th id="634">634</th><td><i class="doc">      /// slots. This corresponds to the fist instruction. It takes a</i></td></tr>
<tr><th id="635">635</th><td><i class="doc">      /// chain operand, value to store, address, and glue. The memory VT</i></td></tr>
<tr><th id="636">636</th><td><i class="doc">      /// specifies the type to store as.</i></td></tr>
<tr><th id="637">637</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FIST" title='llvm::X86ISD::NodeType::FIST' data-ref="llvm::X86ISD::NodeType::FIST">FIST</dfn>,</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>      <i class="doc">/// This instruction implements an extending load to FP stack slots.</i></td></tr>
<tr><th id="640">640</th><td><i class="doc">      /// This corresponds to the X86::FLD32m / X86::FLD64m. It takes a chain</i></td></tr>
<tr><th id="641">641</th><td><i class="doc">      /// operand, and ptr to load from. The memory VT specifies the type to</i></td></tr>
<tr><th id="642">642</th><td><i class="doc">      /// load from.</i></td></tr>
<tr><th id="643">643</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FLD" title='llvm::X86ISD::NodeType::FLD' data-ref="llvm::X86ISD::NodeType::FLD">FLD</dfn>,</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>      <i class="doc">/// This instruction implements a truncating store from FP stack</i></td></tr>
<tr><th id="646">646</th><td><i class="doc">      /// slots. This corresponds to the X86::FST32m / X86::FST64m. It takes a</i></td></tr>
<tr><th id="647">647</th><td><i class="doc">      /// chain operand, value to store, address, and glue. The memory VT</i></td></tr>
<tr><th id="648">648</th><td><i class="doc">      /// specifies the type to store as.</i></td></tr>
<tr><th id="649">649</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::FST" title='llvm::X86ISD::NodeType::FST' data-ref="llvm::X86ISD::NodeType::FST">FST</dfn>,</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>      <i class="doc">/// This instruction grabs the address of the next argument</i></td></tr>
<tr><th id="652">652</th><td><i class="doc">      /// from a va_list. (reads and modifies the va_list in memory)</i></td></tr>
<tr><th id="653">653</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VAARG_64" title='llvm::X86ISD::NodeType::VAARG_64' data-ref="llvm::X86ISD::NodeType::VAARG_64">VAARG_64</dfn>,</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>      <i>// Vector truncating store with unsigned/signed saturation</i></td></tr>
<tr><th id="656">656</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VTRUNCSTOREUS" title='llvm::X86ISD::NodeType::VTRUNCSTOREUS' data-ref="llvm::X86ISD::NodeType::VTRUNCSTOREUS">VTRUNCSTOREUS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VTRUNCSTORES" title='llvm::X86ISD::NodeType::VTRUNCSTORES' data-ref="llvm::X86ISD::NodeType::VTRUNCSTORES">VTRUNCSTORES</dfn>,</td></tr>
<tr><th id="657">657</th><td>      <i>// Vector truncating masked store with unsigned/signed saturation</i></td></tr>
<tr><th id="658">658</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::VMTRUNCSTOREUS" title='llvm::X86ISD::NodeType::VMTRUNCSTOREUS' data-ref="llvm::X86ISD::NodeType::VMTRUNCSTOREUS">VMTRUNCSTOREUS</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::VMTRUNCSTORES" title='llvm::X86ISD::NodeType::VMTRUNCSTORES' data-ref="llvm::X86ISD::NodeType::VMTRUNCSTORES">VMTRUNCSTORES</dfn>,</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>      <i>// X86 specific gather and scatter</i></td></tr>
<tr><th id="661">661</th><td>      <dfn class="enum" id="llvm::X86ISD::NodeType::MGATHER" title='llvm::X86ISD::NodeType::MGATHER' data-ref="llvm::X86ISD::NodeType::MGATHER">MGATHER</dfn>, <dfn class="enum" id="llvm::X86ISD::NodeType::MSCATTER" title='llvm::X86ISD::NodeType::MSCATTER' data-ref="llvm::X86ISD::NodeType::MSCATTER">MSCATTER</dfn>,</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>      <i>// WARNING: Do not add anything in the end unless you want the node to</i></td></tr>
<tr><th id="664">664</th><td><i>      // have memop! In fact, starting from FIRST_TARGET_MEMORY_OPCODE all</i></td></tr>
<tr><th id="665">665</th><td><i>      // opcodes will be thought as target memory ops!</i></td></tr>
<tr><th id="666">666</th><td>    };</td></tr>
<tr><th id="667">667</th><td>  } <i>// end namespace X86ISD</i></td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <i class="doc">/// Define some predicates that are used for node matching.</i></td></tr>
<tr><th id="670">670</th><td>  <b>namespace</b> <span class="namespace">X86</span> {</td></tr>
<tr><th id="671">671</th><td>    <i class="doc">/// Returns true if Elt is a constant zero or floating point constant +0.0.</i></td></tr>
<tr><th id="672">672</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3X8610isZeroNodeENS_7SDValueE" title='llvm::X86::isZeroNode' data-ref="_ZN4llvm3X8610isZeroNodeENS_7SDValueE">isZeroNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="116Elt" title='Elt' data-type='llvm::SDValue' data-ref="116Elt">Elt</dfn>);</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>    <i class="doc">/// Returns true of the given offset can be</i></td></tr>
<tr><th id="675">675</th><td><i class="doc">    /// fit into displacement field of the instruction.</i></td></tr>
<tr><th id="676">676</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3X8628isOffsetSuitableForCodeModelElNS_9CodeModel5ModelEb" title='llvm::X86::isOffsetSuitableForCodeModel' data-ref="_ZN4llvm3X8628isOffsetSuitableForCodeModelElNS_9CodeModel5ModelEb">isOffsetSuitableForCodeModel</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="117Offset" title='Offset' data-type='int64_t' data-ref="117Offset">Offset</dfn>, <span class="namespace">CodeModel::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model" title='llvm::CodeModel::Model' data-ref="llvm::CodeModel::Model">Model</a> <dfn class="local col8 decl" id="118M" title='M' data-type='CodeModel::Model' data-ref="118M">M</dfn>,</td></tr>
<tr><th id="677">677</th><td>                                      <em>bool</em> <dfn class="local col9 decl" id="119hasSymbolicDisplacement" title='hasSymbolicDisplacement' data-type='bool' data-ref="119hasSymbolicDisplacement">hasSymbolicDisplacement</dfn> = <b>true</b>);</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>    <i class="doc">/// Determines whether the callee is required to pop its</i></td></tr>
<tr><th id="680">680</th><td><i class="doc">    /// own arguments. Callee pop is necessary to support tail calls.</i></td></tr>
<tr><th id="681">681</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3X8611isCalleePopEjbbb" title='llvm::X86::isCalleePop' data-ref="_ZN4llvm3X8611isCalleePopEjbbb">isCalleePop</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col0 decl" id="120CallingConv" title='CallingConv' data-type='CallingConv::ID' data-ref="120CallingConv">CallingConv</dfn>,</td></tr>
<tr><th id="682">682</th><td>                     <em>bool</em> <dfn class="local col1 decl" id="121is64Bit" title='is64Bit' data-type='bool' data-ref="121is64Bit">is64Bit</dfn>, <em>bool</em> <dfn class="local col2 decl" id="122IsVarArg" title='IsVarArg' data-type='bool' data-ref="122IsVarArg">IsVarArg</dfn>, <em>bool</em> <dfn class="local col3 decl" id="123GuaranteeTCO" title='GuaranteeTCO' data-type='bool' data-ref="123GuaranteeTCO">GuaranteeTCO</dfn>);</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>  } <i>// end namespace X86</i></td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="687">687</th><td><i>  //  X86 Implementation of the TargetLowering interface</i></td></tr>
<tr><th id="688">688</th><td>  <b>class</b> <dfn class="type def" id="llvm::X86TargetLowering" title='llvm::X86TargetLowering' data-ref="llvm::X86TargetLowering">X86TargetLowering</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> {</td></tr>
<tr><th id="689">689</th><td>  <b>public</b>:</td></tr>
<tr><th id="690">690</th><td>    <b>explicit</b> <dfn class="decl" id="_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE" title='llvm::X86TargetLowering::X86TargetLowering' data-ref="_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE">X86TargetLowering</dfn>(<em>const</em> <a class="type" href="#llvm::X86TargetMachine" title='llvm::X86TargetMachine' data-ref="llvm::X86TargetMachine">X86TargetMachine</a> &amp;<dfn class="local col4 decl" id="124TM" title='TM' data-type='const llvm::X86TargetMachine &amp;' data-ref="124TM">TM</dfn>,</td></tr>
<tr><th id="691">691</th><td>                               <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col5 decl" id="125STI" title='STI' data-type='const llvm::X86Subtarget &amp;' data-ref="125STI">STI</dfn>);</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering20getJumpTableEncodingEv" title='llvm::X86TargetLowering::getJumpTableEncoding' data-ref="_ZNK4llvm17X86TargetLowering20getJumpTableEncodingEv">getJumpTableEncoding</dfn>() <em>const</em> override;</td></tr>
<tr><th id="694">694</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering12useSoftFloatEv" title='llvm::X86TargetLowering::useSoftFloat' data-ref="_ZNK4llvm17X86TargetLowering12useSoftFloatEv">useSoftFloat</dfn>() <em>const</em> override;</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering21markLibCallAttributesEPNS_15MachineFunctionEjRSt6vectorINS_18TargetLoweringBase12ArgListEntryESaIS5_EE" title='llvm::X86TargetLowering::markLibCallAttributes' data-ref="_ZNK4llvm17X86TargetLowering21markLibCallAttributesEPNS_15MachineFunctionEjRSt6vectorINS_18TargetLoweringBase12ArgListEntryESaIS5_EE">markLibCallAttributes</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="126MF" title='MF' data-type='llvm::MachineFunction *' data-ref="126MF">MF</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="127CC" title='CC' data-type='unsigned int' data-ref="127CC">CC</dfn>,</td></tr>
<tr><th id="697">697</th><td>                               <a class="typedef" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::ArgListTy" title='llvm::TargetLoweringBase::ArgListTy' data-type='std::vector&lt;ArgListEntry&gt;' data-ref="llvm::TargetLoweringBase::ArgListTy">ArgListTy</a> &amp;<dfn class="local col8 decl" id="128Args" title='Args' data-type='ArgListTy &amp;' data-ref="128Args">Args</dfn>) <em>const</em> override;</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE" title='llvm::X86TargetLowering::getScalarShiftAmountTy' data-ref="_ZNK4llvm17X86TargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE">getScalarShiftAmountTy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="129VT" title='VT' data-type='llvm::EVT' data-ref="129VT">VT</dfn>) <em>const</em> override {</td></tr>
<tr><th id="700">700</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>;</td></tr>
<tr><th id="701">701</th><td>    }</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *</td></tr>
<tr><th id="704">704</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering25LowerCustomJumpTableEntryEPKNS_20MachineJumpTableInfoEPKNS_17MachineBasicBlockEjRNS_9MCContextE" title='llvm::X86TargetLowering::LowerCustomJumpTableEntry' data-ref="_ZNK4llvm17X86TargetLowering25LowerCustomJumpTableEntryEPKNS_20MachineJumpTableInfoEPKNS_17MachineBasicBlockEjRNS_9MCContextE">LowerCustomJumpTableEntry</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineJumpTableInfo" title='llvm::MachineJumpTableInfo' data-ref="llvm::MachineJumpTableInfo">MachineJumpTableInfo</a> *<dfn class="local col0 decl" id="130MJTI" title='MJTI' data-type='const llvm::MachineJumpTableInfo *' data-ref="130MJTI">MJTI</dfn>,</td></tr>
<tr><th id="705">705</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="131MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="131MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="132uid" title='uid' data-type='unsigned int' data-ref="132uid">uid</dfn>,</td></tr>
<tr><th id="706">706</th><td>                              <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col3 decl" id="133Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="133Ctx">Ctx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>    <i class="doc">/// Returns relocation base for the given PIC jumptable.</i></td></tr>
<tr><th id="709">709</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering24getPICJumpTableRelocBaseENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::getPICJumpTableRelocBase' data-ref="_ZNK4llvm17X86TargetLowering24getPICJumpTableRelocBaseENS_7SDValueERNS_12SelectionDAGE">getPICJumpTableRelocBase</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="134Table" title='Table' data-type='llvm::SDValue' data-ref="134Table">Table</dfn>,</td></tr>
<tr><th id="710">710</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="135DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="135DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="711">711</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *</td></tr>
<tr><th id="712">712</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering28getPICJumpTableRelocBaseExprEPKNS_15MachineFunctionEjRNS_9MCContextE" title='llvm::X86TargetLowering::getPICJumpTableRelocBaseExpr' data-ref="_ZNK4llvm17X86TargetLowering28getPICJumpTableRelocBaseExprEPKNS_15MachineFunctionEjRNS_9MCContextE">getPICJumpTableRelocBaseExpr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="136MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="136MF">MF</dfn>,</td></tr>
<tr><th id="713">713</th><td>                                 <em>unsigned</em> <dfn class="local col7 decl" id="137JTI" title='JTI' data-type='unsigned int' data-ref="137JTI">JTI</dfn>, <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col8 decl" id="138Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="138Ctx">Ctx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>    <i class="doc">/// Return the desired alignment for ByVal aggregate</i></td></tr>
<tr><th id="716">716</th><td><i class="doc">    /// function arguments in the caller parameter area. For X86, aggregates</i></td></tr>
<tr><th id="717">717</th><td><i class="doc">    /// that contains are placed at 16-byte boundaries while the rest are at</i></td></tr>
<tr><th id="718">718</th><td><i class="doc">    /// 4-byte boundaries.</i></td></tr>
<tr><th id="719">719</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering21getByValTypeAlignmentEPNS_4TypeERKNS_10DataLayoutE" title='llvm::X86TargetLowering::getByValTypeAlignment' data-ref="_ZNK4llvm17X86TargetLowering21getByValTypeAlignmentEPNS_4TypeERKNS_10DataLayoutE">getByValTypeAlignment</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col9 decl" id="139Ty" title='Ty' data-type='llvm::Type *' data-ref="139Ty">Ty</dfn>,</td></tr>
<tr><th id="720">720</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col0 decl" id="140DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="140DL">DL</dfn>) <em>const</em> override;</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>    <i class="doc">/// Returns the target specific optimal type for load</i></td></tr>
<tr><th id="723">723</th><td><i class="doc">    /// and store operations as a result of memset, memcpy, and memmove</i></td></tr>
<tr><th id="724">724</th><td><i class="doc">    /// lowering. If DstAlign is zero that means it's safe to destination</i></td></tr>
<tr><th id="725">725</th><td><i class="doc">    /// alignment can satisfy any constraint. Similarly if SrcAlign is zero it</i></td></tr>
<tr><th id="726">726</th><td><i class="doc">    /// means there isn't a need to check it against alignment requirement,</i></td></tr>
<tr><th id="727">727</th><td><i class="doc">    /// probably because the source does not need to be loaded. If 'IsMemset' is</i></td></tr>
<tr><th id="728">728</th><td><i class="doc">    /// true, that means it's expanding a memset. If 'ZeroMemset' is true, that</i></td></tr>
<tr><th id="729">729</th><td><i class="doc">    /// means it's a memset of zero. 'MemcpyStrSrc' indicates whether the memcpy</i></td></tr>
<tr><th id="730">730</th><td><i class="doc">    /// source is constant so it does not need to be loaded.</i></td></tr>
<tr><th id="731">731</th><td><i class="doc">    /// It returns EVT::Other if the type should be determined using generic</i></td></tr>
<tr><th id="732">732</th><td><i class="doc">    /// target-independent logic.</i></td></tr>
<tr><th id="733">733</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering19getOptimalMemOpTypeEmjjbbbRKNS_13AttributeListE" title='llvm::X86TargetLowering::getOptimalMemOpType' data-ref="_ZNK4llvm17X86TargetLowering19getOptimalMemOpTypeEmjjbbbRKNS_13AttributeListE">getOptimalMemOpType</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="141Size" title='Size' data-type='uint64_t' data-ref="141Size">Size</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="142DstAlign" title='DstAlign' data-type='unsigned int' data-ref="142DstAlign">DstAlign</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="143SrcAlign" title='SrcAlign' data-type='unsigned int' data-ref="143SrcAlign">SrcAlign</dfn>,</td></tr>
<tr><th id="734">734</th><td>                            <em>bool</em> <dfn class="local col4 decl" id="144IsMemset" title='IsMemset' data-type='bool' data-ref="144IsMemset">IsMemset</dfn>, <em>bool</em> <dfn class="local col5 decl" id="145ZeroMemset" title='ZeroMemset' data-type='bool' data-ref="145ZeroMemset">ZeroMemset</dfn>, <em>bool</em> <dfn class="local col6 decl" id="146MemcpyStrSrc" title='MemcpyStrSrc' data-type='bool' data-ref="146MemcpyStrSrc">MemcpyStrSrc</dfn>,</td></tr>
<tr><th id="735">735</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList">AttributeList</a> &amp;<dfn class="local col7 decl" id="147FuncAttributes" title='FuncAttributes' data-type='const llvm::AttributeList &amp;' data-ref="147FuncAttributes">FuncAttributes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>    <i class="doc">/// Returns true if it's safe to use load / store of the</i></td></tr>
<tr><th id="738">738</th><td><i class="doc">    /// specified type to expand memcpy / memset inline. This is mostly true</i></td></tr>
<tr><th id="739">739</th><td><i class="doc">    /// for all types except for some special cases. For example, on X86</i></td></tr>
<tr><th id="740">740</th><td><i class="doc">    /// targets without SSE2 f64 load / store are done with fldl / fstpl which</i></td></tr>
<tr><th id="741">741</th><td><i class="doc">    /// also does type conversion. Note the specified type doesn't have to be</i></td></tr>
<tr><th id="742">742</th><td><i class="doc">    /// legal as the hook is used before type legalization.</i></td></tr>
<tr><th id="743">743</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering15isSafeMemOpTypeENS_3MVTE" title='llvm::X86TargetLowering::isSafeMemOpType' data-ref="_ZNK4llvm17X86TargetLowering15isSafeMemOpTypeENS_3MVTE">isSafeMemOpType</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="148VT" title='VT' data-type='llvm::MVT' data-ref="148VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td>    <i class="doc">/// Returns true if the target allows unaligned memory accesses of the</i></td></tr>
<tr><th id="746">746</th><td><i class="doc">    /// specified type. Returns whether it is "fast" in the last argument.</i></td></tr>
<tr><th id="747">747</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb" title='llvm::X86TargetLowering::allowsMisalignedMemoryAccesses' data-ref="_ZNK4llvm17X86TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb">allowsMisalignedMemoryAccesses</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="149VT" title='VT' data-type='llvm::EVT' data-ref="149VT">VT</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="150AS" title='AS' data-type='unsigned int' data-ref="150AS">AS</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="151Align" title='Align' data-type='unsigned int' data-ref="151Align">Align</dfn>,</td></tr>
<tr><th id="748">748</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="local col2 decl" id="152Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="152Flags">Flags</dfn>,</td></tr>
<tr><th id="749">749</th><td>                                        <em>bool</em> *<dfn class="local col3 decl" id="153Fast" title='Fast' data-type='bool *' data-ref="153Fast">Fast</dfn>) <em>const</em> override;</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>    <i class="doc">/// Provide custom lowering hooks for some operations.</i></td></tr>
<tr><th id="752">752</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="753">753</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerOperation' data-ref="_ZNK4llvm17X86TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE">LowerOperation</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="154Op" title='Op' data-type='llvm::SDValue' data-ref="154Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="155DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="155DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>    <i class="doc">/// Places new result values for the node in Results (their number</i></td></tr>
<tr><th id="756">756</th><td><i class="doc">    /// and types must exactly match those of the original return values of</i></td></tr>
<tr><th id="757">757</th><td><i class="doc">    /// the node), or leaves Results empty, which indicates that the node is not</i></td></tr>
<tr><th id="758">758</th><td><i class="doc">    /// to be custom lowered after all.</i></td></tr>
<tr><th id="759">759</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering21LowerOperationWrapperEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerOperationWrapper' data-ref="_ZNK4llvm17X86TargetLowering21LowerOperationWrapperEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE">LowerOperationWrapper</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="156N" title='N' data-type='llvm::SDNode *' data-ref="156N">N</dfn>,</td></tr>
<tr><th id="760">760</th><td>                               <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col7 decl" id="157Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="157Results">Results</dfn>,</td></tr>
<tr><th id="761">761</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="158DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="158DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>    <i class="doc">/// Replace the results of node with an illegal result</i></td></tr>
<tr><th id="764">764</th><td><i class="doc">    /// type with new values built out of custom code.</i></td></tr>
<tr><th id="765">765</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="766">766</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" title='llvm::X86TargetLowering::ReplaceNodeResults' data-ref="_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE">ReplaceNodeResults</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="159N" title='N' data-type='llvm::SDNode *' data-ref="159N">N</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt;&amp;<dfn class="local col0 decl" id="160Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="160Results">Results</dfn>,</td></tr>
<tr><th id="767">767</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="161DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="161DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::X86TargetLowering::PerformDAGCombine' data-ref="_ZNK4llvm17X86TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">PerformDAGCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="162N" title='N' data-type='llvm::SDNode *' data-ref="162N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col3 decl" id="163DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="163DCI">DCI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>    <i>// Return true if it is profitable to combine a BUILD_VECTOR with a</i></td></tr>
<tr><th id="772">772</th><td><i>    // stride-pattern to a shuffle and a truncate.</i></td></tr>
<tr><th id="773">773</th><td><i>    // Example of such a combine:</i></td></tr>
<tr><th id="774">774</th><td><i>    // v4i32 build_vector((extract_elt V, 1),</i></td></tr>
<tr><th id="775">775</th><td><i>    //                    (extract_elt V, 3),</i></td></tr>
<tr><th id="776">776</th><td><i>    //                    (extract_elt V, 5),</i></td></tr>
<tr><th id="777">777</th><td><i>    //                    (extract_elt V, 7))</i></td></tr>
<tr><th id="778">778</th><td><i>    //  --&gt;</i></td></tr>
<tr><th id="779">779</th><td><i>    // v4i32 truncate (bitcast (shuffle&lt;1,u,3,u,4,u,5,u,6,u,7,u&gt; V, u) to</i></td></tr>
<tr><th id="780">780</th><td><i>    // v4i64)</i></td></tr>
<tr><th id="781">781</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering48isDesirableToCombineBuildVectorToShuffleTruncateENS_8ArrayRefIiEENS_3EVTES3_" title='llvm::X86TargetLowering::isDesirableToCombineBuildVectorToShuffleTruncate' data-ref="_ZNK4llvm17X86TargetLowering48isDesirableToCombineBuildVectorToShuffleTruncateENS_8ArrayRefIiEENS_3EVTES3_">isDesirableToCombineBuildVectorToShuffleTruncate</dfn>(</td></tr>
<tr><th id="782">782</th><td>        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col4 decl" id="164ShuffleMask" title='ShuffleMask' data-type='ArrayRef&lt;int&gt;' data-ref="164ShuffleMask">ShuffleMask</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="165SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="165SrcVT">SrcVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="166TruncVT" title='TruncVT' data-type='llvm::EVT' data-ref="166TruncVT">TruncVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>    <i class="doc">/// Return true if the target has native support for</i></td></tr>
<tr><th id="785">785</th><td><i class="doc">    /// the specified value type and it is 'desirable' to use the type for the</i></td></tr>
<tr><th id="786">786</th><td><i class="doc">    /// given node type. e.g. On x86 i16 is legal, but undesirable since i16</i></td></tr>
<tr><th id="787">787</th><td><i class="doc">    /// instruction encodings are longer and some i16 instructions are slow.</i></td></tr>
<tr><th id="788">788</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering20isTypeDesirableForOpEjNS_3EVTE" title='llvm::X86TargetLowering::isTypeDesirableForOp' data-ref="_ZNK4llvm17X86TargetLowering20isTypeDesirableForOpEjNS_3EVTE">isTypeDesirableForOp</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="167Opc" title='Opc' data-type='unsigned int' data-ref="167Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="168VT" title='VT' data-type='llvm::EVT' data-ref="168VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>    <i class="doc">/// Return true if the target has native support for the</i></td></tr>
<tr><th id="791">791</th><td><i class="doc">    /// specified value type and it is 'desirable' to use the type. e.g. On x86</i></td></tr>
<tr><th id="792">792</th><td><i class="doc">    /// i16 is legal, but undesirable since i16 instruction encodings are longer</i></td></tr>
<tr><th id="793">793</th><td><i class="doc">    /// and some i16 instructions are slow.</i></td></tr>
<tr><th id="794">794</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering22IsDesirableToPromoteOpENS_7SDValueERNS_3EVTE" title='llvm::X86TargetLowering::IsDesirableToPromoteOp' data-ref="_ZNK4llvm17X86TargetLowering22IsDesirableToPromoteOpENS_7SDValueERNS_3EVTE">IsDesirableToPromoteOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="169Op" title='Op' data-type='llvm::SDValue' data-ref="169Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> &amp;<dfn class="local col0 decl" id="170PVT" title='PVT' data-type='llvm::EVT &amp;' data-ref="170PVT">PVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="797">797</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::EmitInstrWithCustomInserter' data-ref="_ZNK4llvm17X86TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitInstrWithCustomInserter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="171MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="171MI">MI</dfn>,</td></tr>
<tr><th id="798">798</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="172MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="172MBB">MBB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>    <i class="doc">/// This method returns the name of a target specific DAG node.</i></td></tr>
<tr><th id="801">801</th><td>    <em>const</em> <em>char</em> *<dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering17getTargetNodeNameEj" title='llvm::X86TargetLowering::getTargetNodeName' data-ref="_ZNK4llvm17X86TargetLowering17getTargetNodeNameEj">getTargetNodeName</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="173Opcode" title='Opcode' data-type='unsigned int' data-ref="173Opcode">Opcode</dfn>) <em>const</em> override;</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>    <i class="doc">/// Do not merge vector stores after legalization because that may conflict</i></td></tr>
<tr><th id="804">804</th><td><i class="doc">    /// with x86-specific store splitting optimizations.</i></td></tr>
<tr><th id="805">805</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering28mergeStoresAfterLegalizationENS_3EVTE" title='llvm::X86TargetLowering::mergeStoresAfterLegalization' data-ref="_ZNK4llvm17X86TargetLowering28mergeStoresAfterLegalizationENS_3EVTE">mergeStoresAfterLegalization</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="174MemVT" title='MemVT' data-type='llvm::EVT' data-ref="174MemVT">MemVT</dfn>) <em>const</em> override {</td></tr>
<tr><th id="806">806</th><td>      <b>return</b> !<a class="local col4 ref" href="#174MemVT" title='MemVT' data-ref="174MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>();</td></tr>
<tr><th id="807">807</th><td>    }</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE" title='llvm::X86TargetLowering::canMergeStoresTo' data-ref="_ZNK4llvm17X86TargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE">canMergeStoresTo</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="175AddressSpace" title='AddressSpace' data-type='unsigned int' data-ref="175AddressSpace">AddressSpace</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="176MemVT" title='MemVT' data-type='llvm::EVT' data-ref="176MemVT">MemVT</dfn>,</td></tr>
<tr><th id="810">810</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="177DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="177DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering22isCheapToSpeculateCttzEv" title='llvm::X86TargetLowering::isCheapToSpeculateCttz' data-ref="_ZNK4llvm17X86TargetLowering22isCheapToSpeculateCttzEv">isCheapToSpeculateCttz</dfn>() <em>const</em> override;</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering22isCheapToSpeculateCtlzEv" title='llvm::X86TargetLowering::isCheapToSpeculateCtlz' data-ref="_ZNK4llvm17X86TargetLowering22isCheapToSpeculateCtlzEv">isCheapToSpeculateCtlz</dfn>() <em>const</em> override;</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering10isCtlzFastEv" title='llvm::X86TargetLowering::isCtlzFast' data-ref="_ZNK4llvm17X86TargetLowering10isCtlzFastEv">isCtlzFast</dfn>() <em>const</em> override;</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering23hasBitPreservingFPLogicENS_3EVTE" title='llvm::X86TargetLowering::hasBitPreservingFPLogic' data-ref="_ZNK4llvm17X86TargetLowering23hasBitPreservingFPLogicENS_3EVTE">hasBitPreservingFPLogic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="178VT" title='VT' data-type='llvm::EVT' data-ref="178VT">VT</dfn>) <em>const</em> override {</td></tr>
<tr><th id="819">819</th><td>      <b>return</b> <a class="local col8 ref" href="#178VT" title='VT' data-ref="178VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> || <a class="local col8 ref" href="#178VT" title='VT' data-ref="178VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a> || <a class="local col8 ref" href="#178VT" title='VT' data-ref="178VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>();</td></tr>
<tr><th id="820">820</th><td>    }</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering33isMultiStoresCheaperThanBitsMergeENS_3EVTES1_" title='llvm::X86TargetLowering::isMultiStoresCheaperThanBitsMerge' data-ref="_ZNK4llvm17X86TargetLowering33isMultiStoresCheaperThanBitsMergeENS_3EVTES1_">isMultiStoresCheaperThanBitsMerge</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="179LTy" title='LTy' data-type='llvm::EVT' data-ref="179LTy">LTy</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="180HTy" title='HTy' data-type='llvm::EVT' data-ref="180HTy">HTy</dfn>) <em>const</em> override {</td></tr>
<tr><th id="823">823</th><td>      <i>// If the pair to store is a mixture of float and int values, we will</i></td></tr>
<tr><th id="824">824</th><td><i>      // save two bitwise instructions and one float-to-int instruction and</i></td></tr>
<tr><th id="825">825</th><td><i>      // increase one store instruction. There is potentially a more</i></td></tr>
<tr><th id="826">826</th><td><i>      // significant benefit because it avoids the float-&gt;int domain switch</i></td></tr>
<tr><th id="827">827</th><td><i>      // for input value. So It is more likely a win.</i></td></tr>
<tr><th id="828">828</th><td>      <b>if</b> ((<a class="local col9 ref" href="#179LTy" title='LTy' data-ref="179LTy">LTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT15isFloatingPointEv" title='llvm::EVT::isFloatingPoint' data-ref="_ZNK4llvm3EVT15isFloatingPointEv">isFloatingPoint</a>() &amp;&amp; <a class="local col0 ref" href="#180HTy" title='HTy' data-ref="180HTy">HTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT9isIntegerEv" title='llvm::EVT::isInteger' data-ref="_ZNK4llvm3EVT9isIntegerEv">isInteger</a>()) ||</td></tr>
<tr><th id="829">829</th><td>          (<a class="local col9 ref" href="#179LTy" title='LTy' data-ref="179LTy">LTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT9isIntegerEv" title='llvm::EVT::isInteger' data-ref="_ZNK4llvm3EVT9isIntegerEv">isInteger</a>() &amp;&amp; <a class="local col0 ref" href="#180HTy" title='HTy' data-ref="180HTy">HTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT15isFloatingPointEv" title='llvm::EVT::isFloatingPoint' data-ref="_ZNK4llvm3EVT15isFloatingPointEv">isFloatingPoint</a>()))</td></tr>
<tr><th id="830">830</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="831">831</th><td>      <i>// If the pair only contains int values, we will save two bitwise</i></td></tr>
<tr><th id="832">832</th><td><i>      // instructions and increase one store instruction (costing one more</i></td></tr>
<tr><th id="833">833</th><td><i>      // store buffer). Since the benefit is more blurred so we leave</i></td></tr>
<tr><th id="834">834</th><td><i>      // such pair out until we get testcase to prove it is a win.</i></td></tr>
<tr><th id="835">835</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="836">836</th><td>    }</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering30isMaskAndCmp0FoldingBeneficialERKNS_11InstructionE" title='llvm::X86TargetLowering::isMaskAndCmp0FoldingBeneficial' data-ref="_ZNK4llvm17X86TargetLowering30isMaskAndCmp0FoldingBeneficialERKNS_11InstructionE">isMaskAndCmp0FoldingBeneficial</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> &amp;<dfn class="local col1 decl" id="181AndI" title='AndI' data-type='const llvm::Instruction &amp;' data-ref="181AndI">AndI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering16hasAndNotCompareENS_7SDValueE" title='llvm::X86TargetLowering::hasAndNotCompare' data-ref="_ZNK4llvm17X86TargetLowering16hasAndNotCompareENS_7SDValueE">hasAndNotCompare</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="182Y" title='Y' data-type='llvm::SDValue' data-ref="182Y">Y</dfn>) <em>const</em> override;</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering9hasAndNotENS_7SDValueE" title='llvm::X86TargetLowering::hasAndNot' data-ref="_ZNK4llvm17X86TargetLowering9hasAndNotENS_7SDValueE">hasAndNot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="183Y" title='Y' data-type='llvm::SDValue' data-ref="183Y">Y</dfn>) <em>const</em> override;</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering33shouldFoldConstantShiftPairToMaskEPKNS_6SDNodeENS_12CombineLevelE" title='llvm::X86TargetLowering::shouldFoldConstantShiftPairToMask' data-ref="_ZNK4llvm17X86TargetLowering33shouldFoldConstantShiftPairToMaskEPKNS_6SDNodeENS_12CombineLevelE">shouldFoldConstantShiftPairToMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="184N" title='N' data-type='const llvm::SDNode *' data-ref="184N">N</dfn>,</td></tr>
<tr><th id="845">845</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/DAGCombine.h.html#llvm::CombineLevel" title='llvm::CombineLevel' data-ref="llvm::CombineLevel">CombineLevel</a> <dfn class="local col5 decl" id="185Level" title='Level' data-type='llvm::CombineLevel' data-ref="185Level">Level</dfn>) <em>const</em> override;</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering33shouldFoldMaskToVariableShiftPairENS_7SDValueE" title='llvm::X86TargetLowering::shouldFoldMaskToVariableShiftPair' data-ref="_ZNK4llvm17X86TargetLowering33shouldFoldMaskToVariableShiftPairENS_7SDValueE">shouldFoldMaskToVariableShiftPair</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="186Y" title='Y' data-type='llvm::SDValue' data-ref="186Y">Y</dfn>) <em>const</em> override;</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>    <em>bool</em></td></tr>
<tr><th id="850">850</th><td>    <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEj" title='llvm::X86TargetLowering::shouldTransformSignedTruncationCheck' data-ref="_ZNK4llvm17X86TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEj">shouldTransformSignedTruncationCheck</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="187XVT" title='XVT' data-type='llvm::EVT' data-ref="187XVT">XVT</dfn>,</td></tr>
<tr><th id="851">851</th><td>                                         <em>unsigned</em> <dfn class="local col8 decl" id="188KeptBits" title='KeptBits' data-type='unsigned int' data-ref="188KeptBits">KeptBits</dfn>) <em>const</em> override {</td></tr>
<tr><th id="852">852</th><td>      <i>// For vectors, we don't have a preference..</i></td></tr>
<tr><th id="853">853</th><td>      <b>if</b> (<a class="local col7 ref" href="#187XVT" title='XVT' data-ref="187XVT">XVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="854">854</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>      <em>auto</em> <dfn class="local col9 decl" id="189VTIsOk" title='VTIsOk' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/X86/X86ISelLowering.h:856:21)' data-ref="189VTIsOk">VTIsOk</dfn> = [](<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="190VT" title='VT' data-type='llvm::EVT' data-ref="190VT">VT</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="857">857</th><td>        <b>return</b> <a class="local col0 ref" href="#190VT" title='VT' data-ref="190VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> || <a class="local col0 ref" href="#190VT" title='VT' data-ref="190VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> || <a class="local col0 ref" href="#190VT" title='VT' data-ref="190VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> ||</td></tr>
<tr><th id="858">858</th><td>               <a class="local col0 ref" href="#190VT" title='VT' data-ref="190VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>;</td></tr>
<tr><th id="859">859</th><td>      };</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>      <i>// We are ok with KeptBitsVT being byte/word/dword, what MOVS supports.</i></td></tr>
<tr><th id="862">862</th><td><i>      // XVT will be larger than KeptBitsVT.</i></td></tr>
<tr><th id="863">863</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="191KeptBitsVT" title='KeptBitsVT' data-type='llvm::MVT' data-ref="191KeptBitsVT">KeptBitsVT</dfn> = <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT12getIntegerVTEj" title='llvm::MVT::getIntegerVT' data-ref="_ZN4llvm3MVT12getIntegerVTEj">getIntegerVT</a>(<a class="local col8 ref" href="#188KeptBits" title='KeptBits' data-ref="188KeptBits">KeptBits</a>);</td></tr>
<tr><th id="864">864</th><td>      <b>return</b> <a class="local col9 ref" href="#189VTIsOk" title='VTIsOk' data-ref="189VTIsOk">VTIsOk</a><a class="ref" href="#_ZZNK4llvm17X86TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEjENKUlS1_E_clES1_" title='llvm::X86TargetLowering::shouldTransformSignedTruncationCheck(llvm::EVT, unsigned int)::(anonymous class)::operator()' data-ref="_ZZNK4llvm17X86TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEjENKUlS1_E_clES1_">(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#187XVT" title='XVT' data-ref="187XVT">XVT</a>)</a> &amp;&amp; <a class="local col9 ref" href="#189VTIsOk" title='VTIsOk' data-ref="189VTIsOk">VTIsOk</a><a class="ref" href="#_ZZNK4llvm17X86TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEjENKUlS1_E_clES1_" title='llvm::X86TargetLowering::shouldTransformSignedTruncationCheck(llvm::EVT, unsigned int)::(anonymous class)::operator()' data-ref="_ZZNK4llvm17X86TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEjENKUlS1_E_clES1_">(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#191KeptBitsVT" title='KeptBitsVT' data-ref="191KeptBitsVT">KeptBitsVT</a>)</a>;</td></tr>
<tr><th id="865">865</th><td>    }</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering17shouldExpandShiftERNS_12SelectionDAGEPNS_6SDNodeE" title='llvm::X86TargetLowering::shouldExpandShift' data-ref="_ZNK4llvm17X86TargetLowering17shouldExpandShiftERNS_12SelectionDAGEPNS_6SDNodeE">shouldExpandShift</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="192DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="192DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="193N" title='N' data-type='llvm::SDNode *' data-ref="193N">N</dfn>) <em>const</em> override {</td></tr>
<tr><th id="868">868</th><td>      <b>if</b> (<a class="local col2 ref" href="#192DAG" title='DAG' data-ref="192DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>())</td></tr>
<tr><th id="869">869</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="870">870</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="871">871</th><td>    }</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering25shouldSplatInsEltVarIndexENS_3EVTE" title='llvm::X86TargetLowering::shouldSplatInsEltVarIndex' data-ref="_ZNK4llvm17X86TargetLowering25shouldSplatInsEltVarIndexENS_3EVTE">shouldSplatInsEltVarIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="194VT" title='VT' data-type='llvm::EVT' data-ref="194VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering31convertSetCCLogicToBitwiseLogicENS_3EVTE" title='llvm::X86TargetLowering::convertSetCCLogicToBitwiseLogic' data-ref="_ZNK4llvm17X86TargetLowering31convertSetCCLogicToBitwiseLogicENS_3EVTE">convertSetCCLogicToBitwiseLogic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="195VT" title='VT' data-type='llvm::EVT' data-ref="195VT">VT</dfn>) <em>const</em> override {</td></tr>
<tr><th id="876">876</th><td>      <b>return</b> <a class="local col5 ref" href="#195VT" title='VT' data-ref="195VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT15isScalarIntegerEv" title='llvm::EVT::isScalarInteger' data-ref="_ZNK4llvm3EVT15isScalarIntegerEv">isScalarInteger</a>();</td></tr>
<tr><th id="877">877</th><td>    }</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>    <i class="doc">/// Vector-sized comparisons are fast using PCMPEQ + PMOVMSK or PTEST.</i></td></tr>
<tr><th id="880">880</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering22hasFastEqualityCompareEj" title='llvm::X86TargetLowering::hasFastEqualityCompare' data-ref="_ZNK4llvm17X86TargetLowering22hasFastEqualityCompareEj">hasFastEqualityCompare</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="196NumBits" title='NumBits' data-type='unsigned int' data-ref="196NumBits">NumBits</dfn>) <em>const</em> override;</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td>    <i class="doc">/// Allow multiple load pairs per block for smaller and faster code.</i></td></tr>
<tr><th id="883">883</th><td>    <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering28getMemcmpEqZeroLoadsPerBlockEv" title='llvm::X86TargetLowering::getMemcmpEqZeroLoadsPerBlock' data-ref="_ZNK4llvm17X86TargetLowering28getMemcmpEqZeroLoadsPerBlockEv">getMemcmpEqZeroLoadsPerBlock</dfn>() <em>const</em> override {</td></tr>
<tr><th id="884">884</th><td>      <b>return</b> <var>2</var>;</td></tr>
<tr><th id="885">885</th><td>    }</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td>    <i class="doc">/// Return the value type to use for ISD::SETCC.</i></td></tr>
<tr><th id="888">888</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE" title='llvm::X86TargetLowering::getSetCCResultType' data-ref="_ZNK4llvm17X86TargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE">getSetCCResultType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col7 decl" id="197DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="197DL">DL</dfn>, <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col8 decl" id="198Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="198Context">Context</dfn>,</td></tr>
<tr><th id="889">889</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="199VT" title='VT' data-type='llvm::EVT' data-ref="199VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntERNS_14TargetLowering17TargetLoweringOptE" title='llvm::X86TargetLowering::targetShrinkDemandedConstant' data-ref="_ZNK4llvm17X86TargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntERNS_14TargetLowering17TargetLoweringOptE">targetShrinkDemandedConstant</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="200Op" title='Op' data-type='llvm::SDValue' data-ref="200Op">Op</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col1 decl" id="201Demanded" title='Demanded' data-type='const llvm::APInt &amp;' data-ref="201Demanded">Demanded</dfn>,</td></tr>
<tr><th id="892">892</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::TargetLoweringOpt" title='llvm::TargetLowering::TargetLoweringOpt' data-ref="llvm::TargetLowering::TargetLoweringOpt">TargetLoweringOpt</a> &amp;<dfn class="local col2 decl" id="202TLO" title='TLO' data-type='llvm::TargetLowering::TargetLoweringOpt &amp;' data-ref="202TLO">TLO</dfn>) <em>const</em> override;</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>    <i class="doc">/// Determine which of the bits specified in Mask are known to be either</i></td></tr>
<tr><th id="895">895</th><td><i class="doc">    /// zero or one and return them in the KnownZero/KnownOne bitsets.</i></td></tr>
<tr><th id="896">896</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj" title='llvm::X86TargetLowering::computeKnownBitsForTargetNode' data-ref="_ZNK4llvm17X86TargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj">computeKnownBitsForTargetNode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="203Op" title='Op' data-type='const llvm::SDValue' data-ref="203Op">Op</dfn>,</td></tr>
<tr><th id="897">897</th><td>                                       <a class="type" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits" title='llvm::KnownBits' data-ref="llvm::KnownBits">KnownBits</a> &amp;<dfn class="local col4 decl" id="204Known" title='Known' data-type='llvm::KnownBits &amp;' data-ref="204Known">Known</dfn>,</td></tr>
<tr><th id="898">898</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col5 decl" id="205DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="205DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="899">899</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="206DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="206DAG">DAG</dfn>,</td></tr>
<tr><th id="900">900</th><td>                                       <em>unsigned</em> <dfn class="local col7 decl" id="207Depth" title='Depth' data-type='unsigned int' data-ref="207Depth">Depth</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>    <i class="doc">/// Determine the number of bits in the operation that are sign bits.</i></td></tr>
<tr><th id="903">903</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj" title='llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode' data-ref="_ZNK4llvm17X86TargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj">ComputeNumSignBitsForTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="208Op" title='Op' data-type='llvm::SDValue' data-ref="208Op">Op</dfn>,</td></tr>
<tr><th id="904">904</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col9 decl" id="209DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="209DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="905">905</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="210DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="210DAG">DAG</dfn>,</td></tr>
<tr><th id="906">906</th><td>                                             <em>unsigned</em> <dfn class="local col1 decl" id="211Depth" title='Depth' data-type='unsigned int' data-ref="211Depth">Depth</dfn>) <em>const</em> override;</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering39SimplifyDemandedVectorEltsForTargetNodeENS_7SDValueERKNS_5APIntERS2_S5_RNS_14TargetLowering17TargetLoweringOptEj" title='llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode' data-ref="_ZNK4llvm17X86TargetLowering39SimplifyDemandedVectorEltsForTargetNodeENS_7SDValueERKNS_5APIntERS2_S5_RNS_14TargetLowering17TargetLoweringOptEj">SimplifyDemandedVectorEltsForTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="212Op" title='Op' data-type='llvm::SDValue' data-ref="212Op">Op</dfn>,</td></tr>
<tr><th id="909">909</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col3 decl" id="213DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="213DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="910">910</th><td>                                                 <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col4 decl" id="214KnownUndef" title='KnownUndef' data-type='llvm::APInt &amp;' data-ref="214KnownUndef">KnownUndef</dfn>,</td></tr>
<tr><th id="911">911</th><td>                                                 <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col5 decl" id="215KnownZero" title='KnownZero' data-type='llvm::APInt &amp;' data-ref="215KnownZero">KnownZero</dfn>,</td></tr>
<tr><th id="912">912</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::TargetLoweringOpt" title='llvm::TargetLowering::TargetLoweringOpt' data-ref="llvm::TargetLowering::TargetLoweringOpt">TargetLoweringOpt</a> &amp;<dfn class="local col6 decl" id="216TLO" title='TLO' data-type='llvm::TargetLowering::TargetLoweringOpt &amp;' data-ref="216TLO">TLO</dfn>,</td></tr>
<tr><th id="913">913</th><td>                                                 <em>unsigned</em> <dfn class="local col7 decl" id="217Depth" title='Depth' data-type='unsigned int' data-ref="217Depth">Depth</dfn>) <em>const</em> override;</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering33SimplifyDemandedBitsForTargetNodeENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS_14TargetLowering17TargetLoweringOptEj" title='llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode' data-ref="_ZNK4llvm17X86TargetLowering33SimplifyDemandedBitsForTargetNodeENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS_14TargetLowering17TargetLoweringOptEj">SimplifyDemandedBitsForTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="218Op" title='Op' data-type='llvm::SDValue' data-ref="218Op">Op</dfn>,</td></tr>
<tr><th id="916">916</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col9 decl" id="219DemandedBits" title='DemandedBits' data-type='const llvm::APInt &amp;' data-ref="219DemandedBits">DemandedBits</dfn>,</td></tr>
<tr><th id="917">917</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col0 decl" id="220DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="220DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="918">918</th><td>                                           <a class="type" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits" title='llvm::KnownBits' data-ref="llvm::KnownBits">KnownBits</a> &amp;<dfn class="local col1 decl" id="221Known" title='Known' data-type='llvm::KnownBits &amp;' data-ref="221Known">Known</dfn>,</td></tr>
<tr><th id="919">919</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::TargetLoweringOpt" title='llvm::TargetLowering::TargetLoweringOpt' data-ref="llvm::TargetLowering::TargetLoweringOpt">TargetLoweringOpt</a> &amp;<dfn class="local col2 decl" id="222TLO" title='TLO' data-type='llvm::TargetLowering::TargetLoweringOpt &amp;' data-ref="222TLO">TLO</dfn>,</td></tr>
<tr><th id="920">920</th><td>                                           <em>unsigned</em> <dfn class="local col3 decl" id="223Depth" title='Depth' data-type='unsigned int' data-ref="223Depth">Depth</dfn>) <em>const</em> override;</td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering25getTargetConstantFromLoadEPNS_10LoadSDNodeE" title='llvm::X86TargetLowering::getTargetConstantFromLoad' data-ref="_ZNK4llvm17X86TargetLowering25getTargetConstantFromLoadEPNS_10LoadSDNodeE">getTargetConstantFromLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode">LoadSDNode</a> *<dfn class="local col4 decl" id="224LD" title='LD' data-type='llvm::LoadSDNode *' data-ref="224LD">LD</dfn>) <em>const</em> override;</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering13unwrapAddressENS_7SDValueE" title='llvm::X86TargetLowering::unwrapAddress' data-ref="_ZNK4llvm17X86TargetLowering13unwrapAddressENS_7SDValueE">unwrapAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="225N" title='N' data-type='llvm::SDValue' data-ref="225N">N</dfn>) <em>const</em> override;</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering26getReturnAddressFrameIndexERNS_12SelectionDAGE" title='llvm::X86TargetLowering::getReturnAddressFrameIndex' data-ref="_ZNK4llvm17X86TargetLowering26getReturnAddressFrameIndexERNS_12SelectionDAGE">getReturnAddressFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="226DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="226DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering15ExpandInlineAsmEPNS_8CallInstE" title='llvm::X86TargetLowering::ExpandInlineAsm' data-ref="_ZNK4llvm17X86TargetLowering15ExpandInlineAsmEPNS_8CallInstE">ExpandInlineAsm</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col7 decl" id="227CI" title='CI' data-type='llvm::CallInst *' data-ref="227CI">CI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintType" title='llvm::TargetLowering::ConstraintType' data-ref="llvm::TargetLowering::ConstraintType">ConstraintType</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering17getConstraintTypeENS_9StringRefE" title='llvm::X86TargetLowering::getConstraintType' data-ref="_ZNK4llvm17X86TargetLowering17getConstraintTypeENS_9StringRefE">getConstraintType</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="228Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="228Constraint">Constraint</dfn>) <em>const</em> override;</td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td>    <i class="doc">/// Examine constraint string and operand type and determine a weight value.</i></td></tr>
<tr><th id="933">933</th><td><i class="doc">    /// The operand object must already have been set up with the operand type.</i></td></tr>
<tr><th id="934">934</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintWeight" title='llvm::TargetLowering::ConstraintWeight' data-ref="llvm::TargetLowering::ConstraintWeight">ConstraintWeight</a></td></tr>
<tr><th id="935">935</th><td>      <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering30getSingleConstraintMatchWeightERNS_14TargetLowering14AsmOperandInfoEPKc" title='llvm::X86TargetLowering::getSingleConstraintMatchWeight' data-ref="_ZNK4llvm17X86TargetLowering30getSingleConstraintMatchWeightERNS_14TargetLowering14AsmOperandInfoEPKc">getSingleConstraintMatchWeight</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo" title='llvm::TargetLowering::AsmOperandInfo' data-ref="llvm::TargetLowering::AsmOperandInfo">AsmOperandInfo</a> &amp;<dfn class="local col9 decl" id="229info" title='info' data-type='llvm::TargetLowering::AsmOperandInfo &amp;' data-ref="229info">info</dfn>,</td></tr>
<tr><th id="936">936</th><td>                                     <em>const</em> <em>char</em> *<dfn class="local col0 decl" id="230constraint" title='constraint' data-type='const char *' data-ref="230constraint">constraint</dfn>) <em>const</em> override;</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>    <em>const</em> <em>char</em> *<dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering16LowerXConstraintENS_3EVTE" title='llvm::X86TargetLowering::LowerXConstraint' data-ref="_ZNK4llvm17X86TargetLowering16LowerXConstraintENS_3EVTE">LowerXConstraint</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="231ConstraintVT" title='ConstraintVT' data-type='llvm::EVT' data-ref="231ConstraintVT">ConstraintVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td>    <i class="doc">/// Lower the specified operand into the Ops vector. If it is invalid, don't</i></td></tr>
<tr><th id="941">941</th><td><i class="doc">    /// add anything to Ops. If hasMemory is true it means one of the asm</i></td></tr>
<tr><th id="942">942</th><td><i class="doc">    /// constraint of the inline asm instruction being processed is 'm'.</i></td></tr>
<tr><th id="943">943</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerAsmOperandForConstraint' data-ref="_ZNK4llvm17X86TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE">LowerAsmOperandForConstraint</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="232Op" title='Op' data-type='llvm::SDValue' data-ref="232Op">Op</dfn>,</td></tr>
<tr><th id="944">944</th><td>                                      <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col3 decl" id="233Constraint" title='Constraint' data-type='std::string &amp;' data-ref="233Constraint">Constraint</dfn>,</td></tr>
<tr><th id="945">945</th><td>                                      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col4 decl" id="234Ops" title='Ops' data-type='std::vector&lt;SDValue&gt; &amp;' data-ref="234Ops">Ops</dfn>,</td></tr>
<tr><th id="946">946</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="235DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="235DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>    <em>unsigned</em></td></tr>
<tr><th id="949">949</th><td>    <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" title='llvm::X86TargetLowering::getInlineAsmMemConstraint' data-ref="_ZNK4llvm17X86TargetLowering25getInlineAsmMemConstraintENS_9StringRefE">getInlineAsmMemConstraint</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="236ConstraintCode" title='ConstraintCode' data-type='llvm::StringRef' data-ref="236ConstraintCode">ConstraintCode</dfn>) <em>const</em> override {</td></tr>
<tr><th id="950">950</th><td>      <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#236ConstraintCode" title='ConstraintCode' data-ref="236ConstraintCode">ConstraintCode</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"i"</q>)</td></tr>
<tr><th id="951">951</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_i" title='llvm::InlineAsm::Constraint_i' data-ref="llvm::InlineAsm::Constraint_i">Constraint_i</a>;</td></tr>
<tr><th id="952">952</th><td>      <b>else</b> <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#236ConstraintCode" title='ConstraintCode' data-ref="236ConstraintCode">ConstraintCode</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"o"</q>)</td></tr>
<tr><th id="953">953</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_o" title='llvm::InlineAsm::Constraint_o' data-ref="llvm::InlineAsm::Constraint_o">Constraint_o</a>;</td></tr>
<tr><th id="954">954</th><td>      <b>else</b> <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#236ConstraintCode" title='ConstraintCode' data-ref="236ConstraintCode">ConstraintCode</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"v"</q>)</td></tr>
<tr><th id="955">955</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_v" title='llvm::InlineAsm::Constraint_v' data-ref="llvm::InlineAsm::Constraint_v">Constraint_v</a>;</td></tr>
<tr><th id="956">956</th><td>      <b>else</b> <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#236ConstraintCode" title='ConstraintCode' data-ref="236ConstraintCode">ConstraintCode</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"X"</q>)</td></tr>
<tr><th id="957">957</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_X" title='llvm::InlineAsm::Constraint_X' data-ref="llvm::InlineAsm::Constraint_X">Constraint_X</a>;</td></tr>
<tr><th id="958">958</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" title='llvm::TargetLowering::getInlineAsmMemConstraint' data-ref="_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE">getInlineAsmMemConstraint</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#236ConstraintCode" title='ConstraintCode' data-ref="236ConstraintCode">ConstraintCode</a>);</td></tr>
<tr><th id="959">959</th><td>    }</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td>    <i class="doc">/// Handle Lowering flag assembly outputs.</i></td></tr>
<tr><th id="962">962</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering27LowerAsmOutputForConstraintERNS_7SDValueES2_NS_5SDLocERKNS_14TargetLowering14AsmOperandInfoERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerAsmOutputForConstraint' data-ref="_ZNK4llvm17X86TargetLowering27LowerAsmOutputForConstraintERNS_7SDValueES2_NS_5SDLocERKNS_14TargetLowering14AsmOperandInfoERNS_12SelectionDAGE">LowerAsmOutputForConstraint</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="237Chain" title='Chain' data-type='llvm::SDValue &amp;' data-ref="237Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="238Flag" title='Flag' data-type='llvm::SDValue &amp;' data-ref="238Flag">Flag</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col9 decl" id="239DL" title='DL' data-type='llvm::SDLoc' data-ref="239DL">DL</dfn>,</td></tr>
<tr><th id="963">963</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo" title='llvm::TargetLowering::AsmOperandInfo' data-ref="llvm::TargetLowering::AsmOperandInfo">AsmOperandInfo</a> &amp;<dfn class="local col0 decl" id="240Constraint" title='Constraint' data-type='const llvm::TargetLowering::AsmOperandInfo &amp;' data-ref="240Constraint">Constraint</dfn>,</td></tr>
<tr><th id="964">964</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="241DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="241DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>    <i class="doc">/// Given a physical register constraint</i></td></tr>
<tr><th id="967">967</th><td><i class="doc">    /// (e.g. {edx}), return the register number and the register class for the</i></td></tr>
<tr><th id="968">968</th><td><i class="doc">    /// register.  This should only be used for C_Register constraints.  On</i></td></tr>
<tr><th id="969">969</th><td><i class="doc">    /// error, this returns a register number of 0.</i></td></tr>
<tr><th id="970">970</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;</td></tr>
<tr><th id="971">971</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE" title='llvm::X86TargetLowering::getRegForInlineAsmConstraint' data-ref="_ZNK4llvm17X86TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE">getRegForInlineAsmConstraint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="242TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="242TRI">TRI</dfn>,</td></tr>
<tr><th id="972">972</th><td>                                 <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="243Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="243Constraint">Constraint</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="244VT" title='VT' data-type='llvm::MVT' data-ref="244VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td>    <i class="doc">/// Return true if the addressing mode represented</i></td></tr>
<tr><th id="975">975</th><td><i class="doc">    /// by AM is legal for this target, for a load/store of the specified type.</i></td></tr>
<tr><th id="976">976</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE" title='llvm::X86TargetLowering::isLegalAddressingMode' data-ref="_ZNK4llvm17X86TargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE">isLegalAddressingMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col5 decl" id="245DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="245DL">DL</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> &amp;<dfn class="local col6 decl" id="246AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="246AM">AM</dfn>,</td></tr>
<tr><th id="977">977</th><td>                               <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="247Ty" title='Ty' data-type='llvm::Type *' data-ref="247Ty">Ty</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="248AS" title='AS' data-type='unsigned int' data-ref="248AS">AS</dfn>,</td></tr>
<tr><th id="978">978</th><td>                               <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="249I" title='I' data-type='llvm::Instruction *' data-ref="249I">I</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>    <i class="doc">/// Return true if the specified immediate is legal</i></td></tr>
<tr><th id="981">981</th><td><i class="doc">    /// icmp immediate, that is the target has icmp instructions which can</i></td></tr>
<tr><th id="982">982</th><td><i class="doc">    /// compare a register against the immediate without having to materialize</i></td></tr>
<tr><th id="983">983</th><td><i class="doc">    /// the immediate into a register.</i></td></tr>
<tr><th id="984">984</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering20isLegalICmpImmediateEl" title='llvm::X86TargetLowering::isLegalICmpImmediate' data-ref="_ZNK4llvm17X86TargetLowering20isLegalICmpImmediateEl">isLegalICmpImmediate</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="250Imm" title='Imm' data-type='int64_t' data-ref="250Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>    <i class="doc">/// Return true if the specified immediate is legal</i></td></tr>
<tr><th id="987">987</th><td><i class="doc">    /// add immediate, that is the target has add instructions which can</i></td></tr>
<tr><th id="988">988</th><td><i class="doc">    /// add a register and the immediate without having to materialize</i></td></tr>
<tr><th id="989">989</th><td><i class="doc">    /// the immediate into a register.</i></td></tr>
<tr><th id="990">990</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering19isLegalAddImmediateEl" title='llvm::X86TargetLowering::isLegalAddImmediate' data-ref="_ZNK4llvm17X86TargetLowering19isLegalAddImmediateEl">isLegalAddImmediate</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="251Imm" title='Imm' data-type='int64_t' data-ref="251Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering21isLegalStoreImmediateEl" title='llvm::X86TargetLowering::isLegalStoreImmediate' data-ref="_ZNK4llvm17X86TargetLowering21isLegalStoreImmediateEl">isLegalStoreImmediate</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="252Imm" title='Imm' data-type='int64_t' data-ref="252Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>    <i class="doc">/// Return the cost of the scaling factor used in the addressing</i></td></tr>
<tr><th id="995">995</th><td><i class="doc">    /// mode represented by AM for this target, for a load/store</i></td></tr>
<tr><th id="996">996</th><td><i class="doc">    /// of the specified type.</i></td></tr>
<tr><th id="997">997</th><td><i class="doc">    /// If the AM is supported, the return value must be &gt;= 0.</i></td></tr>
<tr><th id="998">998</th><td><i class="doc">    /// If the AM is not supported, it returns a negative value.</i></td></tr>
<tr><th id="999">999</th><td>    <em>int</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj" title='llvm::X86TargetLowering::getScalingFactorCost' data-ref="_ZNK4llvm17X86TargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj">getScalingFactorCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col3 decl" id="253DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="253DL">DL</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> &amp;<dfn class="local col4 decl" id="254AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="254AM">AM</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col5 decl" id="255Ty" title='Ty' data-type='llvm::Type *' data-ref="255Ty">Ty</dfn>,</td></tr>
<tr><th id="1000">1000</th><td>                             <em>unsigned</em> <dfn class="local col6 decl" id="256AS" title='AS' data-type='unsigned int' data-ref="256AS">AS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering26isVectorShiftByScalarCheapEPNS_4TypeE" title='llvm::X86TargetLowering::isVectorShiftByScalarCheap' data-ref="_ZNK4llvm17X86TargetLowering26isVectorShiftByScalarCheapEPNS_4TypeE">isVectorShiftByScalarCheap</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="257Ty" title='Ty' data-type='llvm::Type *' data-ref="257Ty">Ty</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td>    <i class="doc">/// Add x86-specific opcodes to the default list.</i></td></tr>
<tr><th id="1005">1005</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering7isBinOpEj" title='llvm::X86TargetLowering::isBinOp' data-ref="_ZNK4llvm17X86TargetLowering7isBinOpEj">isBinOp</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="258Opcode" title='Opcode' data-type='unsigned int' data-ref="258Opcode">Opcode</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td>    <i class="doc">/// Returns true if the opcode is a commutative binary operation.</i></td></tr>
<tr><th id="1008">1008</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering18isCommutativeBinOpEj" title='llvm::X86TargetLowering::isCommutativeBinOp' data-ref="_ZNK4llvm17X86TargetLowering18isCommutativeBinOpEj">isCommutativeBinOp</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="259Opcode" title='Opcode' data-type='unsigned int' data-ref="259Opcode">Opcode</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>    <i class="doc">/// Return true if it's free to truncate a value of</i></td></tr>
<tr><th id="1011">1011</th><td><i class="doc">    /// type Ty1 to type Ty2. e.g. On x86 it's free to truncate a i32 value in</i></td></tr>
<tr><th id="1012">1012</th><td><i class="doc">    /// register EAX to i16 by referencing its sub-register AX.</i></td></tr>
<tr><th id="1013">1013</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering14isTruncateFreeEPNS_4TypeES2_" title='llvm::X86TargetLowering::isTruncateFree' data-ref="_ZNK4llvm17X86TargetLowering14isTruncateFreeEPNS_4TypeES2_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col0 decl" id="260Ty1" title='Ty1' data-type='llvm::Type *' data-ref="260Ty1">Ty1</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col1 decl" id="261Ty2" title='Ty2' data-type='llvm::Type *' data-ref="261Ty2">Ty2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1014">1014</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering14isTruncateFreeENS_3EVTES1_" title='llvm::X86TargetLowering::isTruncateFree' data-ref="_ZNK4llvm17X86TargetLowering14isTruncateFreeENS_3EVTES1_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="262VT1" title='VT1' data-type='llvm::EVT' data-ref="262VT1">VT1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="263VT2" title='VT2' data-type='llvm::EVT' data-ref="263VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering24allowTruncateForTailCallEPNS_4TypeES2_" title='llvm::X86TargetLowering::allowTruncateForTailCall' data-ref="_ZNK4llvm17X86TargetLowering24allowTruncateForTailCallEPNS_4TypeES2_">allowTruncateForTailCall</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col4 decl" id="264Ty1" title='Ty1' data-type='llvm::Type *' data-ref="264Ty1">Ty1</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col5 decl" id="265Ty2" title='Ty2' data-type='llvm::Type *' data-ref="265Ty2">Ty2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>    <i class="doc">/// Return true if any actual instruction that defines a</i></td></tr>
<tr><th id="1019">1019</th><td><i class="doc">    /// value of type Ty1 implicit zero-extends the value to Ty2 in the result</i></td></tr>
<tr><th id="1020">1020</th><td><i class="doc">    /// register. This does not necessarily include registers defined in</i></td></tr>
<tr><th id="1021">1021</th><td><i class="doc">    /// unknown ways, such as incoming arguments, or copies from unknown</i></td></tr>
<tr><th id="1022">1022</th><td><i class="doc">    /// virtual registers. Also, if isTruncateFree(Ty2, Ty1) is true, this</i></td></tr>
<tr><th id="1023">1023</th><td><i class="doc">    /// does not necessarily apply to truncate instructions. e.g. on x86-64,</i></td></tr>
<tr><th id="1024">1024</th><td><i class="doc">    /// all instructions that define 32-bit values implicit zero-extend the</i></td></tr>
<tr><th id="1025">1025</th><td><i class="doc">    /// result out to 64 bits.</i></td></tr>
<tr><th id="1026">1026</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering10isZExtFreeEPNS_4TypeES2_" title='llvm::X86TargetLowering::isZExtFree' data-ref="_ZNK4llvm17X86TargetLowering10isZExtFreeEPNS_4TypeES2_">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col6 decl" id="266Ty1" title='Ty1' data-type='llvm::Type *' data-ref="266Ty1">Ty1</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="267Ty2" title='Ty2' data-type='llvm::Type *' data-ref="267Ty2">Ty2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1027">1027</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering10isZExtFreeENS_3EVTES1_" title='llvm::X86TargetLowering::isZExtFree' data-ref="_ZNK4llvm17X86TargetLowering10isZExtFreeENS_3EVTES1_">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="268VT1" title='VT1' data-type='llvm::EVT' data-ref="268VT1">VT1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="269VT2" title='VT2' data-type='llvm::EVT' data-ref="269VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1028">1028</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE" title='llvm::X86TargetLowering::isZExtFree' data-ref="_ZNK4llvm17X86TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="270Val" title='Val' data-type='llvm::SDValue' data-ref="270Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="271VT2" title='VT2' data-type='llvm::EVT' data-ref="271VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td>    <i class="doc">/// Return true if folding a vector load into ExtVal (a sign, zero, or any</i></td></tr>
<tr><th id="1031">1031</th><td><i class="doc">    /// extend node) is profitable.</i></td></tr>
<tr><th id="1032">1032</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering24isVectorLoadExtDesirableENS_7SDValueE" title='llvm::X86TargetLowering::isVectorLoadExtDesirable' data-ref="_ZNK4llvm17X86TargetLowering24isVectorLoadExtDesirableENS_7SDValueE">isVectorLoadExtDesirable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>) <em>const</em> override;</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>    <i class="doc">/// Return true if an FMA operation is faster than a pair of fmul and fadd</i></td></tr>
<tr><th id="1035">1035</th><td><i class="doc">    /// instructions. fmuladd intrinsics will be expanded to FMAs when this</i></td></tr>
<tr><th id="1036">1036</th><td><i class="doc">    /// method returns true, otherwise fmuladd is expanded to fmul + fadd.</i></td></tr>
<tr><th id="1037">1037</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE" title='llvm::X86TargetLowering::isFMAFasterThanFMulAndFAdd' data-ref="_ZNK4llvm17X86TargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE">isFMAFasterThanFMulAndFAdd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="272VT" title='VT' data-type='llvm::EVT' data-ref="272VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>    <i class="doc">/// Return true if it's profitable to narrow</i></td></tr>
<tr><th id="1040">1040</th><td><i class="doc">    /// operations of type VT1 to VT2. e.g. on x86, it's profitable to narrow</i></td></tr>
<tr><th id="1041">1041</th><td><i class="doc">    /// from i32 to i8 but not from i32 to i16.</i></td></tr>
<tr><th id="1042">1042</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering21isNarrowingProfitableENS_3EVTES1_" title='llvm::X86TargetLowering::isNarrowingProfitable' data-ref="_ZNK4llvm17X86TargetLowering21isNarrowingProfitableENS_3EVTES1_">isNarrowingProfitable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="273VT1" title='VT1' data-type='llvm::EVT' data-ref="273VT1">VT1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="274VT2" title='VT2' data-type='llvm::EVT' data-ref="274VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>    <i class="doc">/// Given an intrinsic, checks if on the target the intrinsic will need to map</i></td></tr>
<tr><th id="1045">1045</th><td><i class="doc">    /// to a MemIntrinsicNode (touches memory). If this is the case, it returns</i></td></tr>
<tr><th id="1046">1046</th><td><i class="doc">    /// true and stores the intrinsic information into the IntrinsicInfo that was</i></td></tr>
<tr><th id="1047">1047</th><td><i class="doc">    /// passed to the function.</i></td></tr>
<tr><th id="1048">1048</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj" title='llvm::X86TargetLowering::getTgtMemIntrinsic' data-ref="_ZNK4llvm17X86TargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj">getTgtMemIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo" title='llvm::TargetLoweringBase::IntrinsicInfo' data-ref="llvm::TargetLoweringBase::IntrinsicInfo">IntrinsicInfo</a> &amp;<dfn class="local col5 decl" id="275Info" title='Info' data-type='llvm::TargetLoweringBase::IntrinsicInfo &amp;' data-ref="275Info">Info</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> &amp;<dfn class="local col6 decl" id="276I" title='I' data-type='const llvm::CallInst &amp;' data-ref="276I">I</dfn>,</td></tr>
<tr><th id="1049">1049</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="277MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="277MF">MF</dfn>,</td></tr>
<tr><th id="1050">1050</th><td>                            <em>unsigned</em> <dfn class="local col8 decl" id="278Intrinsic" title='Intrinsic' data-type='unsigned int' data-ref="278Intrinsic">Intrinsic</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td>    <i class="doc">/// Returns true if the target can instruction select the</i></td></tr>
<tr><th id="1053">1053</th><td><i class="doc">    /// specified FP immediate natively. If false, the legalizer will</i></td></tr>
<tr><th id="1054">1054</th><td><i class="doc">    /// materialize the FP immediate as a load from a constant pool.</i></td></tr>
<tr><th id="1055">1055</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb" title='llvm::X86TargetLowering::isFPImmLegal' data-ref="_ZNK4llvm17X86TargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb">isFPImmLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col9 decl" id="279Imm" title='Imm' data-type='const llvm::APFloat &amp;' data-ref="279Imm">Imm</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="280VT" title='VT' data-type='llvm::EVT' data-ref="280VT">VT</dfn>,</td></tr>
<tr><th id="1056">1056</th><td>                      <em>bool</em> <dfn class="local col1 decl" id="281ForCodeSize" title='ForCodeSize' data-type='bool' data-ref="281ForCodeSize">ForCodeSize</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td>    <i class="doc">/// Targets can use this to indicate that they only support *some*</i></td></tr>
<tr><th id="1059">1059</th><td><i class="doc">    /// VECTOR_SHUFFLE operations, those with specific masks. By default, if a</i></td></tr>
<tr><th id="1060">1060</th><td><i class="doc">    /// target supports the VECTOR_SHUFFLE node, all mask values are assumed to</i></td></tr>
<tr><th id="1061">1061</th><td><i class="doc">    /// be legal.</i></td></tr>
<tr><th id="1062">1062</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE" title='llvm::X86TargetLowering::isShuffleMaskLegal' data-ref="_ZNK4llvm17X86TargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE">isShuffleMaskLegal</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col2 decl" id="282Mask" title='Mask' data-type='ArrayRef&lt;int&gt;' data-ref="282Mask">Mask</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="283VT" title='VT' data-type='llvm::EVT' data-ref="283VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td>    <i class="doc">/// Similar to isShuffleMaskLegal. Targets can use this to indicate if there</i></td></tr>
<tr><th id="1065">1065</th><td><i class="doc">    /// is a suitable VECTOR_SHUFFLE that can be used to replace a VAND with a</i></td></tr>
<tr><th id="1066">1066</th><td><i class="doc">    /// constant pool entry.</i></td></tr>
<tr><th id="1067">1067</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering22isVectorClearMaskLegalENS_8ArrayRefIiEENS_3EVTE" title='llvm::X86TargetLowering::isVectorClearMaskLegal' data-ref="_ZNK4llvm17X86TargetLowering22isVectorClearMaskLegalENS_8ArrayRefIiEENS_3EVTE">isVectorClearMaskLegal</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col4 decl" id="284Mask" title='Mask' data-type='ArrayRef&lt;int&gt;' data-ref="284Mask">Mask</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="285VT" title='VT' data-type='llvm::EVT' data-ref="285VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td>    <i class="doc">/// Returns true if lowering to a jump table is allowed.</i></td></tr>
<tr><th id="1070">1070</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering13areJTsAllowedEPKNS_8FunctionE" title='llvm::X86TargetLowering::areJTsAllowed' data-ref="_ZNK4llvm17X86TargetLowering13areJTsAllowedEPKNS_8FunctionE">areJTsAllowed</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col6 decl" id="286Fn" title='Fn' data-type='const llvm::Function *' data-ref="286Fn">Fn</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>    <i class="doc">/// If true, then instruction selection should</i></td></tr>
<tr><th id="1073">1073</th><td><i class="doc">    /// seek to shrink the FP constant of the specified type to a smaller type</i></td></tr>
<tr><th id="1074">1074</th><td><i class="doc">    /// in order to save space and / or reduce runtime.</i></td></tr>
<tr><th id="1075">1075</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering22ShouldShrinkFPConstantENS_3EVTE" title='llvm::X86TargetLowering::ShouldShrinkFPConstant' data-ref="_ZNK4llvm17X86TargetLowering22ShouldShrinkFPConstantENS_3EVTE">ShouldShrinkFPConstant</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="287VT" title='VT' data-type='llvm::EVT' data-ref="287VT">VT</dfn>) <em>const</em> override {</td></tr>
<tr><th id="1076">1076</th><td>      <i>// Don't shrink FP constpool if SSE2 is available since cvtss2sd is more</i></td></tr>
<tr><th id="1077">1077</th><td><i>      // expensive than a straight movsd. On the other hand, it's important to</i></td></tr>
<tr><th id="1078">1078</th><td><i>      // shrink long double fp constant since fldt is very slow.</i></td></tr>
<tr><th id="1079">1079</th><td>      <b>return</b> !<a class="member" href="#llvm::X86TargetLowering::X86ScalarSSEf64" title='llvm::X86TargetLowering::X86ScalarSSEf64' data-ref="llvm::X86TargetLowering::X86ScalarSSEf64">X86ScalarSSEf64</a> || <a class="local col7 ref" href="#287VT" title='VT' data-ref="287VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f80" title='llvm::MVT::SimpleValueType::f80' data-ref="llvm::MVT::SimpleValueType::f80">f80</a>;</td></tr>
<tr><th id="1080">1080</th><td>    }</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>    <i class="doc">/// Return true if we believe it is correct and profitable to reduce the</i></td></tr>
<tr><th id="1083">1083</th><td><i class="doc">    /// load node to a smaller type.</i></td></tr>
<tr><th id="1084">1084</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE" title='llvm::X86TargetLowering::shouldReduceLoadWidth' data-ref="_ZNK4llvm17X86TargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE">shouldReduceLoadWidth</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="288Load" title='Load' data-type='llvm::SDNode *' data-ref="288Load">Load</dfn>, <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType" title='llvm::ISD::LoadExtType' data-ref="llvm::ISD::LoadExtType">LoadExtType</a> <dfn class="local col9 decl" id="289ExtTy" title='ExtTy' data-type='ISD::LoadExtType' data-ref="289ExtTy">ExtTy</dfn>,</td></tr>
<tr><th id="1085">1085</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="290NewVT" title='NewVT' data-type='llvm::EVT' data-ref="290NewVT">NewVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td>    <i class="doc">/// Return true if the specified scalar FP type is computed in an SSE</i></td></tr>
<tr><th id="1088">1088</th><td><i class="doc">    /// register, not on the X87 floating point stack.</i></td></tr>
<tr><th id="1089">1089</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm17X86TargetLowering22isScalarFPTypeInSSERegENS_3EVTE" title='llvm::X86TargetLowering::isScalarFPTypeInSSEReg' data-ref="_ZNK4llvm17X86TargetLowering22isScalarFPTypeInSSERegENS_3EVTE">isScalarFPTypeInSSEReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="291VT" title='VT' data-type='llvm::EVT' data-ref="291VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="1090">1090</th><td>      <b>return</b> (<a class="local col1 ref" href="#291VT" title='VT' data-ref="291VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a> &amp;&amp; <a class="member" href="#llvm::X86TargetLowering::X86ScalarSSEf64" title='llvm::X86TargetLowering::X86ScalarSSEf64' data-ref="llvm::X86TargetLowering::X86ScalarSSEf64">X86ScalarSSEf64</a>) || <i>// f64 is when SSE2</i></td></tr>
<tr><th id="1091">1091</th><td>             (<a class="local col1 ref" href="#291VT" title='VT' data-ref="291VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> &amp;&amp; <a class="member" href="#llvm::X86TargetLowering::X86ScalarSSEf32" title='llvm::X86TargetLowering::X86ScalarSSEf32' data-ref="llvm::X86TargetLowering::X86ScalarSSEf32">X86ScalarSSEf32</a>);   <i>// f32 is when SSE1</i></td></tr>
<tr><th id="1092">1092</th><td>    }</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td>    <i class="doc">/// Returns true if it is beneficial to convert a load of a constant</i></td></tr>
<tr><th id="1095">1095</th><td><i class="doc">    /// to just the constant itself.</i></td></tr>
<tr><th id="1096">1096</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE" title='llvm::X86TargetLowering::shouldConvertConstantLoadToIntImm' data-ref="_ZNK4llvm17X86TargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE">shouldConvertConstantLoadToIntImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col2 decl" id="292Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="292Imm">Imm</dfn>,</td></tr>
<tr><th id="1097">1097</th><td>                                           <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col3 decl" id="293Ty" title='Ty' data-type='llvm::Type *' data-ref="293Ty">Ty</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering29reduceSelectOfFPConstantLoadsEb" title='llvm::X86TargetLowering::reduceSelectOfFPConstantLoads' data-ref="_ZNK4llvm17X86TargetLowering29reduceSelectOfFPConstantLoadsEb">reduceSelectOfFPConstantLoads</dfn>(<em>bool</em> <dfn class="local col4 decl" id="294IsFPSetCC" title='IsFPSetCC' data-type='bool' data-ref="294IsFPSetCC">IsFPSetCC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering30convertSelectOfConstantsToMathENS_3EVTE" title='llvm::X86TargetLowering::convertSelectOfConstantsToMath' data-ref="_ZNK4llvm17X86TargetLowering30convertSelectOfConstantsToMathENS_3EVTE">convertSelectOfConstantsToMath</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="295VT" title='VT' data-type='llvm::EVT' data-ref="295VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1102">1102</th><td></td></tr>
<tr><th id="1103">1103</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering22decomposeMulByConstantENS_3EVTENS_7SDValueE" title='llvm::X86TargetLowering::decomposeMulByConstant' data-ref="_ZNK4llvm17X86TargetLowering22decomposeMulByConstantENS_3EVTENS_7SDValueE">decomposeMulByConstant</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="296VT" title='VT' data-type='llvm::EVT' data-ref="296VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="297C" title='C' data-type='llvm::SDValue' data-ref="297C">C</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1104">1104</th><td></td></tr>
<tr><th id="1105">1105</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering24shouldUseStrictFP_TO_INTENS_3EVTES1_b" title='llvm::X86TargetLowering::shouldUseStrictFP_TO_INT' data-ref="_ZNK4llvm17X86TargetLowering24shouldUseStrictFP_TO_INTENS_3EVTES1_b">shouldUseStrictFP_TO_INT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="298FpVT" title='FpVT' data-type='llvm::EVT' data-ref="298FpVT">FpVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="299IntVT" title='IntVT' data-type='llvm::EVT' data-ref="299IntVT">IntVT</dfn>,</td></tr>
<tr><th id="1106">1106</th><td>                                  <em>bool</em> <dfn class="local col0 decl" id="300IsSigned" title='IsSigned' data-type='bool' data-ref="300IsSigned">IsSigned</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td>    <i class="doc">/// Return true if EXTRACT_SUBVECTOR is cheap for this result type</i></td></tr>
<tr><th id="1109">1109</th><td><i class="doc">    /// with this index.</i></td></tr>
<tr><th id="1110">1110</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering23isExtractSubvectorCheapENS_3EVTES1_j" title='llvm::X86TargetLowering::isExtractSubvectorCheap' data-ref="_ZNK4llvm17X86TargetLowering23isExtractSubvectorCheapENS_3EVTES1_j">isExtractSubvectorCheap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="301ResVT" title='ResVT' data-type='llvm::EVT' data-ref="301ResVT">ResVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="302SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="302SrcVT">SrcVT</dfn>,</td></tr>
<tr><th id="1111">1111</th><td>                                 <em>unsigned</em> <dfn class="local col3 decl" id="303Index" title='Index' data-type='unsigned int' data-ref="303Index">Index</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td>    <i class="doc">/// Scalar ops always have equal or better analysis/performance/power than</i></td></tr>
<tr><th id="1114">1114</th><td><i class="doc">    /// the vector equivalent, so this always makes sense if the scalar op is</i></td></tr>
<tr><th id="1115">1115</th><td><i class="doc">    /// supported.</i></td></tr>
<tr><th id="1116">1116</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering20shouldScalarizeBinopENS_7SDValueE" title='llvm::X86TargetLowering::shouldScalarizeBinop' data-ref="_ZNK4llvm17X86TargetLowering20shouldScalarizeBinopENS_7SDValueE">shouldScalarizeBinop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>) <em>const</em> override;</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td>    <i class="doc">/// Extract of a scalar FP value from index 0 of a vector is free.</i></td></tr>
<tr><th id="1119">1119</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering20isExtractVecEltCheapENS_3EVTEj" title='llvm::X86TargetLowering::isExtractVecEltCheap' data-ref="_ZNK4llvm17X86TargetLowering20isExtractVecEltCheapENS_3EVTEj">isExtractVecEltCheap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="304VT" title='VT' data-type='llvm::EVT' data-ref="304VT">VT</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="305Index" title='Index' data-type='unsigned int' data-ref="305Index">Index</dfn>) <em>const</em> override {</td></tr>
<tr><th id="1120">1120</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="306EltVT" title='EltVT' data-type='llvm::EVT' data-ref="306EltVT">EltVT</dfn> = <a class="local col4 ref" href="#304VT" title='VT' data-ref="304VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getScalarTypeEv" title='llvm::EVT::getScalarType' data-ref="_ZNK4llvm3EVT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="1121">1121</th><td>      <b>return</b> (<a class="local col6 ref" href="#306EltVT" title='EltVT' data-ref="306EltVT">EltVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> || <a class="local col6 ref" href="#306EltVT" title='EltVT' data-ref="306EltVT">EltVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>) &amp;&amp; <a class="local col5 ref" href="#305Index" title='Index' data-ref="305Index">Index</a> == <var>0</var>;</td></tr>
<tr><th id="1122">1122</th><td>    }</td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td>    <i class="doc">/// Overflow nodes should get combined/lowered to optimal instructions</i></td></tr>
<tr><th id="1125">1125</th><td><i class="doc">    /// (they should allow eliminating explicit compares by getting flags from</i></td></tr>
<tr><th id="1126">1126</th><td><i class="doc">    /// math ops).</i></td></tr>
<tr><th id="1127">1127</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering20shouldFormOverflowOpEjNS_3EVTE" title='llvm::X86TargetLowering::shouldFormOverflowOp' data-ref="_ZNK4llvm17X86TargetLowering20shouldFormOverflowOpEjNS_3EVTE">shouldFormOverflowOp</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="307Opcode" title='Opcode' data-type='unsigned int' data-ref="307Opcode">Opcode</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="308VT" title='VT' data-type='llvm::EVT' data-ref="308VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering28storeOfVectorConstantIsCheapENS_3EVTEjj" title='llvm::X86TargetLowering::storeOfVectorConstantIsCheap' data-ref="_ZNK4llvm17X86TargetLowering28storeOfVectorConstantIsCheapENS_3EVTEjj">storeOfVectorConstantIsCheap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="309MemVT" title='MemVT' data-type='llvm::EVT' data-ref="309MemVT">MemVT</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="310NumElem" title='NumElem' data-type='unsigned int' data-ref="310NumElem">NumElem</dfn>,</td></tr>
<tr><th id="1130">1130</th><td>                                      <em>unsigned</em> <dfn class="local col1 decl" id="311AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="311AddrSpace">AddrSpace</dfn>) <em>const</em> override {</td></tr>
<tr><th id="1131">1131</th><td>      <i>// If we can replace more than 2 scalar stores, there will be a reduction</i></td></tr>
<tr><th id="1132">1132</th><td><i>      // in instructions even after we add a vector constant load.</i></td></tr>
<tr><th id="1133">1133</th><td>      <b>return</b> <a class="local col0 ref" href="#310NumElem" title='NumElem' data-ref="310NumElem">NumElem</a> &gt; <var>2</var>;</td></tr>
<tr><th id="1134">1134</th><td>    }</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering23isLoadBitCastBeneficialENS_3EVTES1_" title='llvm::X86TargetLowering::isLoadBitCastBeneficial' data-ref="_ZNK4llvm17X86TargetLowering23isLoadBitCastBeneficialENS_3EVTES1_">isLoadBitCastBeneficial</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="312LoadVT" title='LoadVT' data-type='llvm::EVT' data-ref="312LoadVT">LoadVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="313BitcastVT" title='BitcastVT' data-type='llvm::EVT' data-ref="313BitcastVT">BitcastVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>    <i class="doc">/// Intel processors have a unified instruction and data cache</i></td></tr>
<tr><th id="1139">1139</th><td>    <em>const</em> <em>char</em> * <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering24getClearCacheBuiltinNameEv" title='llvm::X86TargetLowering::getClearCacheBuiltinName' data-ref="_ZNK4llvm17X86TargetLowering24getClearCacheBuiltinNameEv">getClearCacheBuiltinName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1140">1140</th><td>      <b>return</b> <b>nullptr</b>; <i>// nothing to do, move along.</i></td></tr>
<tr><th id="1141">1141</th><td>    }</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering17getRegisterByNameEPKcNS_3EVTERNS_12SelectionDAGE" title='llvm::X86TargetLowering::getRegisterByName' data-ref="_ZNK4llvm17X86TargetLowering17getRegisterByNameEPKcNS_3EVTERNS_12SelectionDAGE">getRegisterByName</dfn>(<em>const</em> <em>char</em>* <dfn class="local col4 decl" id="314RegName" title='RegName' data-type='const char *' data-ref="314RegName">RegName</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="315VT" title='VT' data-type='llvm::EVT' data-ref="315VT">VT</dfn>,</td></tr>
<tr><th id="1144">1144</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="316DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="316DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td>    <i class="doc">/// If a physical register, this returns the register that receives the</i></td></tr>
<tr><th id="1147">1147</th><td><i class="doc">    /// exception address on entry to an EH pad.</i></td></tr>
<tr><th id="1148">1148</th><td>    <em>unsigned</em></td></tr>
<tr><th id="1149">1149</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering27getExceptionPointerRegisterEPKNS_8ConstantE" title='llvm::X86TargetLowering::getExceptionPointerRegister' data-ref="_ZNK4llvm17X86TargetLowering27getExceptionPointerRegisterEPKNS_8ConstantE">getExceptionPointerRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col7 decl" id="317PersonalityFn" title='PersonalityFn' data-type='const llvm::Constant *' data-ref="317PersonalityFn">PersonalityFn</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td>    <i class="doc">/// If a physical register, this returns the register that receives the</i></td></tr>
<tr><th id="1152">1152</th><td><i class="doc">    /// exception typeid on entry to a landing pad.</i></td></tr>
<tr><th id="1153">1153</th><td>    <em>unsigned</em></td></tr>
<tr><th id="1154">1154</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering28getExceptionSelectorRegisterEPKNS_8ConstantE" title='llvm::X86TargetLowering::getExceptionSelectorRegister' data-ref="_ZNK4llvm17X86TargetLowering28getExceptionSelectorRegisterEPKNS_8ConstantE">getExceptionSelectorRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col8 decl" id="318PersonalityFn" title='PersonalityFn' data-type='const llvm::Constant *' data-ref="318PersonalityFn">PersonalityFn</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>    <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering22needsFixedCatchObjectsEv" title='llvm::X86TargetLowering::needsFixedCatchObjects' data-ref="_ZNK4llvm17X86TargetLowering22needsFixedCatchObjectsEv">needsFixedCatchObjects</dfn>() <em>const</em> override;</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td>    <i class="doc">/// This method returns a target specific FastISel object,</i></td></tr>
<tr><th id="1159">1159</th><td><i class="doc">    /// or null if the target does not support "fast" ISel.</i></td></tr>
<tr><th id="1160">1160</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a> *<dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" title='llvm::X86TargetLowering::createFastISel' data-ref="_ZNK4llvm17X86TargetLowering14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE">createFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col9 decl" id="319funcInfo" title='funcInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="319funcInfo">funcInfo</dfn>,</td></tr>
<tr><th id="1161">1161</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col0 decl" id="320libInfo" title='libInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="320libInfo">libInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>    <i class="doc">/// If the target has a standard location for the stack protector cookie,</i></td></tr>
<tr><th id="1164">1164</th><td><i class="doc">    /// returns the address of that location. Otherwise, returns nullptr.</i></td></tr>
<tr><th id="1165">1165</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering15getIRStackGuardERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE" title='llvm::X86TargetLowering::getIRStackGuard' data-ref="_ZNK4llvm17X86TargetLowering15getIRStackGuardERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE">getIRStackGuard</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col1 decl" id="321IRB" title='IRB' data-type='IRBuilder&lt;&gt; &amp;' data-ref="321IRB">IRB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering21useLoadStackGuardNodeEv" title='llvm::X86TargetLowering::useLoadStackGuardNode' data-ref="_ZNK4llvm17X86TargetLowering21useLoadStackGuardNodeEv">useLoadStackGuardNode</dfn>() <em>const</em> override;</td></tr>
<tr><th id="1168">1168</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering18useStackGuardXorFPEv" title='llvm::X86TargetLowering::useStackGuardXorFP' data-ref="_ZNK4llvm17X86TargetLowering18useStackGuardXorFPEv">useStackGuardXorFP</dfn>() <em>const</em> override;</td></tr>
<tr><th id="1169">1169</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering21insertSSPDeclarationsERNS_6ModuleE" title='llvm::X86TargetLowering::insertSSPDeclarations' data-ref="_ZNK4llvm17X86TargetLowering21insertSSPDeclarationsERNS_6ModuleE">insertSSPDeclarations</dfn>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col2 decl" id="322M" title='M' data-type='llvm::Module &amp;' data-ref="322M">M</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1170">1170</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering17getSDagStackGuardERKNS_6ModuleE" title='llvm::X86TargetLowering::getSDagStackGuard' data-ref="_ZNK4llvm17X86TargetLowering17getSDagStackGuardERKNS_6ModuleE">getSDagStackGuard</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col3 decl" id="323M" title='M' data-type='const llvm::Module &amp;' data-ref="323M">M</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1171">1171</th><td>    <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering21getSSPStackGuardCheckERKNS_6ModuleE" title='llvm::X86TargetLowering::getSSPStackGuardCheck' data-ref="_ZNK4llvm17X86TargetLowering21getSSPStackGuardCheckERKNS_6ModuleE">getSSPStackGuardCheck</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col4 decl" id="324M" title='M' data-type='const llvm::Module &amp;' data-ref="324M">M</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1172">1172</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering19emitStackGuardXorFPERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocE" title='llvm::X86TargetLowering::emitStackGuardXorFP' data-ref="_ZNK4llvm17X86TargetLowering19emitStackGuardXorFPERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocE">emitStackGuardXorFP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="325DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="325DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="326Val" title='Val' data-type='llvm::SDValue' data-ref="326Val">Val</dfn>,</td></tr>
<tr><th id="1173">1173</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col7 decl" id="327DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="327DL">DL</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td>    <i class="doc">/// Return true if the target stores SafeStack pointer at a fixed offset in</i></td></tr>
<tr><th id="1177">1177</th><td><i class="doc">    /// some non-standard address space, and populates the address space and</i></td></tr>
<tr><th id="1178">1178</th><td><i class="doc">    /// offset as appropriate.</i></td></tr>
<tr><th id="1179">1179</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering27getSafeStackPointerLocationERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE" title='llvm::X86TargetLowering::getSafeStackPointerLocation' data-ref="_ZNK4llvm17X86TargetLowering27getSafeStackPointerLocationERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE">getSafeStackPointerLocation</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col8 decl" id="328IRB" title='IRB' data-type='IRBuilder&lt;&gt; &amp;' data-ref="328IRB">IRB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering9BuildFILDENS_7SDValueENS_3EVTES1_S1_RNS_12SelectionDAGE" title='llvm::X86TargetLowering::BuildFILD' data-ref="_ZNK4llvm17X86TargetLowering9BuildFILDENS_7SDValueENS_3EVTES1_S1_RNS_12SelectionDAGE">BuildFILD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="329Op" title='Op' data-type='llvm::SDValue' data-ref="329Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="330SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="330SrcVT">SrcVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="331Chain" title='Chain' data-type='llvm::SDValue' data-ref="331Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="332StackSlot" title='StackSlot' data-type='llvm::SDValue' data-ref="332StackSlot">StackSlot</dfn>,</td></tr>
<tr><th id="1182">1182</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="333DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="333DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering19isNoopAddrSpaceCastEjj" title='llvm::X86TargetLowering::isNoopAddrSpaceCast' data-ref="_ZNK4llvm17X86TargetLowering19isNoopAddrSpaceCastEjj">isNoopAddrSpaceCast</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="334SrcAS" title='SrcAS' data-type='unsigned int' data-ref="334SrcAS">SrcAS</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="335DestAS" title='DestAS' data-type='unsigned int' data-ref="335DestAS">DestAS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td>    <i class="doc">/// Customize the preferred legalization strategy for certain types.</i></td></tr>
<tr><th id="1187">1187</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeTypeAction" title='llvm::TargetLoweringBase::LegalizeTypeAction' data-ref="llvm::TargetLoweringBase::LegalizeTypeAction">LegalizeTypeAction</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering24getPreferredVectorActionENS_3MVTE" title='llvm::X86TargetLowering::getPreferredVectorAction' data-ref="_ZNK4llvm17X86TargetLowering24getPreferredVectorActionENS_3MVTE">getPreferredVectorAction</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="336VT" title='VT' data-type='llvm::MVT' data-ref="336VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE" title='llvm::X86TargetLowering::getRegisterTypeForCallingConv' data-ref="_ZNK4llvm17X86TargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE">getRegisterTypeForCallingConv</dfn>(<a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col7 decl" id="337Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="337Context">Context</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col8 decl" id="338CC" title='CC' data-type='CallingConv::ID' data-ref="338CC">CC</dfn>,</td></tr>
<tr><th id="1190">1190</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="339VT" title='VT' data-type='llvm::EVT' data-ref="339VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1191">1191</th><td></td></tr>
<tr><th id="1192">1192</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE" title='llvm::X86TargetLowering::getNumRegistersForCallingConv' data-ref="_ZNK4llvm17X86TargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE">getNumRegistersForCallingConv</dfn>(<a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col0 decl" id="340Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="340Context">Context</dfn>,</td></tr>
<tr><th id="1193">1193</th><td>                                           <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="341CC" title='CC' data-type='CallingConv::ID' data-ref="341CC">CC</dfn>,</td></tr>
<tr><th id="1194">1194</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="342VT" title='VT' data-type='llvm::EVT' data-ref="342VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering13isIntDivCheapENS_3EVTENS_13AttributeListE" title='llvm::X86TargetLowering::isIntDivCheap' data-ref="_ZNK4llvm17X86TargetLowering13isIntDivCheapENS_3EVTENS_13AttributeListE">isIntDivCheap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="343VT" title='VT' data-type='llvm::EVT' data-ref="343VT">VT</dfn>, <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList">AttributeList</a> <dfn class="local col4 decl" id="344Attr" title='Attr' data-type='llvm::AttributeList' data-ref="344Attr">Attr</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering17supportSwiftErrorEv" title='llvm::X86TargetLowering::supportSwiftError' data-ref="_ZNK4llvm17X86TargetLowering17supportSwiftErrorEv">supportSwiftError</dfn>() <em>const</em> override;</td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering23getStackProbeSymbolNameERNS_15MachineFunctionE" title='llvm::X86TargetLowering::getStackProbeSymbolName' data-ref="_ZNK4llvm17X86TargetLowering23getStackProbeSymbolNameERNS_15MachineFunctionE">getStackProbeSymbolName</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="345MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="345MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering14hasVectorBlendEv" title='llvm::X86TargetLowering::hasVectorBlend' data-ref="_ZNK4llvm17X86TargetLowering14hasVectorBlendEv">hasVectorBlend</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>    <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering31getMaxSupportedInterleaveFactorEv" title='llvm::X86TargetLowering::getMaxSupportedInterleaveFactor' data-ref="_ZNK4llvm17X86TargetLowering31getMaxSupportedInterleaveFactorEv">getMaxSupportedInterleaveFactor</dfn>() <em>const</em> override { <b>return</b> <var>4</var>; }</td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td>    <i class="doc">/// Lower interleaved load(s) into target specific</i></td></tr>
<tr><th id="1207">1207</th><td><i class="doc">    /// instructions/intrinsics.</i></td></tr>
<tr><th id="1208">1208</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj" title='llvm::X86TargetLowering::lowerInterleavedLoad' data-ref="_ZNK4llvm17X86TargetLowering20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj">lowerInterleavedLoad</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col6 decl" id="346LI" title='LI' data-type='llvm::LoadInst *' data-ref="346LI">LI</dfn>,</td></tr>
<tr><th id="1209">1209</th><td>                              <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ShuffleVectorInst" title='llvm::ShuffleVectorInst' data-ref="llvm::ShuffleVectorInst">ShuffleVectorInst</a> *&gt; <dfn class="local col7 decl" id="347Shuffles" title='Shuffles' data-type='ArrayRef&lt;llvm::ShuffleVectorInst *&gt;' data-ref="347Shuffles">Shuffles</dfn>,</td></tr>
<tr><th id="1210">1210</th><td>                              <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="348Indices" title='Indices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="348Indices">Indices</dfn>,</td></tr>
<tr><th id="1211">1211</th><td>                              <em>unsigned</em> <dfn class="local col9 decl" id="349Factor" title='Factor' data-type='unsigned int' data-ref="349Factor">Factor</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td>    <i class="doc">/// Lower interleaved store(s) into target specific</i></td></tr>
<tr><th id="1214">1214</th><td><i class="doc">    /// instructions/intrinsics.</i></td></tr>
<tr><th id="1215">1215</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj" title='llvm::X86TargetLowering::lowerInterleavedStore' data-ref="_ZNK4llvm17X86TargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj">lowerInterleavedStore</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::StoreInst" title='llvm::StoreInst' data-ref="llvm::StoreInst">StoreInst</a> *<dfn class="local col0 decl" id="350SI" title='SI' data-type='llvm::StoreInst *' data-ref="350SI">SI</dfn>, <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ShuffleVectorInst" title='llvm::ShuffleVectorInst' data-ref="llvm::ShuffleVectorInst">ShuffleVectorInst</a> *<dfn class="local col1 decl" id="351SVI" title='SVI' data-type='llvm::ShuffleVectorInst *' data-ref="351SVI">SVI</dfn>,</td></tr>
<tr><th id="1216">1216</th><td>                               <em>unsigned</em> <dfn class="local col2 decl" id="352Factor" title='Factor' data-type='unsigned int' data-ref="352Factor">Factor</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering22expandIndirectJTBranchERKNS_5SDLocENS_7SDValueES4_RNS_12SelectionDAGE" title='llvm::X86TargetLowering::expandIndirectJTBranch' data-ref="_ZNK4llvm17X86TargetLowering22expandIndirectJTBranchERKNS_5SDLocENS_7SDValueES4_RNS_12SelectionDAGE">expandIndirectJTBranch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a>&amp; <dfn class="local col3 decl" id="353dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="353dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="354Value" title='Value' data-type='llvm::SDValue' data-ref="354Value">Value</dfn>,</td></tr>
<tr><th id="1219">1219</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="355Addr" title='Addr' data-type='llvm::SDValue' data-ref="355Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="356DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="356DAG">DAG</dfn>)</td></tr>
<tr><th id="1220">1220</th><td>                                   <em>const</em> override;</td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td>  <b>protected</b>:</td></tr>
<tr><th id="1223">1223</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt;</td></tr>
<tr><th id="1224">1224</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE" title='llvm::X86TargetLowering::findRepresentativeClass' data-ref="_ZNK4llvm17X86TargetLowering23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE">findRepresentativeClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="357TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="357TRI">TRI</dfn>,</td></tr>
<tr><th id="1225">1225</th><td>                            <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="358VT" title='VT' data-type='llvm::MVT' data-ref="358VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td>  <b>private</b>:</td></tr>
<tr><th id="1228">1228</th><td>    <i class="doc">/// Keep a reference to the X86Subtarget around so that we can</i></td></tr>
<tr><th id="1229">1229</th><td><i class="doc">    /// make the right decision when generating code for different targets.</i></td></tr>
<tr><th id="1230">1230</th><td>    <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="decl" id="llvm::X86TargetLowering::Subtarget" title='llvm::X86TargetLowering::Subtarget' data-ref="llvm::X86TargetLowering::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td>    <i class="doc">/// Select between SSE or x87 floating point ops.</i></td></tr>
<tr><th id="1233">1233</th><td><i class="doc">    /// When SSE is available, use it for f32 operations.</i></td></tr>
<tr><th id="1234">1234</th><td><i class="doc">    /// When SSE2 is available, use it for f64 operations.</i></td></tr>
<tr><th id="1235">1235</th><td>    <em>bool</em> <dfn class="decl" id="llvm::X86TargetLowering::X86ScalarSSEf32" title='llvm::X86TargetLowering::X86ScalarSSEf32' data-ref="llvm::X86TargetLowering::X86ScalarSSEf32">X86ScalarSSEf32</dfn>;</td></tr>
<tr><th id="1236">1236</th><td>    <em>bool</em> <dfn class="decl" id="llvm::X86TargetLowering::X86ScalarSSEf64" title='llvm::X86TargetLowering::X86ScalarSSEf64' data-ref="llvm::X86TargetLowering::X86ScalarSSEf64">X86ScalarSSEf64</dfn>;</td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td>    <i class="doc">/// A list of legal FP immediates.</i></td></tr>
<tr><th id="1239">1239</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>&gt; <dfn class="decl" id="llvm::X86TargetLowering::LegalFPImmediates" title='llvm::X86TargetLowering::LegalFPImmediates' data-ref="llvm::X86TargetLowering::LegalFPImmediates">LegalFPImmediates</dfn>;</td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td>    <i class="doc">/// Indicate that this x86 target can instruction</i></td></tr>
<tr><th id="1242">1242</th><td><i class="doc">    /// select the specified FP immediate natively.</i></td></tr>
<tr><th id="1243">1243</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm17X86TargetLowering19addLegalFPImmediateERKNS_7APFloatE" title='llvm::X86TargetLowering::addLegalFPImmediate' data-ref="_ZN4llvm17X86TargetLowering19addLegalFPImmediateERKNS_7APFloatE">addLegalFPImmediate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>&amp; <dfn class="local col9 decl" id="359Imm" title='Imm' data-type='const llvm::APFloat &amp;' data-ref="359Imm">Imm</dfn>) {</td></tr>
<tr><th id="1244">1244</th><td>      <a class="member" href="#llvm::X86TargetLowering::LegalFPImmediates" title='llvm::X86TargetLowering::LegalFPImmediates' data-ref="llvm::X86TargetLowering::LegalFPImmediates">LegalFPImmediates</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col9 ref" href="#359Imm" title='Imm' data-ref="359Imm">Imm</a>);</td></tr>
<tr><th id="1245">1245</th><td>    }</td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEPj" title='llvm::X86TargetLowering::LowerCallResult' data-ref="_ZNK4llvm17X86TargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEPj">LowerCallResult</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="360Chain" title='Chain' data-type='llvm::SDValue' data-ref="360Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="361InFlag" title='InFlag' data-type='llvm::SDValue' data-ref="361InFlag">InFlag</dfn>,</td></tr>
<tr><th id="1248">1248</th><td>                            <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="362CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="362CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col3 decl" id="363isVarArg" title='isVarArg' data-type='bool' data-ref="363isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1249">1249</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col4 decl" id="364Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="364Ins">Ins</dfn>,</td></tr>
<tr><th id="1250">1250</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col5 decl" id="365dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="365dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="366DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="366DAG">DAG</dfn>,</td></tr>
<tr><th id="1251">1251</th><td>                            <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col7 decl" id="367InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="367InVals">InVals</dfn>,</td></tr>
<tr><th id="1252">1252</th><td>                            <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col8 decl" id="368RegMask" title='RegMask' data-type='uint32_t *' data-ref="368RegMask">RegMask</dfn>) <em>const</em>;</td></tr>
<tr><th id="1253">1253</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering16LowerMemArgumentENS_7SDValueEjRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERKNS_11CCValAssig13099587" title='llvm::X86TargetLowering::LowerMemArgument' data-ref="_ZNK4llvm17X86TargetLowering16LowerMemArgumentENS_7SDValueEjRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERKNS_11CCValAssig13099587">LowerMemArgument</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="369Chain" title='Chain' data-type='llvm::SDValue' data-ref="369Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col0 decl" id="370CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="370CallConv">CallConv</dfn>,</td></tr>
<tr><th id="1254">1254</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col1 decl" id="371ArgInfo" title='ArgInfo' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="371ArgInfo">ArgInfo</dfn>,</td></tr>
<tr><th id="1255">1255</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col2 decl" id="372dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="372dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="373DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="373DAG">DAG</dfn>,</td></tr>
<tr><th id="1256">1256</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col4 decl" id="374VA" title='VA' data-type='const llvm::CCValAssign &amp;' data-ref="374VA">VA</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="375MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="375MFI">MFI</dfn>,</td></tr>
<tr><th id="1257">1257</th><td>                             <em>unsigned</em> <dfn class="local col6 decl" id="376i" title='i' data-type='unsigned int' data-ref="376i">i</dfn>) <em>const</em>;</td></tr>
<tr><th id="1258">1258</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering16LowerMemOpCallToENS_7SDValueES1_S1_RKNS_5SDLocERNS_12SelectionDAGERKNS_11CCValAssignENS_3ISD10ArgFlagsTyE" title='llvm::X86TargetLowering::LowerMemOpCallTo' data-ref="_ZNK4llvm17X86TargetLowering16LowerMemOpCallToENS_7SDValueES1_S1_RKNS_5SDLocERNS_12SelectionDAGERKNS_11CCValAssignENS_3ISD10ArgFlagsTyE">LowerMemOpCallTo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="377Chain" title='Chain' data-type='llvm::SDValue' data-ref="377Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="378StackPtr" title='StackPtr' data-type='llvm::SDValue' data-ref="378StackPtr">StackPtr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="379Arg" title='Arg' data-type='llvm::SDValue' data-ref="379Arg">Arg</dfn>,</td></tr>
<tr><th id="1259">1259</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col0 decl" id="380dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="380dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="381DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="381DAG">DAG</dfn>,</td></tr>
<tr><th id="1260">1260</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col2 decl" id="382VA" title='VA' data-type='const llvm::CCValAssign &amp;' data-ref="382VA">VA</dfn>,</td></tr>
<tr><th id="1261">1261</th><td>                             <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <dfn class="local col3 decl" id="383Flags" title='Flags' data-type='ISD::ArgFlagsTy' data-ref="383Flags">Flags</dfn>) <em>const</em>;</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td>    <i>// Call lowering helpers.</i></td></tr>
<tr><th id="1264">1264</th><td><i></i></td></tr>
<tr><th id="1265">1265</th><td><i>    /// Check whether the call is eligible for tail call optimization. Targets</i></td></tr>
<tr><th id="1266">1266</th><td><i>    /// that want to do tail call optimization should implement this function.</i></td></tr>
<tr><th id="1267">1267</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbPNS_4TypeERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS4_IS1_EERKNS43411428" title='llvm::X86TargetLowering::IsEligibleForTailCallOptimization' data-ref="_ZNK4llvm17X86TargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbPNS_4TypeERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS4_IS1_EERKNS43411428">IsEligibleForTailCallOptimization</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="384Callee" title='Callee' data-type='llvm::SDValue' data-ref="384Callee">Callee</dfn>,</td></tr>
<tr><th id="1268">1268</th><td>                                           <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="385CalleeCC" title='CalleeCC' data-type='CallingConv::ID' data-ref="385CalleeCC">CalleeCC</dfn>,</td></tr>
<tr><th id="1269">1269</th><td>                                           <em>bool</em> <dfn class="local col6 decl" id="386isVarArg" title='isVarArg' data-type='bool' data-ref="386isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1270">1270</th><td>                                           <em>bool</em> <dfn class="local col7 decl" id="387isCalleeStructRet" title='isCalleeStructRet' data-type='bool' data-ref="387isCalleeStructRet">isCalleeStructRet</dfn>,</td></tr>
<tr><th id="1271">1271</th><td>                                           <em>bool</em> <dfn class="local col8 decl" id="388isCallerStructRet" title='isCallerStructRet' data-type='bool' data-ref="388isCallerStructRet">isCallerStructRet</dfn>,</td></tr>
<tr><th id="1272">1272</th><td>                                           <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col9 decl" id="389RetTy" title='RetTy' data-type='llvm::Type *' data-ref="389RetTy">RetTy</dfn>,</td></tr>
<tr><th id="1273">1273</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col0 decl" id="390Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="390Outs">Outs</dfn>,</td></tr>
<tr><th id="1274">1274</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col1 decl" id="391OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="391OutVals">OutVals</dfn>,</td></tr>
<tr><th id="1275">1275</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col2 decl" id="392Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="392Ins">Ins</dfn>,</td></tr>
<tr><th id="1276">1276</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a>&amp; <dfn class="local col3 decl" id="393DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="393DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1277">1277</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering23EmitTailCallLoadRetAddrERNS_12SelectionDAGERNS_7SDValueES3_bbiRKNS_5SDLocE" title='llvm::X86TargetLowering::EmitTailCallLoadRetAddr' data-ref="_ZNK4llvm17X86TargetLowering23EmitTailCallLoadRetAddrERNS_12SelectionDAGERNS_7SDValueES3_bbiRKNS_5SDLocE">EmitTailCallLoadRetAddr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="394DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="394DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="395OutRetAddr" title='OutRetAddr' data-type='llvm::SDValue &amp;' data-ref="395OutRetAddr">OutRetAddr</dfn>,</td></tr>
<tr><th id="1278">1278</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="396Chain" title='Chain' data-type='llvm::SDValue' data-ref="396Chain">Chain</dfn>, <em>bool</em> <dfn class="local col7 decl" id="397IsTailCall" title='IsTailCall' data-type='bool' data-ref="397IsTailCall">IsTailCall</dfn>,</td></tr>
<tr><th id="1279">1279</th><td>                                    <em>bool</em> <dfn class="local col8 decl" id="398Is64Bit" title='Is64Bit' data-type='bool' data-ref="398Is64Bit">Is64Bit</dfn>, <em>int</em> <dfn class="local col9 decl" id="399FPDiff" title='FPDiff' data-type='int' data-ref="399FPDiff">FPDiff</dfn>,</td></tr>
<tr><th id="1280">1280</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col0 decl" id="400dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="400dl">dl</dfn>) <em>const</em>;</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>    <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering27GetAlignedArgumentStackSizeEjRNS_12SelectionDAGE" title='llvm::X86TargetLowering::GetAlignedArgumentStackSize' data-ref="_ZNK4llvm17X86TargetLowering27GetAlignedArgumentStackSizeEjRNS_12SelectionDAGE">GetAlignedArgumentStackSize</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="401StackSize" title='StackSize' data-type='unsigned int' data-ref="401StackSize">StackSize</dfn>,</td></tr>
<tr><th id="1283">1283</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="402DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="402DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1284">1284</th><td></td></tr>
<tr><th id="1285">1285</th><td>    <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering15getAddressSpaceEv" title='llvm::X86TargetLowering::getAddressSpace' data-ref="_ZNK4llvm17X86TargetLowering15getAddressSpaceEv">getAddressSpace</dfn>(<em>void</em>) <em>const</em>;</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering15FP_TO_INTHelperENS_7SDValueERNS_12SelectionDAGEb" title='llvm::X86TargetLowering::FP_TO_INTHelper' data-ref="_ZNK4llvm17X86TargetLowering15FP_TO_INTHelperENS_7SDValueERNS_12SelectionDAGEb">FP_TO_INTHelper</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="403Op" title='Op' data-type='llvm::SDValue' data-ref="403Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="404DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="404DAG">DAG</dfn>, <em>bool</em> <dfn class="local col5 decl" id="405isSigned" title='isSigned' data-type='bool' data-ref="405isSigned">isSigned</dfn>) <em>const</em>;</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerBUILD_VECTOR' data-ref="_ZNK4llvm17X86TargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE">LowerBUILD_VECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="406Op" title='Op' data-type='llvm::SDValue' data-ref="406Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="407DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="407DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1290">1290</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering12LowerVSELECTENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerVSELECT' data-ref="_ZNK4llvm17X86TargetLowering12LowerVSELECTENS_7SDValueERNS_12SelectionDAGE">LowerVSELECT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="408Op" title='Op' data-type='llvm::SDValue' data-ref="408Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="409DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="409DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1291">1291</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering23LowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerEXTRACT_VECTOR_ELT' data-ref="_ZNK4llvm17X86TargetLowering23LowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">LowerEXTRACT_VECTOR_ELT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="410Op" title='Op' data-type='llvm::SDValue' data-ref="410Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="411DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="411DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1292">1292</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering22LowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerINSERT_VECTOR_ELT' data-ref="_ZNK4llvm17X86TargetLowering22LowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">LowerINSERT_VECTOR_ELT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="412Op" title='Op' data-type='llvm::SDValue' data-ref="412Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="413DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="413DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td>    <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering20getGlobalWrapperKindEPKNS_11GlobalValueEh" title='llvm::X86TargetLowering::getGlobalWrapperKind' data-ref="_ZNK4llvm17X86TargetLowering20getGlobalWrapperKindEPKNS_11GlobalValueEh">getGlobalWrapperKind</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col4 decl" id="414GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="414GV">GV</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="1295">1295</th><td>                                  <em>const</em> <em>unsigned</em> <em>char</em> <dfn class="local col5 decl" id="415OpFlags" title='OpFlags' data-type='const unsigned char' data-ref="415OpFlags">OpFlags</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="1296">1296</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering17LowerConstantPoolENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerConstantPool' data-ref="_ZNK4llvm17X86TargetLowering17LowerConstantPoolENS_7SDValueERNS_12SelectionDAGE">LowerConstantPool</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="416Op" title='Op' data-type='llvm::SDValue' data-ref="416Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="417DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="417DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1297">1297</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering17LowerBlockAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerBlockAddress' data-ref="_ZNK4llvm17X86TargetLowering17LowerBlockAddressENS_7SDValueERNS_12SelectionDAGE">LowerBlockAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="418Op" title='Op' data-type='llvm::SDValue' data-ref="418Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="419DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="419DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1298">1298</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering18LowerGlobalAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerGlobalAddress' data-ref="_ZNK4llvm17X86TargetLowering18LowerGlobalAddressENS_7SDValueERNS_12SelectionDAGE">LowerGlobalAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="420Op" title='Op' data-type='llvm::SDValue' data-ref="420Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="421DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="421DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1299">1299</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering21LowerGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerGlobalTLSAddress' data-ref="_ZNK4llvm17X86TargetLowering21LowerGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE">LowerGlobalTLSAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="422Op" title='Op' data-type='llvm::SDValue' data-ref="422Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="423DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="423DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1300">1300</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering19LowerExternalSymbolENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerExternalSymbol' data-ref="_ZNK4llvm17X86TargetLowering19LowerExternalSymbolENS_7SDValueERNS_12SelectionDAGE">LowerExternalSymbol</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="424Op" title='Op' data-type='llvm::SDValue' data-ref="424Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="425DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="425DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1301">1301</th><td></td></tr>
<tr><th id="1302">1302</th><td>    <i class="doc">/// Creates target global address or external symbol nodes for calls or</i></td></tr>
<tr><th id="1303">1303</th><td><i class="doc">    /// other uses.</i></td></tr>
<tr><th id="1304">1304</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering21LowerGlobalOrExternalENS_7SDValueERNS_12SelectionDAGEb" title='llvm::X86TargetLowering::LowerGlobalOrExternal' data-ref="_ZNK4llvm17X86TargetLowering21LowerGlobalOrExternalENS_7SDValueERNS_12SelectionDAGEb">LowerGlobalOrExternal</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="426Op" title='Op' data-type='llvm::SDValue' data-ref="426Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="427DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="427DAG">DAG</dfn>,</td></tr>
<tr><th id="1305">1305</th><td>                                  <em>bool</em> <dfn class="local col8 decl" id="428ForCall" title='ForCall' data-type='bool' data-ref="428ForCall">ForCall</dfn>) <em>const</em>;</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering15LowerSINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerSINT_TO_FP' data-ref="_ZNK4llvm17X86TargetLowering15LowerSINT_TO_FPENS_7SDValueERNS_12SelectionDAGE">LowerSINT_TO_FP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="429Op" title='Op' data-type='llvm::SDValue' data-ref="429Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="430DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="430DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1308">1308</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering15LowerUINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerUINT_TO_FP' data-ref="_ZNK4llvm17X86TargetLowering15LowerUINT_TO_FPENS_7SDValueERNS_12SelectionDAGE">LowerUINT_TO_FP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="431Op" title='Op' data-type='llvm::SDValue' data-ref="431Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="432DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="432DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1309">1309</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering13LowerTRUNCATEENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerTRUNCATE' data-ref="_ZNK4llvm17X86TargetLowering13LowerTRUNCATEENS_7SDValueERNS_12SelectionDAGE">LowerTRUNCATE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="433Op" title='Op' data-type='llvm::SDValue' data-ref="433Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="434DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="434DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1310">1310</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerFP_TO_INT' data-ref="_ZNK4llvm17X86TargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGE">LowerFP_TO_INT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="435Op" title='Op' data-type='llvm::SDValue' data-ref="435Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="436DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="436DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1311">1311</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering10LowerSETCCENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerSETCC' data-ref="_ZNK4llvm17X86TargetLowering10LowerSETCCENS_7SDValueERNS_12SelectionDAGE">LowerSETCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="437Op" title='Op' data-type='llvm::SDValue' data-ref="437Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="438DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="438DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1312">1312</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering15LowerSETCCCARRYENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerSETCCCARRY' data-ref="_ZNK4llvm17X86TargetLowering15LowerSETCCCARRYENS_7SDValueERNS_12SelectionDAGE">LowerSETCCCARRY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="439Op" title='Op' data-type='llvm::SDValue' data-ref="439Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="440DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="440DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1313">1313</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerSELECT' data-ref="_ZNK4llvm17X86TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE">LowerSELECT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="441Op" title='Op' data-type='llvm::SDValue' data-ref="441Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="442DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="442DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1314">1314</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerBRCOND' data-ref="_ZNK4llvm17X86TargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE">LowerBRCOND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="443Op" title='Op' data-type='llvm::SDValue' data-ref="443Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="444DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="444DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1315">1315</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering14LowerJumpTableENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerJumpTable' data-ref="_ZNK4llvm17X86TargetLowering14LowerJumpTableENS_7SDValueERNS_12SelectionDAGE">LowerJumpTable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="445Op" title='Op' data-type='llvm::SDValue' data-ref="445Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="446DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="446DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1316">1316</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerDYNAMIC_STACKALLOC' data-ref="_ZNK4llvm17X86TargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE">LowerDYNAMIC_STACKALLOC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="447Op" title='Op' data-type='llvm::SDValue' data-ref="447Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="448DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="448DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1317">1317</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering12LowerVASTARTENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerVASTART' data-ref="_ZNK4llvm17X86TargetLowering12LowerVASTARTENS_7SDValueERNS_12SelectionDAGE">LowerVASTART</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="449Op" title='Op' data-type='llvm::SDValue' data-ref="449Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="450DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="450DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1318">1318</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering10LowerVAARGENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerVAARG' data-ref="_ZNK4llvm17X86TargetLowering10LowerVAARGENS_7SDValueERNS_12SelectionDAGE">LowerVAARG</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="451Op" title='Op' data-type='llvm::SDValue' data-ref="451Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="452DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="452DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1319">1319</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerRETURNADDR' data-ref="_ZNK4llvm17X86TargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE">LowerRETURNADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="453Op" title='Op' data-type='llvm::SDValue' data-ref="453Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="454DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="454DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1320">1320</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering21LowerADDROFRETURNADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerADDROFRETURNADDR' data-ref="_ZNK4llvm17X86TargetLowering21LowerADDROFRETURNADDRENS_7SDValueERNS_12SelectionDAGE">LowerADDROFRETURNADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="455Op" title='Op' data-type='llvm::SDValue' data-ref="455Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="456DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="456DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1321">1321</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering14LowerFRAMEADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerFRAMEADDR' data-ref="_ZNK4llvm17X86TargetLowering14LowerFRAMEADDRENS_7SDValueERNS_12SelectionDAGE">LowerFRAMEADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="457Op" title='Op' data-type='llvm::SDValue' data-ref="457Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="458DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="458DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1322">1322</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering25LowerFRAME_TO_ARGS_OFFSETENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerFRAME_TO_ARGS_OFFSET' data-ref="_ZNK4llvm17X86TargetLowering25LowerFRAME_TO_ARGS_OFFSETENS_7SDValueERNS_12SelectionDAGE">LowerFRAME_TO_ARGS_OFFSET</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="459Op" title='Op' data-type='llvm::SDValue' data-ref="459Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="460DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="460DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1323">1323</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering14LowerEH_RETURNENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerEH_RETURN' data-ref="_ZNK4llvm17X86TargetLowering14LowerEH_RETURNENS_7SDValueERNS_12SelectionDAGE">LowerEH_RETURN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="461Op" title='Op' data-type='llvm::SDValue' data-ref="461Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="462DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="462DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1324">1324</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering19lowerEH_SJLJ_SETJMPENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::lowerEH_SJLJ_SETJMP' data-ref="_ZNK4llvm17X86TargetLowering19lowerEH_SJLJ_SETJMPENS_7SDValueERNS_12SelectionDAGE">lowerEH_SJLJ_SETJMP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="463Op" title='Op' data-type='llvm::SDValue' data-ref="463Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="464DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="464DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1325">1325</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering20lowerEH_SJLJ_LONGJMPENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::lowerEH_SJLJ_LONGJMP' data-ref="_ZNK4llvm17X86TargetLowering20lowerEH_SJLJ_LONGJMPENS_7SDValueERNS_12SelectionDAGE">lowerEH_SJLJ_LONGJMP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="465Op" title='Op' data-type='llvm::SDValue' data-ref="465Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="466DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="466DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1326">1326</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering27lowerEH_SJLJ_SETUP_DISPATCHENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::lowerEH_SJLJ_SETUP_DISPATCH' data-ref="_ZNK4llvm17X86TargetLowering27lowerEH_SJLJ_SETUP_DISPATCHENS_7SDValueERNS_12SelectionDAGE">lowerEH_SJLJ_SETUP_DISPATCH</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="467Op" title='Op' data-type='llvm::SDValue' data-ref="467Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="468DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="468DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1327">1327</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering20LowerINIT_TRAMPOLINEENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerINIT_TRAMPOLINE' data-ref="_ZNK4llvm17X86TargetLowering20LowerINIT_TRAMPOLINEENS_7SDValueERNS_12SelectionDAGE">LowerINIT_TRAMPOLINE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="469Op" title='Op' data-type='llvm::SDValue' data-ref="469Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="470DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="470DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1328">1328</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering16LowerFLT_ROUNDS_ENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerFLT_ROUNDS_' data-ref="_ZNK4llvm17X86TargetLowering16LowerFLT_ROUNDS_ENS_7SDValueERNS_12SelectionDAGE">LowerFLT_ROUNDS_</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="471Op" title='Op' data-type='llvm::SDValue' data-ref="471Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="472DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="472DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1329">1329</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering17LowerWin64_i128OPENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerWin64_i128OP' data-ref="_ZNK4llvm17X86TargetLowering17LowerWin64_i128OPENS_7SDValueERNS_12SelectionDAGE">LowerWin64_i128OP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="473Op" title='Op' data-type='llvm::SDValue' data-ref="473Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="474DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="474DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1330">1330</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering24LowerGC_TRANSITION_STARTENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerGC_TRANSITION_START' data-ref="_ZNK4llvm17X86TargetLowering24LowerGC_TRANSITION_STARTENS_7SDValueERNS_12SelectionDAGE">LowerGC_TRANSITION_START</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="475Op" title='Op' data-type='llvm::SDValue' data-ref="475Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="476DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="476DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1331">1331</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering22LowerGC_TRANSITION_ENDENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerGC_TRANSITION_END' data-ref="_ZNK4llvm17X86TargetLowering22LowerGC_TRANSITION_ENDENS_7SDValueERNS_12SelectionDAGE">LowerGC_TRANSITION_END</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="477Op" title='Op' data-type='llvm::SDValue' data-ref="477Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="478DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="478DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1332">1332</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerINTRINSIC_WO_CHAIN' data-ref="_ZNK4llvm17X86TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE">LowerINTRINSIC_WO_CHAIN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="479Op" title='Op' data-type='llvm::SDValue' data-ref="479Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="480DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="480DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a></td></tr>
<tr><th id="1335">1335</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE" title='llvm::X86TargetLowering::LowerFormalArguments' data-ref="_ZNK4llvm17X86TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE">LowerFormalArguments</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="481Chain" title='Chain' data-type='llvm::SDValue' data-ref="481Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="482CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="482CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col3 decl" id="483isVarArg" title='isVarArg' data-type='bool' data-ref="483isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1336">1336</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col4 decl" id="484Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="484Ins">Ins</dfn>,</td></tr>
<tr><th id="1337">1337</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col5 decl" id="485dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="485dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="486DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="486DAG">DAG</dfn>,</td></tr>
<tr><th id="1338">1338</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col7 decl" id="487InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="487InVals">InVals</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1339">1339</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE" title='llvm::X86TargetLowering::LowerCall' data-ref="_ZNK4llvm17X86TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE">LowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo" title='llvm::TargetLowering::CallLoweringInfo' data-ref="llvm::TargetLowering::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col8 decl" id="488CLI" title='CLI' data-type='llvm::TargetLowering::CallLoweringInfo &amp;' data-ref="488CLI">CLI</dfn>,</td></tr>
<tr><th id="1340">1340</th><td>                      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col9 decl" id="489InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="489InVals">InVals</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE" title='llvm::X86TargetLowering::LowerReturn' data-ref="_ZNK4llvm17X86TargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE">LowerReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="490Chain" title='Chain' data-type='llvm::SDValue' data-ref="490Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="491CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="491CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col2 decl" id="492isVarArg" title='isVarArg' data-type='bool' data-ref="492isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1343">1343</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col3 decl" id="493Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="493Outs">Outs</dfn>,</td></tr>
<tr><th id="1344">1344</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col4 decl" id="494OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="494OutVals">OutVals</dfn>,</td></tr>
<tr><th id="1345">1345</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col5 decl" id="495dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="495dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="496DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="496DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1346">1346</th><td></td></tr>
<tr><th id="1347">1347</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17X86TargetLowering15supportSplitCSREPNS_15MachineFunctionE" title='llvm::X86TargetLowering::supportSplitCSR' data-ref="_ZNK4llvm17X86TargetLowering15supportSplitCSREPNS_15MachineFunctionE">supportSplitCSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="497MF" title='MF' data-type='llvm::MachineFunction *' data-ref="497MF">MF</dfn>) <em>const</em> override {</td></tr>
<tr><th id="1348">1348</th><td>      <b>return</b> MF-&gt;getFunction().getCallingConv() == CallingConv::CXX_FAST_TLS &amp;&amp;</td></tr>
<tr><th id="1349">1349</th><td>          MF-&gt;getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;NoUnwind&apos; in &apos;llvm::Attribute&apos;">NoUnwind</span>);</td></tr>
<tr><th id="1350">1350</th><td>    }</td></tr>
<tr><th id="1351">1351</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::initializeSplitCSR' data-ref="_ZNK4llvm17X86TargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE">initializeSplitCSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="498Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="498Entry">Entry</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1352">1352</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE" title='llvm::X86TargetLowering::insertCopiesSplitCSR' data-ref="_ZNK4llvm17X86TargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE">insertCopiesSplitCSR</dfn>(</td></tr>
<tr><th id="1353">1353</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="499Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="499Entry">Entry</dfn>,</td></tr>
<tr><th id="1354">1354</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; &amp;<dfn class="local col0 decl" id="500Exits" title='Exits' data-type='const SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="500Exits">Exits</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering18isUsedByReturnOnlyEPNS_6SDNodeERNS_7SDValueE" title='llvm::X86TargetLowering::isUsedByReturnOnly' data-ref="_ZNK4llvm17X86TargetLowering18isUsedByReturnOnlyEPNS_6SDNodeERNS_7SDValueE">isUsedByReturnOnly</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="501N" title='N' data-type='llvm::SDNode *' data-ref="501N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="502Chain" title='Chain' data-type='llvm::SDValue &amp;' data-ref="502Chain">Chain</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE" title='llvm::X86TargetLowering::mayBeEmittedAsTailCall' data-ref="_ZNK4llvm17X86TargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE">mayBeEmittedAsTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col3 decl" id="503CI" title='CI' data-type='const llvm::CallInst *' data-ref="503CI">CI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1359">1359</th><td></td></tr>
<tr><th id="1360">1360</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering19getTypeForExtReturnERNS_11LLVMContextENS_3EVTENS_3ISD8NodeTypeE" title='llvm::X86TargetLowering::getTypeForExtReturn' data-ref="_ZNK4llvm17X86TargetLowering19getTypeForExtReturnERNS_11LLVMContextENS_3EVTENS_3ISD8NodeTypeE">getTypeForExtReturn</dfn>(<a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col4 decl" id="504Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="504Context">Context</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="505VT" title='VT' data-type='llvm::EVT' data-ref="505VT">VT</dfn>,</td></tr>
<tr><th id="1361">1361</th><td>                            <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType" title='llvm::ISD::NodeType' data-ref="llvm::ISD::NodeType">NodeType</a> <dfn class="local col6 decl" id="506ExtendKind" title='ExtendKind' data-type='ISD::NodeType' data-ref="506ExtendKind">ExtendKind</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1362">1362</th><td></td></tr>
<tr><th id="1363">1363</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE" title='llvm::X86TargetLowering::CanLowerReturn' data-ref="_ZNK4llvm17X86TargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE">CanLowerReturn</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col7 decl" id="507CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="507CallConv">CallConv</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="508MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="508MF">MF</dfn>,</td></tr>
<tr><th id="1364">1364</th><td>                        <em>bool</em> <dfn class="local col9 decl" id="509isVarArg" title='isVarArg' data-type='bool' data-ref="509isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1365">1365</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col0 decl" id="510Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="510Outs">Outs</dfn>,</td></tr>
<tr><th id="1366">1366</th><td>                        <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col1 decl" id="511Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="511Context">Context</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td>    <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering19getScratchRegistersEj" title='llvm::X86TargetLowering::getScratchRegisters' data-ref="_ZNK4llvm17X86TargetLowering19getScratchRegistersEj">getScratchRegisters</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="512CC" title='CC' data-type='CallingConv::ID' data-ref="512CC">CC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind">AtomicExpansionKind</a></td></tr>
<tr><th id="1371">1371</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE" title='llvm::X86TargetLowering::shouldExpandAtomicLoadInIR' data-ref="_ZNK4llvm17X86TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE">shouldExpandAtomicLoadInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col3 decl" id="513SI" title='SI' data-type='llvm::LoadInst *' data-ref="513SI">SI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1372">1372</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering27shouldExpandAtomicStoreInIREPNS_9StoreInstE" title='llvm::X86TargetLowering::shouldExpandAtomicStoreInIR' data-ref="_ZNK4llvm17X86TargetLowering27shouldExpandAtomicStoreInIREPNS_9StoreInstE">shouldExpandAtomicStoreInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::StoreInst" title='llvm::StoreInst' data-ref="llvm::StoreInst">StoreInst</a> *<dfn class="local col4 decl" id="514SI" title='SI' data-type='llvm::StoreInst *' data-ref="514SI">SI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1373">1373</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind">AtomicExpansionKind</a></td></tr>
<tr><th id="1374">1374</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE" title='llvm::X86TargetLowering::shouldExpandAtomicRMWInIR' data-ref="_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE">shouldExpandAtomicRMWInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst" title='llvm::AtomicRMWInst' data-ref="llvm::AtomicRMWInst">AtomicRMWInst</a> *<dfn class="local col5 decl" id="515AI" title='AI' data-type='llvm::AtomicRMWInst *' data-ref="515AI">AI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td>    <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *</td></tr>
<tr><th id="1377">1377</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering32lowerIdempotentRMWIntoFencedLoadEPNS_13AtomicRMWInstE" title='llvm::X86TargetLowering::lowerIdempotentRMWIntoFencedLoad' data-ref="_ZNK4llvm17X86TargetLowering32lowerIdempotentRMWIntoFencedLoadEPNS_13AtomicRMWInstE">lowerIdempotentRMWIntoFencedLoad</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst" title='llvm::AtomicRMWInst' data-ref="llvm::AtomicRMWInst">AtomicRMWInst</a> *<dfn class="local col6 decl" id="516AI" title='AI' data-type='llvm::AtomicRMWInst *' data-ref="516AI">AI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering14needsCmpXchgNbEPNS_4TypeE" title='llvm::X86TargetLowering::needsCmpXchgNb' data-ref="_ZNK4llvm17X86TargetLowering14needsCmpXchgNbEPNS_4TypeE">needsCmpXchgNb</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="517MemType" title='MemType' data-type='llvm::Type *' data-ref="517MemType">MemType</dfn>) <em>const</em>;</td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering22SetupEntryBlockForSjLjERNS_12MachineInstrEPNS_17MachineBasicBlockES4_i" title='llvm::X86TargetLowering::SetupEntryBlockForSjLj' data-ref="_ZNK4llvm17X86TargetLowering22SetupEntryBlockForSjLjERNS_12MachineInstrEPNS_17MachineBasicBlockES4_i">SetupEntryBlockForSjLj</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="518MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="518MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="519MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="519MBB">MBB</dfn>,</td></tr>
<tr><th id="1382">1382</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="520DispatchBB" title='DispatchBB' data-type='llvm::MachineBasicBlock *' data-ref="520DispatchBB">DispatchBB</dfn>, <em>int</em> <dfn class="local col1 decl" id="521FI" title='FI' data-type='int' data-ref="521FI">FI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1383">1383</th><td></td></tr>
<tr><th id="1384">1384</th><td>    <i>// Utility function to emit the low-level va_arg code for X86-64.</i></td></tr>
<tr><th id="1385">1385</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="1386">1386</th><td>    <dfn class="decl" id="_ZNK4llvm17X86TargetLowering29EmitVAARG64WithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::EmitVAARG64WithCustomInserter' data-ref="_ZNK4llvm17X86TargetLowering29EmitVAARG64WithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitVAARG64WithCustomInserter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="522MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="522MI">MI</dfn>,</td></tr>
<tr><th id="1387">1387</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="523MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="523MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td>    <i class="doc">/// Utility function to emit the xmm reg save portion of va_start.</i></td></tr>
<tr><th id="1390">1390</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="1391">1391</th><td>    <dfn class="decl" id="_ZNK4llvm17X86TargetLowering40EmitVAStartSaveXMMRegsWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::EmitVAStartSaveXMMRegsWithCustomInserter' data-ref="_ZNK4llvm17X86TargetLowering40EmitVAStartSaveXMMRegsWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitVAStartSaveXMMRegsWithCustomInserter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="524BInstr" title='BInstr' data-type='llvm::MachineInstr &amp;' data-ref="524BInstr">BInstr</dfn>,</td></tr>
<tr><th id="1392">1392</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="525BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="525BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17X86TargetLowering25EmitLoweredCascadedSelectERNS_12MachineInstrES2_PNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::EmitLoweredCascadedSelect' data-ref="_ZNK4llvm17X86TargetLowering25EmitLoweredCascadedSelectERNS_12MachineInstrES2_PNS_17MachineBasicBlockE">EmitLoweredCascadedSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="526MI1" title='MI1' data-type='llvm::MachineInstr &amp;' data-ref="526MI1">MI1</dfn>,</td></tr>
<tr><th id="1395">1395</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="527MI2" title='MI2' data-type='llvm::MachineInstr &amp;' data-ref="527MI2">MI2</dfn>,</td></tr>
<tr><th id="1396">1396</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="528BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="528BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17X86TargetLowering17EmitLoweredSelectERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::EmitLoweredSelect' data-ref="_ZNK4llvm17X86TargetLowering17EmitLoweredSelectERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitLoweredSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="529I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="529I">I</dfn>,</td></tr>
<tr><th id="1399">1399</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="530BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="530BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1400">1400</th><td></td></tr>
<tr><th id="1401">1401</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17X86TargetLowering19EmitLoweredAtomicFPERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::EmitLoweredAtomicFP' data-ref="_ZNK4llvm17X86TargetLowering19EmitLoweredAtomicFPERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitLoweredAtomicFP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="531I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="531I">I</dfn>,</td></tr>
<tr><th id="1402">1402</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="532BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="532BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1403">1403</th><td></td></tr>
<tr><th id="1404">1404</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17X86TargetLowering19EmitLoweredCatchRetERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::EmitLoweredCatchRet' data-ref="_ZNK4llvm17X86TargetLowering19EmitLoweredCatchRetERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitLoweredCatchRet</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="533MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="533MI">MI</dfn>,</td></tr>
<tr><th id="1405">1405</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="534BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="534BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1406">1406</th><td></td></tr>
<tr><th id="1407">1407</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17X86TargetLowering19EmitLoweredCatchPadERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::EmitLoweredCatchPad' data-ref="_ZNK4llvm17X86TargetLowering19EmitLoweredCatchPadERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitLoweredCatchPad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="535MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="535MI">MI</dfn>,</td></tr>
<tr><th id="1408">1408</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="536BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="536BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1409">1409</th><td></td></tr>
<tr><th id="1410">1410</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17X86TargetLowering20EmitLoweredSegAllocaERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::EmitLoweredSegAlloca' data-ref="_ZNK4llvm17X86TargetLowering20EmitLoweredSegAllocaERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitLoweredSegAlloca</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="537MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="537MI">MI</dfn>,</td></tr>
<tr><th id="1411">1411</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="538BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="538BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1412">1412</th><td></td></tr>
<tr><th id="1413">1413</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17X86TargetLowering18EmitLoweredTLSAddrERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::EmitLoweredTLSAddr' data-ref="_ZNK4llvm17X86TargetLowering18EmitLoweredTLSAddrERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitLoweredTLSAddr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="539MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="539MI">MI</dfn>,</td></tr>
<tr><th id="1414">1414</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="540BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="540BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17X86TargetLowering18EmitLoweredTLSCallERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::EmitLoweredTLSCall' data-ref="_ZNK4llvm17X86TargetLowering18EmitLoweredTLSCallERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitLoweredTLSCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="541MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="541MI">MI</dfn>,</td></tr>
<tr><th id="1417">1417</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="542BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="542BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17X86TargetLowering20EmitLoweredRetpolineERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::EmitLoweredRetpoline' data-ref="_ZNK4llvm17X86TargetLowering20EmitLoweredRetpolineERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitLoweredRetpoline</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="543MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="543MI">MI</dfn>,</td></tr>
<tr><th id="1420">1420</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="544BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="544BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17X86TargetLowering16emitEHSjLjSetJmpERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::emitEHSjLjSetJmp' data-ref="_ZNK4llvm17X86TargetLowering16emitEHSjLjSetJmpERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitEHSjLjSetJmp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="545MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="545MI">MI</dfn>,</td></tr>
<tr><th id="1423">1423</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="546MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="546MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering24emitSetJmpShadowStackFixERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::emitSetJmpShadowStackFix' data-ref="_ZNK4llvm17X86TargetLowering24emitSetJmpShadowStackFixERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitSetJmpShadowStackFix</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="547MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="547MI">MI</dfn>,</td></tr>
<tr><th id="1426">1426</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="548MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="548MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1427">1427</th><td></td></tr>
<tr><th id="1428">1428</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17X86TargetLowering17emitEHSjLjLongJmpERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::emitEHSjLjLongJmp' data-ref="_ZNK4llvm17X86TargetLowering17emitEHSjLjLongJmpERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitEHSjLjLongJmp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="549MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="549MI">MI</dfn>,</td></tr>
<tr><th id="1429">1429</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="550MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="550MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1430">1430</th><td></td></tr>
<tr><th id="1431">1431</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17X86TargetLowering25emitLongJmpShadowStackFixERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::emitLongJmpShadowStackFix' data-ref="_ZNK4llvm17X86TargetLowering25emitLongJmpShadowStackFixERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitLongJmpShadowStackFix</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="551MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="551MI">MI</dfn>,</td></tr>
<tr><th id="1432">1432</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="552MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="552MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1433">1433</th><td></td></tr>
<tr><th id="1434">1434</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17X86TargetLowering13emitFMA3InstrERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::emitFMA3Instr' data-ref="_ZNK4llvm17X86TargetLowering13emitFMA3InstrERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitFMA3Instr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="553MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="553MI">MI</dfn>,</td></tr>
<tr><th id="1435">1435</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="554MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="554MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17X86TargetLowering21EmitSjLjDispatchBlockERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::X86TargetLowering::EmitSjLjDispatchBlock' data-ref="_ZNK4llvm17X86TargetLowering21EmitSjLjDispatchBlockERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitSjLjDispatchBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="555MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="555MI">MI</dfn>,</td></tr>
<tr><th id="1438">1438</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="556MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="556MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td>    <i class="doc">/// Emit nodes that will be selected as "cmp Op0,Op1", or something</i></td></tr>
<tr><th id="1441">1441</th><td><i class="doc">    /// equivalent, for use with the given x86 condition code.</i></td></tr>
<tr><th id="1442">1442</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering7EmitCmpENS_7SDValueES1_jRKNS_5SDLocERNS_12SelectionDAGE" title='llvm::X86TargetLowering::EmitCmp' data-ref="_ZNK4llvm17X86TargetLowering7EmitCmpENS_7SDValueES1_jRKNS_5SDLocERNS_12SelectionDAGE">EmitCmp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="557Op0" title='Op0' data-type='llvm::SDValue' data-ref="557Op0">Op0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="558Op1" title='Op1' data-type='llvm::SDValue' data-ref="558Op1">Op1</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="559X86CC" title='X86CC' data-type='unsigned int' data-ref="559X86CC">X86CC</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col0 decl" id="560dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="560dl">dl</dfn>,</td></tr>
<tr><th id="1443">1443</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="561DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="561DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td>    <i class="doc">/// Convert a comparison if required by the subtarget.</i></td></tr>
<tr><th id="1446">1446</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering21ConvertCmpIfNecessaryENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::ConvertCmpIfNecessary' data-ref="_ZNK4llvm17X86TargetLowering21ConvertCmpIfNecessaryENS_7SDValueERNS_12SelectionDAGE">ConvertCmpIfNecessary</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="562Cmp" title='Cmp' data-type='llvm::SDValue' data-ref="562Cmp">Cmp</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="563DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="563DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td>    <i class="doc">/// Emit flags for the given setcc condition and operands. Also returns the</i></td></tr>
<tr><th id="1449">1449</th><td><i class="doc">    /// corresponding X86 condition code constant in X86CC.</i></td></tr>
<tr><th id="1450">1450</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17X86TargetLowering17emitFlagsForSetccENS_7SDValueES1_NS_3ISD8CondCodeERKNS_5SDLocERNS_12SelectionDAGERS1_" title='llvm::X86TargetLowering::emitFlagsForSetcc' data-ref="_ZNK4llvm17X86TargetLowering17emitFlagsForSetccENS_7SDValueES1_NS_3ISD8CondCodeERKNS_5SDLocERNS_12SelectionDAGERS1_">emitFlagsForSetcc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="564Op0" title='Op0' data-type='llvm::SDValue' data-ref="564Op0">Op0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="565Op1" title='Op1' data-type='llvm::SDValue' data-ref="565Op1">Op1</dfn>,</td></tr>
<tr><th id="1451">1451</th><td>                              <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode">CondCode</a> <dfn class="local col6 decl" id="566CC" title='CC' data-type='ISD::CondCode' data-ref="566CC">CC</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col7 decl" id="567dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="567dl">dl</dfn>,</td></tr>
<tr><th id="1452">1452</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="568DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="568DAG">DAG</dfn>,</td></tr>
<tr><th id="1453">1453</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="569X86CC" title='X86CC' data-type='llvm::SDValue &amp;' data-ref="569X86CC">X86CC</dfn>) <em>const</em>;</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td>    <i class="doc">/// Check if replacement of SQRT with RSQRT should be disabled.</i></td></tr>
<tr><th id="1456">1456</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering12isFsqrtCheapENS_7SDValueERNS_12SelectionDAGE" title='llvm::X86TargetLowering::isFsqrtCheap' data-ref="_ZNK4llvm17X86TargetLowering12isFsqrtCheapENS_7SDValueERNS_12SelectionDAGE">isFsqrtCheap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="570Operand" title='Operand' data-type='llvm::SDValue' data-ref="570Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="571DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="571DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td>    <i class="doc">/// Use rsqrt* to speed up sqrt calculations.</i></td></tr>
<tr><th id="1459">1459</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb" title='llvm::X86TargetLowering::getSqrtEstimate' data-ref="_ZNK4llvm17X86TargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb">getSqrtEstimate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="572Operand" title='Operand' data-type='llvm::SDValue' data-ref="572Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="573DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="573DAG">DAG</dfn>, <em>int</em> <dfn class="local col4 decl" id="574Enabled" title='Enabled' data-type='int' data-ref="574Enabled">Enabled</dfn>,</td></tr>
<tr><th id="1460">1460</th><td>                            <em>int</em> &amp;<dfn class="local col5 decl" id="575RefinementSteps" title='RefinementSteps' data-type='int &amp;' data-ref="575RefinementSteps">RefinementSteps</dfn>, <em>bool</em> &amp;<dfn class="local col6 decl" id="576UseOneConstNR" title='UseOneConstNR' data-type='bool &amp;' data-ref="576UseOneConstNR">UseOneConstNR</dfn>,</td></tr>
<tr><th id="1461">1461</th><td>                            <em>bool</em> <dfn class="local col7 decl" id="577Reciprocal" title='Reciprocal' data-type='bool' data-ref="577Reciprocal">Reciprocal</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td>    <i class="doc">/// Use rcp* to speed up fdiv calculations.</i></td></tr>
<tr><th id="1464">1464</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi" title='llvm::X86TargetLowering::getRecipEstimate' data-ref="_ZNK4llvm17X86TargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi">getRecipEstimate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="578Operand" title='Operand' data-type='llvm::SDValue' data-ref="578Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="579DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="579DAG">DAG</dfn>, <em>int</em> <dfn class="local col0 decl" id="580Enabled" title='Enabled' data-type='int' data-ref="580Enabled">Enabled</dfn>,</td></tr>
<tr><th id="1465">1465</th><td>                             <em>int</em> &amp;<dfn class="local col1 decl" id="581RefinementSteps" title='RefinementSteps' data-type='int &amp;' data-ref="581RefinementSteps">RefinementSteps</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td>    <i class="doc">/// Reassociate floating point divisions into multiply by reciprocal.</i></td></tr>
<tr><th id="1468">1468</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17X86TargetLowering25combineRepeatedFPDivisorsEv" title='llvm::X86TargetLowering::combineRepeatedFPDivisors' data-ref="_ZNK4llvm17X86TargetLowering25combineRepeatedFPDivisorsEv">combineRepeatedFPDivisors</dfn>() <em>const</em> override;</td></tr>
<tr><th id="1469">1469</th><td>  };</td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td>  <b>namespace</b> <span class="namespace">X86</span> {</td></tr>
<tr><th id="1472">1472</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a> *<dfn class="decl" id="_ZN4llvm3X8614createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" title='llvm::X86::createFastISel' data-ref="_ZN4llvm3X8614createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE">createFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col2 decl" id="582funcInfo" title='funcInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="582funcInfo">funcInfo</dfn>,</td></tr>
<tr><th id="1473">1473</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col3 decl" id="583libInfo" title='libInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="583libInfo">libInfo</dfn>);</td></tr>
<tr><th id="1474">1474</th><td>  } <i>// end namespace X86</i></td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td>  <i>// Base class for all X86 non-masked store operations.</i></td></tr>
<tr><th id="1477">1477</th><td>  <b>class</b> <dfn class="type def" id="llvm::X86StoreSDNode" title='llvm::X86StoreSDNode' data-ref="llvm::X86StoreSDNode">X86StoreSDNode</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a> {</td></tr>
<tr><th id="1478">1478</th><td>  <b>public</b>:</td></tr>
<tr><th id="1479">1479</th><td>    <dfn class="decl def" id="_ZN4llvm14X86StoreSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::X86StoreSDNode::X86StoreSDNode' data-ref="_ZN4llvm14X86StoreSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">X86StoreSDNode</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="584Opcode" title='Opcode' data-type='unsigned int' data-ref="584Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="585Order" title='Order' data-type='unsigned int' data-ref="585Order">Order</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="586dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="586dl">dl</dfn>,</td></tr>
<tr><th id="1480">1480</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col7 decl" id="587VTs" title='VTs' data-type='llvm::SDVTList' data-ref="587VTs">VTs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="588MemVT" title='MemVT' data-type='llvm::EVT' data-ref="588MemVT">MemVT</dfn>,</td></tr>
<tr><th id="1481">1481</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col9 decl" id="589MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="589MMO">MMO</dfn>)</td></tr>
<tr><th id="1482">1482</th><td>      :<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm9MemSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::MemSDNode::MemSDNode' data-ref="_ZN4llvm9MemSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">(</a><a class="local col4 ref" href="#584Opcode" title='Opcode' data-ref="584Opcode">Opcode</a>, <a class="local col5 ref" href="#585Order" title='Order' data-ref="585Order">Order</a>, <a class="local col6 ref" href="#586dl" title='dl' data-ref="586dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col7 ref" href="#587VTs" title='VTs' data-ref="587VTs">VTs</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#588MemVT" title='MemVT' data-ref="588MemVT">MemVT</a>, <a class="local col9 ref" href="#589MMO" title='MMO' data-ref="589MMO">MMO</a>) {}</td></tr>
<tr><th id="1483">1483</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="decl def" id="_ZNK4llvm14X86StoreSDNode8getValueEv" title='llvm::X86StoreSDNode::getValue' data-ref="_ZNK4llvm14X86StoreSDNode8getValueEv">getValue</dfn>() <em>const</em> { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>); }</td></tr>
<tr><th id="1484">1484</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="decl def" id="_ZNK4llvm14X86StoreSDNode10getBasePtrEv" title='llvm::X86StoreSDNode::getBasePtr' data-ref="_ZNK4llvm14X86StoreSDNode10getBasePtrEv">getBasePtr</dfn>() <em>const</em> { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>); }</td></tr>
<tr><th id="1485">1485</th><td></td></tr>
<tr><th id="1486">1486</th><td>    <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm14X86StoreSDNode7classofEPKNS_6SDNodeE" title='llvm::X86StoreSDNode::classof' data-ref="_ZN4llvm14X86StoreSDNode7classofEPKNS_6SDNodeE">classof</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="590N" title='N' data-type='const llvm::SDNode *' data-ref="590N">N</dfn>) {</td></tr>
<tr><th id="1487">1487</th><td>      <b>return</b> <a class="local col0 ref" href="#590N" title='N' data-ref="590N">N</a>-&gt;<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::VTRUNCSTORES" title='llvm::X86ISD::NodeType::VTRUNCSTORES' data-ref="llvm::X86ISD::NodeType::VTRUNCSTORES">VTRUNCSTORES</a> ||</td></tr>
<tr><th id="1488">1488</th><td>        <a class="local col0 ref" href="#590N" title='N' data-ref="590N">N</a>-&gt;<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::VTRUNCSTOREUS" title='llvm::X86ISD::NodeType::VTRUNCSTOREUS' data-ref="llvm::X86ISD::NodeType::VTRUNCSTOREUS">VTRUNCSTOREUS</a>;</td></tr>
<tr><th id="1489">1489</th><td>    }</td></tr>
<tr><th id="1490">1490</th><td>  };</td></tr>
<tr><th id="1491">1491</th><td></td></tr>
<tr><th id="1492">1492</th><td>  <i>// Base class for all X86 masked store operations.</i></td></tr>
<tr><th id="1493">1493</th><td><i>  // The class has the same order of operands as MaskedStoreSDNode for</i></td></tr>
<tr><th id="1494">1494</th><td><i>  // convenience.</i></td></tr>
<tr><th id="1495">1495</th><td>  <b>class</b> <dfn class="type def" id="llvm::X86MaskedStoreSDNode" title='llvm::X86MaskedStoreSDNode' data-ref="llvm::X86MaskedStoreSDNode">X86MaskedStoreSDNode</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a> {</td></tr>
<tr><th id="1496">1496</th><td>  <b>public</b>:</td></tr>
<tr><th id="1497">1497</th><td>    <dfn class="decl def" id="_ZN4llvm20X86MaskedStoreSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::X86MaskedStoreSDNode::X86MaskedStoreSDNode' data-ref="_ZN4llvm20X86MaskedStoreSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">X86MaskedStoreSDNode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="591Opcode" title='Opcode' data-type='unsigned int' data-ref="591Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="592Order" title='Order' data-type='unsigned int' data-ref="592Order">Order</dfn>,</td></tr>
<tr><th id="1498">1498</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="593dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="593dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col4 decl" id="594VTs" title='VTs' data-type='llvm::SDVTList' data-ref="594VTs">VTs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="595MemVT" title='MemVT' data-type='llvm::EVT' data-ref="595MemVT">MemVT</dfn>,</td></tr>
<tr><th id="1499">1499</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="596MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="596MMO">MMO</dfn>)</td></tr>
<tr><th id="1500">1500</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm9MemSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::MemSDNode::MemSDNode' data-ref="_ZN4llvm9MemSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">(</a><a class="local col1 ref" href="#591Opcode" title='Opcode' data-ref="591Opcode">Opcode</a>, <a class="local col2 ref" href="#592Order" title='Order' data-ref="592Order">Order</a>, <a class="local col3 ref" href="#593dl" title='dl' data-ref="593dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col4 ref" href="#594VTs" title='VTs' data-ref="594VTs">VTs</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#595MemVT" title='MemVT' data-ref="595MemVT">MemVT</a>, <a class="local col6 ref" href="#596MMO" title='MMO' data-ref="596MMO">MMO</a>) {}</td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="decl def" id="_ZNK4llvm20X86MaskedStoreSDNode8getValueEv" title='llvm::X86MaskedStoreSDNode::getValue' data-ref="_ZNK4llvm20X86MaskedStoreSDNode8getValueEv">getValue</dfn>()   <em>const</em> { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>); }</td></tr>
<tr><th id="1503">1503</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="decl def" id="_ZNK4llvm20X86MaskedStoreSDNode10getBasePtrEv" title='llvm::X86MaskedStoreSDNode::getBasePtr' data-ref="_ZNK4llvm20X86MaskedStoreSDNode10getBasePtrEv">getBasePtr</dfn>() <em>const</em> { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>); }</td></tr>
<tr><th id="1504">1504</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="decl def" id="_ZNK4llvm20X86MaskedStoreSDNode7getMaskEv" title='llvm::X86MaskedStoreSDNode::getMask' data-ref="_ZNK4llvm20X86MaskedStoreSDNode7getMaskEv">getMask</dfn>()    <em>const</em> { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>); }</td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td>    <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm20X86MaskedStoreSDNode7classofEPKNS_6SDNodeE" title='llvm::X86MaskedStoreSDNode::classof' data-ref="_ZN4llvm20X86MaskedStoreSDNode7classofEPKNS_6SDNodeE">classof</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="597N" title='N' data-type='const llvm::SDNode *' data-ref="597N">N</dfn>) {</td></tr>
<tr><th id="1507">1507</th><td>      <b>return</b> <a class="local col7 ref" href="#597N" title='N' data-ref="597N">N</a>-&gt;<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::VMTRUNCSTORES" title='llvm::X86ISD::NodeType::VMTRUNCSTORES' data-ref="llvm::X86ISD::NodeType::VMTRUNCSTORES">VMTRUNCSTORES</a> ||</td></tr>
<tr><th id="1508">1508</th><td>        <a class="local col7 ref" href="#597N" title='N' data-ref="597N">N</a>-&gt;<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::VMTRUNCSTOREUS" title='llvm::X86ISD::NodeType::VMTRUNCSTOREUS' data-ref="llvm::X86ISD::NodeType::VMTRUNCSTOREUS">VMTRUNCSTOREUS</a>;</td></tr>
<tr><th id="1509">1509</th><td>    }</td></tr>
<tr><th id="1510">1510</th><td>  };</td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td>  <i>// X86 Truncating Store with Signed saturation.</i></td></tr>
<tr><th id="1513">1513</th><td>  <b>class</b> <dfn class="type def" id="llvm::TruncSStoreSDNode" title='llvm::TruncSStoreSDNode' data-ref="llvm::TruncSStoreSDNode">TruncSStoreSDNode</dfn> : <b>public</b> <a class="type" href="#llvm::X86StoreSDNode" title='llvm::X86StoreSDNode' data-ref="llvm::X86StoreSDNode">X86StoreSDNode</a> {</td></tr>
<tr><th id="1514">1514</th><td>  <b>public</b>:</td></tr>
<tr><th id="1515">1515</th><td>    <dfn class="decl def" id="_ZN4llvm17TruncSStoreSDNodeC1EjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::TruncSStoreSDNode::TruncSStoreSDNode' data-ref="_ZN4llvm17TruncSStoreSDNodeC1EjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">TruncSStoreSDNode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="598Order" title='Order' data-type='unsigned int' data-ref="598Order">Order</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="599dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="599dl">dl</dfn>,</td></tr>
<tr><th id="1516">1516</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col0 decl" id="600VTs" title='VTs' data-type='llvm::SDVTList' data-ref="600VTs">VTs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="601MemVT" title='MemVT' data-type='llvm::EVT' data-ref="601MemVT">MemVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="602MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="602MMO">MMO</dfn>)</td></tr>
<tr><th id="1517">1517</th><td>      : <a class="type" href="#llvm::X86StoreSDNode" title='llvm::X86StoreSDNode' data-ref="llvm::X86StoreSDNode">X86StoreSDNode</a><a class="ref" href="#_ZN4llvm14X86StoreSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::X86StoreSDNode::X86StoreSDNode' data-ref="_ZN4llvm14X86StoreSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">(</a><span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::VTRUNCSTORES" title='llvm::X86ISD::NodeType::VTRUNCSTORES' data-ref="llvm::X86ISD::NodeType::VTRUNCSTORES">VTRUNCSTORES</a>, <a class="local col8 ref" href="#598Order" title='Order' data-ref="598Order">Order</a>, <a class="local col9 ref" href="#599dl" title='dl' data-ref="599dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col0 ref" href="#600VTs" title='VTs' data-ref="600VTs">VTs</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#601MemVT" title='MemVT' data-ref="601MemVT">MemVT</a>, <a class="local col2 ref" href="#602MMO" title='MMO' data-ref="602MMO">MMO</a>) {}</td></tr>
<tr><th id="1518">1518</th><td></td></tr>
<tr><th id="1519">1519</th><td>    <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm17TruncSStoreSDNode7classofEPKNS_6SDNodeE" title='llvm::TruncSStoreSDNode::classof' data-ref="_ZN4llvm17TruncSStoreSDNode7classofEPKNS_6SDNodeE">classof</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="603N" title='N' data-type='const llvm::SDNode *' data-ref="603N">N</dfn>) {</td></tr>
<tr><th id="1520">1520</th><td>      <b>return</b> <a class="local col3 ref" href="#603N" title='N' data-ref="603N">N</a>-&gt;<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::VTRUNCSTORES" title='llvm::X86ISD::NodeType::VTRUNCSTORES' data-ref="llvm::X86ISD::NodeType::VTRUNCSTORES">VTRUNCSTORES</a>;</td></tr>
<tr><th id="1521">1521</th><td>    }</td></tr>
<tr><th id="1522">1522</th><td>  };</td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>  <i>// X86 Truncating Store with Unsigned saturation.</i></td></tr>
<tr><th id="1525">1525</th><td>  <b>class</b> <dfn class="type def" id="llvm::TruncUSStoreSDNode" title='llvm::TruncUSStoreSDNode' data-ref="llvm::TruncUSStoreSDNode">TruncUSStoreSDNode</dfn> : <b>public</b> <a class="type" href="#llvm::X86StoreSDNode" title='llvm::X86StoreSDNode' data-ref="llvm::X86StoreSDNode">X86StoreSDNode</a> {</td></tr>
<tr><th id="1526">1526</th><td>  <b>public</b>:</td></tr>
<tr><th id="1527">1527</th><td>    <dfn class="decl def" id="_ZN4llvm18TruncUSStoreSDNodeC1EjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::TruncUSStoreSDNode::TruncUSStoreSDNode' data-ref="_ZN4llvm18TruncUSStoreSDNodeC1EjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">TruncUSStoreSDNode</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="604Order" title='Order' data-type='unsigned int' data-ref="604Order">Order</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="605dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="605dl">dl</dfn>,</td></tr>
<tr><th id="1528">1528</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col6 decl" id="606VTs" title='VTs' data-type='llvm::SDVTList' data-ref="606VTs">VTs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="607MemVT" title='MemVT' data-type='llvm::EVT' data-ref="607MemVT">MemVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col8 decl" id="608MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="608MMO">MMO</dfn>)</td></tr>
<tr><th id="1529">1529</th><td>      : <a class="type" href="#llvm::X86StoreSDNode" title='llvm::X86StoreSDNode' data-ref="llvm::X86StoreSDNode">X86StoreSDNode</a><a class="ref" href="#_ZN4llvm14X86StoreSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::X86StoreSDNode::X86StoreSDNode' data-ref="_ZN4llvm14X86StoreSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">(</a><span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::VTRUNCSTOREUS" title='llvm::X86ISD::NodeType::VTRUNCSTOREUS' data-ref="llvm::X86ISD::NodeType::VTRUNCSTOREUS">VTRUNCSTOREUS</a>, <a class="local col4 ref" href="#604Order" title='Order' data-ref="604Order">Order</a>, <a class="local col5 ref" href="#605dl" title='dl' data-ref="605dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col6 ref" href="#606VTs" title='VTs' data-ref="606VTs">VTs</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#607MemVT" title='MemVT' data-ref="607MemVT">MemVT</a>, <a class="local col8 ref" href="#608MMO" title='MMO' data-ref="608MMO">MMO</a>) {}</td></tr>
<tr><th id="1530">1530</th><td></td></tr>
<tr><th id="1531">1531</th><td>    <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm18TruncUSStoreSDNode7classofEPKNS_6SDNodeE" title='llvm::TruncUSStoreSDNode::classof' data-ref="_ZN4llvm18TruncUSStoreSDNode7classofEPKNS_6SDNodeE">classof</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="609N" title='N' data-type='const llvm::SDNode *' data-ref="609N">N</dfn>) {</td></tr>
<tr><th id="1532">1532</th><td>      <b>return</b> <a class="local col9 ref" href="#609N" title='N' data-ref="609N">N</a>-&gt;<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::VTRUNCSTOREUS" title='llvm::X86ISD::NodeType::VTRUNCSTOREUS' data-ref="llvm::X86ISD::NodeType::VTRUNCSTOREUS">VTRUNCSTOREUS</a>;</td></tr>
<tr><th id="1533">1533</th><td>    }</td></tr>
<tr><th id="1534">1534</th><td>  };</td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td>  <i>// X86 Truncating Masked Store with Signed saturation.</i></td></tr>
<tr><th id="1537">1537</th><td>  <b>class</b> <dfn class="type def" id="llvm::MaskedTruncSStoreSDNode" title='llvm::MaskedTruncSStoreSDNode' data-ref="llvm::MaskedTruncSStoreSDNode">MaskedTruncSStoreSDNode</dfn> : <b>public</b> <a class="type" href="#llvm::X86MaskedStoreSDNode" title='llvm::X86MaskedStoreSDNode' data-ref="llvm::X86MaskedStoreSDNode">X86MaskedStoreSDNode</a> {</td></tr>
<tr><th id="1538">1538</th><td>  <b>public</b>:</td></tr>
<tr><th id="1539">1539</th><td>    <dfn class="decl def" id="_ZN4llvm23MaskedTruncSStoreSDNodeC1EjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::MaskedTruncSStoreSDNode::MaskedTruncSStoreSDNode' data-ref="_ZN4llvm23MaskedTruncSStoreSDNodeC1EjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">MaskedTruncSStoreSDNode</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="610Order" title='Order' data-type='unsigned int' data-ref="610Order">Order</dfn>,</td></tr>
<tr><th id="1540">1540</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="611dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="611dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col2 decl" id="612VTs" title='VTs' data-type='llvm::SDVTList' data-ref="612VTs">VTs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="613MemVT" title='MemVT' data-type='llvm::EVT' data-ref="613MemVT">MemVT</dfn>,</td></tr>
<tr><th id="1541">1541</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="614MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="614MMO">MMO</dfn>)</td></tr>
<tr><th id="1542">1542</th><td>      : <a class="type" href="#llvm::X86MaskedStoreSDNode" title='llvm::X86MaskedStoreSDNode' data-ref="llvm::X86MaskedStoreSDNode">X86MaskedStoreSDNode</a><a class="ref" href="#_ZN4llvm20X86MaskedStoreSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::X86MaskedStoreSDNode::X86MaskedStoreSDNode' data-ref="_ZN4llvm20X86MaskedStoreSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">(</a><span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::VMTRUNCSTORES" title='llvm::X86ISD::NodeType::VMTRUNCSTORES' data-ref="llvm::X86ISD::NodeType::VMTRUNCSTORES">VMTRUNCSTORES</a>, <a class="local col0 ref" href="#610Order" title='Order' data-ref="610Order">Order</a>, <a class="local col1 ref" href="#611dl" title='dl' data-ref="611dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col2 ref" href="#612VTs" title='VTs' data-ref="612VTs">VTs</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#613MemVT" title='MemVT' data-ref="613MemVT">MemVT</a>, <a class="local col4 ref" href="#614MMO" title='MMO' data-ref="614MMO">MMO</a>) {}</td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td>    <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm23MaskedTruncSStoreSDNode7classofEPKNS_6SDNodeE" title='llvm::MaskedTruncSStoreSDNode::classof' data-ref="_ZN4llvm23MaskedTruncSStoreSDNode7classofEPKNS_6SDNodeE">classof</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="615N" title='N' data-type='const llvm::SDNode *' data-ref="615N">N</dfn>) {</td></tr>
<tr><th id="1545">1545</th><td>      <b>return</b> <a class="local col5 ref" href="#615N" title='N' data-ref="615N">N</a>-&gt;<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::VMTRUNCSTORES" title='llvm::X86ISD::NodeType::VMTRUNCSTORES' data-ref="llvm::X86ISD::NodeType::VMTRUNCSTORES">VMTRUNCSTORES</a>;</td></tr>
<tr><th id="1546">1546</th><td>    }</td></tr>
<tr><th id="1547">1547</th><td>  };</td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td>  <i>// X86 Truncating Masked Store with Unsigned saturation.</i></td></tr>
<tr><th id="1550">1550</th><td>  <b>class</b> <dfn class="type def" id="llvm::MaskedTruncUSStoreSDNode" title='llvm::MaskedTruncUSStoreSDNode' data-ref="llvm::MaskedTruncUSStoreSDNode">MaskedTruncUSStoreSDNode</dfn> : <b>public</b> <a class="type" href="#llvm::X86MaskedStoreSDNode" title='llvm::X86MaskedStoreSDNode' data-ref="llvm::X86MaskedStoreSDNode">X86MaskedStoreSDNode</a> {</td></tr>
<tr><th id="1551">1551</th><td>  <b>public</b>:</td></tr>
<tr><th id="1552">1552</th><td>    <dfn class="decl def" id="_ZN4llvm24MaskedTruncUSStoreSDNodeC1EjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::MaskedTruncUSStoreSDNode::MaskedTruncUSStoreSDNode' data-ref="_ZN4llvm24MaskedTruncUSStoreSDNodeC1EjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">MaskedTruncUSStoreSDNode</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="616Order" title='Order' data-type='unsigned int' data-ref="616Order">Order</dfn>,</td></tr>
<tr><th id="1553">1553</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="617dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="617dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col8 decl" id="618VTs" title='VTs' data-type='llvm::SDVTList' data-ref="618VTs">VTs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="619MemVT" title='MemVT' data-type='llvm::EVT' data-ref="619MemVT">MemVT</dfn>,</td></tr>
<tr><th id="1554">1554</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="620MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="620MMO">MMO</dfn>)</td></tr>
<tr><th id="1555">1555</th><td>      : <a class="type" href="#llvm::X86MaskedStoreSDNode" title='llvm::X86MaskedStoreSDNode' data-ref="llvm::X86MaskedStoreSDNode">X86MaskedStoreSDNode</a><a class="ref" href="#_ZN4llvm20X86MaskedStoreSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::X86MaskedStoreSDNode::X86MaskedStoreSDNode' data-ref="_ZN4llvm20X86MaskedStoreSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">(</a><span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::VMTRUNCSTOREUS" title='llvm::X86ISD::NodeType::VMTRUNCSTOREUS' data-ref="llvm::X86ISD::NodeType::VMTRUNCSTOREUS">VMTRUNCSTOREUS</a>, <a class="local col6 ref" href="#616Order" title='Order' data-ref="616Order">Order</a>, <a class="local col7 ref" href="#617dl" title='dl' data-ref="617dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col8 ref" href="#618VTs" title='VTs' data-ref="618VTs">VTs</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col9 ref" href="#619MemVT" title='MemVT' data-ref="619MemVT">MemVT</a>, <a class="local col0 ref" href="#620MMO" title='MMO' data-ref="620MMO">MMO</a>) {}</td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td>    <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm24MaskedTruncUSStoreSDNode7classofEPKNS_6SDNodeE" title='llvm::MaskedTruncUSStoreSDNode::classof' data-ref="_ZN4llvm24MaskedTruncUSStoreSDNode7classofEPKNS_6SDNodeE">classof</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="621N" title='N' data-type='const llvm::SDNode *' data-ref="621N">N</dfn>) {</td></tr>
<tr><th id="1558">1558</th><td>      <b>return</b> <a class="local col1 ref" href="#621N" title='N' data-ref="621N">N</a>-&gt;<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::VMTRUNCSTOREUS" title='llvm::X86ISD::NodeType::VMTRUNCSTOREUS' data-ref="llvm::X86ISD::NodeType::VMTRUNCSTOREUS">VMTRUNCSTOREUS</a>;</td></tr>
<tr><th id="1559">1559</th><td>    }</td></tr>
<tr><th id="1560">1560</th><td>  };</td></tr>
<tr><th id="1561">1561</th><td></td></tr>
<tr><th id="1562">1562</th><td>  <i>// X86 specific Gather/Scatter nodes.</i></td></tr>
<tr><th id="1563">1563</th><td><i>  // The class has the same order of operands as MaskedGatherScatterSDNode for</i></td></tr>
<tr><th id="1564">1564</th><td><i>  // convenience.</i></td></tr>
<tr><th id="1565">1565</th><td>  <b>class</b> <dfn class="type def" id="llvm::X86MaskedGatherScatterSDNode" title='llvm::X86MaskedGatherScatterSDNode' data-ref="llvm::X86MaskedGatherScatterSDNode">X86MaskedGatherScatterSDNode</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a> {</td></tr>
<tr><th id="1566">1566</th><td>  <b>public</b>:</td></tr>
<tr><th id="1567">1567</th><td>    <dfn class="decl def" id="_ZN4llvm28X86MaskedGatherScatterSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::X86MaskedGatherScatterSDNode::X86MaskedGatherScatterSDNode' data-ref="_ZN4llvm28X86MaskedGatherScatterSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">X86MaskedGatherScatterSDNode</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="622Opc" title='Opc' data-type='unsigned int' data-ref="622Opc">Opc</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="623Order" title='Order' data-type='unsigned int' data-ref="623Order">Order</dfn>,</td></tr>
<tr><th id="1568">1568</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="624dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="624dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col5 decl" id="625VTs" title='VTs' data-type='llvm::SDVTList' data-ref="625VTs">VTs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="626MemVT" title='MemVT' data-type='llvm::EVT' data-ref="626MemVT">MemVT</dfn>,</td></tr>
<tr><th id="1569">1569</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="627MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="627MMO">MMO</dfn>)</td></tr>
<tr><th id="1570">1570</th><td>        : <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode">MemSDNode</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm9MemSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::MemSDNode::MemSDNode' data-ref="_ZN4llvm9MemSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">(</a><a class="local col2 ref" href="#622Opc" title='Opc' data-ref="622Opc">Opc</a>, <a class="local col3 ref" href="#623Order" title='Order' data-ref="623Order">Order</a>, <a class="local col4 ref" href="#624dl" title='dl' data-ref="624dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col5 ref" href="#625VTs" title='VTs' data-ref="625VTs">VTs</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#626MemVT" title='MemVT' data-ref="626MemVT">MemVT</a>, <a class="local col7 ref" href="#627MMO" title='MMO' data-ref="627MMO">MMO</a>) {}</td></tr>
<tr><th id="1571">1571</th><td></td></tr>
<tr><th id="1572">1572</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="decl def" id="_ZNK4llvm28X86MaskedGatherScatterSDNode10getBasePtrEv" title='llvm::X86MaskedGatherScatterSDNode::getBasePtr' data-ref="_ZNK4llvm28X86MaskedGatherScatterSDNode10getBasePtrEv">getBasePtr</dfn>() <em>const</em> { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>); }</td></tr>
<tr><th id="1573">1573</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="decl def" id="_ZNK4llvm28X86MaskedGatherScatterSDNode8getIndexEv" title='llvm::X86MaskedGatherScatterSDNode::getIndex' data-ref="_ZNK4llvm28X86MaskedGatherScatterSDNode8getIndexEv">getIndex</dfn>()   <em>const</em> { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>4</var>); }</td></tr>
<tr><th id="1574">1574</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="decl def" id="_ZNK4llvm28X86MaskedGatherScatterSDNode7getMaskEv" title='llvm::X86MaskedGatherScatterSDNode::getMask' data-ref="_ZNK4llvm28X86MaskedGatherScatterSDNode7getMaskEv">getMask</dfn>()    <em>const</em> { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>); }</td></tr>
<tr><th id="1575">1575</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="decl def" id="_ZNK4llvm28X86MaskedGatherScatterSDNode8getScaleEv" title='llvm::X86MaskedGatherScatterSDNode::getScale' data-ref="_ZNK4llvm28X86MaskedGatherScatterSDNode8getScaleEv">getScale</dfn>()   <em>const</em> { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>5</var>); }</td></tr>
<tr><th id="1576">1576</th><td></td></tr>
<tr><th id="1577">1577</th><td>    <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm28X86MaskedGatherScatterSDNode7classofEPKNS_6SDNodeE" title='llvm::X86MaskedGatherScatterSDNode::classof' data-ref="_ZN4llvm28X86MaskedGatherScatterSDNode7classofEPKNS_6SDNodeE">classof</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="628N" title='N' data-type='const llvm::SDNode *' data-ref="628N">N</dfn>) {</td></tr>
<tr><th id="1578">1578</th><td>      <b>return</b> <a class="local col8 ref" href="#628N" title='N' data-ref="628N">N</a>-&gt;<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::MGATHER" title='llvm::X86ISD::NodeType::MGATHER' data-ref="llvm::X86ISD::NodeType::MGATHER">MGATHER</a> ||</td></tr>
<tr><th id="1579">1579</th><td>             <a class="local col8 ref" href="#628N" title='N' data-ref="628N">N</a>-&gt;<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::MSCATTER" title='llvm::X86ISD::NodeType::MSCATTER' data-ref="llvm::X86ISD::NodeType::MSCATTER">MSCATTER</a>;</td></tr>
<tr><th id="1580">1580</th><td>    }</td></tr>
<tr><th id="1581">1581</th><td>  };</td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td>  <b>class</b> <dfn class="type def" id="llvm::X86MaskedGatherSDNode" title='llvm::X86MaskedGatherSDNode' data-ref="llvm::X86MaskedGatherSDNode">X86MaskedGatherSDNode</dfn> : <b>public</b> <a class="type" href="#llvm::X86MaskedGatherScatterSDNode" title='llvm::X86MaskedGatherScatterSDNode' data-ref="llvm::X86MaskedGatherScatterSDNode">X86MaskedGatherScatterSDNode</a> {</td></tr>
<tr><th id="1584">1584</th><td>  <b>public</b>:</td></tr>
<tr><th id="1585">1585</th><td>    <dfn class="decl def" id="_ZN4llvm21X86MaskedGatherSDNodeC1EjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::X86MaskedGatherSDNode::X86MaskedGatherSDNode' data-ref="_ZN4llvm21X86MaskedGatherSDNodeC1EjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">X86MaskedGatherSDNode</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="629Order" title='Order' data-type='unsigned int' data-ref="629Order">Order</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="630dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="630dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col1 decl" id="631VTs" title='VTs' data-type='llvm::SDVTList' data-ref="631VTs">VTs</dfn>,</td></tr>
<tr><th id="1586">1586</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="632MemVT" title='MemVT' data-type='llvm::EVT' data-ref="632MemVT">MemVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="633MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="633MMO">MMO</dfn>)</td></tr>
<tr><th id="1587">1587</th><td>        : <a class="type" href="#llvm::X86MaskedGatherScatterSDNode" title='llvm::X86MaskedGatherScatterSDNode' data-ref="llvm::X86MaskedGatherScatterSDNode">X86MaskedGatherScatterSDNode</a><a class="ref" href="#_ZN4llvm28X86MaskedGatherScatterSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::X86MaskedGatherScatterSDNode::X86MaskedGatherScatterSDNode' data-ref="_ZN4llvm28X86MaskedGatherScatterSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">(</a><span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::MGATHER" title='llvm::X86ISD::NodeType::MGATHER' data-ref="llvm::X86ISD::NodeType::MGATHER">MGATHER</a>, <a class="local col9 ref" href="#629Order" title='Order' data-ref="629Order">Order</a>, <a class="local col0 ref" href="#630dl" title='dl' data-ref="630dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col1 ref" href="#631VTs" title='VTs' data-ref="631VTs">VTs</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#632MemVT" title='MemVT' data-ref="632MemVT">MemVT</a>,</td></tr>
<tr><th id="1588">1588</th><td>                                       <a class="local col3 ref" href="#633MMO" title='MMO' data-ref="633MMO">MMO</a>) {}</td></tr>
<tr><th id="1589">1589</th><td></td></tr>
<tr><th id="1590">1590</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="decl def" id="_ZNK4llvm21X86MaskedGatherSDNode11getPassThruEv" title='llvm::X86MaskedGatherSDNode::getPassThru' data-ref="_ZNK4llvm21X86MaskedGatherSDNode11getPassThruEv">getPassThru</dfn>() <em>const</em> { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>); }</td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td>    <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm21X86MaskedGatherSDNode7classofEPKNS_6SDNodeE" title='llvm::X86MaskedGatherSDNode::classof' data-ref="_ZN4llvm21X86MaskedGatherSDNode7classofEPKNS_6SDNodeE">classof</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="634N" title='N' data-type='const llvm::SDNode *' data-ref="634N">N</dfn>) {</td></tr>
<tr><th id="1593">1593</th><td>      <b>return</b> <a class="local col4 ref" href="#634N" title='N' data-ref="634N">N</a>-&gt;<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::MGATHER" title='llvm::X86ISD::NodeType::MGATHER' data-ref="llvm::X86ISD::NodeType::MGATHER">MGATHER</a>;</td></tr>
<tr><th id="1594">1594</th><td>    }</td></tr>
<tr><th id="1595">1595</th><td>  };</td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td>  <b>class</b> <dfn class="type def" id="llvm::X86MaskedScatterSDNode" title='llvm::X86MaskedScatterSDNode' data-ref="llvm::X86MaskedScatterSDNode">X86MaskedScatterSDNode</dfn> : <b>public</b> <a class="type" href="#llvm::X86MaskedGatherScatterSDNode" title='llvm::X86MaskedGatherScatterSDNode' data-ref="llvm::X86MaskedGatherScatterSDNode">X86MaskedGatherScatterSDNode</a> {</td></tr>
<tr><th id="1598">1598</th><td>  <b>public</b>:</td></tr>
<tr><th id="1599">1599</th><td>    <dfn class="decl def" id="_ZN4llvm22X86MaskedScatterSDNodeC1EjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::X86MaskedScatterSDNode::X86MaskedScatterSDNode' data-ref="_ZN4llvm22X86MaskedScatterSDNodeC1EjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">X86MaskedScatterSDNode</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="635Order" title='Order' data-type='unsigned int' data-ref="635Order">Order</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="636dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="636dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDVTList" title='llvm::SDVTList' data-ref="llvm::SDVTList">SDVTList</a> <dfn class="local col7 decl" id="637VTs" title='VTs' data-type='llvm::SDVTList' data-ref="637VTs">VTs</dfn>,</td></tr>
<tr><th id="1600">1600</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="638MemVT" title='MemVT' data-type='llvm::EVT' data-ref="638MemVT">MemVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col9 decl" id="639MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="639MMO">MMO</dfn>)</td></tr>
<tr><th id="1601">1601</th><td>        : <a class="type" href="#llvm::X86MaskedGatherScatterSDNode" title='llvm::X86MaskedGatherScatterSDNode' data-ref="llvm::X86MaskedGatherScatterSDNode">X86MaskedGatherScatterSDNode</a><a class="ref" href="#_ZN4llvm28X86MaskedGatherScatterSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE" title='llvm::X86MaskedGatherScatterSDNode::X86MaskedGatherScatterSDNode' data-ref="_ZN4llvm28X86MaskedGatherScatterSDNodeC1EjjRKNS_8DebugLocENS_8SDVTListENS_3EVTEPNS_17MachineMemOperandE">(</a><span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::MSCATTER" title='llvm::X86ISD::NodeType::MSCATTER' data-ref="llvm::X86ISD::NodeType::MSCATTER">MSCATTER</a>, <a class="local col5 ref" href="#635Order" title='Order' data-ref="635Order">Order</a>, <a class="local col6 ref" href="#636dl" title='dl' data-ref="636dl">dl</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#77" title='llvm::SDVTList::SDVTList' data-ref="_ZN4llvm8SDVTListC1ERKS0_"></a><a class="local col7 ref" href="#637VTs" title='VTs' data-ref="637VTs">VTs</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#638MemVT" title='MemVT' data-ref="638MemVT">MemVT</a>,</td></tr>
<tr><th id="1602">1602</th><td>                                       <a class="local col9 ref" href="#639MMO" title='MMO' data-ref="639MMO">MMO</a>) {}</td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="decl def" id="_ZNK4llvm22X86MaskedScatterSDNode8getValueEv" title='llvm::X86MaskedScatterSDNode::getValue' data-ref="_ZNK4llvm22X86MaskedScatterSDNode8getValueEv">getValue</dfn>() <em>const</em> { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>); }</td></tr>
<tr><th id="1605">1605</th><td></td></tr>
<tr><th id="1606">1606</th><td>    <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm22X86MaskedScatterSDNode7classofEPKNS_6SDNodeE" title='llvm::X86MaskedScatterSDNode::classof' data-ref="_ZN4llvm22X86MaskedScatterSDNode7classofEPKNS_6SDNodeE">classof</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="640N" title='N' data-type='const llvm::SDNode *' data-ref="640N">N</dfn>) {</td></tr>
<tr><th id="1607">1607</th><td>      <b>return</b> <a class="local col0 ref" href="#640N" title='N' data-ref="640N">N</a>-&gt;<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86ISD::</span><a class="enum" href="#llvm::X86ISD::NodeType::MSCATTER" title='llvm::X86ISD::NodeType::MSCATTER' data-ref="llvm::X86ISD::NodeType::MSCATTER">MSCATTER</a>;</td></tr>
<tr><th id="1608">1608</th><td>    }</td></tr>
<tr><th id="1609">1609</th><td>  };</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td>  <i class="doc">/// Generate unpacklo/unpackhi shuffle mask.</i></td></tr>
<tr><th id="1612">1612</th><td>  <b>template</b> &lt;<b>typename</b> T = <em>int</em>&gt;</td></tr>
<tr><th id="1613">1613</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm23createUnpackShuffleMaskENS_3MVTERNS_15SmallVectorImplIT_EEbb" title='llvm::createUnpackShuffleMask' data-ref="_ZN4llvm23createUnpackShuffleMaskENS_3MVTERNS_15SmallVectorImplIT_EEbb">createUnpackShuffleMask</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="641VT" title='VT' data-type='llvm::MVT' data-ref="641VT">VT</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;T&gt; &amp;<dfn class="local col2 decl" id="642Mask" title='Mask' data-type='SmallVectorImpl&lt;T&gt; &amp;' data-ref="642Mask">Mask</dfn>, <em>bool</em> <dfn class="local col3 decl" id="643Lo" title='Lo' data-type='bool' data-ref="643Lo">Lo</dfn>,</td></tr>
<tr><th id="1614">1614</th><td>                               <em>bool</em> <dfn class="local col4 decl" id="644Unary" title='Unary' data-type='bool' data-ref="644Unary">Unary</dfn>) {</td></tr>
<tr><th id="1615">1615</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Mask.empty() &amp;&amp; &quot;Expected an empty shuffle mask vector&quot;) ? void (0) : __assert_fail (&quot;Mask.empty() &amp;&amp; \&quot;Expected an empty shuffle mask vector\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86ISelLowering.h&quot;, 1615, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#642Mask" title='Mask' data-ref="642Mask">Mask</a>.empty() &amp;&amp; <q>"Expected an empty shuffle mask vector"</q>);</td></tr>
<tr><th id="1616">1616</th><td>    <em>int</em> <dfn class="local col5 decl" id="645NumElts" title='NumElts' data-type='int' data-ref="645NumElts">NumElts</dfn> = <a class="local col1 ref" href="#641VT" title='VT' data-ref="641VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT20getVectorNumElementsEv" title='llvm::MVT::getVectorNumElements' data-ref="_ZNK4llvm3MVT20getVectorNumElementsEv">getVectorNumElements</a>();</td></tr>
<tr><th id="1617">1617</th><td>    <em>int</em> <dfn class="local col6 decl" id="646NumEltsInLane" title='NumEltsInLane' data-type='int' data-ref="646NumEltsInLane">NumEltsInLane</dfn> = <var>128</var> / <a class="local col1 ref" href="#641VT" title='VT' data-ref="641VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT19getScalarSizeInBitsEv" title='llvm::MVT::getScalarSizeInBits' data-ref="_ZNK4llvm3MVT19getScalarSizeInBitsEv">getScalarSizeInBits</a>();</td></tr>
<tr><th id="1618">1618</th><td>    <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="647i" title='i' data-type='int' data-ref="647i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#647i" title='i' data-ref="647i">i</a> &lt; <a class="local col5 ref" href="#645NumElts" title='NumElts' data-ref="645NumElts">NumElts</a>; ++<a class="local col7 ref" href="#647i" title='i' data-ref="647i">i</a>) {</td></tr>
<tr><th id="1619">1619</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="648LaneStart" title='LaneStart' data-type='unsigned int' data-ref="648LaneStart">LaneStart</dfn> = (<a class="local col7 ref" href="#647i" title='i' data-ref="647i">i</a> / <a class="local col6 ref" href="#646NumEltsInLane" title='NumEltsInLane' data-ref="646NumEltsInLane">NumEltsInLane</a>) * <a class="local col6 ref" href="#646NumEltsInLane" title='NumEltsInLane' data-ref="646NumEltsInLane">NumEltsInLane</a>;</td></tr>
<tr><th id="1620">1620</th><td>      <em>int</em> <dfn class="local col9 decl" id="649Pos" title='Pos' data-type='int' data-ref="649Pos">Pos</dfn> = (<a class="local col7 ref" href="#647i" title='i' data-ref="647i">i</a> % <a class="local col6 ref" href="#646NumEltsInLane" title='NumEltsInLane' data-ref="646NumEltsInLane">NumEltsInLane</a>) / <var>2</var> + <a class="local col8 ref" href="#648LaneStart" title='LaneStart' data-ref="648LaneStart">LaneStart</a>;</td></tr>
<tr><th id="1621">1621</th><td>      <a class="local col9 ref" href="#649Pos" title='Pos' data-ref="649Pos">Pos</a> += (<a class="local col4 ref" href="#644Unary" title='Unary' data-ref="644Unary">Unary</a> ? <var>0</var> : <a class="local col5 ref" href="#645NumElts" title='NumElts' data-ref="645NumElts">NumElts</a> * (<a class="local col7 ref" href="#647i" title='i' data-ref="647i">i</a> % <var>2</var>));</td></tr>
<tr><th id="1622">1622</th><td>      <a class="local col9 ref" href="#649Pos" title='Pos' data-ref="649Pos">Pos</a> += (<a class="local col3 ref" href="#643Lo" title='Lo' data-ref="643Lo">Lo</a> ? <var>0</var> : <a class="local col6 ref" href="#646NumEltsInLane" title='NumEltsInLane' data-ref="646NumEltsInLane">NumEltsInLane</a> / <var>2</var>);</td></tr>
<tr><th id="1623">1623</th><td>      <a class="local col2 ref" href="#642Mask" title='Mask' data-ref="642Mask">Mask</a>.push_back(<a class="local col9 ref" href="#649Pos" title='Pos' data-ref="649Pos">Pos</a>);</td></tr>
<tr><th id="1624">1624</th><td>    }</td></tr>
<tr><th id="1625">1625</th><td>  }</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td>  <i class="doc">/// Helper function to scale a shuffle or target shuffle mask, replacing each</i></td></tr>
<tr><th id="1628">1628</th><td><i class="doc">  /// mask index with the scaled sequential indices for an equivalent narrowed</i></td></tr>
<tr><th id="1629">1629</th><td><i class="doc">  /// mask. This is the reverse process to canWidenShuffleElements, but can</i></td></tr>
<tr><th id="1630">1630</th><td><i class="doc">  /// always succeed.</i></td></tr>
<tr><th id="1631">1631</th><td>  <b>template</b> &lt;<b>typename</b> T&gt;</td></tr>
<tr><th id="1632">1632</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm16scaleShuffleMaskEiNS_8ArrayRefIT_EERNS_15SmallVectorImplIS1_EE" title='llvm::scaleShuffleMask' data-ref="_ZN4llvm16scaleShuffleMaskEiNS_8ArrayRefIT_EERNS_15SmallVectorImplIS1_EE">scaleShuffleMask</dfn>(<em>int</em> <dfn class="local col0 decl" id="650Scale" title='Scale' data-type='int' data-ref="650Scale">Scale</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;T&gt; <dfn class="local col1 decl" id="651Mask" title='Mask' data-type='ArrayRef&lt;T&gt;' data-ref="651Mask">Mask</dfn>,</td></tr>
<tr><th id="1633">1633</th><td>                        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;T&gt; &amp;<dfn class="local col2 decl" id="652ScaledMask" title='ScaledMask' data-type='SmallVectorImpl&lt;T&gt; &amp;' data-ref="652ScaledMask">ScaledMask</dfn>) {</td></tr>
<tr><th id="1634">1634</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (0 &lt; Scale &amp;&amp; &quot;Unexpected scaling factor&quot;) ? void (0) : __assert_fail (&quot;0 &lt; Scale &amp;&amp; \&quot;Unexpected scaling factor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86ISelLowering.h&quot;, 1634, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<var>0</var> &lt; <a class="local col0 ref" href="#650Scale" title='Scale' data-ref="650Scale">Scale</a> &amp;&amp; <q>"Unexpected scaling factor"</q>);</td></tr>
<tr><th id="1635">1635</th><td>    <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col3 decl" id="653NumElts" title='NumElts' data-type='size_t' data-ref="653NumElts">NumElts</dfn> = <a class="local col1 ref" href="#651Mask" title='Mask' data-ref="651Mask">Mask</a>.size();</td></tr>
<tr><th id="1636">1636</th><td>    <a class="local col2 ref" href="#652ScaledMask" title='ScaledMask' data-ref="652ScaledMask">ScaledMask</a>.assign(<a class="local col3 ref" href="#653NumElts" title='NumElts' data-ref="653NumElts">NumElts</a> * <a class="local col0 ref" href="#650Scale" title='Scale' data-ref="650Scale">Scale</a>, -<var>1</var>);</td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td>    <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="654i" title='i' data-type='int' data-ref="654i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#654i" title='i' data-ref="654i">i</a> != (<em>int</em>)<a class="local col3 ref" href="#653NumElts" title='NumElts' data-ref="653NumElts">NumElts</a>; ++<a class="local col4 ref" href="#654i" title='i' data-ref="654i">i</a>) {</td></tr>
<tr><th id="1639">1639</th><td>      <em>int</em> <dfn class="local col5 decl" id="655M" title='M' data-type='int' data-ref="655M">M</dfn> = <a class="local col1 ref" href="#651Mask" title='Mask' data-ref="651Mask">Mask</a>[<a class="local col4 ref" href="#654i" title='i' data-ref="654i">i</a>];</td></tr>
<tr><th id="1640">1640</th><td></td></tr>
<tr><th id="1641">1641</th><td>      <i>// Repeat sentinel values in every mask element.</i></td></tr>
<tr><th id="1642">1642</th><td>      <b>if</b> (<a class="local col5 ref" href="#655M" title='M' data-ref="655M">M</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="1643">1643</th><td>        <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="656s" title='s' data-type='int' data-ref="656s">s</dfn> = <var>0</var>; <a class="local col6 ref" href="#656s" title='s' data-ref="656s">s</a> != <a class="local col0 ref" href="#650Scale" title='Scale' data-ref="650Scale">Scale</a>; ++<a class="local col6 ref" href="#656s" title='s' data-ref="656s">s</a>)</td></tr>
<tr><th id="1644">1644</th><td>          <a class="local col2 ref" href="#652ScaledMask" title='ScaledMask' data-ref="652ScaledMask">ScaledMask</a>[(<a class="local col0 ref" href="#650Scale" title='Scale' data-ref="650Scale">Scale</a> * <a class="local col4 ref" href="#654i" title='i' data-ref="654i">i</a>) + <a class="local col6 ref" href="#656s" title='s' data-ref="656s">s</a>] = <a class="local col5 ref" href="#655M" title='M' data-ref="655M">M</a>;</td></tr>
<tr><th id="1645">1645</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1646">1646</th><td>      }</td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td>      <i>// Scale mask element and increment across each mask element.</i></td></tr>
<tr><th id="1649">1649</th><td>      <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="657s" title='s' data-type='int' data-ref="657s">s</dfn> = <var>0</var>; <a class="local col7 ref" href="#657s" title='s' data-ref="657s">s</a> != <a class="local col0 ref" href="#650Scale" title='Scale' data-ref="650Scale">Scale</a>; ++<a class="local col7 ref" href="#657s" title='s' data-ref="657s">s</a>)</td></tr>
<tr><th id="1650">1650</th><td>        <a class="local col2 ref" href="#652ScaledMask" title='ScaledMask' data-ref="652ScaledMask">ScaledMask</a>[(<a class="local col0 ref" href="#650Scale" title='Scale' data-ref="650Scale">Scale</a> * <a class="local col4 ref" href="#654i" title='i' data-ref="654i">i</a>) + <a class="local col7 ref" href="#657s" title='s' data-ref="657s">s</a>] = (<a class="local col0 ref" href="#650Scale" title='Scale' data-ref="650Scale">Scale</a> * <a class="local col5 ref" href="#655M" title='M' data-ref="655M">M</a>) + <a class="local col7 ref" href="#657s" title='s' data-ref="657s">s</a>;</td></tr>
<tr><th id="1651">1651</th><td>    }</td></tr>
<tr><th id="1652">1652</th><td>  }</td></tr>
<tr><th id="1653">1653</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1654">1654</th><td></td></tr>
<tr><th id="1655">1655</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_LIB_TARGET_X86_X86ISELLOWERING_H</u></td></tr>
<tr><th id="1656">1656</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='X86AsmPrinter.cpp.html'>llvm/llvm/lib/Target/X86/X86AsmPrinter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
