<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="registros_Control.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="demux2_1.vhi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="registro_16bits.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="registro_8bits_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registros_Clk.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="registros_Clk.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="registros_Clk.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="registros_Clk.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="registros_Clk_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="registros_Control.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="registros_Control.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="registros_Control.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="registros_Control.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="registros_Control.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="registros_Control.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="registros_Control.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="registros_Control.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="registros_Control.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="registros_Control.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registros_Control.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="registros_Control.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="registros_Control.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="registros_Control.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="registros_Control.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="registros_Control.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="registros_Control.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="registros_Control.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="registros_Control.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="registros_Control.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="registros_Control_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="registros_Control_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="registros_Control_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="registros_Control_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="registros_Control_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="registros_Control_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registros_Control_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registros_Control_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="registros_Control_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="registros_Control_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registros_Control_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="registros_Control_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="registros_Control_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registros_Control_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="registros_Control_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="registros_Control_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="registros_Control_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registros_Control_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registros_Control_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="registros_control.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="registros_control.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="registros_control.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regsitros_Control_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regsitros_Control_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="regsitros_Control_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1490071644" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1490071644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490133612" xil_pn:in_ck="-1065848186846554967" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1490133612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../demux2_1/demux2_1.vhd"/>
      <outfile xil_pn:name="../registro_16bits/registro_16bits.vhd"/>
      <outfile xil_pn:name="../registro_8bits/registro_8bits.vhd"/>
      <outfile xil_pn:name="../registros_Clk/registros_Clk.vhd"/>
      <outfile xil_pn:name="registros_Control.vhd"/>
      <outfile xil_pn:name="registros_Control_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1490071644" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4521014311920222967" xil_pn:start_ts="1490071644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490071644" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7711086423577290567" xil_pn:start_ts="1490071644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490071644" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7095096048234219059" xil_pn:start_ts="1490071644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490133612" xil_pn:in_ck="-1065848186846554967" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1490133612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../demux2_1/demux2_1.vhd"/>
      <outfile xil_pn:name="../registro_16bits/registro_16bits.vhd"/>
      <outfile xil_pn:name="../registro_8bits/registro_8bits.vhd"/>
      <outfile xil_pn:name="../registros_Clk/registros_Clk.vhd"/>
      <outfile xil_pn:name="registros_Control.vhd"/>
      <outfile xil_pn:name="registros_Control_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1490133616" xil_pn:in_ck="-1065848186846554967" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7543923872308684048" xil_pn:start_ts="1490133612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="registros_Control_test_beh.prj"/>
      <outfile xil_pn:name="registros_Control_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1490133616" xil_pn:in_ck="3337636058542731601" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5980865844379888419" xil_pn:start_ts="1490133616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="registros_Control_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1488748414" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1488748414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488748414" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2332533704568834169" xil_pn:start_ts="1488748414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488748414" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7095096048234219059" xil_pn:start_ts="1488748414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488748414" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1488748414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488748414" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2433655100572228229" xil_pn:start_ts="1488748414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488748414" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1488748414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488748414" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7628966575656197015" xil_pn:start_ts="1488748414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490132680" xil_pn:in_ck="-1478320655061112424" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6348640132089966262" xil_pn:start_ts="1490132672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="registros_Control.lso"/>
      <outfile xil_pn:name="registros_Control.ngc"/>
      <outfile xil_pn:name="registros_Control.ngr"/>
      <outfile xil_pn:name="registros_Control.prj"/>
      <outfile xil_pn:name="registros_Control.stx"/>
      <outfile xil_pn:name="registros_Control.syr"/>
      <outfile xil_pn:name="registros_Control.xst"/>
      <outfile xil_pn:name="registros_Control_test_beh.prj"/>
      <outfile xil_pn:name="registros_Control_vhdl.prj"/>
      <outfile xil_pn:name="registros_Control_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1488745958" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5062029037490008294" xil_pn:start_ts="1488745958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490069446" xil_pn:in_ck="-5042847832759011992" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1015799243865301894" xil_pn:start_ts="1490069440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="registros_Control.bld"/>
      <outfile xil_pn:name="registros_Control.ngd"/>
      <outfile xil_pn:name="registros_Control_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1490069450" xil_pn:in_ck="-5042847832759011991" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1490069446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="registros_Control.pcf"/>
      <outfile xil_pn:name="registros_Control_map.map"/>
      <outfile xil_pn:name="registros_Control_map.mrp"/>
      <outfile xil_pn:name="registros_Control_map.ncd"/>
      <outfile xil_pn:name="registros_Control_map.ngm"/>
      <outfile xil_pn:name="registros_Control_map.xrpt"/>
      <outfile xil_pn:name="registros_Control_summary.xml"/>
      <outfile xil_pn:name="registros_Control_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1490069468" xil_pn:in_ck="-3162718750541590270" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1490069450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="registros_Control.ncd"/>
      <outfile xil_pn:name="registros_Control.pad"/>
      <outfile xil_pn:name="registros_Control.par"/>
      <outfile xil_pn:name="registros_Control.ptwx"/>
      <outfile xil_pn:name="registros_Control.unroutes"/>
      <outfile xil_pn:name="registros_Control.xpi"/>
      <outfile xil_pn:name="registros_Control_pad.csv"/>
      <outfile xil_pn:name="registros_Control_pad.txt"/>
      <outfile xil_pn:name="registros_Control_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1490069480" xil_pn:in_ck="-5042847832759012123" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1490069468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="registros_Control.ut"/>
      <outfile xil_pn:name="registros_control.bgn"/>
      <outfile xil_pn:name="registros_control.bit"/>
      <outfile xil_pn:name="registros_control.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1490069468" xil_pn:in_ck="-5042847832759012123" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1490069463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="registros_Control.twr"/>
      <outfile xil_pn:name="registros_Control.twx"/>
    </transform>
  </transforms>

</generated_project>
