#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 15:55:24 2020
# Process ID: 1952
# Current directory: D:/FPGA/Camera_Demo2/Camera_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9924 D:\FPGA\Camera_Demo2\Camera_Demo\Camera_Demo.xpr
# Log file: D:/FPGA/Camera_Demo2/Camera_Demo/vivado.log
# Journal file: D:/FPGA/Camera_Demo2/Camera_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Camera_Demo2/Camera_Demo/Camera_Demo.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Camera_Demo2/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado1/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 804.676 ; gain = 165.559
update_compile_order -fileset sources_1
add_files -norecurse {D:/FPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/uart_send.v D:/FPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/uart_recv.v}
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 16:02:49 2020...
