{
  "Top": "norm2",
  "RtlTop": "norm2",
  "RtlPrefix": "",
  "RtlSubPrefix": "norm2_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inp_img": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inp_img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inp_img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out_img": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "norm2"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "86920",
    "Latency": "86919"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "norm2",
    "Version": "1.0",
    "DisplayName": "Norm2",
    "Revision": "2113926265",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_norm2_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/AlexNet-FPGA-implementation\/Norm2\/src\/norm2.cpp",
      "..\/..\/AlexNet-FPGA-implementation\/Norm2\/src\/norm2.h"
    ],
    "TestBench": ["..\/..\/AlexNet-FPGA-implementation\/Norm2\/src\/testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/norm2_bitselect_1ns_23ns_32s_1_1_0.vhd",
      "impl\/vhdl\/norm2_control_s_axi.vhd",
      "impl\/vhdl\/norm2_dadd_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/norm2_dmul_64ns_64ns_64_5_max_dsp_1.vhd",
      "impl\/vhdl\/norm2_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/norm2_fdiv_32ns_32ns_32_9_no_dsp_1.vhd",
      "impl\/vhdl\/norm2_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/norm2_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/norm2_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/norm2_gmem0_m_axi.vhd",
      "impl\/vhdl\/norm2_inp_image_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/norm2_mac_muladd_4ns_4ns_4ns_8_4_1.vhd",
      "impl\/vhdl\/norm2_mac_muladd_13s_12ns_16s_25_4_0.vhd",
      "impl\/vhdl\/norm2_mul_9s_45ns_52_1_0.vhd",
      "impl\/vhdl\/norm2_mul_10s_36s_36_1_0.vhd",
      "impl\/vhdl\/norm2_mul_18ns_18ns_36_1_0.vhd",
      "impl\/vhdl\/norm2_mul_23ns_23ns_45_1_0.vhd",
      "impl\/vhdl\/norm2_mul_25ns_6ns_31_1_0.vhd",
      "impl\/vhdl\/norm2_mul_39ns_4ns_43_1_0.vhd",
      "impl\/vhdl\/norm2_mul_41ns_6ns_47_1_0.vhd",
      "impl\/vhdl\/norm2_mul_43s_25s_67_1_0.vhd",
      "impl\/vhdl\/norm2_mul_44ns_6ns_50_1_0.vhd",
      "impl\/vhdl\/norm2_norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.vhd",
      "impl\/vhdl\/norm2_norm2_Pipeline_L2_L3.vhd",
      "impl\/vhdl\/norm2_norm2_Pipeline_L5_L6.vhd",
      "impl\/vhdl\/norm2_norm2_Pipeline_L8_L9_L10.vhd",
      "impl\/vhdl\/norm2_norm2_Pipeline_L12_L13.vhd",
      "impl\/vhdl\/norm2_norm2_Pipeline_L15_L16.vhd",
      "impl\/vhdl\/norm2_pow_generic_float_s.vhd",
      "impl\/vhdl\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud.vhd",
      "impl\/vhdl\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb.vhd",
      "impl\/vhdl\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe.vhd",
      "impl\/vhdl\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg.vhd",
      "impl\/vhdl\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi.vhd",
      "impl\/vhdl\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j.vhd",
      "impl\/vhdl\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi.vhd",
      "impl\/vhdl\/norm2_sparsemux_7_2_1_1_0.vhd",
      "impl\/vhdl\/norm2_sparsemux_19_8_32_1_0.vhd",
      "impl\/vhdl\/norm2_sparsemux_505_8_32_1_1.vhd",
      "impl\/vhdl\/norm2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/norm2_bitselect_1ns_23ns_32s_1_1_0.v",
      "impl\/verilog\/norm2_control_s_axi.v",
      "impl\/verilog\/norm2_dadd_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/norm2_dmul_64ns_64ns_64_5_max_dsp_1.v",
      "impl\/verilog\/norm2_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/norm2_fdiv_32ns_32ns_32_9_no_dsp_1.v",
      "impl\/verilog\/norm2_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/norm2_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/norm2_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/norm2_gmem0_m_axi.v",
      "impl\/verilog\/norm2_inp_image_RAM_AUTO_1R1W.v",
      "impl\/verilog\/norm2_mac_muladd_4ns_4ns_4ns_8_4_1.v",
      "impl\/verilog\/norm2_mac_muladd_13s_12ns_16s_25_4_0.v",
      "impl\/verilog\/norm2_mul_9s_45ns_52_1_0.v",
      "impl\/verilog\/norm2_mul_10s_36s_36_1_0.v",
      "impl\/verilog\/norm2_mul_18ns_18ns_36_1_0.v",
      "impl\/verilog\/norm2_mul_23ns_23ns_45_1_0.v",
      "impl\/verilog\/norm2_mul_25ns_6ns_31_1_0.v",
      "impl\/verilog\/norm2_mul_39ns_4ns_43_1_0.v",
      "impl\/verilog\/norm2_mul_41ns_6ns_47_1_0.v",
      "impl\/verilog\/norm2_mul_43s_25s_67_1_0.v",
      "impl\/verilog\/norm2_mul_44ns_6ns_50_1_0.v",
      "impl\/verilog\/norm2_norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2.v",
      "impl\/verilog\/norm2_norm2_Pipeline_L2_L3.v",
      "impl\/verilog\/norm2_norm2_Pipeline_L5_L6.v",
      "impl\/verilog\/norm2_norm2_Pipeline_L8_L9_L10.v",
      "impl\/verilog\/norm2_norm2_Pipeline_L12_L13.v",
      "impl\/verilog\/norm2_norm2_Pipeline_L15_L16.v",
      "impl\/verilog\/norm2_pow_generic_float_s.v",
      "impl\/verilog\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud.dat",
      "impl\/verilog\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud.v",
      "impl\/verilog\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb.dat",
      "impl\/verilog\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb.v",
      "impl\/verilog\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe.dat",
      "impl\/verilog\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe.v",
      "impl\/verilog\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg.dat",
      "impl\/verilog\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg.v",
      "impl\/verilog\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi.dat",
      "impl\/verilog\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi.v",
      "impl\/verilog\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j.dat",
      "impl\/verilog\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j.v",
      "impl\/verilog\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi.dat",
      "impl\/verilog\/norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi.v",
      "impl\/verilog\/norm2_sparsemux_7_2_1_1_0.v",
      "impl\/verilog\/norm2_sparsemux_19_8_32_1_0.v",
      "impl\/verilog\/norm2_sparsemux_505_8_32_1_1.v",
      "impl\/verilog\/norm2.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/norm2_v1_0\/data\/norm2.mdd",
      "impl\/misc\/drivers\/norm2_v1_0\/data\/norm2.tcl",
      "impl\/misc\/drivers\/norm2_v1_0\/data\/norm2.yaml",
      "impl\/misc\/drivers\/norm2_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/norm2_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/norm2_v1_0\/src\/xnorm2.c",
      "impl\/misc\/drivers\/norm2_v1_0\/src\/xnorm2.h",
      "impl\/misc\/drivers\/norm2_v1_0\/src\/xnorm2_hw.h",
      "impl\/misc\/drivers\/norm2_v1_0\/src\/xnorm2_linux.c",
      "impl\/misc\/drivers\/norm2_v1_0\/src\/xnorm2_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/norm2_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl",
      "impl\/misc\/norm2_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl",
      "impl\/misc\/norm2_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/norm2_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl",
      "impl\/misc\/norm2_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/norm2_fptrunc_64ns_32_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/norm2.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "norm2_dadd_64ns_64ns_64_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name norm2_dadd_64ns_64ns_64_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "norm2_dmul_64ns_64ns_64_5_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name norm2_dmul_64ns_64ns_64_5_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "norm2_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name norm2_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "norm2_fdiv_32ns_32ns_32_9_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name norm2_fdiv_32ns_32ns_32_9_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "norm2_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name norm2_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "norm2_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name norm2_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem0",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "inp_img_1",
          "access": "W",
          "description": "Data signal of inp_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inp_img",
              "access": "W",
              "description": "Bit 31 to 0 of inp_img"
            }]
        },
        {
          "offset": "0x14",
          "name": "inp_img_2",
          "access": "W",
          "description": "Data signal of inp_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inp_img",
              "access": "W",
              "description": "Bit 63 to 32 of inp_img"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out_img_1",
          "access": "W",
          "description": "Data signal of out_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img",
              "access": "W",
              "description": "Bit 31 to 0 of out_img"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_img_2",
          "access": "W",
          "description": "Data signal of out_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img",
              "access": "W",
              "description": "Bit 63 to 32 of out_img"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "inp_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out_img"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "inp_img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "inp_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "out_img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "out_img"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "norm2",
      "BindInstances": "inp_image_U inp_image_1_U inp_image_2_U inp_image_3_U inp_image_4_U inp_image_5_U inp_image_6_U inp_image_7_U inp_image_8_U inp_image_9_U inp_image_10_U inp_image_11_U inp_image_12_U inp_image_13_U inp_image_14_U inp_image_15_U inp_image_16_U inp_image_17_U inp_image_18_U inp_image_19_U inp_image_20_U inp_image_21_U inp_image_22_U inp_image_23_U inp_image_24_U inp_image_25_U inp_image_26_U inp_image_27_U grp_pow_generic_float_s_fu_2063 fadd_32ns_32ns_32_4_full_dsp_1_U632 inp_image_30_U fadd_32ns_32ns_32_4_full_dsp_1_U632 fadd_32ns_32ns_32_4_full_dsp_1_U633 inp_image_33_U fadd_32ns_32ns_32_4_full_dsp_1_U633 fadd_32ns_32ns_32_4_full_dsp_1_U634 fpext_32ns_64_2_no_dsp_1_U637 dmul_64ns_64ns_64_5_max_dsp_1_U639 dadd_64ns_64ns_64_5_full_dsp_1_U638 fptrunc_64ns_32_2_no_dsp_1_U636 fadd_32ns_32ns_32_4_full_dsp_1_U640 fpext_32ns_64_2_no_dsp_1_U637 dmul_64ns_64ns_64_5_max_dsp_1_U639 dadd_64ns_64ns_64_5_full_dsp_1_U638 fptrunc_64ns_32_2_no_dsp_1_U636 grp_pow_generic_float_s_fu_2115 fdiv_32ns_32ns_32_9_no_dsp_1_U635 inp_image_47_U inp_image_48_U inp_image_49_U inp_image_50_U inp_image_51_U inp_image_52_U inp_image_53_U inp_image_54_U inp_image_55_U inp_image_56_U inp_image_57_U inp_image_58_U inp_image_59_U inp_image_60_U inp_image_61_U inp_image_62_U inp_image_63_U inp_image_64_U inp_image_65_U inp_image_66_U inp_image_67_U inp_image_68_U inp_image_69_U inp_image_70_U inp_image_71_U inp_image_72_U inp_image_73_U inp_image_74_U inp_image_75_U inp_image_76_U inp_image_77_U inp_image_78_U inp_image_79_U inp_image_80_U inp_image_81_U inp_image_82_U inp_image_83_U inp_image_84_U inp_image_85_U inp_image_86_U inp_image_87_U inp_image_88_U inp_image_89_U inp_image_90_U inp_image_91_U inp_image_92_U inp_image_93_U inp_image_94_U inp_image_95_U inp_image_96_U inp_image_97_U inp_image_98_U inp_image_99_U inp_image_100_U inp_image_101_U inp_image_102_U inp_image_103_U inp_image_104_U inp_image_105_U inp_image_106_U inp_image_107_U inp_image_108_U inp_image_109_U inp_image_110_U inp_image_111_U inp_image_112_U inp_image_113_U inp_image_114_U inp_image_115_U inp_image_116_U inp_image_117_U inp_image_118_U inp_image_119_U inp_image_120_U inp_image_121_U inp_image_122_U inp_image_123_U inp_image_124_U inp_image_125_U inp_image_126_U inp_image_127_U inp_image_128_U inp_image_129_U inp_image_130_U inp_image_131_U inp_image_132_U inp_image_133_U inp_image_134_U inp_image_135_U inp_image_136_U inp_image_137_U inp_image_138_U inp_image_139_U inp_image_140_U inp_image_141_U inp_image_142_U inp_image_143_U inp_image_144_U inp_image_145_U inp_image_146_U inp_image_147_U inp_image_148_U inp_image_149_U inp_image_150_U inp_image_151_U inp_image_152_U inp_image_153_U inp_image_154_U inp_image_155_U inp_image_156_U inp_image_157_U inp_image_158_U inp_image_159_U inp_image_160_U inp_image_161_U inp_image_162_U inp_image_163_U inp_image_164_U inp_image_165_U inp_image_166_U inp_image_167_U inp_image_168_U inp_image_169_U inp_image_170_U inp_image_171_U inp_image_172_U inp_image_173_U inp_image_174_U inp_image_175_U inp_image_176_U inp_image_177_U inp_image_178_U inp_image_179_U inp_image_180_U inp_image_181_U inp_image_182_U inp_image_183_U inp_image_184_U inp_image_185_U inp_image_186_U inp_image_187_U inp_image_188_U inp_image_189_U inp_image_190_U inp_image_191_U inp_image_192_U inp_image_193_U inp_image_194_U inp_image_195_U inp_image_196_U inp_image_197_U inp_image_198_U inp_image_199_U inp_image_200_U inp_image_201_U inp_image_202_U inp_image_203_U inp_image_204_U inp_image_205_U inp_image_206_U inp_image_207_U inp_image_208_U inp_image_209_U inp_image_210_U inp_image_211_U inp_image_212_U inp_image_213_U inp_image_214_U inp_image_215_U inp_image_216_U inp_image_217_U inp_image_218_U inp_image_219_U inp_image_220_U inp_image_221_U inp_image_222_U inp_image_223_U inp_image_224_U inp_image_225_U inp_image_226_U inp_image_227_U inp_image_228_U inp_image_229_U inp_image_230_U inp_image_231_U inp_image_232_U inp_image_233_U inp_image_234_U inp_image_235_U inp_image_236_U inp_image_237_U inp_image_238_U inp_image_239_U inp_image_240_U inp_image_241_U inp_image_242_U inp_image_243_U inp_image_244_U inp_image_245_U inp_image_246_U inp_image_247_U inp_image_248_U inp_image_249_U inp_image_250_U inp_image_251_U inp_image_252_U inp_image_253_U inp_image_254_U inp_image_255_U add_ln74_fu_1859_p2 add_ln89_fu_1884_p2 add_ln107_fu_1909_p2 add_ln120_fu_1924_p2 control_s_axi_U gmem0_m_axi_U",
      "Instances": [
        {
          "ModuleName": "norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2",
          "InstanceName": "grp_norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_1181",
          "BindInstances": "icmp_ln49_fu_4474_p2 add_ln49_1_fu_4480_p2 add_ln49_fu_4495_p2 icmp_ln50_fu_4501_p2 select_ln49_fu_4507_p3 xor_ln49_fu_4515_p2 icmp_ln51_fu_4521_p2 and_ln49_fu_4527_p2 select_ln49_1_fu_4533_p3 add_ln50_fu_4541_p2 empty_fu_4547_p2 m_mid2_fu_4553_p3 select_ln50_fu_4561_p3 mac_muladd_4ns_4ns_4ns_8_4_1_U1 mac_muladd_4ns_4ns_4ns_8_4_1_U1 add_ln51_fu_4577_p2 add_ln50_1_fu_4583_p2 select_ln50_1_fu_4589_p3"
        },
        {
          "ModuleName": "norm2_Pipeline_L2_L3",
          "InstanceName": "grp_norm2_Pipeline_L2_L3_fu_1444",
          "BindInstances": "icmp_ln59_fu_296_p2 add_ln59_1_fu_302_p2 add_ln59_fu_314_p2 icmp_ln62_fu_320_p2 select_ln59_fu_326_p3 select_ln59_1_fu_334_p3 mac_muladd_4ns_4ns_4ns_8_4_1_U305 mac_muladd_4ns_4ns_4ns_8_4_1_U305 add_ln62_fu_346_p2",
          "Instances": [
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_153",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_175",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_197",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_219",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            }
          ]
        },
        {
          "ModuleName": "norm2_Pipeline_L5_L6",
          "InstanceName": "grp_norm2_Pipeline_L5_L6_fu_1468",
          "BindInstances": "icmp_ln74_fu_337_p2 add_ln74_fu_343_p2 add_ln74_1_fu_355_p2 icmp_ln77_fu_361_p2 select_ln74_fu_367_p3 select_ln74_1_fu_375_p3 mac_muladd_4ns_4ns_4ns_8_4_1_U320 mac_muladd_4ns_4ns_4ns_8_4_1_U320 add_ln77_fu_387_p2",
          "Instances": [
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_168",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_190",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_212",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_234",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_256",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            }
          ]
        },
        {
          "ModuleName": "norm2_Pipeline_L8_L9_L10",
          "InstanceName": "grp_norm2_Pipeline_L8_L9_L10_fu_1493",
          "BindInstances": "icmp_ln89_fu_4668_p2 add_ln89_fu_4674_p2 add_ln89_1_fu_5054_p2 icmp_ln92_fu_4689_p2 select_ln89_fu_4695_p3 xor_ln89_fu_4703_p2 icmp_ln95_fu_4709_p2 and_ln89_fu_4715_p2 x_assign_s_fu_5067_p506 add_ln92_fu_4721_p2 or_ln92_fu_4727_p2 select_ln92_fu_4733_p3 select_ln92_1_fu_4741_p3 mac_muladd_4ns_4ns_4ns_8_4_1_U342 mac_muladd_4ns_4ns_4ns_8_4_1_U342 sparsemux_505_8_32_1_1_U337 sparsemux_505_8_32_1_1_U338 sparsemux_505_8_32_1_1_U339 sparsemux_505_8_32_1_1_U340 sparsemux_505_8_32_1_1_U341 fadd_32ns_32ns_32_4_full_dsp_1_U331 add_ln95_fu_4753_p2 add_ln92_1_fu_4759_p2 select_ln92_2_fu_4765_p3",
          "Instances": [
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_4468",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_4489",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_4510",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_4531",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_4552",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_4573",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            }
          ]
        },
        {
          "ModuleName": "norm2_Pipeline_L12_L13",
          "InstanceName": "grp_norm2_Pipeline_L12_L13_fu_1770",
          "BindInstances": "icmp_ln107_fu_337_p2 add_ln107_fu_343_p2 add_ln107_1_fu_355_p2 icmp_ln110_fu_361_p2 select_ln107_fu_367_p3 select_ln107_1_fu_375_p3 mac_muladd_4ns_4ns_4ns_8_4_1_U611 mac_muladd_4ns_4ns_4ns_8_4_1_U611 add_ln110_fu_387_p2",
          "Instances": [
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_168",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_190",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_212",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_234",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_256",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            }
          ]
        },
        {
          "ModuleName": "norm2_Pipeline_L15_L16",
          "InstanceName": "grp_norm2_Pipeline_L15_L16_fu_1795",
          "BindInstances": "icmp_ln120_fu_296_p2 add_ln120_fu_302_p2 add_ln120_1_fu_314_p2 icmp_ln123_fu_320_p2 select_ln120_fu_326_p3 select_ln120_1_fu_334_p3 mac_muladd_4ns_4ns_4ns_8_4_1_U626 mac_muladd_4ns_4ns_4ns_8_4_1_U626 add_ln123_fu_346_p2",
          "Instances": [
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_153",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_175",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_197",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_219",
              "BindInstances": "b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
            }
          ]
        }
      ]
    },
    "Info": {
      "norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "norm2_Pipeline_L2_L3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "norm2_Pipeline_L5_L6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "norm2_Pipeline_L8_L9_L10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "norm2_Pipeline_L12_L13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "norm2_Pipeline_L15_L16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "norm2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2": {
        "Latency": {
          "LatencyBest": "43268",
          "LatencyAvg": "43268",
          "LatencyWorst": "43268",
          "PipelineII": "43265",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2",
            "TripCount": "43264",
            "Latency": "43266",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "417",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "280",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pow_generic_float_s": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "1",
          "PipelineDepth": "12",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.232"
        },
        "Area": {
          "BRAM_18K": "7",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "DSP": "17",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1940",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "4219",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "norm2_Pipeline_L2_L3": {
        "Latency": {
          "LatencyBest": "234",
          "LatencyAvg": "234",
          "LatencyWorst": "234",
          "PipelineII": "170",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L2_L3",
            "TripCount": "169",
            "Latency": "232",
            "PipelineII": "1",
            "PipelineDepth": "65"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "769",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "223",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "norm2_Pipeline_L5_L6": {
        "Latency": {
          "LatencyBest": "238",
          "LatencyAvg": "238",
          "LatencyWorst": "238",
          "PipelineII": "170",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L5_L6",
            "TripCount": "169",
            "Latency": "236",
            "PipelineII": "1",
            "PipelineDepth": "69"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "841",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "223",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "norm2_Pipeline_L8_L9_L10": {
        "Latency": {
          "LatencyBest": "42661",
          "LatencyAvg": "42661",
          "LatencyWorst": "42661",
          "PipelineII": "42589",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L8_L9_L10",
            "TripCount": "42588",
            "Latency": "42659",
            "PipelineII": "1",
            "PipelineDepth": "73"
          }],
        "Area": {
          "BRAM_18K": "7",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "27690",
          "AVAIL_FF": "460800",
          "UTIL_FF": "6",
          "LUT": "19694",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "norm2_Pipeline_L12_L13": {
        "Latency": {
          "LatencyBest": "238",
          "LatencyAvg": "238",
          "LatencyWorst": "238",
          "PipelineII": "170",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L12_L13",
            "TripCount": "169",
            "Latency": "236",
            "PipelineII": "1",
            "PipelineDepth": "69"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "841",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "223",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "norm2_Pipeline_L15_L16": {
        "Latency": {
          "LatencyBest": "234",
          "LatencyAvg": "234",
          "LatencyWorst": "234",
          "PipelineII": "170",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L15_L16",
            "TripCount": "169",
            "Latency": "232",
            "PipelineII": "1",
            "PipelineDepth": "65"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "769",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "223",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "norm2": {
        "Latency": {
          "LatencyBest": "86919",
          "LatencyAvg": "86919",
          "LatencyWorst": "86919",
          "PipelineII": "86920",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "302",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "48",
          "DSP": "132",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "7",
          "FF": "44168",
          "AVAIL_FF": "460800",
          "UTIL_FF": "9",
          "LUT": "56474",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "24",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-25 18:25:51 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
