{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 23 22:44:19 2014 " "Info: Processing started: Sun Nov 23 22:44:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUsystem -c CPUsystem " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPUsystem -c CPUsystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system-sys_struct " "Info (12022): Found design unit 1: system-sys_struct" {  } { { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 system " "Info (12023): Found entity 1: system" {  } { { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullcpu.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file fullcpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullCPU-structure " "Info (12022): Found design unit 1: fullCPU-structure" {  } { { "fullCPU.vhd" "" { Text "G:/CPU/CPU sys/fullCPU.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fullCPU " "Info (12023): Found entity 1: fullCPU" {  } { { "fullCPU.vhd" "" { Text "G:/CPU/CPU sys/fullCPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dm-rtl " "Info (12022): Found design unit 1: dm-rtl" {  } { { "dm.vhd" "" { Text "G:/CPU/CPU sys/dm.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dm " "Info (12023): Found entity 1: dm" {  } { { "dm.vhd" "" { Text "G:/CPU/CPU sys/dm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/ula2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath/ula2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-comportamento " "Info (12022): Found design unit 1: ula-comportamento" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Info (12023): Found entity 1: ula" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/signal_extent12to16.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath/signal_extent12to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_extent12to16-comportamento " "Info (12022): Found design unit 1: signal_extent12to16-comportamento" {  } { { "Datapath/signal_extent12to16.vhd" "" { Text "G:/CPU/CPU sys/Datapath/signal_extent12to16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signal_extent12to16 " "Info (12023): Found entity 1: signal_extent12to16" {  } { { "Datapath/signal_extent12to16.vhd" "" { Text "G:/CPU/CPU sys/Datapath/signal_extent12to16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/signal_extent6to16.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath/signal_extent6to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_extent6to16-comportamento " "Info (12022): Found design unit 1: signal_extent6to16-comportamento" {  } { { "Datapath/signal_extent6to16.vhd" "" { Text "G:/CPU/CPU sys/Datapath/signal_extent6to16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signal_extent6to16 " "Info (12023): Found entity 1: signal_extent6to16" {  } { { "Datapath/signal_extent6to16.vhd" "" { Text "G:/CPU/CPU sys/Datapath/signal_extent6to16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/register_bank.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath/register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-comportamento " "Info (12022): Found design unit 1: register_bank-comportamento" {  } { { "Datapath/register_bank.vhd" "" { Text "G:/CPU/CPU sys/Datapath/register_bank.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Info (12023): Found entity 1: register_bank" {  } { { "Datapath/register_bank.vhd" "" { Text "G:/CPU/CPU sys/Datapath/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux4x1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath/mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4X1-comportamento " "Info (12022): Found design unit 1: mux4X1-comportamento" {  } { { "Datapath/mux4X1.vhd" "" { Text "G:/CPU/CPU sys/Datapath/mux4X1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4X1 " "Info (12023): Found entity 1: mux4X1" {  } { { "Datapath/mux4X1.vhd" "" { Text "G:/CPU/CPU sys/Datapath/mux4X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux2x1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2X1-comportamento " "Info (12022): Found design unit 1: mux2X1-comportamento" {  } { { "Datapath/mux2X1.vhd" "" { Text "G:/CPU/CPU sys/Datapath/mux2X1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2X1 " "Info (12023): Found entity 1: mux2X1" {  } { { "Datapath/mux2X1.vhd" "" { Text "G:/CPU/CPU sys/Datapath/mux2X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/datapath2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath/datapath2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath2-behaviour " "Info (12022): Found design unit 1: Datapath2-behaviour" {  } { { "Datapath/Datapath2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Datapath2 " "Info (12023): Found entity 1: Datapath2" {  } { { "Datapath/Datapath2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control block/controlblock.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control block/controlblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlBlock-estrutural " "Info (12022): Found design unit 1: ControlBlock-estrutural" {  } { { "Control Block/ControlBlock.vhd" "" { Text "G:/CPU/CPU sys/Control Block/ControlBlock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ControlBlock " "Info (12023): Found entity 1: ControlBlock" {  } { { "Control Block/ControlBlock.vhd" "" { Text "G:/CPU/CPU sys/Control Block/ControlBlock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control block/controller.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control block/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladora-FSM " "Info (12022): Found design unit 1: controladora-FSM" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controladora " "Info (12023): Found entity 1: controladora" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control block/countreg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control block/countreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countReg-comportamento " "Info (12022): Found design unit 1: countReg-comportamento" {  } { { "Control Block/countreg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/countreg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 countReg " "Info (12023): Found entity 1: countReg" {  } { { "Control Block/countreg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/countreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control block/singlereg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control block/singlereg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleReg-comportamento " "Info (12022): Found design unit 1: singleReg-comportamento" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 singleReg " "Info (12023): Found entity 1: singleReg" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "System " "Info (12127): Elaborating entity \"System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullCPU fullCPU:CPU " "Info (12128): Elaborating entity \"fullCPU\" for hierarchy \"fullCPU:CPU\"" {  } { { "System.vhd" "CPU" { Text "G:/CPU/CPU sys/System.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath2 fullCPU:CPU\|Datapath2:dpth " "Info (12128): Elaborating entity \"Datapath2\" for hierarchy \"fullCPU:CPU\|Datapath2:dpth\"" {  } { { "fullCPU.vhd" "dpth" { Text "G:/CPU/CPU sys/fullCPU.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank " "Info (12128): Elaborating entity \"register_bank\" for hierarchy \"fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\"" {  } { { "Datapath/Datapath2.vhd" "reg_bank" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4X1 fullCPU:CPU\|Datapath2:dpth\|mux4X1:mux_a " "Info (12128): Elaborating entity \"mux4X1\" for hierarchy \"fullCPU:CPU\|Datapath2:dpth\|mux4X1:mux_a\"" {  } { { "Datapath/Datapath2.vhd" "mux_a" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula fullCPU:CPU\|Datapath2:dpth\|ula:alu " "Info (12128): Elaborating entity \"ula\" for hierarchy \"fullCPU:CPU\|Datapath2:dpth\|ula:alu\"" {  } { { "Datapath/Datapath2.vhd" "alu" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_aux ula2.vhd(58) " "Warning (10492): VHDL Process Statement warning at ula2.vhd(58): signal \"comp_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_aux ula2.vhd(68) " "Warning (10492): VHDL Process Statement warning at ula2.vhd(68): signal \"out_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUout_zero ula2.vhd(32) " "Warning (10631): VHDL Process Statement warning at ula2.vhd(32): inferring latch(es) for signal or variable \"ALUout_zero\", which holds its previous value in one or more paths through the process" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_aux ula2.vhd(32) " "Warning (10631): VHDL Process Statement warning at ula2.vhd(32): inferring latch(es) for signal or variable \"out_aux\", which holds its previous value in one or more paths through the process" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "comp_aux ula2.vhd(32) " "Warning (10631): VHDL Process Statement warning at ula2.vhd(32): inferring latch(es) for signal or variable \"comp_aux\", which holds its previous value in one or more paths through the process" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp_aux\[15\] ula2.vhd(32) " "Info (10041): Inferred latch for \"comp_aux\[15\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[0\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[0\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[1\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[1\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[2\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[2\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[3\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[3\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[4\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[4\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[5\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[5\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[6\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[6\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[7\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[7\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[8\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[8\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[9\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[9\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[10\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[10\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[11\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[11\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[12\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[12\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[13\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[13\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[14\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[14\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[15\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[15\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUout_zero ula2.vhd(32) " "Info (10041): Inferred latch for \"ALUout_zero\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2X1 fullCPU:CPU\|Datapath2:dpth\|mux2X1:mux2 " "Info (12128): Elaborating entity \"mux2X1\" for hierarchy \"fullCPU:CPU\|Datapath2:dpth\|mux2X1:mux2\"" {  } { { "Datapath/Datapath2.vhd" "mux2" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_extent6to16 fullCPU:CPU\|Datapath2:dpth\|signal_extent6to16:s_ext_6to16 " "Info (12128): Elaborating entity \"signal_extent6to16\" for hierarchy \"fullCPU:CPU\|Datapath2:dpth\|signal_extent6to16:s_ext_6to16\"" {  } { { "Datapath/Datapath2.vhd" "s_ext_6to16" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_extent12to16 fullCPU:CPU\|Datapath2:dpth\|signal_extent12to16:s_ext_12to16 " "Info (12128): Elaborating entity \"signal_extent12to16\" for hierarchy \"fullCPU:CPU\|Datapath2:dpth\|signal_extent12to16:s_ext_12to16\"" {  } { { "Datapath/Datapath2.vhd" "s_ext_12to16" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlBlock fullCPU:CPU\|ControlBlock:ctrl_blk " "Info (12128): Elaborating entity \"ControlBlock\" for hierarchy \"fullCPU:CPU\|ControlBlock:ctrl_blk\"" {  } { { "fullCPU.vhd" "ctrl_blk" { Text "G:/CPU/CPU sys/fullCPU.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countReg fullCPU:CPU\|ControlBlock:ctrl_blk\|countReg:PC " "Info (12128): Elaborating entity \"countReg\" for hierarchy \"fullCPU:CPU\|ControlBlock:ctrl_blk\|countReg:PC\"" {  } { { "Control Block/ControlBlock.vhd" "PC" { Text "G:/CPU/CPU sys/Control Block/ControlBlock.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleReg fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI " "Info (12128): Elaborating entity \"singleReg\" for hierarchy \"fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\"" {  } { { "Control Block/ControlBlock.vhd" "RI" { Text "G:/CPU/CPU sys/Control Block/ControlBlock.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2X1 fullCPU:CPU\|ControlBlock:ctrl_blk\|mux2X1:mux_1 " "Info (12128): Elaborating entity \"mux2X1\" for hierarchy \"fullCPU:CPU\|ControlBlock:ctrl_blk\|mux2X1:mux_1\"" {  } { { "Control Block/ControlBlock.vhd" "mux_1" { Text "G:/CPU/CPU sys/Control Block/ControlBlock.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladora fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler " "Info (12128): Elaborating entity \"controladora\" for hierarchy \"fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\"" {  } { { "Control Block/ControlBlock.vhd" "ctrler" { Text "G:/CPU/CPU sys/Control Block/ControlBlock.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_opcode controller.vhd(142) " "Warning (10492): VHDL Process Statement warning at controller.vhd(142): signal \"inst_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_funct controller.vhd(167) " "Warning (10492): VHDL Process Statement warning at controller.vhd(167): signal \"inst_funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_zero controller.vhd(208) " "Warning (10492): VHDL Process Statement warning at controller.vhd(208): signal \"alu_zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter controller.vhd(299) " "Warning (10492): VHDL Process Statement warning at controller.vhd(299): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter controller.vhd(310) " "Warning (10492): VHDL Process Statement warning at controller.vhd(310): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter controller.vhd(321) " "Warning (10492): VHDL Process Statement warning at controller.vhd(321): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter controller.vhd(331) " "Warning (10492): VHDL Process Statement warning at controller.vhd(331): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm dm:DataMemory " "Info (12128): Elaborating entity \"dm\" for hierarchy \"dm:DataMemory\"" {  } { { "System.vhd" "DataMemory" { Text "G:/CPU/CPU sys/System.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info (19000): Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dm:DataMemory\|md_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"dm:DataMemory\|md_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info (286033): Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Info (286033): Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Info (286033): Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info (286033): Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Info (286033): Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Info (286033): Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPUsystem.ram0_dm_d62.hdl.mif " "Info (286033): Parameter INIT_FILE set to db/CPUsystem.ram0_dm_d62.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dm:DataMemory\|altsyncram:md_rtl_0 " "Info (12130): Elaborated megafunction instantiation \"dm:DataMemory\|altsyncram:md_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dm:DataMemory\|altsyncram:md_rtl_0 " "Info (12133): Instantiated megafunction \"dm:DataMemory\|altsyncram:md_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info (12134): Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Info (12134): Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Info (12134): Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Info (12134): Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Info (12134): Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Info (12134): Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info (12134): Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info (12134): Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info (12134): Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info (12134): Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info (12134): Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPUsystem.ram0_dm_d62.hdl.mif " "Info (12134): Parameter \"INIT_FILE\" = \"db/CPUsystem.ram0_dm_d62.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (12134): Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1l1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n1l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1l1 " "Info (12023): Found entity 1: altsyncram_n1l1" {  } { { "db/altsyncram_n1l1.tdf" "" { Text "G:/CPU/CPU sys/db/altsyncram_n1l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[0\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[1\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[1\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[2\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[3\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[4\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[5\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[6\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[7\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[8\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[9\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[10\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[11\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[12\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[13\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[14\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[15\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "Datapath/register_bank.vhd" "" { Text "G:/CPU/CPU sys/Datapath/register_bank.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "796 " "Info (21057): Implemented 796 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info (21058): Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Info (21059): Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "678 " "Info (21061): Implemented 678 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info (21064): Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Info: Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 23 22:44:22 2014 " "Info: Processing ended: Sun Nov 23 22:44:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
