/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [20:0] _00_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_3z;
  wire [24:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(celloutsig_1_0z & in_data[123]);
  assign celloutsig_1_10z = ~(celloutsig_1_3z[2] & celloutsig_1_0z);
  assign celloutsig_1_13z = ~(celloutsig_1_12z[4] & celloutsig_1_11z[8]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z[2] & in_data[44]);
  assign celloutsig_1_17z = ~(celloutsig_1_12z[3] & celloutsig_1_5z[4]);
  assign celloutsig_0_7z = ~(celloutsig_0_1z & celloutsig_0_5z);
  assign celloutsig_0_21z = ~(celloutsig_0_5z & celloutsig_0_2z);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 21'h000000;
    else _00_ <= { celloutsig_0_4z[16:8], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_4z[18:11] > { celloutsig_0_10z[2:0], celloutsig_0_11z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } > { in_data[76:72], celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_23z[3:0], celloutsig_0_22z, celloutsig_0_7z } > { celloutsig_0_8z[9:1], celloutsig_0_10z };
  assign celloutsig_0_6z = ! celloutsig_0_4z[20:17];
  assign celloutsig_0_17z = ! { celloutsig_0_4z[16:11], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_27z = ! celloutsig_0_23z[6:0];
  assign celloutsig_0_33z = ! { celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_28z };
  assign celloutsig_0_0z = in_data[77:73] < in_data[18:14];
  assign celloutsig_0_35z = { celloutsig_0_13z[3:1], celloutsig_0_28z } < { _00_[18:13], celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_33z, celloutsig_0_25z };
  assign celloutsig_0_36z = { celloutsig_0_8z[11:8], celloutsig_0_25z, celloutsig_0_1z } < { celloutsig_0_22z[5:2], celloutsig_0_25z, celloutsig_0_35z };
  assign celloutsig_1_0z = in_data[127:121] < in_data[112:106];
  assign celloutsig_0_1z = { in_data[73:68], celloutsig_0_0z, celloutsig_0_0z } < in_data[80:73];
  assign celloutsig_1_7z = { in_data[128:123], celloutsig_1_5z } * in_data[172:161];
  assign celloutsig_1_19z = celloutsig_1_18z[3:0] * { celloutsig_1_12z[4:2], celloutsig_1_13z };
  assign celloutsig_0_13z = { celloutsig_0_4z[5:2], celloutsig_0_5z } * celloutsig_0_8z[13:9];
  assign celloutsig_0_18z = { celloutsig_0_14z[4], celloutsig_0_0z, celloutsig_0_12z } * { celloutsig_0_11z[1], celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_1_8z = celloutsig_1_1z ? { celloutsig_1_3z[8:2], 1'h1 } : celloutsig_1_7z[10:3];
  assign celloutsig_0_23z = celloutsig_0_14z[1] ? celloutsig_0_9z[11:0] : { celloutsig_0_16z[3:1], celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_1_11z = - { celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_11z = - { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_14z = - { celloutsig_0_9z[12:9], celloutsig_0_5z };
  assign celloutsig_0_22z = - { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_10z };
  assign celloutsig_0_28z = - { celloutsig_0_8z[8:1], celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_0_37z = celloutsig_0_28z[3:1] >> { celloutsig_0_4z[17:16], celloutsig_0_33z };
  assign celloutsig_1_3z = { celloutsig_1_2z[0], celloutsig_1_2z, celloutsig_1_1z } <<< { in_data[180:176], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_2z[5:0] <<< { celloutsig_1_2z[5:2], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_3z[11:3], celloutsig_1_5z } <<< { in_data[124:120], celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_4z[11:1], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_5z } <<< { celloutsig_0_4z[24:12], celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_3z <<< celloutsig_0_9z[6:1];
  assign celloutsig_0_3z = { in_data[43:41], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } ^ { in_data[79:77], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[112:103] ^ { in_data[181:174], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = in_data[142:138] ^ { celloutsig_1_8z[4:1], celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_7z[7:1] ^ { celloutsig_1_6z[12:7], celloutsig_1_17z };
  assign celloutsig_0_9z = in_data[60:48] ^ celloutsig_0_8z[13:1];
  assign celloutsig_0_16z = celloutsig_0_4z[21:18] ^ celloutsig_0_13z[3:0];
  assign celloutsig_0_25z = celloutsig_0_11z[3:0] ^ { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_0_4z[24:1] = in_data[29:6] ^ { in_data[87:73], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_4z[0] = 1'h0;
  assign { out_data[134:128], out_data[99:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
