
typedef unsigned long size_t;
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;

typedef int bool;






struct dvb_frontend {struct dib3000_state* demodulator_priv; } ;
struct dib3000_state {int dummy; } ;


 int DIB3000MB_BERLEN_DEFAULT ;
 int DIB3000MB_CLOCK_DEFAULT ;
 int DIB3000MB_DATA_DIVERSITY_IN_OFF ;
 int DIB3000MB_DDS_FREQ_LSB ;
 int DIB3000MB_DDS_FREQ_MSB ;
 int DIB3000MB_ELECT_OUT_MODE_ON ;
 int DIB3000MB_FIFO_142 ;
 int DIB3000MB_FIFO_146 ;
 int DIB3000MB_FIFO_147 ;
 int DIB3000MB_FIFO_INHIBIT ;
 size_t DIB3000MB_IMPNOISE_OFF ;
 int DIB3000MB_ISI_INHIBIT ;
 int DIB3000MB_LOCK0_DEFAULT ;
 int DIB3000MB_LOCK1_SEARCH_4 ;
 int DIB3000MB_LOCK2_DEFAULT ;
 int DIB3000MB_MOBILE_ALGO_ON ;
 int DIB3000MB_MOBILE_MODE_QAM_OFF ;
 int DIB3000MB_MPEG2_OUT_MODE_188 ;
 int DIB3000MB_MULTI_DEMOD_LSB ;
 int DIB3000MB_MULTI_DEMOD_MSB ;
 int DIB3000MB_OUTPUT_MODE_SLAVE ;
 int DIB3000MB_PHASE_NOISE_DEFAULT ;
 int DIB3000MB_PID_PARSE_ACTIVATE ;
 int DIB3000MB_POWER_UP ;
 int DIB3000MB_REG_BERLEN ;
 int DIB3000MB_REG_CLOCK ;
 int DIB3000MB_REG_DATA_IN_DIVERSITY ;
 int DIB3000MB_REG_DDS_FREQ_LSB ;
 int DIB3000MB_REG_DDS_FREQ_MSB ;
 int DIB3000MB_REG_ELECT_OUT_MODE ;
 int DIB3000MB_REG_FIFO ;
 int DIB3000MB_REG_FIFO_142 ;
 int DIB3000MB_REG_FIFO_146 ;
 int DIB3000MB_REG_FIFO_147 ;
 int DIB3000MB_REG_ISI ;
 int DIB3000MB_REG_LOCK0_MASK ;
 int DIB3000MB_REG_LOCK1_MASK ;
 int DIB3000MB_REG_LOCK2_MASK ;
 int DIB3000MB_REG_MOBILE_ALGO ;
 int DIB3000MB_REG_MOBILE_MODE_QAM ;
 int DIB3000MB_REG_MPEG2_OUT_MODE ;
 int DIB3000MB_REG_MULTI_DEMOD_LSB ;
 int DIB3000MB_REG_MULTI_DEMOD_MSB ;
 int DIB3000MB_REG_OUTPUT_MODE ;
 int DIB3000MB_REG_PHASE_NOISE ;
 int DIB3000MB_REG_PID_PARSE ;
 int DIB3000MB_REG_POWER_CONTROL ;
 int DIB3000MB_REG_RESET_DEVICE ;
 int DIB3000MB_REG_RESTART ;
 int DIB3000MB_REG_SEQ ;
 int DIB3000MB_REG_UNK_106 ;
 int DIB3000MB_REG_UNK_107 ;
 int DIB3000MB_REG_UNK_108 ;
 int DIB3000MB_REG_UNK_122 ;
 int DIB3000MB_REG_UNK_68 ;
 int DIB3000MB_REG_UNK_69 ;
 int DIB3000MB_REG_UNK_71 ;
 int DIB3000MB_REG_UNK_77 ;
 int DIB3000MB_REG_UNK_78 ;
 int DIB3000MB_REG_UNK_92 ;
 int DIB3000MB_REG_UNK_96 ;
 int DIB3000MB_REG_UNK_97 ;
 int DIB3000MB_RESET_DEVICE ;
 int DIB3000MB_RESET_DEVICE_RST ;
 int DIB3000MB_RESTART_AGC ;
 int DIB3000MB_UNK_106 ;
 int DIB3000MB_UNK_107 ;
 int DIB3000MB_UNK_108 ;
 int DIB3000MB_UNK_122 ;
 int DIB3000MB_UNK_68 ;
 int DIB3000MB_UNK_69 ;
 int DIB3000MB_UNK_71 ;
 int DIB3000MB_UNK_77 ;
 int DIB3000MB_UNK_78 ;
 int DIB3000MB_UNK_92 ;
 int DIB3000MB_UNK_96 ;
 int DIB3000MB_UNK_97 ;
 int deb_info (char*) ;
 int *** dib3000_seq ;
 int dib3000mb_agc_bandwidth_low ;
 int dib3000mb_bandwidth_8mhz ;
 int dib3000mb_default_agc_gain ;
 int dib3000mb_default_lock_duration ;
 int dib3000mb_default_noise_phase ;
 int dib3000mb_filter_coeffs ;
 int * dib3000mb_impulse_noise_values ;
 int dib3000mb_reg_agc_bandwidth ;
 int dib3000mb_reg_agc_gain ;
 int dib3000mb_reg_bandwidth ;
 int dib3000mb_reg_filter_coeffs ;
 int dib3000mb_reg_impulse_noise ;
 int dib3000mb_reg_lock_duration ;
 int dib3000mb_reg_phase_noise ;
 int dib3000mb_reg_timing_freq ;
 int * dib3000mb_timing_freq ;
 int wr (int ,int ) ;
 int wr_foreach (int ,int ) ;

__attribute__((used)) static int dib3000mb_fe_init(struct dvb_frontend* fe, int mobile_mode)
{
 struct dib3000_state* state = fe->demodulator_priv;

 deb_info("dib3000mb is getting up.\n");
 wr(DIB3000MB_REG_POWER_CONTROL, DIB3000MB_POWER_UP);

 wr(DIB3000MB_REG_RESTART, DIB3000MB_RESTART_AGC);

 wr(DIB3000MB_REG_RESET_DEVICE, DIB3000MB_RESET_DEVICE);
 wr(DIB3000MB_REG_RESET_DEVICE, DIB3000MB_RESET_DEVICE_RST);

 wr(DIB3000MB_REG_CLOCK, DIB3000MB_CLOCK_DEFAULT);

 wr(DIB3000MB_REG_ELECT_OUT_MODE, DIB3000MB_ELECT_OUT_MODE_ON);

 wr(DIB3000MB_REG_DDS_FREQ_MSB, DIB3000MB_DDS_FREQ_MSB);
 wr(DIB3000MB_REG_DDS_FREQ_LSB, DIB3000MB_DDS_FREQ_LSB);

 wr_foreach(dib3000mb_reg_timing_freq, dib3000mb_timing_freq[2]);

 wr_foreach(dib3000mb_reg_impulse_noise,
   dib3000mb_impulse_noise_values[DIB3000MB_IMPNOISE_OFF]);

 wr_foreach(dib3000mb_reg_agc_gain, dib3000mb_default_agc_gain);

 wr(DIB3000MB_REG_PHASE_NOISE, DIB3000MB_PHASE_NOISE_DEFAULT);

 wr_foreach(dib3000mb_reg_phase_noise, dib3000mb_default_noise_phase);

 wr_foreach(dib3000mb_reg_lock_duration, dib3000mb_default_lock_duration);

 wr_foreach(dib3000mb_reg_agc_bandwidth, dib3000mb_agc_bandwidth_low);

 wr(DIB3000MB_REG_LOCK0_MASK, DIB3000MB_LOCK0_DEFAULT);
 wr(DIB3000MB_REG_LOCK1_MASK, DIB3000MB_LOCK1_SEARCH_4);
 wr(DIB3000MB_REG_LOCK2_MASK, DIB3000MB_LOCK2_DEFAULT);
 wr(DIB3000MB_REG_SEQ, dib3000_seq[1][1][1]);

 wr_foreach(dib3000mb_reg_bandwidth, dib3000mb_bandwidth_8mhz);

 wr(DIB3000MB_REG_UNK_68, DIB3000MB_UNK_68);
 wr(DIB3000MB_REG_UNK_69, DIB3000MB_UNK_69);
 wr(DIB3000MB_REG_UNK_71, DIB3000MB_UNK_71);
 wr(DIB3000MB_REG_UNK_77, DIB3000MB_UNK_77);
 wr(DIB3000MB_REG_UNK_78, DIB3000MB_UNK_78);
 wr(DIB3000MB_REG_ISI, DIB3000MB_ISI_INHIBIT);
 wr(DIB3000MB_REG_UNK_92, DIB3000MB_UNK_92);
 wr(DIB3000MB_REG_UNK_96, DIB3000MB_UNK_96);
 wr(DIB3000MB_REG_UNK_97, DIB3000MB_UNK_97);
 wr(DIB3000MB_REG_UNK_106, DIB3000MB_UNK_106);
 wr(DIB3000MB_REG_UNK_107, DIB3000MB_UNK_107);
 wr(DIB3000MB_REG_UNK_108, DIB3000MB_UNK_108);
 wr(DIB3000MB_REG_UNK_122, DIB3000MB_UNK_122);
 wr(DIB3000MB_REG_MOBILE_MODE_QAM, DIB3000MB_MOBILE_MODE_QAM_OFF);
 wr(DIB3000MB_REG_BERLEN, DIB3000MB_BERLEN_DEFAULT);

 wr_foreach(dib3000mb_reg_filter_coeffs, dib3000mb_filter_coeffs);

 wr(DIB3000MB_REG_MOBILE_ALGO, DIB3000MB_MOBILE_ALGO_ON);
 wr(DIB3000MB_REG_MULTI_DEMOD_MSB, DIB3000MB_MULTI_DEMOD_MSB);
 wr(DIB3000MB_REG_MULTI_DEMOD_LSB, DIB3000MB_MULTI_DEMOD_LSB);

 wr(DIB3000MB_REG_OUTPUT_MODE, DIB3000MB_OUTPUT_MODE_SLAVE);

 wr(DIB3000MB_REG_FIFO_142, DIB3000MB_FIFO_142);
 wr(DIB3000MB_REG_MPEG2_OUT_MODE, DIB3000MB_MPEG2_OUT_MODE_188);
 wr(DIB3000MB_REG_PID_PARSE, DIB3000MB_PID_PARSE_ACTIVATE);
 wr(DIB3000MB_REG_FIFO, DIB3000MB_FIFO_INHIBIT);
 wr(DIB3000MB_REG_FIFO_146, DIB3000MB_FIFO_146);
 wr(DIB3000MB_REG_FIFO_147, DIB3000MB_FIFO_147);

 wr(DIB3000MB_REG_DATA_IN_DIVERSITY, DIB3000MB_DATA_DIVERSITY_IN_OFF);

 return 0;
}
