$date
	Sat Jun 17 00:35:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RegisterFileTB $end
$var wire 32 ! ReadData1 [31:0] $end
$upscope $end
$scope module RegisterFileTB $end
$var wire 32 " ReadData2 [31:0] $end
$upscope $end
$scope module RegisterFileTB $end
$var reg 32 # WriteData1 [31:0] $end
$upscope $end
$scope module RegisterFileTB $end
$var reg 32 $ WriteData2 [31:0] $end
$upscope $end
$scope module RegisterFileTB $end
$var reg 1 % RegWrite1 $end
$upscope $end
$scope module RegisterFileTB $end
$var reg 1 & RegWrite2 $end
$upscope $end
$scope module RegisterFileTB $end
$var reg 5 ' ReadRegister1 [4:0] $end
$upscope $end
$scope module RegisterFileTB $end
$var reg 5 ( ReadRegister2 [4:0] $end
$upscope $end
$scope module RegisterFileTB $end
$var reg 5 ) WriteRegister1 [4:0] $end
$upscope $end
$scope module RegisterFileTB $end
$var reg 5 * WriteRegister2 [4:0] $end
$upscope $end
$scope module RegisterFileTB $end
$var reg 1 + Clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
bx *
bx )
bx (
bx '
1&
1%
bx $
bx #
bx "
bx !
$end
#1
1+
#2
0+
#3
1+
b100 $
b1000 #
b1 *
b0 )
b1 (
b0 '
#4
0+
0&
#5
b100 "
b1000 !
1+
b100 #
b1 )
0%
#6
0+
#7
1+
b1000 $
b1000 #
b0 *
b0 )
#8
0+
1&
#9
1+
b100 $
b100 #
b1 *
b1 )
b100 (
b1010 '
#10
0+
1%
#11
1+
b1000 #
b0 )
b1 (
b0 '
#12
0+
0&
#13
1+
b100 #
b1 )
#14
0+
#15
1+
b1000 $
b1000 #
b0 *
b0 )
0%
#16
0+
1&
#17
1+
b100 $
b100 #
b1 *
b1 )
b100 (
b1010 '
#18
0+
#19
1+
b1000 #
b0 )
b1 (
b0 '
#20
0+
0&
1%
#21
1+
b100 #
b1 )
#22
0+
#23
1+
b1000 $
b1000 #
b0 *
b0 )
#24
0+
1&
#25
1+
b100 $
b100 #
b1 *
b1 )
b100 (
b1010 '
0%
#26
0+
#27
1+
b1000 #
b0 )
b1 (
b0 '
#28
0+
0&
#29
1+
b100 #
b1 )
#30
0+
1%
#31
1+
b1000 $
b1000 #
b0 *
b0 )
#32
0+
1&
#33
1+
b100 $
b100 #
b1 *
b1 )
b100 (
b1010 '
#34
0+
#35
1+
b1000 #
b0 )
b1 (
b0 '
0%
#36
0+
0&
#37
1+
b100 #
b1 )
#38
0+
#39
1+
b1000 $
b1000 #
b0 *
b0 )
#40
0+
1&
1%
#41
1+
b100 $
b100 #
b1 *
b1 )
b100 (
b1010 '
#42
0+
#43
1+
b1000 #
b0 )
b1 (
b0 '
#44
0+
0&
#45
1+
b100 #
b1 )
0%
#46
0+
#47
1+
b1000 $
b1000 #
b0 *
b0 )
#48
0+
1&
#49
1+
b100 $
b100 #
b1 *
b1 )
b100 (
b1010 '
#50
0+
1%
#51
1+
b1000 #
b0 )
b1 (
b0 '
#52
0+
0&
#53
1+
b100 #
b1 )
#54
0+
#55
1+
b1000 $
b1000 #
b0 *
b0 )
0%
#56
0+
1&
#57
1+
b100 $
b100 #
b1 *
b1 )
b100 (
b1010 '
#58
0+
#59
1+
b1000 #
b0 )
b1 (
b0 '
#60
0+
0&
1%
#61
1+
b100 #
b1 )
#62
0+
#63
1+
b1000 $
b1000 #
b0 *
b0 )
#64
0+
1&
#65
1+
b100 $
b100 #
b1 *
b1 )
b100 (
b1010 '
0%
#66
0+
#67
1+
b1000 #
b0 )
b1 (
b0 '
#68
0+
0&
#69
1+
b100 #
b1 )
#70
0+
1%
#71
1+
b1000 $
b1000 #
b0 *
b0 )
#72
0+
1&
#73
1+
b100 $
b100 #
b1 *
b1 )
b100 (
b1010 '
#74
0+
#75
1+
b1000 #
b0 )
b1 (
b0 '
0%
#76
0+
0&
#77
1+
b100 #
b1 )
#78
0+
#79
1+
b1000 $
b1000 #
b0 *
b0 )
#80
0+
1&
1%
#81
1+
b100 $
b100 #
b1 *
b1 )
b100 (
b1010 '
#82
0+
#83
1+
b1000 #
b0 )
b1 (
b0 '
#84
0+
0&
#85
1+
b100 #
b1 )
0%
#86
0+
#87
1+
b1000 $
b1000 #
b0 *
b0 )
#88
0+
1&
#89
1+
b100 $
b100 #
b1 *
b1 )
b100 (
b1010 '
#90
0+
1%
#91
1+
b1000 #
b0 )
b1 (
b0 '
#92
0+
0&
#93
1+
b100 #
b1 )
#94
0+
#95
1+
b1000 $
b1000 #
b0 *
b0 )
0%
#96
0+
1&
#97
1+
b100 $
b100 #
b1 *
b1 )
b100 (
b1010 '
#98
0+
#99
1+
b1000 #
b0 )
b1 (
b0 '
#100
0+
0&
1%
#101
b100 #
b1 )
#103
b1000 $
b1000 #
b0 *
b0 )
#105
b100 $
b100 #
b1 *
b1 )
b100 (
b1010 '
