<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1242" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1242{left:724px;bottom:68px;letter-spacing:0.12px;}
#t2_1242{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1242{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_1242{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_1242{left:69px;bottom:1083px;letter-spacing:0.19px;word-spacing:0.01px;}
#t6_1242{left:359px;bottom:930px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1242{left:69px;bottom:842px;letter-spacing:0.13px;}
#t8_1242{left:69px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t9_1242{left:69px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1242{left:69px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#tb_1242{left:69px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tc_1242{left:234px;bottom:774px;}
#td_1242{left:246px;bottom:767px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#te_1242{left:69px;bottom:750px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_1242{left:69px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tg_1242{left:69px;bottom:709px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_1242{left:69px;bottom:692px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_1242{left:69px;bottom:675px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_1242{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_1242{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_1242{left:69px;bottom:617px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tm_1242{left:69px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tn_1242{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_1242{left:69px;bottom:567px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tp_1242{left:69px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_1242{left:69px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_1242{left:69px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_1242{left:69px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_1242{left:69px;bottom:444px;letter-spacing:0.13px;}
#tu_1242{left:69px;bottom:420px;letter-spacing:-0.12px;}
#tv_1242{left:69px;bottom:380px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tw_1242{left:127px;bottom:380px;letter-spacing:0.11px;}
#tx_1242{left:147px;bottom:380px;letter-spacing:0.12px;word-spacing:-0.07px;}
#ty_1242{left:69px;bottom:356px;letter-spacing:-0.13px;}
#tz_1242{left:69px;bottom:316px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t10_1242{left:69px;bottom:295px;letter-spacing:-0.17px;}
#t11_1242{left:210px;bottom:295px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t12_1242{left:210px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_1242{left:74px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t14_1242{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t15_1242{left:394px;bottom:1065px;letter-spacing:-0.13px;}
#t16_1242{left:394px;bottom:1050px;letter-spacing:-0.18px;}
#t17_1242{left:432px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t18_1242{left:432px;bottom:1050px;letter-spacing:-0.13px;}
#t19_1242{left:432px;bottom:1034px;letter-spacing:-0.15px;}
#t1a_1242{left:505px;bottom:1065px;letter-spacing:-0.12px;}
#t1b_1242{left:505px;bottom:1050px;letter-spacing:-0.12px;}
#t1c_1242{left:505px;bottom:1034px;letter-spacing:-0.12px;}
#t1d_1242{left:577px;bottom:1065px;letter-spacing:-0.12px;}
#t1e_1242{left:74px;bottom:1011px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_1242{left:74px;bottom:990px;letter-spacing:-0.15px;}
#t1g_1242{left:394px;bottom:1011px;letter-spacing:-0.19px;}
#t1h_1242{left:432px;bottom:1011px;letter-spacing:-0.11px;}
#t1i_1242{left:505px;bottom:1011px;letter-spacing:-0.17px;}
#t1j_1242{left:577px;bottom:1011px;letter-spacing:-0.11px;}
#t1k_1242{left:90px;bottom:909px;letter-spacing:-0.14px;}
#t1l_1242{left:206px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1m_1242{left:382px;bottom:909px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1n_1242{left:557px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1o_1242{left:731px;bottom:909px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1p_1242{left:101px;bottom:885px;letter-spacing:-0.18px;}
#t1q_1242{left:227px;bottom:885px;letter-spacing:-0.12px;}
#t1r_1242{left:403px;bottom:885px;letter-spacing:-0.17px;}
#t1s_1242{left:578px;bottom:885px;letter-spacing:-0.12px;}
#t1t_1242{left:752px;bottom:885px;letter-spacing:-0.13px;}
#t1u_1242{left:69px;bottom:116px;letter-spacing:-0.12px;}
#t1v_1242{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_1242{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1242{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1242{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1242{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1242{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1242{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_1242{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1242{font-size:15px;font-family:Symbol_b5z;color:#0860A8;}
.s9_1242{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1242" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1242Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1242" style="-webkit-user-select: none;"><object width="935" height="1210" data="1242/1242.svg" type="image/svg+xml" id="pdf1242" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1242" class="t s1_1242">MFENCE—Memory Fence </span>
<span id="t2_1242" class="t s2_1242">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1242" class="t s1_1242">4-22 </span><span id="t4_1242" class="t s1_1242">Vol. 2B </span>
<span id="t5_1242" class="t s3_1242">MFENCE—Memory Fence </span>
<span id="t6_1242" class="t s4_1242">Instruction Operand Encoding </span>
<span id="t7_1242" class="t s4_1242">Description </span>
<span id="t8_1242" class="t s5_1242">Performs a serializing operation on all load-from-memory and store-to-memory instructions that were issued prior </span>
<span id="t9_1242" class="t s5_1242">the MFENCE instruction. This serializing operation guarantees that every load and store instruction that precedes </span>
<span id="ta_1242" class="t s5_1242">the MFENCE instruction in program order becomes globally visible before any load or store instruction that follows </span>
<span id="tb_1242" class="t s5_1242">the MFENCE instruction. </span>
<span id="tc_1242" class="t s6_1242">1 </span>
<span id="td_1242" class="t s5_1242">The MFENCE instruction is ordered with respect to all load and store instructions, other </span>
<span id="te_1242" class="t s5_1242">MFENCE instructions, any LFENCE and SFENCE instructions, and any serializing instructions (such as the CPUID </span>
<span id="tf_1242" class="t s5_1242">instruction). MFENCE does not serialize the instruction stream. </span>
<span id="tg_1242" class="t s5_1242">Weakly ordered memory types can be used to achieve higher processor performance through such techniques as </span>
<span id="th_1242" class="t s5_1242">out-of-order issue, speculative reads, write-combining, and write-collapsing. The degree to which a consumer of </span>
<span id="ti_1242" class="t s5_1242">data recognizes or knows that the data is weakly ordered varies among applications and may be unknown to the </span>
<span id="tj_1242" class="t s5_1242">producer of this data. The MFENCE instruction provides a performance-efficient way of ensuring load and store </span>
<span id="tk_1242" class="t s5_1242">ordering between routines that produce weakly-ordered results and routines that consume that data. </span>
<span id="tl_1242" class="t s5_1242">Processors are free to fetch and cache data speculatively from regions of system memory that use the WB, WC, and </span>
<span id="tm_1242" class="t s5_1242">WT memory types. This speculative fetching can occur at any time and is not tied to instruction execution. Thus, it </span>
<span id="tn_1242" class="t s5_1242">is not ordered with respect to executions of the MFENCE instruction; data can be brought into the caches specula- </span>
<span id="to_1242" class="t s5_1242">tively just before, during, or after the execution of an MFENCE instruction. </span>
<span id="tp_1242" class="t s5_1242">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="tq_1242" class="t s5_1242">Specification of the instruction's opcode above indicates a ModR/M byte of F0. For this instruction, the processor </span>
<span id="tr_1242" class="t s5_1242">ignores the r/m field of the ModR/M byte. Thus, MFENCE is encoded by any opcode of the form 0F AE Fx, where x </span>
<span id="ts_1242" class="t s5_1242">is in the range 0-7. </span>
<span id="tt_1242" class="t s4_1242">Operation </span>
<span id="tu_1242" class="t s7_1242">Wait_On_Following_Loads_And_Stores_Until(preceding_loads_and_stores_globally_visible); </span>
<span id="tv_1242" class="t s4_1242">Intel C/C</span><span id="tw_1242" class="t s8_1242">++ </span><span id="tx_1242" class="t s4_1242">Compiler Intrinsic Equivalent </span>
<span id="ty_1242" class="t s7_1242">void _mm_mfence(void) </span>
<span id="tz_1242" class="t s4_1242">Exceptions (All Modes of Operation) </span>
<span id="t10_1242" class="t s5_1242">#UD </span><span id="t11_1242" class="t s5_1242">If CPUID.01H:EDX.SSE2[bit 26] = 0. </span>
<span id="t12_1242" class="t s5_1242">If the LOCK prefix is used. </span>
<span id="t13_1242" class="t s9_1242">Opcode / </span>
<span id="t14_1242" class="t s9_1242">Instruction </span>
<span id="t15_1242" class="t s9_1242">Op/ </span>
<span id="t16_1242" class="t s9_1242">En </span>
<span id="t17_1242" class="t s9_1242">64/32 bit </span>
<span id="t18_1242" class="t s9_1242">Mode </span>
<span id="t19_1242" class="t s9_1242">Support </span>
<span id="t1a_1242" class="t s9_1242">CPUID </span>
<span id="t1b_1242" class="t s9_1242">Feature </span>
<span id="t1c_1242" class="t s9_1242">Flag </span>
<span id="t1d_1242" class="t s9_1242">Description </span>
<span id="t1e_1242" class="t s7_1242">NP 0F AE F0 </span>
<span id="t1f_1242" class="t s7_1242">MFENCE </span>
<span id="t1g_1242" class="t s7_1242">ZO </span><span id="t1h_1242" class="t s7_1242">V/V </span><span id="t1i_1242" class="t s7_1242">SSE2 </span><span id="t1j_1242" class="t s7_1242">Serializes load and store operations. </span>
<span id="t1k_1242" class="t s9_1242">Op/En </span><span id="t1l_1242" class="t s9_1242">Operand 1 </span><span id="t1m_1242" class="t s9_1242">Operand 2 </span><span id="t1n_1242" class="t s9_1242">Operand 3 </span><span id="t1o_1242" class="t s9_1242">Operand 4 </span>
<span id="t1p_1242" class="t s7_1242">ZO </span><span id="t1q_1242" class="t s7_1242">N/A </span><span id="t1r_1242" class="t s7_1242">N/A </span><span id="t1s_1242" class="t s7_1242">N/A </span><span id="t1t_1242" class="t s7_1242">N/A </span>
<span id="t1u_1242" class="t s7_1242">1. </span><span id="t1v_1242" class="t s7_1242">A load instruction is considered to become globally visible when the value to be loaded into its destination register is determined. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
