# Specify Global Variables
simClockPeriod : &SIM_CLK_PERIOD "CLOCK_PERIOD=2.00"
simOptions: &SIM_OPTIONS
  - "-notice"
  - "-line"
  - "+lint=all,noVCDE,noONGS,noUI"
  - "+warn=noTMR"
  - "-error=PCWM-L"
  - "+v2k"
  - "-debug"
  - "+vcs+lic+wait"
  - "+vcs+initreg+random"
  #- "+define+no_cache_mem"
  - "+rad"
  - "-quiet"
  - "+define+DEBUG"
  - "+incdir+../../src"
  - "-sverilog"

simVerilogSrc: &SIM_VERILOG_SRC
  - "src/IF/IF_stage.v"
  - "src/EX/Branch_comp.v"
  - "src/EX/CSR_RegFile.v"
  - "src/EX/EX_stage.v"
  - "src/EX/immGen.v"
  - "src/EX/RegFile.v"
  - "src/EX/DMEM_write_control.v"
  - "src/WB/LDX.v"
  - "src/WB/WB_stage.v"
  - "src/ALU.v"
  - "src/MUX.v"
  - "src/control.v"
  - "src/hazard.v"
  - "src/adder.v"
  - "src/ALUdec.v"
  - "src/Riscv151.v"
  - "src/Memory151.v"
  - "src/ExtMemModel.v"
  - "src/no_cache_mem.v"
  - "src/Cache.v"
  - "src/riscv_top.v"
  - "src/riscv_arbiter.v"
  - "src/ALUTestbench.v"
  - "src/ALUTestVectorTestbench.v"
  - "src/riscv_test_harness.v"
  - "src/Riscv151_testbench.v"
  - "/home/ff/eecs151/verilog_lib/EECS151.v"
  - "/home/ff/eecs151/verilog_lib/SRAM.v"
  # Add more files here if you need

#tb_name: &TB_NAME "ALUTestbench"
#tb_name: &TB_NAME "ALUTestVectorTestbench"
#tb_name: &TB_NAME "Riscv151_testbench.v"
tb_name: &TB_NAME "rocketTestHarness"

# RTL Simulation Variables
sim.inputs:
  input_files: *SIM_VERILOG_SRC
  timescale:   "1ns/1ps"
  options:     *SIM_OPTIONS
  top_module:  *TB_NAME
  tb_name:     *TB_NAME
  defines: 
    - *SIM_CLK_PERIOD
  execute_sim: true

