Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 05:43:13 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1910)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2723)
5. checking no_input_delay (6)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1910)
---------------------------
 There are 955 register/latch pins with no clock driven by root clock pin: game/slowclk/M_ctr_q_reg[24]/Q (HIGH)

 There are 955 register/latch pins with no clock driven by root clock pin: game/slowclkedge/M_last_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2723)
---------------------------------------------------
 There are 2723 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.439        0.000                      0                  435        0.197        0.000                      0                  435        4.500        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.439        0.000                      0                  435        0.197        0.000                      0                  435        4.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.040ns (25.034%)  route 3.114ns (74.966%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.638     5.222    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X64Y46         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.518     5.740 f  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.679     6.419    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]
    SLICE_X65Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1/O
                         net (fo=1, routed)           0.401     6.944    game/buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1_n_0
    SLICE_X65Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.717     7.786    game/buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.910 f  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.649     8.558    game/buttoncond_gen_0[2].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.150     8.708 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__3/O
                         net (fo=20, routed)          0.668     9.377    game/buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__3_n_0
    SLICE_X64Y46         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519    14.924    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X64Y46         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism              0.298    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X64Y46         FDRE (Setup_fdre_C_CE)      -0.371    14.816    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.040ns (25.034%)  route 3.114ns (74.966%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.638     5.222    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X64Y46         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.518     5.740 f  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.679     6.419    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]
    SLICE_X65Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1/O
                         net (fo=1, routed)           0.401     6.944    game/buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1_n_0
    SLICE_X65Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.717     7.786    game/buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.910 f  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.649     8.558    game/buttoncond_gen_0[2].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.150     8.708 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__3/O
                         net (fo=20, routed)          0.668     9.377    game/buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__3_n_0
    SLICE_X64Y46         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519    14.924    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X64Y46         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism              0.298    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X64Y46         FDRE (Setup_fdre_C_CE)      -0.371    14.816    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.040ns (25.034%)  route 3.114ns (74.966%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.638     5.222    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X64Y46         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.518     5.740 f  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.679     6.419    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]
    SLICE_X65Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1/O
                         net (fo=1, routed)           0.401     6.944    game/buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1_n_0
    SLICE_X65Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.717     7.786    game/buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.910 f  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.649     8.558    game/buttoncond_gen_0[2].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.150     8.708 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__3/O
                         net (fo=20, routed)          0.668     9.377    game/buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__3_n_0
    SLICE_X64Y46         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519    14.924    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X64Y46         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism              0.298    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X64Y46         FDRE (Setup_fdre_C_CE)      -0.371    14.816    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.040ns (25.034%)  route 3.114ns (74.966%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.638     5.222    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X64Y46         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.518     5.740 f  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.679     6.419    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]
    SLICE_X65Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1/O
                         net (fo=1, routed)           0.401     6.944    game/buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1_n_0
    SLICE_X65Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.717     7.786    game/buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.910 f  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.649     8.558    game/buttoncond_gen_0[2].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.150     8.708 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__3/O
                         net (fo=20, routed)          0.668     9.377    game/buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__3_n_0
    SLICE_X64Y46         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519    14.924    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X64Y46         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism              0.298    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X64Y46         FDRE (Setup_fdre_C_CE)      -0.371    14.816    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.952ns (22.334%)  route 3.311ns (77.666%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.637     5.221    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.370    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X60Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.494 r  game/buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.801    game/buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.925 r  game/buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.732    game/buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  game/buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.282    game/buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X60Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.406 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          1.078     9.484    game/buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.518    14.923    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism              0.298    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.981    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.952ns (22.334%)  route 3.311ns (77.666%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.637     5.221    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.370    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X60Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.494 r  game/buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.801    game/buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.925 r  game/buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.732    game/buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  game/buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.282    game/buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X60Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.406 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          1.078     9.484    game/buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.518    14.923    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism              0.298    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.981    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.952ns (22.334%)  route 3.311ns (77.666%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.637     5.221    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.370    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X60Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.494 r  game/buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.801    game/buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.925 r  game/buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.732    game/buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  game/buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.282    game/buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X60Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.406 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          1.078     9.484    game/buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.518    14.923    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism              0.298    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.981    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.952ns (22.334%)  route 3.311ns (77.666%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.637     5.221    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.370    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X60Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.494 r  game/buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.801    game/buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.925 r  game/buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.732    game/buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  game/buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.282    game/buttoncond_gen_0[0].buttoncond/M_buttoncond_out[0]
    SLICE_X60Y43         LUT1 (Prop_lut1_I0_O)        0.124     8.406 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          1.078     9.484    game/buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.518    14.923    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism              0.298    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.981    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.040ns (25.906%)  route 2.975ns (74.094%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.638     5.222    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X64Y46         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.518     5.740 f  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.679     6.419    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]
    SLICE_X65Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1/O
                         net (fo=1, routed)           0.401     6.944    game/buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1_n_0
    SLICE_X65Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.717     7.786    game/buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.910 f  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.649     8.558    game/buttoncond_gen_0[2].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.150     8.708 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__3/O
                         net (fo=20, routed)          0.529     9.237    game/buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__3_n_0
    SLICE_X64Y45         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519    14.924    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X64Y45         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X64Y45         FDRE (Setup_fdre_C_CE)      -0.371    14.791    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.040ns (25.906%)  route 2.975ns (74.094%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.638     5.222    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X64Y46         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.518     5.740 f  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.679     6.419    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]
    SLICE_X65Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1/O
                         net (fo=1, routed)           0.401     6.944    game/buttoncond_gen_0[2].buttoncond/M_last_q_i_4__1_n_0
    SLICE_X65Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.717     7.786    game/buttoncond_gen_0[2].buttoncond/M_last_q_i_2__1_n_0
    SLICE_X65Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.910 f  game/buttoncond_gen_0[2].buttoncond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.649     8.558    game/buttoncond_gen_0[2].buttoncond/M_buttoncond_out[0]
    SLICE_X63Y43         LUT1 (Prop_lut1_I0_O)        0.150     8.708 r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__3/O
                         net (fo=20, routed)          0.529     9.237    game/buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__3_n_0
    SLICE_X64Y45         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.519    14.924    game/buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X64Y45         FDRE                                         r  game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X64Y45         FDRE (Setup_fdre_C_CE)      -0.371    14.791    game/buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 game/slowclk/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/slowclkedge/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.970%)  route 0.141ns (50.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.508    game/slowclk/CLK
    SLICE_X36Y48         FDRE                                         r  game/slowclk/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game/slowclk/M_ctr_q_reg[24]/Q
                         net (fo=3, routed)           0.141     1.790    game/slowclkedge/S[0]
    SLICE_X37Y46         FDRE                                         r  game/slowclkedge/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.832     2.022    game/slowclkedge/CLK
    SLICE_X37Y46         FDRE                                         r  game/slowclkedge/M_last_q_reg/C
                         clock pessimism             -0.499     1.523    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.070     1.593    game/slowclkedge/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.593     1.537    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y42         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.795    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X61Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.903    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X61Y42         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.863     2.053    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y42         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X61Y42         FDRE (Hold_fdre_C_D)         0.105     1.642    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.566     1.510    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y43         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.770    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.878    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__2_n_4
    SLICE_X55Y43         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.837     2.027    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y43         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.510    
    SLICE_X55Y43         FDRE (Hold_fdre_C_D)         0.105     1.615    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.566     1.510    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y44         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.770    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.878    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__2_n_4
    SLICE_X55Y44         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.837     2.027    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y44         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.510    
    SLICE_X55Y44         FDRE (Hold_fdre_C_D)         0.105     1.615    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.566     1.510    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y45         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.770    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.878    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__2_n_4
    SLICE_X55Y45         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.837     2.027    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y45         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.510    
    SLICE_X55Y45         FDRE (Hold_fdre_C_D)         0.105     1.615    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.594     1.538    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y44         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.798    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.906    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X61Y44         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.864     2.054    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y44         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X61Y44         FDRE (Hold_fdre_C_D)         0.105     1.643    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.594     1.538    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y45         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.798    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.906    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X61Y45         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.864     2.054    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y45         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X61Y45         FDRE (Hold_fdre_C_D)         0.105     1.643    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.594     1.538    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.798    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.906    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1__1_n_4
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.864     2.054    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y46         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.105     1.643    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.594     1.538    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y43         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.798    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.906    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X61Y43         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.864     2.054    game/buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X61Y43         FDRE                                         r  game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X61Y43         FDRE (Hold_fdre_C_D)         0.105     1.643    game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.565     1.509    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y41         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.769    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.877    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0_n_4
    SLICE_X55Y41         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.836     2.026    game/buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y41         FDRE                                         r  game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.105     1.614    game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y42   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y46   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y46   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   game/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   game/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y43   game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y43   game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y44   game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y44   game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y44   game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y44   game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y45   game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y45   game/buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y46   game/buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C



