[{"commit":{"message":"Add an assertion for patchable jals' alignment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"}],"sha":"37899306bf51d2c3560842876d3ff75384d5f8f0"},{"commit":{"message":"Polish comments: remove the 'RVC:' prefix"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/register_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"e5d89f43dd839f424e7a7de68fa49ca7b732a4c7"},{"commit":{"message":"Polish `nmethod_entry_barrier` and RISC-V CAS related comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"}],"sha":"4d1abfc2935fc88ba0a6feb9eeab7b5a80e0f5c9"},{"commit":{"message":"Remove `nmethod_entry_barrier`-related things"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"}],"sha":"03b947f50b4071c8f291628627fa2911b0f9f6a5"},{"commit":{"message":"Split c_ldsp and c_fldsp"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"807513de865f3da15705bfcad1c7df5319b1e2c2"},{"commit":{"message":"Remove useless and polish comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"7accc38e411d801aa26d10d765a73338ebd7ecec"},{"commit":{"message":"Move RVC code to the proper location after rebasing (#42)"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"206956774216333b9e83c0ab8dd46742dc5cf14a"},{"commit":{"message":"Rename misc functions and change the positions of some comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"}],"sha":"b9b3632e688746c35eb22d0ed96841317af09785"},{"commit":{"message":"Remove remaining macros as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"8daf01f6a12508e281397376473c92f3635939b2"},{"commit":{"message":"Remain an 'minimum_alignment' unchanged"},"files":[],"sha":"d915c7bc7f99307443f5de349992679968d28f4e"},{"commit":{"message":"Manually inline all macros into functions as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"654000f6c8f38c76fb4da401356e876334c73b7b"},{"commit":{"message":"Remove assembler_riscv_c.hpp as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"3a8adfa93987b2b477468112564686916358e4a2"},{"commit":{"message":"Remove COMPRESSIBLE & NOT_COMPRESSIBLE macros by adding one layer as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"b2e3ac5e262fa73ff1d29666ce0e3d45cc1e5c1c"},{"commit":{"message":"Fix remaining CEXT -> RVC"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"a74cbebad248ce84446de9f6e107ab0db10a14c2"},{"commit":{"message":"Remove Alignment-related changes as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"}],"sha":"f152578bbea792cab8726bae3e216ea069523209"},{"commit":{"message":"Update licenses to the new year"},"files":[],"sha":"4ddf759d4f0c2886eaa25b0b0db7942492a85193"},{"commit":{"message":"Cover most RVC instructions by using CompressibleRegion to cover minimal functions in C2"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"ce8866db4d1b52ee82082a54a913253020aeb779"},{"commit":{"message":"Revise as proposed comments, including\n- Fix macros in assembler_riscv_c.hpp\n- Remove UncompressibleRegion\n- Modify comments\n- Change names: C-Ext to RVC"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/register_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"4254d3e12095a6831a32b8edc1819f80ad5407aa"},{"commit":{"message":"Enable RVC instructions (based on the basic patch)"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"f68f2cb6f9dacf2e52215222e829289f714b4302"},{"commit":{"message":"RVC: basic instruction set"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/register_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"d1178a65468d1ad2c909825b66b50d6b16e97707"}]