* ******************************************************************************

* iCEcube Report

* Version:            2015.04.27409

* Build Date:         May 27 2015 15:59:13

* File Generated:     Feb 6 2017 17:38:59

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 8 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX4K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  1865
    LUTs:                 2929
    RAMs:                 15
    IOBs:                 66
    GBs:                  8
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 2993/3520
        Combinational Logic Cells: 1128     out of   3520      32.0455%
        Sequential Logic Cells:    1865     out of   3520      52.983%
        Logic Tiles:               440      out of   440       100%
    Registers: 
        Logic Registers:           1865     out of   3520      52.983%
        IO Registers:              13       out of   880       1.47727
    Block RAMs:                    15       out of   20        75%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                4        out of   107       3.73832%
        Output Pins:               38       out of   107       35.514%
        InOut Pins:                24       out of   107       22.4299%
    Global Buffers:                8        out of   8         100%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 19       out of   28        67.8571%
    Bank 1: 12       out of   29        41.3793%
    Bank 0: 19       out of   27        70.3704%
    Bank 2: 16       out of   23        69.5652%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------                                    -----------   
    49          Input      SB_LVCMOS    Yes      2        Simple Input                                   clk_100m      
    78          Input      SB_LVCMOS    Yes      1        Simple Input                                   pi_spi_ce[1]  
    79          Input      SB_LVCMOS    Yes      1        Simple Input                                   pi_spi_sck    
    90          Input      SB_LVCMOS    Yes      1        Simple Input                                   pi_spi_mosi   

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------                                    -----------   
    2           Output     SB_LVCMOS    Yes      3        Simple Output                                  sram_a[9]     
    3           Output     SB_LVCMOS    Yes      3        Simple Output                                  sram_a[8]     
    4           Output     SB_LVCMOS    Yes      3        Simple Output                                  sram_a[7]     
    7           Output     SB_LVCMOS    Yes      3        Output Tristatable by Enable                   rsvd[0]       
    8           Output     SB_LVCMOS    Yes      3        Output Tristatable by Enable                   rsvd[1]       
    9           Output     SB_LVCMOS    Yes      3        Simple Output                                  sram_a[6]     
    10          Output     SB_LVCMOS    Yes      3        Simple Output                                  sram_a[5]     
    11          Output     SB_LVCMOS    Yes      3        Simple Output                                  sram_we_l     
    23          Output     SB_LVCMOS    No       3        Output Tristatable by Enable                   rsvd[5]       
    24          Output     SB_LVCMOS    Yes      3        Output Tristatable by Enable                   sram_ce_l     
    25          Output     SB_LVCMOS    Yes      3        Simple Output                                  sram_a[4]     
    26          Output     SB_LVCMOS    Yes      3        Output Tristatable by Enable                   rsvd[2]       
    28          Output     SB_LVCMOS    Yes      3        Output Tristatable by Enable                   rsvd[3]       
    29          Output     SB_LVCMOS    Yes      3        Output Tristatable by Enable                   rsvd[4]       
    31          Output     SB_LVCMOS    Yes      3        Simple Output                                  sram_a[3]     
    32          Output     SB_LVCMOS    Yes      3        Simple Output                                  sram_a[2]     
    33          Output     SB_LVCMOS    Yes      3        Simple Output                                  sram_a[1]     
    34          Output     SB_LVCMOS    Yes      3        Simple Output                                  sram_a[0]     
    60          Output     SB_LVCMOS    Yes      2        Simple Output                                  sram_a[16]    
    61          Output     SB_LVCMOS    Yes      2        Simple Output                                  sram_a[17]    
    62          Output     SB_LVCMOS    Yes      2        Simple Output                                  sram_a[15]    
    75          Output     SB_LVCMOS    Yes      1        Output Tristatable by Enable                   sram_ub_l     
    76          Output     SB_LVCMOS    Yes      1        Simple Output                                  sram_oe_l     
    81          Output     SB_LVCMOS    Yes      1        Output Tristatable by Enable                   sram_lb_l     
    87          Output     SB_LVCMOS    Yes      1        Simple Output                                  pi_spi_miso   
    102         Output     SB_LVCMOS    Yes      1        Simple Output                                  sram_a[14]    
    104         Output     SB_LVCMOS    Yes      1        Simple Output                                  sram_a[13]    
    105         Output     SB_LVCMOS    Yes      1        Simple Output                                  sram_a[12]    
    106         Output     SB_LVCMOS    Yes      1        Simple Output                                  sram_a[11]    
    107         Output     SB_LVCMOS    Yes      1        Simple Output                                  sram_a[10]    
    110         Output     SB_LVCMOS    Yes      0        Simple Output                                  ok_led        
    116         Output     SB_LVCMOS    Yes      0        Output Tristatable by Enable                   xtra_a[2]     
    117         Output     SB_LVCMOS    Yes      0        Output Tristatable by Enable                   xtra_a[3]     
    118         Output     SB_LVCMOS    Yes      0        Output Tristatable by Enable                   xtra_a[4]     
    119         Output     SB_LVCMOS    Yes      0        Output Tristatable by Enable                   ftdi_wo       
    120         Output     SB_LVCMOS    Yes      0        Output Tristatable by Enable                   xtra_a[0]     
    121         Output     SB_LVCMOS    Yes      0        Output Tristatable by Enable                   xtra_a[1]     
    124         Output     SB_LVCMOS    Yes      0        Output Tristatable by Enable                   ftdi_ro       

    Inoutput Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------                                    -----------   
    1           InOut      SB_LVCMOS    Yes      3        Simple Input Output Tristatable by Enable      gpio_pin[20]  
    37          InOut      SB_LVCMOS    Yes      2        Input Registered Output Tristatable by Enable  gpio_pin[19]  
    38          InOut      SB_LVCMOS    Yes      2        Input Registered Output Tristatable by Enable  gpio_pin[18]  
    39          InOut      SB_LVCMOS    Yes      2        Input Registered Output Tristatable by Enable  gpio_pin[17]  
    41          InOut      SB_LVCMOS    Yes      2        Input Registered Output Tristatable by Enable  gpio_pin[16]  
    42          InOut      SB_LVCMOS    Yes      2        Simple Input Output Tristatable by Enable      gpio_pin[14]  
    43          InOut      SB_LVCMOS    Yes      2        Simple Input Output Tristatable by Enable      gpio_pin[15]  
    44          InOut      SB_LVCMOS    Yes      2        Simple Input Output Tristatable by Enable      gpio_pin[12]  
    45          InOut      SB_LVCMOS    Yes      2        Simple Input Output Tristatable by Enable      gpio_pin[13]  
    47          InOut      SB_LVCMOS    Yes      2        Simple Input Output Tristatable by Enable      gpio_pin[10]  
    48          InOut      SB_LVCMOS    Yes      2        Simple Input Output Tristatable by Enable      gpio_pin[11]  
    55          InOut      SB_LVCMOS    Yes      2        Simple Input Output Tristatable by Enable      gpio_pin[8]   
    56          InOut      SB_LVCMOS    Yes      2        Simple Input Output Tristatable by Enable      gpio_pin[9]   
    130         InOut      SB_LVCMOS    Yes      0        Input Registered Output Tristatable by Enable  gpio_pin[7]   
    134         InOut      SB_LVCMOS    Yes      0        Input Registered Output Tristatable by Enable  gpio_pin[6]   
    135         InOut      SB_LVCMOS    Yes      0        Simple Input Output Tristatable by Enable      gpio_pin[5]   
    136         InOut      SB_LVCMOS    Yes      0        Input Registered Output Tristatable by Enable  gpio_pin[4]   
    137         InOut      SB_LVCMOS    Yes      0        Simple Input Output Tristatable by Enable      gpio_pin[3]   
    138         InOut      SB_LVCMOS    Yes      0        Input Registered Output Tristatable by Enable  gpio_pin[2]   
    139         InOut      SB_LVCMOS    Yes      0        Input Registered Output Tristatable by Enable  gpio_pin[1]   
    141         InOut      SB_LVCMOS    Yes      0        Input Registered Output Tristatable by Enable  gpio_pin[0]   
    142         InOut      SB_LVCMOS    Yes      0        Input Registered Output Tristatable by Enable  gpio_pin[23]  
    143         InOut      SB_LVCMOS    Yes      0        Input Registered Output Tristatable by Enable  gpio_pin[22]  
    144         InOut      SB_LVCMOS    Yes      0        Input Registered Output Tristatable by Enable  gpio_pin[21]  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name                             
    -------------  -------  ---------  ------  -----------                             
    0              2                   81      pi_spi_sckz                             
    1              0                   37      u_mesa_core.rx_loc_rdy_g                
    3              3                   71      u_mesa_pi_spi.id_bit_cnt10_g            
    4              0                   104     u_mesa_pi_spi.rd_rdy_xfer_wide_g        
    5              2                   36      lb_rd_rdy_g                             
    6              3                   52      u_core.u_sump2.N_96_i_g                 
    2              1                   1794    clk_100m_tree                           
    7              1                   33      u_mesa_core.u_mesa2lb.lb_wr_0_sqmuxa_g  
