{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576814285587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576814285587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 11:58:05 2019 " "Processing started: Fri Dec 20 11:58:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576814285587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576814285587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576814285587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576814286019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "destination.v 1 1 " "Found 1 design units, including 1 entities, in source file destination.v" { { "Info" "ISGN_ENTITY_NAME" "1 destination " "Found entity 1: destination" {  } { { "destination.v" "" { Text "G:/final/destination.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814286092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814286092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "call.v 1 1 " "Found 1 design units, including 1 entities, in source file call.v" { { "Info" "ISGN_ENTITY_NAME" "1 call " "Found entity 1: call" {  } { { "call.v" "" { Text "G:/final/call.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814286095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814286095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "floor.v(31) " "Verilog HDL information at floor.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "floor.v" "" { Text "G:/final/floor.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576814286096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor.v 1 1 " "Found 1 design units, including 1 entities, in source file floor.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor " "Found entity 1: floor" {  } { { "floor.v" "" { Text "G:/final/floor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814286097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814286097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop_run.v 1 1 " "Found 1 design units, including 1 entities, in source file stop_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 stop_run " "Found entity 1: stop_run" {  } { { "stop_run.v" "" { Text "G:/final/stop_run.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814286098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814286098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_down.v 1 1 " "Found 1 design units, including 1 entities, in source file up_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_down " "Found entity 1: up_down" {  } { { "up_down.v" "" { Text "G:/final/up_down.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814286100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814286100 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(6) " "Verilog HDL information at counter.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "G:/final/counter.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576814286102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "G:/final/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814286102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814286102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition.v 1 1 " "Found 1 design units, including 1 entities, in source file condition.v" { { "Info" "ISGN_ENTITY_NAME" "1 condition " "Found entity 1: condition" {  } { { "condition.v" "" { Text "G:/final/condition.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814286104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814286104 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(74) " "Verilog HDL information at control.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576814286106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "G:/final/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814286106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814286106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "G:/final/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814286108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814286108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlltst.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlltst.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlltst " "Found entity 1: controlltst" {  } { { "controlltst.bdf" "" { Schematic "G:/final/controlltst.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814286110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814286110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_deal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_deal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 data_deal " "Found entity 1: data_deal" {  } { { "data_deal.bdf" "" { Schematic "G:/final/data_deal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814286112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814286112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "request.bdf 1 1 " "Found 1 design units, including 1 entities, in source file request.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 request " "Found entity 1: request" {  } { { "request.bdf" "" { Schematic "G:/final/request.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814286113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814286113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file t2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 t2 " "Found entity 1: t2" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576814286114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576814286114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t2 " "Elaborating entity \"t2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576814286138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlltst controlltst:inst " "Elaborating entity \"controlltst\" for hierarchy \"controlltst:inst\"" {  } { { "t2.bdf" "inst" { Schematic "G:/final/t2.bdf" { { 192 288 480 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814286150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control controlltst:inst\|control:inst " "Elaborating entity \"control\" for hierarchy \"controlltst:inst\|control:inst\"" {  } { { "controlltst.bdf" "inst" { Schematic "G:/final/controlltst.bdf" { { 312 744 944 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814286152 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(76) " "Verilog HDL Case Statement warning at control.v(76): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "G:/final/control.v" 76 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"rst\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ce control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"ce\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop_r control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"stop_r\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ce_Count control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"ce_Count\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_Con control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"sel_Con\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_Floor control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"red_Floor\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "up_d control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"up_d\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_Floor control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"inc_Floor\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_Floor control.v(74) " "Inferred latch for \"inc_Floor\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "up_d control.v(74) " "Inferred latch for \"up_d\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_Floor control.v(74) " "Inferred latch for \"red_Floor\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_Con\[0\] control.v(74) " "Inferred latch for \"sel_Con\[0\]\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_Con\[1\] control.v(74) " "Inferred latch for \"sel_Con\[1\]\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ce_Count control.v(74) " "Inferred latch for \"ce_Count\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_r control.v(74) " "Inferred latch for \"stop_r\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ce control.v(74) " "Inferred latch for \"ce\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst control.v(74) " "Inferred latch for \"rst\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286153 "|t2|controlltst:inst|control:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter controlltst:inst\|counter:inst1 " "Elaborating entity \"counter\" for hierarchy \"controlltst:inst\|counter:inst1\"" {  } { { "controlltst.bdf" "inst1" { Schematic "G:/final/controlltst.bdf" { { 360 448 624 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814286154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condition condition:inst3 " "Elaborating entity \"condition\" for hierarchy \"condition:inst3\"" {  } { { "t2.bdf" "inst3" { Schematic "G:/final/t2.bdf" { { 200 1416 1608 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814286156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_deal data_deal:inst1 " "Elaborating entity \"data_deal\" for hierarchy \"data_deal:inst1\"" {  } { { "t2.bdf" "inst1" { Schematic "G:/final/t2.bdf" { { 192 800 992 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814286157 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "floor inst5 " "Block or symbol \"floor\" of instance \"inst5\" overlaps another block or symbol" {  } { { "data_deal.bdf" "" { Schematic "G:/final/data_deal.bdf" { { 72 512 712 184 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576814286158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stop_run data_deal:inst1\|stop_run:inst " "Elaborating entity \"stop_run\" for hierarchy \"data_deal:inst1\|stop_run:inst\"" {  } { { "data_deal.bdf" "inst" { Schematic "G:/final/data_deal.bdf" { { 192 520 704 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814286158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down data_deal:inst1\|up_down:inst1 " "Elaborating entity \"up_down\" for hierarchy \"data_deal:inst1\|up_down:inst1\"" {  } { { "data_deal.bdf" "inst1" { Schematic "G:/final/data_deal.bdf" { { 280 528 704 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814286160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor data_deal:inst1\|floor:inst5 " "Elaborating entity \"floor\" for hierarchy \"data_deal:inst1\|floor:inst5\"" {  } { { "data_deal.bdf" "inst5" { Schematic "G:/final/data_deal.bdf" { { 72 512 712 184 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814286161 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc floor.v(31) " "Verilog HDL Always Construct warning at floor.v(31): inferring latch(es) for variable \"inc\", which holds its previous value in one or more paths through the always construct" {  } { { "floor.v" "" { Text "G:/final/floor.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286161 "|floor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red floor.v(31) " "Verilog HDL Always Construct warning at floor.v(31): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "floor.v" "" { Text "G:/final/floor.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286162 "|floor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 floor.v(67) " "Verilog HDL assignment warning at floor.v(67): truncated value with size 32 to match size of target (2)" {  } { { "floor.v" "" { Text "G:/final/floor.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576814286162 "|floor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 floor.v(71) " "Verilog HDL assignment warning at floor.v(71): truncated value with size 32 to match size of target (2)" {  } { { "floor.v" "" { Text "G:/final/floor.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576814286162 "|floor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red floor.v(31) " "Inferred latch for \"red\" at floor.v(31)" {  } { { "floor.v" "" { Text "G:/final/floor.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286162 "|floor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc floor.v(31) " "Inferred latch for \"inc\" at floor.v(31)" {  } { { "floor.v" "" { Text "G:/final/floor.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286162 "|floor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "request request:inst2 " "Elaborating entity \"request\" for hierarchy \"request:inst2\"" {  } { { "t2.bdf" "inst2" { Schematic "G:/final/t2.bdf" { { 200 1144 1360 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814286163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "call request:inst2\|call:inst1 " "Elaborating entity \"call\" for hierarchy \"request:inst2\|call:inst1\"" {  } { { "request.bdf" "inst1" { Schematic "G:/final/request.bdf" { { 272 688 896 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814286164 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(7) " "Verilog HDL Always Construct warning at call.v(7): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286164 "|top|call:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(24) " "Verilog HDL Always Construct warning at call.v(24): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286164 "|top|call:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(41) " "Verilog HDL Always Construct warning at call.v(41): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286165 "|top|call:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(58) " "Verilog HDL Always Construct warning at call.v(58): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286165 "|top|call:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(75) " "Verilog HDL Always Construct warning at call.v(75): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286165 "|top|call:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(92) " "Verilog HDL Always Construct warning at call.v(92): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286165 "|top|call:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[5\] call.v(96) " "Inferred latch for \"get_call\[5\]\" at call.v(96)" {  } { { "call.v" "" { Text "G:/final/call.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286165 "|top|call:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[4\] call.v(79) " "Inferred latch for \"get_call\[4\]\" at call.v(79)" {  } { { "call.v" "" { Text "G:/final/call.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286165 "|top|call:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[3\] call.v(62) " "Inferred latch for \"get_call\[3\]\" at call.v(62)" {  } { { "call.v" "" { Text "G:/final/call.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286165 "|top|call:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[2\] call.v(45) " "Inferred latch for \"get_call\[2\]\" at call.v(45)" {  } { { "call.v" "" { Text "G:/final/call.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286165 "|top|call:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[1\] call.v(28) " "Inferred latch for \"get_call\[1\]\" at call.v(28)" {  } { { "call.v" "" { Text "G:/final/call.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286165 "|top|call:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[0\] call.v(11) " "Inferred latch for \"get_call\[0\]\" at call.v(11)" {  } { { "call.v" "" { Text "G:/final/call.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286165 "|top|call:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "destination request:inst2\|destination:inst " "Elaborating entity \"destination\" for hierarchy \"request:inst2\|destination:inst\"" {  } { { "request.bdf" "inst" { Schematic "G:/final/request.bdf" { { 160 696 912 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576814286166 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_dest destination.v(7) " "Verilog HDL Always Construct warning at destination.v(7): inferring latch(es) for variable \"get_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "destination.v" "" { Text "G:/final/destination.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286166 "|top|destination:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_dest destination.v(27) " "Verilog HDL Always Construct warning at destination.v(27): inferring latch(es) for variable \"get_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "destination.v" "" { Text "G:/final/destination.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286166 "|top|destination:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_dest destination.v(44) " "Verilog HDL Always Construct warning at destination.v(44): inferring latch(es) for variable \"get_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "destination.v" "" { Text "G:/final/destination.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286166 "|top|destination:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_dest destination.v(61) " "Verilog HDL Always Construct warning at destination.v(61): inferring latch(es) for variable \"get_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "destination.v" "" { Text "G:/final/destination.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576814286166 "|top|destination:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_dest\[3\] destination.v(65) " "Inferred latch for \"get_dest\[3\]\" at destination.v(65)" {  } { { "destination.v" "" { Text "G:/final/destination.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286166 "|top|destination:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_dest\[2\] destination.v(48) " "Inferred latch for \"get_dest\[2\]\" at destination.v(48)" {  } { { "destination.v" "" { Text "G:/final/destination.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286167 "|top|destination:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_dest\[1\] destination.v(31) " "Inferred latch for \"get_dest\[1\]\" at destination.v(31)" {  } { { "destination.v" "" { Text "G:/final/destination.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286167 "|top|destination:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_dest\[0\] destination.v(13) " "Inferred latch for \"get_dest\[0\]\" at destination.v(13)" {  } { { "destination.v" "" { Text "G:/final/destination.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576814286167 "|top|destination:inst4"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|inc_Floor " "Latch controlltst:inst\|control:inst\|inc_Floor has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[3\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286521 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|red_Floor " "Latch controlltst:inst\|control:inst\|red_Floor has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[3\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286521 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|ce " "Latch controlltst:inst\|control:inst\|ce has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[0\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286521 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|up_d " "Latch controlltst:inst\|control:inst\|up_d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[0\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286521 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|stop_r " "Latch controlltst:inst\|control:inst\|stop_r has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[0\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286521 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|rst " "Latch controlltst:inst\|control:inst\|rst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[3\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286521 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|call:inst1\|get_call\[5\] " "Latch request:inst2\|call:inst1\|get_call\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_call\[5\] " "Ports D and ENA on the latch are fed by the same signal set_call\[5\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call\[5..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286521 ""}  } { { "call.v" "" { Text "G:/final/call.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|call:inst1\|get_call\[4\] " "Latch request:inst2\|call:inst1\|get_call\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_call\[4\] " "Ports D and ENA on the latch are fed by the same signal set_call\[4\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call\[5..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286521 ""}  } { { "call.v" "" { Text "G:/final/call.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|call:inst1\|get_call\[3\] " "Latch request:inst2\|call:inst1\|get_call\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_call\[3\] " "Ports D and ENA on the latch are fed by the same signal set_call\[3\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call\[5..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286521 ""}  } { { "call.v" "" { Text "G:/final/call.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|call:inst1\|get_call\[2\] " "Latch request:inst2\|call:inst1\|get_call\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_call\[2\] " "Ports D and ENA on the latch are fed by the same signal set_call\[2\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call\[5..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286522 ""}  } { { "call.v" "" { Text "G:/final/call.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|call:inst1\|get_call\[1\] " "Latch request:inst2\|call:inst1\|get_call\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_call\[1\] " "Ports D and ENA on the latch are fed by the same signal set_call\[1\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call\[5..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286522 ""}  } { { "call.v" "" { Text "G:/final/call.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|call:inst1\|get_call\[0\] " "Latch request:inst2\|call:inst1\|get_call\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_call\[0\] " "Ports D and ENA on the latch are fed by the same signal set_call\[0\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 176 736 904 192 "set_call\[5..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286522 ""}  } { { "call.v" "" { Text "G:/final/call.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|destination:inst\|get_dest\[3\] " "Latch request:inst2\|destination:inst\|get_dest\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_dest\[3\] " "Ports D and ENA on the latch are fed by the same signal set_dest\[3\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 160 744 920 176 "set_dest\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286522 ""}  } { { "destination.v" "" { Text "G:/final/destination.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|destination:inst\|get_dest\[2\] " "Latch request:inst2\|destination:inst\|get_dest\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_dest\[2\] " "Ports D and ENA on the latch are fed by the same signal set_dest\[2\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 160 744 920 176 "set_dest\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286522 ""}  } { { "destination.v" "" { Text "G:/final/destination.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|destination:inst\|get_dest\[1\] " "Latch request:inst2\|destination:inst\|get_dest\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_dest\[1\] " "Ports D and ENA on the latch are fed by the same signal set_dest\[1\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 160 744 920 176 "set_dest\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286522 ""}  } { { "destination.v" "" { Text "G:/final/destination.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "request:inst2\|destination:inst\|get_dest\[0\] " "Latch request:inst2\|destination:inst\|get_dest\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set_dest\[0\] " "Ports D and ENA on the latch are fed by the same signal set_dest\[0\]" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { { 160 744 920 176 "set_dest\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286522 ""}  } { { "destination.v" "" { Text "G:/final/destination.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|sel_Con\[0\] " "Latch controlltst:inst\|control:inst\|sel_Con\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[2\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286522 ""}  } { { "control.v" "" { Text "G:/final/control.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|sel_Con\[1\] " "Latch controlltst:inst\|control:inst\|sel_Con\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[2\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286522 ""}  } { { "control.v" "" { Text "G:/final/control.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlltst:inst\|control:inst\|ce_Count " "Latch controlltst:inst\|control:inst\|ce_Count has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlltst:inst\|control:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controlltst:inst\|control:inst\|state\[0\]" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576814286522 ""}  } { { "control.v" "" { Text "G:/final/control.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576814286522 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576814286639 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/final/output_files/final.map.smsg " "Generated suppressed messages file G:/final/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576814287008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576814287093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576814287093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576814287196 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576814287196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576814287196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576814287196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576814287241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 11:58:07 2019 " "Processing ended: Fri Dec 20 11:58:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576814287241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576814287241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576814287241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576814287241 ""}
