module alarm_reg(new_alarm_ms_hr,
                 new_alarm_ls_hr,
                 new_alarm_ms_min,
                 new_alarm_ls_min,
                 clock,
                 reset,
                 load_new_alarm,
                 alarm_time_ms_hr,
                 alarm_time_ls_hr,
                 alarm_time_ms_min,
                 alarm_time_ls_min);

    input [3:0] new_alarm_ms_hr,
                 new_alarm_ls_hr,
                 new_alarm_ms_min,
                 new_alarm_ls_min;

    input clock, reset, load_new_alam;

    output reg [3:0] alarm_time_ms_hr,
                 alarm_time_ls_hr,
                 alarm_time_ms_min,
                 alarm_time_ls_min;

   always@(posedge clock or posedge reset)begin
    if (reset)begin
                alarm_time_ms_hr <= 0;
                 alarm_time_ls_hr <=0;
                 alarm_time_ms_min <= 0;
                 alarm_time_ls_min <= 0;
    end
    else if (load_new_alarm)
    begin
                alarm_time_ms_hr <= new_alarm_ms_hr;
                 alarm_time_ls_hr <=  new_alarm_ls_hr;
                 alarm_time_ms_min <= new_alarm_ms_min;
                 alarm_time_ls_min <= new_alarm_ls_min;
    end
   end 
endmodule