{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540852382252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540852382260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 19:33:02 2018 " "Processing started: Mon Oct 29 19:33:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540852382260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852382260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852382261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540852383267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540852383267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behaviour " "Found design unit 1: fulladder-behaviour" {  } { { "fullAdder.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398517 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder32-beh32 " "Found design unit 1: fullAdder32-beh32" {  } { { "fullAdder32.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fullAdder32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398526 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder32 " "Found entity 1: fullAdder32" {  } { { "fullAdder32.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fullAdder32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxiverteentrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxiverteentrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxIverteEntrada-behavioral " "Found design unit 1: muxIverteEntrada-behavioral" {  } { { "muxIverteEntrada.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/muxIverteEntrada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398534 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxIverteEntrada " "Found entity 1: muxIverteEntrada" {  } { { "muxIverteEntrada.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/muxIverteEntrada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxALU-behavioral " "Found design unit 1: muxALU-behavioral" {  } { { "muxALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/muxALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398542 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxALU " "Found entity 1: muxALU" {  } { { "muxALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/muxALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodadosalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodadosalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDadosALU-behaviour " "Found design unit 1: fluxoDadosALU-behaviour" {  } { { "fluxoDadosALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDadosALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398551 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDadosALU " "Found entity 1: fluxoDadosALU" {  } { { "fluxoDadosALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDadosALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrolealu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrolealu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControleALU-bhv " "Found design unit 1: unidadeControleALU-bhv" {  } { { "unidadeControleALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControleALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398560 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControleALU " "Found entity 1: unidadeControleALU" {  } { { "unidadeControleALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControleALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-bhv " "Found design unit 1: instruction_memory-bhv" {  } { { "instr_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/instr_memory.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398568 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instr_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/instr_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-rtl " "Found design unit 1: data_memory-rtl" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398575 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bankregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bankregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bankregister-arch " "Found design unit 1: bankregister-arch" {  } { { "bankregister.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/bankregister.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398583 ""} { "Info" "ISGN_ENTITY_NAME" "1 bankregister " "Found entity 1: bankregister" {  } { { "bankregister.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/bankregister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2way-behavioral " "Found design unit 1: mux2way-behavioral" {  } { { "mux2way.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mux2way.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398592 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2way " "Found entity 1: mux2way" {  } { { "mux2way.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mux2way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor-behavioral " "Found design unit 1: extensor-behavioral" {  } { { "extensor.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/extensor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398600 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/extensor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "pc.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/pc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398607 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDados-behaviour " "Found design unit 1: fluxoDados-behaviour" {  } { { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398615 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDados " "Found entity 1: fluxoDados" {  } { { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_simples.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_simples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_simples-comportamento " "Found design unit 1: somador_simples-comportamento" {  } { { "somador_simples.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/somador_simples.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398623 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_simples " "Found entity 1: somador_simples" {  } { { "somador_simples.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/somador_simples.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControle-behaviour " "Found design unit 1: unidadeControle-behaviour" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398631 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-comportamento " "Found design unit 1: mips-comportamento" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398638 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852398638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540852398775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:UC " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:UC\"" {  } { { "mips.vhd" "UC" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398824 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[0\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[0\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398825 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[1\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[1\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398826 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[2\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[2\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398826 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[3\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[3\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398826 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[4\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[4\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398826 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[5\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[5\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398826 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[6\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[6\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398826 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[7\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[7\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398826 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[8\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[8\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398826 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[9\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[9\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398826 "|mips|unidadeControle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxoDados fluxoDados:FD " "Elaborating entity \"fluxoDados\" for hierarchy \"fluxoDados:FD\"" {  } { { "mips.vhd" "FD" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398829 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode fluxoDados.vhd(11) " "VHDL Signal Declaration warning at fluxoDados.vhd(11): used implicit default value for signal \"opcode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540852398831 "|mips|fluxoDados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc fluxoDados:FD\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"fluxoDados:FD\|pc:PC\"" {  } { { "fluxoDados.vhd" "PC" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory fluxoDados:FD\|instruction_memory:MI " "Elaborating entity \"instruction_memory\" for hierarchy \"fluxoDados:FD\|instruction_memory:MI\"" {  } { { "fluxoDados.vhd" "MI" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2way fluxoDados:FD\|mux2way:MBR " "Elaborating entity \"mux2way\" for hierarchy \"fluxoDados:FD\|mux2way:MBR\"" {  } { { "fluxoDados.vhd" "MBR" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bankregister fluxoDados:FD\|bankregister:BR " "Elaborating entity \"bankregister\" for hierarchy \"fluxoDados:FD\|bankregister:BR\"" {  } { { "fluxoDados.vhd" "BR" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor fluxoDados:FD\|extensor:Ext " "Elaborating entity \"extensor\" for hierarchy \"fluxoDados:FD\|extensor:Ext\"" {  } { { "fluxoDados.vhd" "Ext" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2way fluxoDados:FD\|mux2way:MALU " "Elaborating entity \"mux2way\" for hierarchy \"fluxoDados:FD\|mux2way:MALU\"" {  } { { "fluxoDados.vhd" "MALU" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControleALU fluxoDados:FD\|unidadeControleALU:UCALU " "Elaborating entity \"unidadeControleALU\" for hierarchy \"fluxoDados:FD\|unidadeControleALU:UCALU\"" {  } { { "fluxoDados.vhd" "UCALU" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398860 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[0\] unidadeControleALU.vhd(19) " "Inferred latch for \"instr\[0\]\" at unidadeControleALU.vhd(19)" {  } { { "unidadeControleALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControleALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398861 "|mips|fluxoDados:FD|unidadeControleALU:UCALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[1\] unidadeControleALU.vhd(19) " "Inferred latch for \"instr\[1\]\" at unidadeControleALU.vhd(19)" {  } { { "unidadeControleALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControleALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398861 "|mips|fluxoDados:FD|unidadeControleALU:UCALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[2\] unidadeControleALU.vhd(19) " "Inferred latch for \"instr\[2\]\" at unidadeControleALU.vhd(19)" {  } { { "unidadeControleALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControleALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398861 "|mips|fluxoDados:FD|unidadeControleALU:UCALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[3\] unidadeControleALU.vhd(19) " "Inferred latch for \"instr\[3\]\" at unidadeControleALU.vhd(19)" {  } { { "unidadeControleALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControleALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398861 "|mips|fluxoDados:FD|unidadeControleALU:UCALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxoDadosALU fluxoDados:FD\|fluxoDadosALU:ALU " "Elaborating entity \"fluxoDadosALU\" for hierarchy \"fluxoDados:FD\|fluxoDadosALU:ALU\"" {  } { { "fluxoDados.vhd" "ALU" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398863 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_last_Cout fluxoDadosALU.vhd(35) " "Verilog HDL or VHDL warning at fluxoDadosALU.vhd(35): object \"saida_last_Cout\" assigned a value but never read" {  } { { "fluxoDadosALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDadosALU.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540852398865 "|fluxoDadosALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxIverteEntrada fluxoDados:FD\|fluxoDadosALU:ALU\|muxIverteEntrada:MuxGenA " "Elaborating entity \"muxIverteEntrada\" for hierarchy \"fluxoDados:FD\|fluxoDadosALU:ALU\|muxIverteEntrada:MuxGenA\"" {  } { { "fluxoDadosALU.vhd" "MuxGenA" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDadosALU.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder32 fluxoDados:FD\|fluxoDadosALU:ALU\|fullAdder32:Fulladder32 " "Elaborating entity \"fullAdder32\" for hierarchy \"fluxoDados:FD\|fluxoDadosALU:ALU\|fullAdder32:Fulladder32\"" {  } { { "fluxoDadosALU.vhd" "Fulladder32" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDadosALU.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder fluxoDados:FD\|fluxoDadosALU:ALU\|fullAdder32:Fulladder32\|fullAdder:fulladder0 " "Elaborating entity \"fullAdder\" for hierarchy \"fluxoDados:FD\|fluxoDadosALU:ALU\|fullAdder32:Fulladder32\|fullAdder:fulladder0\"" {  } { { "fullAdder32.vhd" "fulladder0" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fullAdder32.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxALU fluxoDados:FD\|fluxoDadosALU:ALU\|muxALU:MuxAlu " "Elaborating entity \"muxALU\" for hierarchy \"fluxoDados:FD\|fluxoDadosALU:ALU\|muxALU:MuxAlu\"" {  } { { "fluxoDadosALU.vhd" "MuxAlu" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDadosALU.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory fluxoDados:FD\|data_memory:DM " "Elaborating entity \"data_memory\" for hierarchy \"fluxoDados:FD\|data_memory:DM\"" {  } { { "fluxoDados.vhd" "DM" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398911 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "re data_memory.vhd(53) " "VHDL Process Statement warning at data_memory.vhd(53): signal \"re\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram data_memory.vhd(54) " "VHDL Process Statement warning at data_memory.vhd(54): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_reg data_memory.vhd(54) " "VHDL Process Statement warning at data_memory.vhd(54): signal \"addr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q data_memory.vhd(42) " "VHDL Process Statement warning at data_memory.vhd(42): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] data_memory.vhd(42) " "Inferred latch for \"q\[0\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] data_memory.vhd(42) " "Inferred latch for \"q\[1\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] data_memory.vhd(42) " "Inferred latch for \"q\[2\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] data_memory.vhd(42) " "Inferred latch for \"q\[3\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] data_memory.vhd(42) " "Inferred latch for \"q\[4\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] data_memory.vhd(42) " "Inferred latch for \"q\[5\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] data_memory.vhd(42) " "Inferred latch for \"q\[6\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] data_memory.vhd(42) " "Inferred latch for \"q\[7\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] data_memory.vhd(42) " "Inferred latch for \"q\[8\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] data_memory.vhd(42) " "Inferred latch for \"q\[9\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] data_memory.vhd(42) " "Inferred latch for \"q\[10\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] data_memory.vhd(42) " "Inferred latch for \"q\[11\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] data_memory.vhd(42) " "Inferred latch for \"q\[12\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] data_memory.vhd(42) " "Inferred latch for \"q\[13\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] data_memory.vhd(42) " "Inferred latch for \"q\[14\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] data_memory.vhd(42) " "Inferred latch for \"q\[15\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] data_memory.vhd(42) " "Inferred latch for \"q\[16\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] data_memory.vhd(42) " "Inferred latch for \"q\[17\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398913 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] data_memory.vhd(42) " "Inferred latch for \"q\[18\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398914 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] data_memory.vhd(42) " "Inferred latch for \"q\[19\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398914 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] data_memory.vhd(42) " "Inferred latch for \"q\[20\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398914 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] data_memory.vhd(42) " "Inferred latch for \"q\[21\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398914 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] data_memory.vhd(42) " "Inferred latch for \"q\[22\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398914 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] data_memory.vhd(42) " "Inferred latch for \"q\[23\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398914 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] data_memory.vhd(42) " "Inferred latch for \"q\[24\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398914 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] data_memory.vhd(42) " "Inferred latch for \"q\[25\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398914 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] data_memory.vhd(42) " "Inferred latch for \"q\[26\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398914 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] data_memory.vhd(42) " "Inferred latch for \"q\[27\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398914 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] data_memory.vhd(42) " "Inferred latch for \"q\[28\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398914 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] data_memory.vhd(42) " "Inferred latch for \"q\[29\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398914 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] data_memory.vhd(42) " "Inferred latch for \"q\[30\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398914 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] data_memory.vhd(42) " "Inferred latch for \"q\[31\]\" at data_memory.vhd(42)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852398914 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_simples fluxoDados:FD\|somador_simples:PCAdder " "Elaborating entity \"somador_simples\" for hierarchy \"fluxoDados:FD\|somador_simples:PCAdder\"" {  } { { "fluxoDados.vhd" "PCAdder" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852398919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|unidadeControleALU:UCALU\|instr\[1\] " "LATCH primitive \"fluxoDados:FD\|unidadeControleALU:UCALU\|instr\[1\]\" is permanently disabled" {  } { { "unidadeControleALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControleALU.vhd" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "unidadeControle:UC\|cntrlWord\[7\] " "LATCH primitive \"unidadeControle:UC\|cntrlWord\[7\]\" is permanently disabled" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[1\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[1\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[2\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[2\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[3\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[3\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[4\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[4\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[5\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[5\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[6\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[6\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[7\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[7\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[8\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[8\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[9\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[9\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[10\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[10\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[11\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[11\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[12\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[12\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[13\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[13\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[14\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[14\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[15\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[15\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[16\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[16\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[17\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[17\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[18\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[18\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[19\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[19\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[20\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[20\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[21\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[21\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[22\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[22\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[23\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[23\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[24\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[24\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[25\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[25\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[26\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[26\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[27\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[27\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[28\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[28\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[29\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[29\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[30\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[30\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[31\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[31\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|data_memory:DM\|q\[0\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[0\]\" is permanently enabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399495 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "fluxoDados:FD\|bankregister:BR\|registers " "RAM logic \"fluxoDados:FD\|bankregister:BR\|registers\" is uninferred due to asynchronous read logic" {  } { { "bankregister.vhd" "registers" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/bankregister.vhd" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1540852399582 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1540852399582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|unidadeControleALU:UCALU\|instr\[0\] " "LATCH primitive \"fluxoDados:FD\|unidadeControleALU:UCALU\|instr\[0\]\" is permanently disabled" {  } { { "unidadeControleALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControleALU.vhd" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[0\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[0\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[1\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[1\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[2\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[2\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[3\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[3\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[4\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[4\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[5\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[5\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[6\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[6\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[7\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[7\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[8\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[8\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[9\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[9\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[10\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[10\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[11\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[11\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[12\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[12\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[13\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[13\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[14\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[14\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[15\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[15\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[16\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[16\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[17\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[17\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[18\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[18\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[19\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[19\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[20\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[20\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[21\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[21\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[22\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[22\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[23\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[23\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[24\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[24\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[25\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[25\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[26\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[26\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[27\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[27\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[28\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[28\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[29\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[29\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[30\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[30\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[31\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[31\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1540852399846 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxoDados:FD\|data_memory:DM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fluxoDados:FD\|data_memory:DM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540852399946 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540852399946 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540852399946 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540852399946 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540852399946 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540852399946 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540852399946 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540852399946 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540852399946 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1540852399946 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1540852399946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852401370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540852401408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540852401408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540852401408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540852401408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540852401408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540852401408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540852401408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540852401408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540852401408 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540852401408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4e31 " "Found entity 1: altsyncram_4e31" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540852401630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852401630 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a0 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a1 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a2 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a3 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a4 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a5 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a6 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a7 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a8 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a9 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a10 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a11 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a12 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a13 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a14 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a15 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a16 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a17 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a18 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a19 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a20 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a21 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a22 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a23 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a24 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a25 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a26 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a27 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a28 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a29 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a30 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a31 " "Synthesized away node \"fluxoDados:FD\|data_memory:DM\|altsyncram:ram_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_4e31.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 66 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402130 "|mips|fluxoDados:FD|data_memory:DM|altsyncram:ram_rtl_0|altsyncram_4e31:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1540852402130 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1540852402130 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[0\] GND " "Pin \"fio1\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[1\] GND " "Pin \"fio1\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[2\] GND " "Pin \"fio1\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[3\] GND " "Pin \"fio1\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[4\] GND " "Pin \"fio1\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[5\] GND " "Pin \"fio1\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[6\] GND " "Pin \"fio1\[6\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[7\] GND " "Pin \"fio1\[7\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[8\] GND " "Pin \"fio1\[8\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[9\] GND " "Pin \"fio1\[9\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[10\] GND " "Pin \"fio1\[10\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[11\] GND " "Pin \"fio1\[11\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[12\] GND " "Pin \"fio1\[12\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[13\] GND " "Pin \"fio1\[13\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[14\] GND " "Pin \"fio1\[14\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[15\] GND " "Pin \"fio1\[15\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[16\] GND " "Pin \"fio1\[16\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[17\] GND " "Pin \"fio1\[17\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[18\] GND " "Pin \"fio1\[18\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[19\] GND " "Pin \"fio1\[19\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[20\] GND " "Pin \"fio1\[20\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[21\] GND " "Pin \"fio1\[21\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[22\] GND " "Pin \"fio1\[22\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[23\] GND " "Pin \"fio1\[23\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[24\] GND " "Pin \"fio1\[24\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[25\] GND " "Pin \"fio1\[25\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[26\] GND " "Pin \"fio1\[26\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[27\] GND " "Pin \"fio1\[27\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[28\] GND " "Pin \"fio1\[28\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[29\] GND " "Pin \"fio1\[29\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[30\] GND " "Pin \"fio1\[30\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio1\[31\] GND " "Pin \"fio1\[31\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[0\] GND " "Pin \"fio2\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[1\] GND " "Pin \"fio2\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[2\] GND " "Pin \"fio2\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[3\] GND " "Pin \"fio2\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[4\] GND " "Pin \"fio2\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[5\] GND " "Pin \"fio2\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[6\] GND " "Pin \"fio2\[6\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[7\] GND " "Pin \"fio2\[7\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[8\] GND " "Pin \"fio2\[8\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[9\] GND " "Pin \"fio2\[9\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[10\] GND " "Pin \"fio2\[10\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[11\] GND " "Pin \"fio2\[11\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[12\] GND " "Pin \"fio2\[12\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[13\] GND " "Pin \"fio2\[13\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[14\] GND " "Pin \"fio2\[14\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[15\] GND " "Pin \"fio2\[15\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[16\] GND " "Pin \"fio2\[16\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[17\] GND " "Pin \"fio2\[17\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[18\] GND " "Pin \"fio2\[18\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[19\] GND " "Pin \"fio2\[19\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[20\] GND " "Pin \"fio2\[20\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[21\] GND " "Pin \"fio2\[21\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[22\] GND " "Pin \"fio2\[22\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[23\] GND " "Pin \"fio2\[23\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[24\] GND " "Pin \"fio2\[24\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[25\] GND " "Pin \"fio2\[25\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[26\] GND " "Pin \"fio2\[26\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[27\] GND " "Pin \"fio2\[27\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[28\] GND " "Pin \"fio2\[28\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[29\] GND " "Pin \"fio2\[29\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[30\] GND " "Pin \"fio2\[30\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio2\[31\] GND " "Pin \"fio2\[31\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[0\] GND " "Pin \"fio3\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[1\] GND " "Pin \"fio3\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[2\] GND " "Pin \"fio3\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[3\] GND " "Pin \"fio3\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[4\] GND " "Pin \"fio3\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[5\] GND " "Pin \"fio3\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[6\] GND " "Pin \"fio3\[6\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[7\] GND " "Pin \"fio3\[7\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[8\] GND " "Pin \"fio3\[8\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[9\] GND " "Pin \"fio3\[9\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[10\] GND " "Pin \"fio3\[10\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[11\] GND " "Pin \"fio3\[11\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[12\] GND " "Pin \"fio3\[12\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[13\] GND " "Pin \"fio3\[13\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[14\] GND " "Pin \"fio3\[14\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[15\] GND " "Pin \"fio3\[15\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[16\] GND " "Pin \"fio3\[16\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[17\] GND " "Pin \"fio3\[17\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[18\] GND " "Pin \"fio3\[18\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[19\] GND " "Pin \"fio3\[19\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[20\] GND " "Pin \"fio3\[20\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[21\] GND " "Pin \"fio3\[21\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[22\] GND " "Pin \"fio3\[22\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[23\] GND " "Pin \"fio3\[23\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[24\] GND " "Pin \"fio3\[24\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[25\] GND " "Pin \"fio3\[25\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[26\] GND " "Pin \"fio3\[26\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[27\] GND " "Pin \"fio3\[27\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[28\] GND " "Pin \"fio3\[28\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[29\] GND " "Pin \"fio3\[29\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[30\] GND " "Pin \"fio3\[30\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio3\[31\] GND " "Pin \"fio3\[31\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540852402324 "|mips|fio3[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540852402324 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "990 " "990 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540852402352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540852402656 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540852402656 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540852402781 "|mips|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540852402781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540852402782 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540852402782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540852402782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 207 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 207 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540852402848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 19:33:22 2018 " "Processing ended: Mon Oct 29 19:33:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540852402848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540852402848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540852402848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540852402848 ""}
