{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545144282539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545144282540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 22:44:42 2018 " "Processing started: Tue Dec 18 22:44:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545144282540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545144282540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545144282540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1545144283004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545144283072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545144283072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srom.v 1 1 " "Found 1 design units, including 1 entities, in source file srom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SROM " "Found entity 1: SROM" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545144283078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545144283078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srom2.v 1 1 " "Found 1 design units, including 1 entities, in source file srom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SROM2 " "Found entity 1: SROM2" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545144283083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545144283083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545144283090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545144283090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_24.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_24 " "Found entity 1: decoder_24" {  } { { "decoder_24.v" "" { Text "C:/Users/qiqi/Desktop/CPU/decoder_24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545144283098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545144283098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_and_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_and_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_and_RAM " "Found entity 1: ROM_and_RAM" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545144283104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545144283104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_system.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_system " "Found entity 1: Instruction_system" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545144283111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545144283111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C CPU.v(5) " "Verilog HDL Declaration information at CPU.v(5): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545144283118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "z Z CPU.v(5) " "Verilog HDL Declaration information at CPU.v(5): object \"z\" differs only in case from object \"Z\" in the same scope" {  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545144283118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N CPU.v(5) " "Verilog HDL Declaration information at CPU.v(5): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545144283119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ov OV CPU.v(5) " "Verilog HDL Declaration information at CPU.v(5): object \"ov\" differs only in case from object \"OV\" in the same scope" {  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545144283119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545144283121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545144283121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A Alu16.v(2) " "Verilog HDL Declaration information at Alu16.v(2): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "Alu16.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Alu16.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545144283131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B Alu16.v(2) " "Verilog HDL Declaration information at Alu16.v(2): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "Alu16.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Alu16.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545144283131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu16 " "Found entity 1: Alu16" {  } { { "Alu16.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Alu16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545144283132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545144283132 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(28) " "Verilog HDL Instantiation warning at CPU.v(28): instance has no name" {  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1545144283133 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(29) " "Verilog HDL Instantiation warning at CPU.v(29): instance has no name" {  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1545144283134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1545144283171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU.v(16) " "Verilog HDL assignment warning at CPU.v(16): truncated value with size 32 to match size of target (8)" {  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545144283172 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F CPU.v(21) " "Verilog HDL Always Construct warning at CPU.v(21): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283172 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C CPU.v(22) " "Verilog HDL Always Construct warning at CPU.v(22): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283172 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z CPU.v(23) " "Verilog HDL Always Construct warning at CPU.v(23): variable \"Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283172 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N CPU.v(24) " "Verilog HDL Always Construct warning at CPU.v(24): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283172 "|CPU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OV CPU.v(25) " "Verilog HDL Always Construct warning at CPU.v(25): variable \"OV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283173 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_system Instruction_system:comb_105 " "Elaborating entity \"Instruction_system\" for hierarchy \"Instruction_system:comb_105\"" {  } { { "CPU.v" "comb_105" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144283223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Instruction_system.v(27) " "Verilog HDL assignment warning at Instruction_system.v(27): truncated value with size 32 to match size of target (8)" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545144283230 "|CPU|Instruction_system:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Instruction_system.v(28) " "Verilog HDL assignment warning at Instruction_system.v(28): truncated value with size 32 to match size of target (8)" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545144283230 "|CPU|Instruction_system:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Instruction_system.v(39) " "Verilog HDL assignment warning at Instruction_system.v(39): truncated value with size 16 to match size of target (8)" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545144283230 "|CPU|Instruction_system:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Instruction_system.v(49) " "Verilog HDL assignment warning at Instruction_system.v(49): truncated value with size 16 to match size of target (8)" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545144283230 "|CPU|Instruction_system:comb_23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_and_RAM Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1 " "Elaborating entity \"ROM_and_RAM\" for hierarchy \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\"" {  } { { "Instruction_system.v" "ROM_RAM_1" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144283236 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign ROM_and_RAM.v(13) " "Verilog HDL Always Construct warning at ROM_and_RAM.v(13): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283239 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ROM_and_RAM.v(13) " "Verilog HDL Case Statement warning at ROM_and_RAM.v(13): incomplete case statement has no default case item" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1545144283239 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ROM_and_RAM.v(13) " "Verilog HDL Case Statement information at ROM_and_RAM.v(13): all case item expressions in this case statement are onehot" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 13 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1545144283239 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out ROM_and_RAM.v(11) " "Verilog HDL Always Construct warning at ROM_and_RAM.v(11): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545144283239 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[0\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283239 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[1\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283239 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[2\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283240 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[3\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283240 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[4\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283240 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[5\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283240 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[6\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283240 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[7\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283240 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[8\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283240 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[9\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283240 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[10\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283240 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[11\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283240 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[12\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283240 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[13\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283240 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[14\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283240 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[15\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283240 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_24 Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|decoder_24:decoder " "Elaborating entity \"decoder_24\" for hierarchy \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|decoder_24:decoder\"" {  } { { "ROM_and_RAM.v" "decoder" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144283246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SROM Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SROM:SROM_1 " "Elaborating entity \"SROM\" for hierarchy \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SROM:SROM_1\"" {  } { { "ROM_and_RAM.v" "SROM_1" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144283250 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs SROM.v(43) " "Verilog HDL Always Construct warning at SROM.v(43): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283251 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out SROM.v(41) " "Verilog HDL Always Construct warning at SROM.v(41): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545144283251 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data\[63..33\] 0 SROM.v(6) " "Net \"data\[63..33\]\" at SROM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1545144283251 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] SROM.v(43) " "Inferred latch for \"data_out\[0\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283251 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] SROM.v(43) " "Inferred latch for \"data_out\[1\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283251 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] SROM.v(43) " "Inferred latch for \"data_out\[2\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283251 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] SROM.v(43) " "Inferred latch for \"data_out\[3\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283251 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] SROM.v(43) " "Inferred latch for \"data_out\[4\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283251 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] SROM.v(43) " "Inferred latch for \"data_out\[5\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283251 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] SROM.v(43) " "Inferred latch for \"data_out\[6\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283251 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] SROM.v(43) " "Inferred latch for \"data_out\[7\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283251 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SROM2 Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SROM2:SROM_2 " "Elaborating entity \"SROM2\" for hierarchy \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SROM2:SROM_2\"" {  } { { "ROM_and_RAM.v" "SROM_2" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144283254 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs SROM2.v(43) " "Verilog HDL Always Construct warning at SROM2.v(43): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM2.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283256 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out SROM2.v(41) " "Verilog HDL Always Construct warning at SROM2.v(41): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM2.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545144283256 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data\[63..33\] 0 SROM2.v(6) " "Net \"data\[63..33\]\" at SROM2.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM2.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1545144283256 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] SROM2.v(43) " "Inferred latch for \"data_out\[0\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283256 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] SROM2.v(43) " "Inferred latch for \"data_out\[1\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283256 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] SROM2.v(43) " "Inferred latch for \"data_out\[2\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283256 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] SROM2.v(43) " "Inferred latch for \"data_out\[3\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283256 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] SROM2.v(43) " "Inferred latch for \"data_out\[4\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283256 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] SROM2.v(43) " "Inferred latch for \"data_out\[5\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283256 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] SROM2.v(43) " "Inferred latch for \"data_out\[6\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283256 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] SROM2.v(43) " "Inferred latch for \"data_out\[7\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283256 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1 " "Elaborating entity \"SRAM\" for hierarchy \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\"" {  } { { "ROM_and_RAM.v" "SRAM_1" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144283260 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs SRAM.v(22) " "Verilog HDL Always Construct warning at SRAM.v(22): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283261 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr SRAM.v(22) " "Verilog HDL Always Construct warning at SRAM.v(22): variable \"wr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283261 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain SRAM.v(24) " "Verilog HDL Always Construct warning at SRAM.v(24): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283261 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs SRAM.v(25) " "Verilog HDL Always Construct warning at SRAM.v(25): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283261 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr SRAM.v(25) " "Verilog HDL Always Construct warning at SRAM.v(25): variable \"wr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283262 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataout SRAM.v(20) " "Verilog HDL Always Construct warning at SRAM.v(20): inferring latch(es) for variable \"dataout\", which holds its previous value in one or more paths through the always construct" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545144283262 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[0\] SRAM.v(25) " "Inferred latch for \"dataout\[0\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283262 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[1\] SRAM.v(25) " "Inferred latch for \"dataout\[1\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283262 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[2\] SRAM.v(25) " "Inferred latch for \"dataout\[2\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283262 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[3\] SRAM.v(25) " "Inferred latch for \"dataout\[3\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283262 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[4\] SRAM.v(25) " "Inferred latch for \"dataout\[4\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283262 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[5\] SRAM.v(25) " "Inferred latch for \"dataout\[5\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283262 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[6\] SRAM.v(25) " "Inferred latch for \"dataout\[6\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283262 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[7\] SRAM.v(25) " "Inferred latch for \"dataout\[7\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283262 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[8\] SRAM.v(25) " "Inferred latch for \"dataout\[8\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283263 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[9\] SRAM.v(25) " "Inferred latch for \"dataout\[9\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283263 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[10\] SRAM.v(25) " "Inferred latch for \"dataout\[10\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283263 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[11\] SRAM.v(25) " "Inferred latch for \"dataout\[11\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283263 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[12\] SRAM.v(25) " "Inferred latch for \"dataout\[12\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283263 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[13\] SRAM.v(25) " "Inferred latch for \"dataout\[13\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283263 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[14\] SRAM.v(25) " "Inferred latch for \"dataout\[14\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283263 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[15\] SRAM.v(25) " "Inferred latch for \"dataout\[15\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283263 "|CPU|Instruction_system:comb_4|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Instruction_system:comb_105\|register:register_1 " "Elaborating entity \"register\" for hierarchy \"Instruction_system:comb_105\|register:register_1\"" {  } { { "Instruction_system.v" "register_1" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144283269 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs register.v(24) " "Verilog HDL Always Construct warning at register.v(24): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283270 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr register.v(26) " "Verilog HDL Always Construct warning at register.v(26): variable \"wr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283270 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in register.v(26) " "Verilog HDL Always Construct warning at register.v(26): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr register.v(27) " "Verilog HDL Always Construct warning at register.v(27): variable \"wr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out register.v(22) " "Verilog HDL Always Construct warning at register.v(22): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] register.v(24) " "Inferred latch for \"data_out\[0\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] register.v(24) " "Inferred latch for \"data_out\[1\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] register.v(24) " "Inferred latch for \"data_out\[2\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] register.v(24) " "Inferred latch for \"data_out\[3\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] register.v(24) " "Inferred latch for \"data_out\[4\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] register.v(24) " "Inferred latch for \"data_out\[5\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] register.v(24) " "Inferred latch for \"data_out\[6\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] register.v(24) " "Inferred latch for \"data_out\[7\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] register.v(24) " "Inferred latch for \"data_out\[8\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] register.v(24) " "Inferred latch for \"data_out\[9\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] register.v(24) " "Inferred latch for \"data_out\[10\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] register.v(24) " "Inferred latch for \"data_out\[11\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] register.v(24) " "Inferred latch for \"data_out\[12\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] register.v(24) " "Inferred latch for \"data_out\[13\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283271 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] register.v(24) " "Inferred latch for \"data_out\[14\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283272 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] register.v(24) " "Inferred latch for \"data_out\[15\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283272 "|CPU|Instruction_system:comb_4|register:register_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu16 Alu16:comb_106 " "Elaborating entity \"Alu16\" for hierarchy \"Alu16:comb_106\"" {  } { { "CPU.v" "comb_106" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144283274 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op Alu16.v(16) " "Verilog HDL Always Construct warning at Alu16.v(16): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alu16.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Alu16.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1545144283275 "|CPU|Alu16:comb_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Alu16.v(18) " "Verilog HDL assignment warning at Alu16.v(18): truncated value with size 32 to match size of target (18)" {  } { { "Alu16.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Alu16.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545144283275 "|CPU|Alu16:comb_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Alu16.v(19) " "Verilog HDL assignment warning at Alu16.v(19): truncated value with size 32 to match size of target (18)" {  } { { "Alu16.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Alu16.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545144283276 "|CPU|Alu16:comb_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Alu16.v(20) " "Verilog HDL assignment warning at Alu16.v(20): truncated value with size 32 to match size of target (18)" {  } { { "Alu16.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Alu16.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545144283276 "|CPU|Alu16:comb_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 Alu16.v(30) " "Verilog HDL assignment warning at Alu16.v(30): truncated value with size 17 to match size of target (16)" {  } { { "Alu16.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Alu16.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545144283276 "|CPU|Alu16:comb_24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C Alu16.v(11) " "Verilog HDL Always Construct warning at Alu16.v(11): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "Alu16.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Alu16.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545144283276 "|CPU|Alu16:comb_24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d Alu16.v(11) " "Verilog HDL Always Construct warning at Alu16.v(11): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "Alu16.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Alu16.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545144283276 "|CPU|Alu16:comb_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C Alu16.v(11) " "Inferred latch for \"C\" at Alu16.v(11)" {  } { { "Alu16.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Alu16.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545144283276 "|CPU|Alu16:comb_24"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[15\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[15\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[15\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[14\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[14\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[14\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[13\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[13\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[13\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[12\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[12\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[12\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[11\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[11\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[11\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[10\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[10\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[10\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[9\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[9\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[9\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[8\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[8\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[8\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[7\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[7\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[7\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[6\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[6\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[6\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[5\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[5\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[5\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[4\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[4\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[4\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[3\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[3\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[3\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[2\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[2\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[2\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[1\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[1\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[1\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[0\] " "Net \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_in_ram\[0\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[0\]" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545144283338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[1\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[1\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[2\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[2\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[3\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[3\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[4\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[4\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[5\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[5\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[6\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[6\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[7\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[7\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[8\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[8\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[9\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[9\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[10\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[10\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[11\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[11\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[12\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[12\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[13\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[13\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[14\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[14\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[15\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[15\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|register:register_1\|data_out\[0\] " "LATCH primitive \"Instruction_system:comb_105\|register:register_1\|data_out\[0\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283414 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Instruction_system:comb_105\|register:register_1\|mem " "RAM logic \"Instruction_system:comb_105\|register:register_1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "register.v" "mem" { Text "C:/Users/qiqi/Desktop/CPU/register.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1545144283587 ""} { "Info" "IINFER_READ_LOGIC_HAS_ILLEGAL_SECONDARY_SIGNALS" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|mem " "RAM logic \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|mem\" is uninferred due to illegal secondary signals in read logic" {  } { { "SRAM.v" "mem" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 7 -1 0 } }  } 0 276008 "RAM logic \"%1!s!\" is uninferred due to illegal secondary signals in read logic" 0 0 "Quartus II" 0 -1 1545144283587 ""} { "Info" "IINFER_READ_LOGIC_HAS_ILLEGAL_SECONDARY_SIGNALS" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|mem " "RAM logic \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|mem\" is uninferred due to illegal secondary signals in read logic" {  } { { "SRAM.v" "mem" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 7 -1 0 } }  } 0 276008 "RAM logic \"%1!s!\" is uninferred due to illegal secondary signals in read logic" 0 0 "Quartus II" 0 -1 1545144283587 ""} { "Info" "IINFER_READ_LOGIC_HAS_ILLEGAL_SECONDARY_SIGNALS" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|mem " "RAM logic \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|mem\" is uninferred due to illegal secondary signals in read logic" {  } { { "SRAM.v" "mem" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 7 -1 0 } }  } 0 276008 "RAM logic \"%1!s!\" is uninferred due to illegal secondary signals in read logic" 0 0 "Quartus II" 0 -1 1545144283587 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1545144283587 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/qiqi/Desktop/CPU/db/CPU.ram0_register_ea496d89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/qiqi/Desktop/CPU/db/CPU.ram0_register_ea496d89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1545144283588 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/qiqi/Desktop/CPU/db/CPU.ram0_SRAM_2d6562.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/qiqi/Desktop/CPU/db/CPU.ram0_SRAM_2d6562.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1545144283590 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/qiqi/Desktop/CPU/db/CPU.ram0_SRAM_2d6562.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/qiqi/Desktop/CPU/db/CPU.ram0_SRAM_2d6562.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1545144283591 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/qiqi/Desktop/CPU/db/CPU.ram0_SRAM_2d6562.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/qiqi/Desktop/CPU/db/CPU.ram0_SRAM_2d6562.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1545144283593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[6\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[6\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[7\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[7\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[5\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[5\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[4\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[4\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[15\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[15\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[0\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[0\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[1\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[1\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[14\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[14\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[13\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[13\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[12\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[12\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[11\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[11\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[10\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[10\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[9\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[9\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[8\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[8\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[3\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[3\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[2\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[2\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[6\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[6\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[7\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[7\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[5\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[5\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[4\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[4\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[15\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[15\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[0\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[0\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[1\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[1\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[14\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[14\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[13\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[13\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[12\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[12\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[11\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[11\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[10\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[10\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[9\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[9\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[8\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[8\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[3\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[3\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[2\] " "LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|data_out\[2\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545144283934 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1545144284222 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[6\] Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[7\] " "Duplicate LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[6\]\" merged with LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[7\]\"" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144284253 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[6\] Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[7\] " "Duplicate LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[6\]\" merged with LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[7\]\"" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144284253 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[6\] Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[7\] " "Duplicate LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[6\]\" merged with LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[7\]\"" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144284253 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SROM:SROM_1\|data_out\[4\] Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SROM:SROM_1\|data_out\[2\] " "Duplicate LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SROM:SROM_1\|data_out\[4\]\" merged with LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SROM:SROM_1\|data_out\[2\]\"" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SROM.v" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144284253 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[13\] Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[11\] " "Duplicate LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[13\]\" merged with LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[11\]\"" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144284253 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[13\] Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[11\] " "Duplicate LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[13\]\" merged with LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[11\]\"" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144284253 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[13\] Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[11\] " "Duplicate LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[13\]\" merged with LATCH primitive \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[11\]\"" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/CPU/SRAM.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545144284253 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1545144284253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu16:comb_106\|C " "Latch Alu16:comb_106\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_system:comb_105\|op\[2\] " "Ports D and ENA on the latch are fed by the same signal Instruction_system:comb_105\|op\[2\]" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545144284254 ""}  } { { "Alu16.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Alu16.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545144284254 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1545144285527 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/qiqi/Desktop/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/qiqi/Desktop/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1545144285636 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1545144285888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545144285888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "830 " "Implemented 830 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1545144286030 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1545144286030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "800 " "Implemented 800 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1545144286030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1545144286030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545144286122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 22:44:46 2018 " "Processing ended: Tue Dec 18 22:44:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545144286122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545144286122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545144286122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545144286122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545144287441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545144287444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 22:44:46 2018 " "Processing started: Tue Dec 18 22:44:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545144287444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1545144287444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1545144287444 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1545144287566 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1545144287567 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1545144287567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1545144287661 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP1C12Q240C8 " "Selected device EP1C12Q240C8 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1545144287684 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1545144287783 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Device EP1C6Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1545144287949 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1545144287949 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Pin ~nCSO~ is reserved at location 24" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 1103 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1545144287951 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Pin ~ASDO~ is reserved at location 37" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 1104 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1545144287951 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1545144287951 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Pin address\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { address[0] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 14 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Pin address\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { address[1] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 14 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Pin address\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { address[2] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 14 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Pin address\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { address[3] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 14 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Pin address\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { address[4] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 14 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Pin address\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { address[5] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 14 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Pin address\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { address[6] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 14 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Pin address\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { address[7] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 14 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Pin result\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[0] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Pin result\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[1] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Pin result\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[2] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Pin result\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[3] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Pin result\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[4] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[5\] " "Pin result\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[5] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[6\] " "Pin result\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[6] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[7\] " "Pin result\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[7] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[8\] " "Pin result\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[8] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[9\] " "Pin result\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[9] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[10\] " "Pin result\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[10] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[11\] " "Pin result\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[11] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[12\] " "Pin result\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[12] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[13\] " "Pin result\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[13] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[14\] " "Pin result\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[14] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[15\] " "Pin result\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { result[15] } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 4 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c " "Pin c not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { c } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 5 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z " "Pin z not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { z } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 5 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n " "Pin n not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { n } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 5 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ov " "Pin ov not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { ov } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 5 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr " "Pin clr not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { clr } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 2 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quart/quartus/bin64/pin_planner.ppl" { clk } } } { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 2 0 0 } } { "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quart/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545144287984 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1545144287984 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "55 " "TimeQuest Timing Analyzer is analyzing 55 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1545144288029 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1545144288031 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1545144288032 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1545144288047 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545144288055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545144288055 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1545144288271 ""}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "DQS I/O pins require 0 global routing resources" {  } {  } 0 186363 "DQS I/O pins require %1!d! global routing resources" 0 0 "Fitter" 0 -1 1545144288272 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 29 " "Automatically promoted signal \"clk\" to use Global clock in PIN 29" {  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 2 0 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1545144288292 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clr Global clock in PIN 28 " "Automatically promoted some destinations of signal \"clr\" to use Global clock in PIN 28" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Instruction_system:comb_105\|inst\[36\] " "Destination \"Instruction_system:comb_105\|inst\[36\]\" may be non-global or may not use global clock" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1545144288292 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Instruction_system:comb_105\|count1\[31\] " "Destination \"Instruction_system:comb_105\|count1\[31\]\" may be non-global or may not use global clock" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1545144288292 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Instruction_system:comb_105\|count1\[0\] " "Destination \"Instruction_system:comb_105\|count1\[0\]\" may be non-global or may not use global clock" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1545144288292 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Instruction_system:comb_105\|count1\[1\] " "Destination \"Instruction_system:comb_105\|count1\[1\]\" may be non-global or may not use global clock" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1545144288292 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Instruction_system:comb_105\|count1\[2\] " "Destination \"Instruction_system:comb_105\|count1\[2\]\" may be non-global or may not use global clock" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1545144288292 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Instruction_system:comb_105\|count1\[3\] " "Destination \"Instruction_system:comb_105\|count1\[3\]\" may be non-global or may not use global clock" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1545144288292 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Instruction_system:comb_105\|count1\[4\] " "Destination \"Instruction_system:comb_105\|count1\[4\]\" may be non-global or may not use global clock" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1545144288292 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Instruction_system:comb_105\|count1\[5\] " "Destination \"Instruction_system:comb_105\|count1\[5\]\" may be non-global or may not use global clock" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1545144288292 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Instruction_system:comb_105\|count1\[6\] " "Destination \"Instruction_system:comb_105\|count1\[6\]\" may be non-global or may not use global clock" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1545144288292 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Instruction_system:comb_105\|count1\[7\] " "Destination \"Instruction_system:comb_105\|count1\[7\]\" may be non-global or may not use global clock" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/CPU/Instruction_system.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1545144288292 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1545144288292 ""}  } { { "CPU.v" "" { Text "C:/Users/qiqi/Desktop/CPU/CPU.v" 2 0 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1545144288292 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|decoder_24:decoder\|Decoder0~2 Global clock " "Automatically promoted signal \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|decoder_24:decoder\|Decoder0~2\" to use Global clock" {  } { { "decoder_24.v" "" { Text "C:/Users/qiqi/Desktop/CPU/decoder_24.v" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1545144288293 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|decoder_24:decoder\|Decoder0~0 Global clock " "Automatically promoted signal \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|decoder_24:decoder\|Decoder0~0\" to use Global clock" {  } { { "decoder_24.v" "" { Text "C:/Users/qiqi/Desktop/CPU/decoder_24.v" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1545144288293 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|decoder_24:decoder\|Decoder0~1 Global clock " "Automatically promoted signal \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|decoder_24:decoder\|Decoder0~1\" to use Global clock" {  } { { "decoder_24.v" "" { Text "C:/Users/qiqi/Desktop/CPU/decoder_24.v" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1545144288293 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|decoder_24:decoder\|Decoder0~3 Global clock " "Automatically promoted signal \"Instruction_system:comb_105\|ROM_and_RAM:ROM_RAM_1\|decoder_24:decoder\|Decoder0~3\" to use Global clock" {  } { { "decoder_24.v" "" { Text "C:/Users/qiqi/Desktop/CPU/decoder_24.v" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1545144288293 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1545144288293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1545144288296 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545144288318 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545144288319 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1545144288336 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 176242 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1545144288336 ""}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 176243 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "Fitter" 0 -1 1545144288372 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1545144288372 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 3.3V 0 28 0 " "Number of I/O pins in group: 28 (unused VREF, 3.3V VCCIO, 0 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1545144288376 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1545144288376 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1545144288376 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545144288377 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545144288377 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545144288377 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 42 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545144288377 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1545144288377 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1545144288377 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545144288408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1545144288712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545144289327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1545144289343 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1545144292125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545144292125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1545144292206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X21_Y14 X31_Y27 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y14 to location X31_Y27" {  } { { "loc" "" { Generic "C:/Users/qiqi/Desktop/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y14 to location X31_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y14 to location X31_Y27"} 21 14 11 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1545144293028 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1545144293028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545144294675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1545144294675 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1545144294675 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1545144294721 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Completed Fixed Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1545144294726 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545144294727 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545144295264 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Completed Auto Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1545144295357 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545144295361 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1545144295408 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/qiqi/Desktop/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/qiqi/Desktop/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1545144295505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5012 " "Peak virtual memory: 5012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545144296023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 22:44:56 2018 " "Processing ended: Tue Dec 18 22:44:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545144296023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545144296023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545144296023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1545144296023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1545144296977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545144296977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 22:44:56 2018 " "Processing started: Tue Dec 18 22:44:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545144296977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1545144296977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1545144296977 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1545144297672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545144298145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 22:44:58 2018 " "Processing ended: Tue Dec 18 22:44:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545144298145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545144298145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545144298145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1545144298145 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1545144298757 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1545144299388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 22:44:58 2018 " "Processing started: Tue Dec 18 22:44:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545144299389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545144299389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545144299389 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1545144299503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1545144299738 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "55 " "TimeQuest Timing Analyzer is analyzing 55 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1545144299868 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1545144299899 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1545144299900 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299903 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Instruction_system:comb_105\|address\[6\] Instruction_system:comb_105\|address\[6\] " "create_clock -period 1.000 -name Instruction_system:comb_105\|address\[6\] Instruction_system:comb_105\|address\[6\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299903 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clr clr " "create_clock -period 1.000 -name clr clr" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299903 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Instruction_system:comb_105\|op\[0\] Instruction_system:comb_105\|op\[0\] " "create_clock -period 1.000 -name Instruction_system:comb_105\|op\[0\] Instruction_system:comb_105\|op\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299903 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299903 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1545144299913 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1545144299949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.950 " "Worst-case setup slack is -16.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.950     -1552.705 clk  " "  -16.950     -1552.705 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.082        -8.082 Instruction_system:comb_105\|op\[0\]  " "   -8.082        -8.082 Instruction_system:comb_105\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.527       -15.977 clr  " "   -1.527       -15.977 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680        -2.851 Instruction_system:comb_105\|address\[6\]  " "   -0.680        -2.851 Instruction_system:comb_105\|address\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545144299962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.598 " "Worst-case hold slack is -2.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.598       -72.499 Instruction_system:comb_105\|address\[6\]  " "   -2.598       -72.499 Instruction_system:comb_105\|address\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.914        -2.083 clk  " "   -0.914        -2.083 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120        -0.120 Instruction_system:comb_105\|op\[0\]  " "   -0.120        -0.120 Instruction_system:comb_105\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.245         0.000 clr  " "    1.245         0.000 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144299982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545144299982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545144299994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1545144300003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.583 " "Worst-case minimum pulse width slack is -1.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144300016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144300016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583      -407.527 clk  " "   -1.583      -407.527 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144300016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583       -41.123 clr  " "   -1.583       -41.123 clr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144300016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Instruction_system:comb_105\|address\[6\]  " "    0.500         0.000 Instruction_system:comb_105\|address\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144300016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Instruction_system:comb_105\|op\[0\]  " "    0.500         0.000 Instruction_system:comb_105\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545144300016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545144300016 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1545144300376 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1545144300419 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1545144300420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545144300678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 22:45:00 2018 " "Processing ended: Tue Dec 18 22:45:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545144300678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545144300678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545144300678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545144300678 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus II Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545144301334 ""}
