Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 13 05:08:17 2022
| Host         : LAPTOP-OHVOUTMM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (21)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.952        0.000                      0                  456        0.103        0.000                      0                  456        4.500        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.952        0.000                      0                  456        0.103        0.000                      0                  456        4.500        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            malu/alu/mul/out0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 0.944ns (15.209%)  route 5.263ns (84.791%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.625     5.209    btn_cond/CLK
    SLICE_X61Y53         FDRE                                         r  btn_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  btn_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.956     6.621    btn_cond/M_ctr_q_reg[13]
    SLICE_X60Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  btn_cond/FSM_sequential_M_state_q[1]_i_6/O
                         net (fo=1, routed)           0.452     7.197    btn_cond/FSM_sequential_M_state_q[1]_i_6_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.321 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.428     7.749    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.873 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.450     8.323    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.116     8.439 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=69, routed)          2.977    11.416    malu/alu/mul/rst
    DSP48_X1Y8           DSP48E1                                      r  malu/alu/mul/out0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.530    14.934    malu/alu/mul/CLK
    DSP48_X1Y8           DSP48E1                                      r  malu/alu/mul/out0/CLK
                         clock pessimism              0.179    15.114    
                         clock uncertainty           -0.035    15.079    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.711    14.368    malu/alu/mul/out0
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -11.416    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            malu/alu/mul/out0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 0.944ns (15.613%)  route 5.102ns (84.387%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.625     5.209    btn_cond/CLK
    SLICE_X61Y53         FDRE                                         r  btn_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  btn_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.956     6.621    btn_cond/M_ctr_q_reg[13]
    SLICE_X60Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  btn_cond/FSM_sequential_M_state_q[1]_i_6/O
                         net (fo=1, routed)           0.452     7.197    btn_cond/FSM_sequential_M_state_q[1]_i_6_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.321 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.428     7.749    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.873 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.450     8.323    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.116     8.439 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=69, routed)          2.817    11.255    malu/alu/mul/rst
    DSP48_X1Y8           DSP48E1                                      r  malu/alu/mul/out0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.530    14.934    malu/alu/mul/CLK
    DSP48_X1Y8           DSP48E1                                      r  malu/alu/mul/out0/CLK
                         clock pessimism              0.179    15.114    
                         clock uncertainty           -0.035    15.079    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.747    14.332    malu/alu/mul/out0
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            malu/M_a_reg_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.944ns (15.945%)  route 4.976ns (84.055%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.625     5.209    btn_cond/CLK
    SLICE_X61Y53         FDRE                                         r  btn_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  btn_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.956     6.621    btn_cond/M_ctr_q_reg[13]
    SLICE_X60Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  btn_cond/FSM_sequential_M_state_q[1]_i_6/O
                         net (fo=1, routed)           0.452     7.197    btn_cond/FSM_sequential_M_state_q[1]_i_6_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.321 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.428     7.749    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.873 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.450     8.323    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.116     8.439 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=69, routed)          2.691    11.129    malu/rst
    SLICE_X52Y23         FDRE                                         r  malu/M_a_reg_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.437    14.842    malu/CLK
    SLICE_X52Y23         FDRE                                         r  malu/M_a_reg_q_reg[0]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X52Y23         FDRE (Setup_fdre_C_R)       -0.728    14.258    malu/M_a_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            malu/M_a_reg_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.944ns (15.945%)  route 4.976ns (84.055%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.625     5.209    btn_cond/CLK
    SLICE_X61Y53         FDRE                                         r  btn_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  btn_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.956     6.621    btn_cond/M_ctr_q_reg[13]
    SLICE_X60Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  btn_cond/FSM_sequential_M_state_q[1]_i_6/O
                         net (fo=1, routed)           0.452     7.197    btn_cond/FSM_sequential_M_state_q[1]_i_6_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.321 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.428     7.749    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.873 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.450     8.323    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.116     8.439 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=69, routed)          2.691    11.129    malu/rst
    SLICE_X52Y23         FDRE                                         r  malu/M_a_reg_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.437    14.842    malu/CLK
    SLICE_X52Y23         FDRE                                         r  malu/M_a_reg_q_reg[6]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X52Y23         FDRE (Setup_fdre_C_R)       -0.728    14.258    malu/M_a_reg_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            malu/M_b_reg_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 0.944ns (15.718%)  route 5.062ns (84.282%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.625     5.209    btn_cond/CLK
    SLICE_X61Y53         FDRE                                         r  btn_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  btn_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.956     6.621    btn_cond/M_ctr_q_reg[13]
    SLICE_X60Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  btn_cond/FSM_sequential_M_state_q[1]_i_6/O
                         net (fo=1, routed)           0.452     7.197    btn_cond/FSM_sequential_M_state_q[1]_i_6_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.321 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.428     7.749    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.873 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.450     8.323    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.116     8.439 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=69, routed)          2.776    11.215    malu/rst
    SLICE_X47Y23         FDRE                                         r  malu/M_b_reg_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.433    14.838    malu/CLK
    SLICE_X47Y23         FDRE                                         r  malu/M_b_reg_q_reg[14]/C
                         clock pessimism              0.179    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X47Y23         FDRE (Setup_fdre_C_R)       -0.633    14.349    malu/M_b_reg_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -11.215    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            malu/M_b_reg_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 0.944ns (15.718%)  route 5.062ns (84.282%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.625     5.209    btn_cond/CLK
    SLICE_X61Y53         FDRE                                         r  btn_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  btn_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.956     6.621    btn_cond/M_ctr_q_reg[13]
    SLICE_X60Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  btn_cond/FSM_sequential_M_state_q[1]_i_6/O
                         net (fo=1, routed)           0.452     7.197    btn_cond/FSM_sequential_M_state_q[1]_i_6_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.321 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.428     7.749    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.873 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.450     8.323    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.116     8.439 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=69, routed)          2.776    11.215    malu/rst
    SLICE_X47Y23         FDRE                                         r  malu/M_b_reg_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.433    14.838    malu/CLK
    SLICE_X47Y23         FDRE                                         r  malu/M_b_reg_q_reg[15]/C
                         clock pessimism              0.179    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X47Y23         FDRE (Setup_fdre_C_R)       -0.633    14.349    malu/M_b_reg_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -11.215    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            malu/M_b_reg_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 0.944ns (15.987%)  route 4.961ns (84.013%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.625     5.209    btn_cond/CLK
    SLICE_X61Y53         FDRE                                         r  btn_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  btn_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.956     6.621    btn_cond/M_ctr_q_reg[13]
    SLICE_X60Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  btn_cond/FSM_sequential_M_state_q[1]_i_6/O
                         net (fo=1, routed)           0.452     7.197    btn_cond/FSM_sequential_M_state_q[1]_i_6_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.321 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.428     7.749    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.873 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.450     8.323    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.116     8.439 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=69, routed)          2.675    11.114    malu/rst
    SLICE_X52Y20         FDRE                                         r  malu/M_b_reg_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.441    14.846    malu/CLK
    SLICE_X52Y20         FDRE                                         r  malu/M_b_reg_q_reg[1]/C
                         clock pessimism              0.179    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X52Y20         FDRE (Setup_fdre_C_R)       -0.728    14.262    malu/M_b_reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            malu/M_b_reg_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 0.944ns (16.004%)  route 4.955ns (83.996%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.625     5.209    btn_cond/CLK
    SLICE_X61Y53         FDRE                                         r  btn_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  btn_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.956     6.621    btn_cond/M_ctr_q_reg[13]
    SLICE_X60Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  btn_cond/FSM_sequential_M_state_q[1]_i_6/O
                         net (fo=1, routed)           0.452     7.197    btn_cond/FSM_sequential_M_state_q[1]_i_6_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.321 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.428     7.749    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.873 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.450     8.323    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.116     8.439 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=69, routed)          2.669    11.108    malu/rst
    SLICE_X54Y20         FDRE                                         r  malu/M_b_reg_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.441    14.846    malu/CLK
    SLICE_X54Y20         FDRE                                         r  malu/M_b_reg_q_reg[3]/C
                         clock pessimism              0.179    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X54Y20         FDRE (Setup_fdre_C_R)       -0.728    14.262    malu/M_b_reg_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            malu/M_a_reg_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.944ns (15.945%)  route 4.976ns (84.055%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.625     5.209    btn_cond/CLK
    SLICE_X61Y53         FDRE                                         r  btn_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  btn_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.956     6.621    btn_cond/M_ctr_q_reg[13]
    SLICE_X60Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  btn_cond/FSM_sequential_M_state_q[1]_i_6/O
                         net (fo=1, routed)           0.452     7.197    btn_cond/FSM_sequential_M_state_q[1]_i_6_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.321 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.428     7.749    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.873 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.450     8.323    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.116     8.439 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=69, routed)          2.691    11.129    malu/rst
    SLICE_X53Y23         FDRE                                         r  malu/M_a_reg_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.437    14.842    malu/CLK
    SLICE_X53Y23         FDRE                                         r  malu/M_a_reg_q_reg[12]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X53Y23         FDRE (Setup_fdre_C_R)       -0.633    14.353    malu/M_a_reg_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            malu/M_a_reg_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.944ns (15.945%)  route 4.976ns (84.055%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.625     5.209    btn_cond/CLK
    SLICE_X61Y53         FDRE                                         r  btn_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  btn_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.956     6.621    btn_cond/M_ctr_q_reg[13]
    SLICE_X60Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.745 f  btn_cond/FSM_sequential_M_state_q[1]_i_6/O
                         net (fo=1, routed)           0.452     7.197    btn_cond/FSM_sequential_M_state_q[1]_i_6_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.321 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.428     7.749    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.873 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.450     8.323    reset_cond/M_ctr_q_reg[26]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.116     8.439 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=69, routed)          2.691    11.129    malu/rst
    SLICE_X53Y23         FDRE                                         r  malu/M_a_reg_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.437    14.842    malu/CLK
    SLICE_X53Y23         FDRE                                         r  malu/M_a_reg_q_reg[15]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X53Y23         FDRE (Setup_fdre_C_R)       -0.633    14.353    malu/M_a_reg_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  3.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.596     1.540    slowclock/CLK
    SLICE_X62Y49         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.802    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.017 r  slowclock/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.017    slowclock/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X62Y50         FDRE                                         r  slowclock/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.864     2.054    slowclock/CLK
    SLICE_X62Y50         FDRE                                         r  slowclock/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    slowclock/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.596     1.540    slowclock/CLK
    SLICE_X62Y49         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.802    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.028 r  slowclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.028    slowclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X62Y50         FDRE                                         r  slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.864     2.054    slowclock/CLK
    SLICE_X62Y50         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.596     1.540    slowclock/CLK
    SLICE_X62Y49         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.802    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.053 r  slowclock/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.053    slowclock/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X62Y50         FDRE                                         r  slowclock/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.864     2.054    slowclock/CLK
    SLICE_X62Y50         FDRE                                         r  slowclock/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    slowclock/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.596     1.540    slowclock/CLK
    SLICE_X62Y49         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.802    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.053 r  slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.053    slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X62Y50         FDRE                                         r  slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.864     2.054    slowclock/CLK
    SLICE_X62Y50         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.596     1.540    slowclock/CLK
    SLICE_X62Y49         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.802    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.002 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.002    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.056 r  slowclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.056    slowclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X62Y51         FDRE                                         r  slowclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.864     2.054    slowclock/CLK
    SLICE_X62Y51         FDRE                                         r  slowclock/M_ctr_q_reg[20]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.596     1.540    slowclock/CLK
    SLICE_X62Y49         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.802    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.002 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.002    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.067 r  slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.067    slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X62Y51         FDRE                                         r  slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.864     2.054    slowclock/CLK
    SLICE_X62Y51         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 malu/L_edge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            malu/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.564     1.508    malu/L_edge/CLK
    SLICE_X49Y39         FDRE                                         r  malu/L_edge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  malu/L_edge/M_last_q_reg/Q
                         net (fo=2, routed)           0.097     1.746    malu/L_edge/M_last_q
    SLICE_X48Y39         LUT4 (Prop_lut4_I1_O)        0.048     1.794 r  malu/L_edge/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=1, routed)           0.000     1.794    malu/L_edge_n_1
    SLICE_X48Y39         FDRE                                         r  malu/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.834     2.024    malu/CLK
    SLICE_X48Y39         FDRE                                         r  malu/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.107     1.628    malu/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.596     1.540    slowclock/CLK
    SLICE_X62Y49         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.802    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.002 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.002    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.092 r  slowclock/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.092    slowclock/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X62Y51         FDRE                                         r  slowclock/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.864     2.054    slowclock/CLK
    SLICE_X62Y51         FDRE                                         r  slowclock/M_ctr_q_reg[21]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    slowclock/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.596     1.540    slowclock/CLK
    SLICE_X62Y49         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.802    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.962 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.002 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.002    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.092 r  slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.092    slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X62Y51         FDRE                                         r  slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.864     2.054    slowclock/CLK
    SLICE_X62Y51         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 malu/L_edge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            malu/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.564     1.508    malu/L_edge/CLK
    SLICE_X49Y39         FDRE                                         r  malu/L_edge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  malu/L_edge/M_last_q_reg/Q
                         net (fo=2, routed)           0.097     1.746    malu/L_edge/M_last_q
    SLICE_X48Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.791 r  malu/L_edge/FSM_sequential_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.791    malu/L_edge_n_0
    SLICE_X48Y39         FDRE                                         r  malu/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.834     2.024    malu/CLK
    SLICE_X48Y39         FDRE                                         r  malu/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.091     1.612    malu/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y50   btn_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y52   btn_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y52   btn_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y53   btn_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y53   btn_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y53   btn_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y53   btn_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y54   btn_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y54   btn_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   btn_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   btn_cond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   btn_cond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   btn_cond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   btn_cond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   btn_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   btn_cond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   btn_cond/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y46   btn_cond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y23   malu/M_a_reg_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   btn_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   btn_cond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   btn_cond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   btn_cond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   btn_cond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   btn_cond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   btn_cond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   btn_cond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   btn_cond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y59   corrupt_button/M_ctr_q_reg[10]/C



