
<!-- saved from url=(0060)https://ecee.colorado.edu/~bart/book/book/chapter7/ch7_5.htm -->
<html><head><meta http-equiv="Content-Type" content="text/html; charset=windows-1252">
<title>MOSFET SPICE MODEL</title>
</head>
<body bgcolor="#FFFFFF"><script language="JavaScript" src="./MOSFET SPICE MODEL_files/script2start.js.indir"></script><link rel="STYLESHEET" type="text/css" href="./MOSFET SPICE MODEL_files/cssfile.css"><table border="1" height="80" width="700" cellspacing="0" cellpadding="0" align="center"><tbody><tr><td><table border="0" height="80" width="700" cellspacing="0" cellpadding="0" align="center"><tbody><tr><td><img src="./MOSFET SPICE MODEL_files/c21.jpg" border="0"><br><img src="./MOSFET SPICE MODEL_files/c3.jpg" border="0"></td><td align="top" valign="center" class="banner" background="./MOSFET SPICE MODEL_files/m_border.jpg"><a href="https://ecee.colorado.edu/~bart/book/book/append/quick.htm" title="Click here for quick access"><b><i>Principles of Semiconductor Devices</i></b></a></td></tr><tr><td align="center" valign="top" background="./MOSFET SPICE MODEL_files/l_borderwhite.jpg"><br><br><a href="https://ecee.colorado.edu/~bart/book/book/title.htm" title="Title Page" name="Title Page"><img src="./MOSFET SPICE MODEL_files/titlea.jpg" border="0"></a><br><a href="https://ecee.colorado.edu/~bart/book/book/toc1.htm" title="Review of Modern Physics" name="Review of Modern Physics"><img src="./MOSFET SPICE MODEL_files/ch1.jpg" border="0"></a><br><a href="https://ecee.colorado.edu/~bart/book/book/toc2.htm" title="Semiconductor Physics" name="Semiconductor Physics"><img src="./MOSFET SPICE MODEL_files/ch2.jpg" border="0"></a><br><a href="https://ecee.colorado.edu/~bart/book/book/toc3.htm" title="Metal-Semiconductor Junctions" name="Metal-Semiconductor Junctions"><img src="./MOSFET SPICE MODEL_files/ch3.jpg" border="0"></a><br><a href="https://ecee.colorado.edu/~bart/book/book/toc4.htm" title="p-n Junctions" name="p-n Junctions"><img src="./MOSFET SPICE MODEL_files/ch4.jpg" border="0"></a><br><a href="https://ecee.colorado.edu/~bart/book/book/toc5.htm" title="Bipolar Junction Transistors" name="Bipolar Junction Transistors"><img src="./MOSFET SPICE MODEL_files/ch5.jpg" border="0"></a><br><a href="https://ecee.colorado.edu/~bart/book/book/toc6.htm" title="MOS Capacitors" name="MOS Capacitors"><img src="./MOSFET SPICE MODEL_files/ch6.jpg" border="0"></a><br><a href="https://ecee.colorado.edu/~bart/book/book/toc7.htm" title="MOSFETs" name="MOSFETs"><img src="./MOSFET SPICE MODEL_files/ch7.jpg" border="0"></a><br><a href="https://ecee.colorado.edu/~bart/book/book/toca.htm" title="Appendices" name="Appendices"><img src="./MOSFET SPICE MODEL_files/append.gif" border="0"></a></td><td valign="top"><table border="0" cellspacing="0" width="680"><tbody><tr><td align="left" valign="bottom"><p> <a href="https://ecee.colorado.edu/~bart/book/book/title.htm">Title Page</a> - <a href="https://ecee.colorado.edu/~bart/book/book/contents.htm">Table of Contents</a> - <a href="https://ecee.colorado.edu/~bart/book/book/help.htm">Help</a></p></td><td align="right" valign="bottom"><p><a href="https://ecee.colorado.edu/~bart/book/book/copyrigh.htm">© B. Van Zeghbroeck, 2011</a></p></td></tr></tbody></table>
<table border="0" width="700"><tbody><tr><td width="580" valign="center"><h1 valign="center">Chapter 7:&nbsp;MOS Field-Effect-Transistors</h1></td><td width="120" align="center"><a href="https://ecee.colorado.edu/~bart/book/book/chapter7/ch7_1.htm" onmouseover="window.status=&#39;Chapter 6&#39;; return true"><img src="./MOSFET SPICE MODEL_files/fback.gif" border="0" alt="Previous chapter"></a><a href="https://ecee.colorado.edu/~bart/book/book/chapter7/ch7_4.htm" onmouseover="window.status=&#39;Section 7.4&#39;; return true"><img src="./MOSFET SPICE MODEL_files/back.gif" border="0" alt="Previous section"></a><a href="https://ecee.colorado.edu/~bart/book/book/chapter7/ch7_5" onmouseover="window.status=&#39;&#39;; return true"><img src="./MOSFET SPICE MODEL_files/noup.gif" border="0" alt="Subsection"></a><a href="https://ecee.colorado.edu/~bart/book/book/chapter7/ch7_6.htm" onmouseover="window.status=&#39;Section 7.6&#39;; return true"><img src="./MOSFET SPICE MODEL_files/forward.gif" border="0" alt="Next section"></a><a href="https://ecee.colorado.edu/~bart/book/book/append/append1.htm" onmouseover="window.status=&#39;Appendix&#39;; return true"><img src="./MOSFET SPICE MODEL_files/fforward.gif" border="0" alt="Next chapter"></a></td></tr></tbody></table>





<h2><a name="7_5"></a>7.5.&nbsp;MOSFET SPICE MODEL</h2>
<table width="700"><tbody><tr><td valign="top"><p>The SPICE model of a MOSFET includes a variety of parasitic circuit elements and some process related parameters in addition to the elements previously discussed in this chapter. The syntax of a MOSFET incorporates the parameters a circuit designer can control:</p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p><b>MOSFET syntax</b></p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>M &lt;name&gt; &lt;drain node&gt; &lt;gate node&gt; &lt;source node&gt; &lt;bulk/substrate node&gt;</p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>+ &nbsp;&nbsp;&nbsp;<model name=""> [L=<value>][W=<value>][AD=<value>][AS=<value>]</value></value></value></value></model></p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>+ &nbsp;&nbsp;&nbsp;[PD=<value>][PS=<value>][NRD=<value>][NRS=<value>]</value></value></value></value></p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>+ &nbsp;&nbsp;&nbsp;[NRG=<value>][NRB=<value>]</value></value></p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>where L is the gate length, W the gate width, AD the drain area, AS the source area</p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>PD is the drain perimeter, PS is the source perimeter</p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p><b>Example:</b></p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>M1 3 2 1 0 NMOS L=1u W=6u</p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>.MODEL NFET NMOS (LEVEL=2 L=1u W=1u VTO=-1.44 KP=8.64E-6</p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>+ NSUB=1E17 TOX=20n)</p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>where M1 is one specific transistor in the circuit, while the transistor model "NFET" uses the built-in model NFET to specify the process and technology related parameters of the MOSFET. A list of selected SPICE parameters and their relation to the parameters discussed in this text is provided in the table below.</p></td></tr></tbody></table>
<a name="tab7_5_1"></a><table width="700"><tbody><tr><td><center><a href="https://ecee.colorado.edu/~bart/book/book/chapter7/ch7_5.htm#tab7_5_1"><img src="./MOSFET SPICE MODEL_files/tab7_5_1.gif" border="OFF"></a></center></td></tr></tbody></table>
<table width="700"><tbody><tr><td width="100" valign="TOP"><b>Table 7.5.1:<b></b></b></td><td valign="TOP">SPICE parameters and corresponding equations</td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>In addition there are additional parameters, which can be specified to further enhance the accuracy of the model, such as:</p></td></tr></tbody></table>
<dir>
<table width="700"><tbody><tr><td valign="top"><p>LD , lateral diffusion (length) </p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>RD, drain ohmic resistance </p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>RG, gate ohmic resistance </p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>IS, bulk p-n saturation current </p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>CBD, bulk-drain zero-bias p-n capacitance </p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>CGSO/CGDO, gate-source/drain overlap capacitance/channel width</p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>XJ, metallurgical junction depth</p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>WD, lateral diffusion (width)</p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>RS, source ohmic resistance</p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>RB, bulk ohmic resistance</p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>JS, bulk p-n saturation current/area</p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>CBS, bulk-source zero-bias p-n capacitance</p></td></tr></tbody></table>
</dir>
<table width="700"><tbody><tr><td valign="top"><p>The gate-source/gate-drain overlap capacitance per channel width is obtained from:</p></td></tr></tbody></table>
<table cellspacing="0" border="0" width="700"><tbody><tr><td valign="TOP" align="CENTER"><img src="./MOSFET SPICE MODEL_files/eq7_5_9.gif"></td><td width="100" align="center"> </td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>Where <font face="symbol">D</font><i>L</i> is the overlap between the gate and the source or drain region. The corresponding equivalent circuit is provided in Figure <a href="https://ecee.colorado.edu/~bart/book/book/chapter7/ch7_5.htm#fig7_5_1">7.5.1</a>.</p></td></tr></tbody></table>
<a name="fig7_5_1"></a><table width="700"><tbody><tr><td><center><a href="https://ecee.colorado.edu/~bart/book/book/chapter7/ch7_5.htm#fig7_5_1"><img src="./MOSFET SPICE MODEL_files/fig7_5_1.gif" border="OFF"></a></center></td></tr></tbody></table>
<table width="700"><tbody><tr><td width="100" valign="TOP"><b>Figure 7.5.1 :<b></b></b></td><td valign="TOP">Large signal model of a MOSFET</td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top"><p>The current source represents the drain current as described by either the quadratic model (equations (<a href="https://ecee.colorado.edu/~bart/book/book/chapter7/ch7_eq.htm#eq7_3_9" target="top">7.3.9</a>) and (<a href="https://ecee.colorado.edu/~bart/book/book/chapter7/ch7_eq.htm#eq7_3_10" target="top">7.3.10</a>)) or the variable depletion layer model (equations (<a href="https://ecee.colorado.edu/~bart/book/book/chapter7/ch7_eq.htm#eq7_3_23" target="top">7.3.23</a>) and (<a href="https://ecee.colorado.edu/~bart/book/book/chapter7/ch7_eq.htm#eq7_3_24" target="top">7.3.24</a>)). SPICE also allows the user to choose either model as well as other more detailed MOSFET models by selecting the model LEVEL.</p></td></tr></tbody></table>
<table width="700"><tbody><tr><td valign="top" align="right"><p><i>Boulder, December 2004</i></p></td></tr></tbody></table>
<table height="450"><tbody><tr><td height="450">&nbsp;</td></tr></tbody></table> 


</td></tr></tbody></table></td></tr></tbody></table></body></html>