<stg><name>QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP</name>


<trans_list>

<trans id="348" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %packOfst = alloca i32 1

]]></Node>
<StgValue><ssdm name="packOfst"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i9 0, i9 %packOfst

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0 %packOfst_1 = load i9 %packOfst

]]></Node>
<StgValue><ssdm name="packOfst_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %icmp_ln292 = icmp_eq  i9 %packOfst_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln292 = add i9 %packOfst_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln292 = br i1 %icmp_ln292, void %.split12, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="9">
<![CDATA[
.split12:2 %trunc_ln296 = trunc i9 %packOfst_1

]]></Node>
<StgValue><ssdm name="trunc_ln296"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:4 %lshr_ln296_s = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %packOfst_1, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln296_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="4">
<![CDATA[
.split12:5 %zext_ln296_1 = zext i4 %lshr_ln296_s

]]></Node>
<StgValue><ssdm name="zext_ln296_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split12:55 %switch_ln296 = switch i4 %trunc_ln296, void %branch155, i4 0, void %branch140, i4 1, void %branch141, i4 2, void %branch142, i4 3, void %branch143, i4 4, void %branch144, i4 5, void %branch145, i4 6, void %branch146, i4 7, void %branch147, i4 8, void %branch148, i4 9, void %branch149, i4 10, void %branch150, i4 11, void %branch151, i4 12, void %branch152, i4 13, void %branch153, i4 14, void %branch154

]]></Node>
<StgValue><ssdm name="switch_ln296"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch154:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch153:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch152:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch151:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch150:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch149:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch148:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch147:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch146:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch145:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch144:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch143:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
branch142:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch141:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch140:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="trunc_ln296" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch155:1 %br_ln296 = br void %.split127473

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:0 %JcoupLocal_0_0_addr = getelementptr i512 %JcoupLocal_0_0, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_0_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="512" op_0_bw="4">
<![CDATA[
.split127165:1 %JcoupLocal_0_0_load = load i4 %JcoupLocal_0_0_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_0_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:2 %JcoupLocal_0_1_addr = getelementptr i512 %JcoupLocal_0_1, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="512" op_0_bw="4">
<![CDATA[
.split127165:3 %JcoupLocal_0_1_load = load i4 %JcoupLocal_0_1_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:4 %JcoupLocal_0_2_addr = getelementptr i512 %JcoupLocal_0_2, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_2_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="512" op_0_bw="4">
<![CDATA[
.split127165:5 %JcoupLocal_0_2_load = load i4 %JcoupLocal_0_2_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_2_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:6 %JcoupLocal_0_3_addr = getelementptr i512 %JcoupLocal_0_3, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_3_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="512" op_0_bw="4">
<![CDATA[
.split127165:7 %JcoupLocal_0_3_load = load i4 %JcoupLocal_0_3_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_3_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:8 %JcoupLocal_0_4_addr = getelementptr i512 %JcoupLocal_0_4, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_4_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="512" op_0_bw="4">
<![CDATA[
.split127165:9 %JcoupLocal_0_4_load = load i4 %JcoupLocal_0_4_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_4_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:10 %JcoupLocal_0_5_addr = getelementptr i512 %JcoupLocal_0_5, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_5_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="512" op_0_bw="4">
<![CDATA[
.split127165:11 %JcoupLocal_0_5_load = load i4 %JcoupLocal_0_5_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_5_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:12 %JcoupLocal_0_6_addr = getelementptr i512 %JcoupLocal_0_6, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_6_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="512" op_0_bw="4">
<![CDATA[
.split127165:13 %JcoupLocal_0_6_load = load i4 %JcoupLocal_0_6_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_6_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:14 %JcoupLocal_0_7_addr = getelementptr i512 %JcoupLocal_0_7, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_7_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="512" op_0_bw="4">
<![CDATA[
.split127165:15 %JcoupLocal_0_7_load = load i4 %JcoupLocal_0_7_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_7_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:16 %JcoupLocal_0_8_addr = getelementptr i512 %JcoupLocal_0_8, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_8_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="512" op_0_bw="4">
<![CDATA[
.split127165:17 %JcoupLocal_0_8_load = load i4 %JcoupLocal_0_8_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_8_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:18 %JcoupLocal_0_9_addr = getelementptr i512 %JcoupLocal_0_9, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_9_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="512" op_0_bw="4">
<![CDATA[
.split127165:19 %JcoupLocal_0_9_load = load i4 %JcoupLocal_0_9_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_9_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:20 %JcoupLocal_0_10_addr = getelementptr i512 %JcoupLocal_0_10, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_10_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="512" op_0_bw="4">
<![CDATA[
.split127165:21 %JcoupLocal_0_10_load = load i4 %JcoupLocal_0_10_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_10_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:22 %JcoupLocal_0_11_addr = getelementptr i512 %JcoupLocal_0_11, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_11_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="512" op_0_bw="4">
<![CDATA[
.split127165:23 %JcoupLocal_0_11_load = load i4 %JcoupLocal_0_11_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_11_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:24 %JcoupLocal_0_12_addr = getelementptr i512 %JcoupLocal_0_12, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_12_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="512" op_0_bw="4">
<![CDATA[
.split127165:25 %JcoupLocal_0_12_load = load i4 %JcoupLocal_0_12_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_12_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:26 %JcoupLocal_0_13_addr = getelementptr i512 %JcoupLocal_0_13, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_13_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="512" op_0_bw="4">
<![CDATA[
.split127165:27 %JcoupLocal_0_13_load = load i4 %JcoupLocal_0_13_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_13_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:28 %JcoupLocal_0_14_addr = getelementptr i512 %JcoupLocal_0_14, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_14_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="512" op_0_bw="4">
<![CDATA[
.split127165:29 %JcoupLocal_0_14_load = load i4 %JcoupLocal_0_14_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_14_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127165:30 %JcoupLocal_0_15_addr = getelementptr i512 %JcoupLocal_0_15, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_15_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="512" op_0_bw="4">
<![CDATA[
.split127165:31 %JcoupLocal_0_15_load = load i4 %JcoupLocal_0_15_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_15_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split127165:33 %switch_ln296 = switch i4 %trunc_ln296, void %branch123, i4 0, void %branch108, i4 1, void %branch109, i4 2, void %branch110, i4 3, void %branch111, i4 4, void %branch112, i4 5, void %branch113, i4 6, void %branch114, i4 7, void %branch115, i4 8, void %branch116, i4 9, void %branch117, i4 10, void %branch118, i4 11, void %branch119, i4 12, void %branch120, i4 13, void %branch121, i4 14, void %branch122

]]></Node>
<StgValue><ssdm name="switch_ln296"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split126857:0 %store_ln292 = store i9 %add_ln292, i9 %packOfst

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
.split126857:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="4">
<![CDATA[
.split12:3 %zext_ln296 = zext i4 %trunc_ln296

]]></Node>
<StgValue><ssdm name="zext_ln296"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:0 %JcoupLocal_1_0_addr = getelementptr i512 %JcoupLocal_1_0, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_0_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:1 %JcoupLocal_1_1_addr = getelementptr i512 %JcoupLocal_1_1, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_1_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:2 %JcoupLocal_1_2_addr = getelementptr i512 %JcoupLocal_1_2, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_2_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:3 %JcoupLocal_1_3_addr = getelementptr i512 %JcoupLocal_1_3, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_3_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:4 %JcoupLocal_1_4_addr = getelementptr i512 %JcoupLocal_1_4, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_4_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:5 %JcoupLocal_1_5_addr = getelementptr i512 %JcoupLocal_1_5, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_5_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:6 %JcoupLocal_1_6_addr = getelementptr i512 %JcoupLocal_1_6, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_6_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:7 %JcoupLocal_1_7_addr = getelementptr i512 %JcoupLocal_1_7, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_7_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:8 %JcoupLocal_1_8_addr = getelementptr i512 %JcoupLocal_1_8, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_8_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:9 %JcoupLocal_1_9_addr = getelementptr i512 %JcoupLocal_1_9, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_9_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:10 %JcoupLocal_1_10_addr = getelementptr i512 %JcoupLocal_1_10, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_10_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:11 %JcoupLocal_1_11_addr = getelementptr i512 %JcoupLocal_1_11, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_11_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:12 %JcoupLocal_1_12_addr = getelementptr i512 %JcoupLocal_1_12, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_12_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:13 %JcoupLocal_1_13_addr = getelementptr i512 %JcoupLocal_1_13, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_13_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:14 %JcoupLocal_1_14_addr = getelementptr i512 %JcoupLocal_1_14, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_14_addr"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split127473:15 %JcoupLocal_1_15_addr = getelementptr i512 %JcoupLocal_1_15, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_15_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="512" op_0_bw="4">
<![CDATA[
.split127473:16 %JcoupLocal_1_0_load = load i4 %JcoupLocal_1_0_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_0_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="512" op_0_bw="4">
<![CDATA[
.split127473:17 %JcoupLocal_1_1_load = load i4 %JcoupLocal_1_1_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_1_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="512" op_0_bw="4">
<![CDATA[
.split127473:18 %JcoupLocal_1_2_load = load i4 %JcoupLocal_1_2_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_2_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="512" op_0_bw="4">
<![CDATA[
.split127473:19 %JcoupLocal_1_3_load = load i4 %JcoupLocal_1_3_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_3_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="512" op_0_bw="4">
<![CDATA[
.split127473:20 %JcoupLocal_1_4_load = load i4 %JcoupLocal_1_4_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_4_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="512" op_0_bw="4">
<![CDATA[
.split127473:21 %JcoupLocal_1_5_load = load i4 %JcoupLocal_1_5_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_5_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="512" op_0_bw="4">
<![CDATA[
.split127473:22 %JcoupLocal_1_6_load = load i4 %JcoupLocal_1_6_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_6_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="512" op_0_bw="4">
<![CDATA[
.split127473:23 %JcoupLocal_1_7_load = load i4 %JcoupLocal_1_7_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_7_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="512" op_0_bw="4">
<![CDATA[
.split127473:24 %JcoupLocal_1_8_load = load i4 %JcoupLocal_1_8_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_8_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="512" op_0_bw="4">
<![CDATA[
.split127473:25 %JcoupLocal_1_9_load = load i4 %JcoupLocal_1_9_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_9_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="512" op_0_bw="4">
<![CDATA[
.split127473:26 %JcoupLocal_1_10_load = load i4 %JcoupLocal_1_10_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_10_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="512" op_0_bw="4">
<![CDATA[
.split127473:27 %JcoupLocal_1_11_load = load i4 %JcoupLocal_1_11_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_11_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="512" op_0_bw="4">
<![CDATA[
.split127473:28 %JcoupLocal_1_12_load = load i4 %JcoupLocal_1_12_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_12_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="512" op_0_bw="4">
<![CDATA[
.split127473:29 %JcoupLocal_1_13_load = load i4 %JcoupLocal_1_13_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_13_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="512" op_0_bw="4">
<![CDATA[
.split127473:30 %JcoupLocal_1_14_load = load i4 %JcoupLocal_1_14_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_14_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="512" op_0_bw="4">
<![CDATA[
.split127473:31 %JcoupLocal_1_15_load = load i4 %JcoupLocal_1_15_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_15_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split127473:33 %switch_ln296 = switch i4 %trunc_ln296, void %branch139, i4 0, void %branch124, i4 1, void %branch125, i4 2, void %branch126, i4 3, void %branch127, i4 4, void %branch128, i4 5, void %branch129, i4 6, void %branch130, i4 7, void %branch131, i4 8, void %branch132, i4 9, void %branch133, i4 10, void %branch134, i4 11, void %branch135, i4 12, void %branch136, i4 13, void %branch137, i4 14, void %branch138

]]></Node>
<StgValue><ssdm name="switch_ln296"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="512" op_0_bw="4">
<![CDATA[
.split127165:1 %JcoupLocal_0_0_load = load i4 %JcoupLocal_0_0_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_0_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="512" op_0_bw="4">
<![CDATA[
.split127165:3 %JcoupLocal_0_1_load = load i4 %JcoupLocal_0_1_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_1_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="512" op_0_bw="4">
<![CDATA[
.split127165:5 %JcoupLocal_0_2_load = load i4 %JcoupLocal_0_2_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_2_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="512" op_0_bw="4">
<![CDATA[
.split127165:7 %JcoupLocal_0_3_load = load i4 %JcoupLocal_0_3_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_3_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="512" op_0_bw="4">
<![CDATA[
.split127165:9 %JcoupLocal_0_4_load = load i4 %JcoupLocal_0_4_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_4_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="512" op_0_bw="4">
<![CDATA[
.split127165:11 %JcoupLocal_0_5_load = load i4 %JcoupLocal_0_5_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_5_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="512" op_0_bw="4">
<![CDATA[
.split127165:13 %JcoupLocal_0_6_load = load i4 %JcoupLocal_0_6_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_6_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="512" op_0_bw="4">
<![CDATA[
.split127165:15 %JcoupLocal_0_7_load = load i4 %JcoupLocal_0_7_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_7_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="512" op_0_bw="4">
<![CDATA[
.split127165:17 %JcoupLocal_0_8_load = load i4 %JcoupLocal_0_8_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_8_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="512" op_0_bw="4">
<![CDATA[
.split127165:19 %JcoupLocal_0_9_load = load i4 %JcoupLocal_0_9_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_9_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="512" op_0_bw="4">
<![CDATA[
.split127165:21 %JcoupLocal_0_10_load = load i4 %JcoupLocal_0_10_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_10_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="512" op_0_bw="4">
<![CDATA[
.split127165:23 %JcoupLocal_0_11_load = load i4 %JcoupLocal_0_11_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_11_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="512" op_0_bw="4">
<![CDATA[
.split127165:25 %JcoupLocal_0_12_load = load i4 %JcoupLocal_0_12_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_12_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="512" op_0_bw="4">
<![CDATA[
.split127165:27 %JcoupLocal_0_13_load = load i4 %JcoupLocal_0_13_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_13_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="512" op_0_bw="4">
<![CDATA[
.split127165:29 %JcoupLocal_0_14_load = load i4 %JcoupLocal_0_14_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_14_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="512" op_0_bw="4">
<![CDATA[
.split127165:31 %JcoupLocal_0_15_load = load i4 %JcoupLocal_0_15_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_0_15_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="512" op_9_bw="512" op_10_bw="512" op_11_bw="512" op_12_bw="512" op_13_bw="512" op_14_bw="512" op_15_bw="512" op_16_bw="512" op_17_bw="64">
<![CDATA[
.split127165:32 %tmp = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_0_0_load, i512 %JcoupLocal_0_1_load, i512 %JcoupLocal_0_2_load, i512 %JcoupLocal_0_3_load, i512 %JcoupLocal_0_4_load, i512 %JcoupLocal_0_5_load, i512 %JcoupLocal_0_6_load, i512 %JcoupLocal_0_7_load, i512 %JcoupLocal_0_8_load, i512 %JcoupLocal_0_9_load, i512 %JcoupLocal_0_10_load, i512 %JcoupLocal_0_11_load, i512 %JcoupLocal_0_12_load, i512 %JcoupLocal_0_13_load, i512 %JcoupLocal_0_14_load, i512 %JcoupLocal_0_15_load, i64 %zext_ln296

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch122:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_14_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch122:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch121:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_13_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch121:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch120:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_12_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch120:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch119:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_11_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch119:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch118:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_10_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch118:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch117:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_9_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch117:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch116:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_8_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch116:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch115:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch115:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch114:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
branch114:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch113:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
branch113:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch112:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
branch112:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch111:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch111:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch110:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch110:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch109:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch109:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch108:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch108:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch123:0 %store_ln296 = store i512 %tmp, i4 %JcoupLocal_1_15_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch123:1 %br_ln296 = br void %.split126857

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:6 %JcoupLocal_2_0_addr = getelementptr i512 %JcoupLocal_2_0, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_0_addr"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:7 %JcoupLocal_2_1_addr = getelementptr i512 %JcoupLocal_2_1, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_1_addr"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:8 %JcoupLocal_2_2_addr = getelementptr i512 %JcoupLocal_2_2, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_2_addr"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:9 %JcoupLocal_2_3_addr = getelementptr i512 %JcoupLocal_2_3, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_3_addr"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:10 %JcoupLocal_2_4_addr = getelementptr i512 %JcoupLocal_2_4, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_4_addr"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:11 %JcoupLocal_2_5_addr = getelementptr i512 %JcoupLocal_2_5, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_5_addr"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:12 %JcoupLocal_2_6_addr = getelementptr i512 %JcoupLocal_2_6, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_6_addr"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:13 %JcoupLocal_2_7_addr = getelementptr i512 %JcoupLocal_2_7, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_7_addr"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:14 %JcoupLocal_2_8_addr = getelementptr i512 %JcoupLocal_2_8, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_8_addr"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:15 %JcoupLocal_2_9_addr = getelementptr i512 %JcoupLocal_2_9, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_9_addr"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:16 %JcoupLocal_2_10_addr = getelementptr i512 %JcoupLocal_2_10, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_10_addr"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:17 %JcoupLocal_2_11_addr = getelementptr i512 %JcoupLocal_2_11, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_11_addr"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:18 %JcoupLocal_2_12_addr = getelementptr i512 %JcoupLocal_2_12, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_12_addr"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:19 %JcoupLocal_2_13_addr = getelementptr i512 %JcoupLocal_2_13, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_13_addr"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:20 %JcoupLocal_2_14_addr = getelementptr i512 %JcoupLocal_2_14, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_14_addr"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:21 %JcoupLocal_2_15_addr = getelementptr i512 %JcoupLocal_2_15, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_15_addr"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="512" op_0_bw="4">
<![CDATA[
.split12:22 %JcoupLocal_2_0_load = load i4 %JcoupLocal_2_0_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_0_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="512" op_0_bw="4">
<![CDATA[
.split12:23 %JcoupLocal_2_1_load = load i4 %JcoupLocal_2_1_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_1_load"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="512" op_0_bw="4">
<![CDATA[
.split12:24 %JcoupLocal_2_2_load = load i4 %JcoupLocal_2_2_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_2_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="512" op_0_bw="4">
<![CDATA[
.split12:25 %JcoupLocal_2_3_load = load i4 %JcoupLocal_2_3_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_3_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="512" op_0_bw="4">
<![CDATA[
.split12:26 %JcoupLocal_2_4_load = load i4 %JcoupLocal_2_4_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_4_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="512" op_0_bw="4">
<![CDATA[
.split12:27 %JcoupLocal_2_5_load = load i4 %JcoupLocal_2_5_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_5_load"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="512" op_0_bw="4">
<![CDATA[
.split12:28 %JcoupLocal_2_6_load = load i4 %JcoupLocal_2_6_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_6_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="512" op_0_bw="4">
<![CDATA[
.split12:29 %JcoupLocal_2_7_load = load i4 %JcoupLocal_2_7_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_7_load"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="512" op_0_bw="4">
<![CDATA[
.split12:30 %JcoupLocal_2_8_load = load i4 %JcoupLocal_2_8_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_8_load"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="512" op_0_bw="4">
<![CDATA[
.split12:31 %JcoupLocal_2_9_load = load i4 %JcoupLocal_2_9_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_9_load"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="512" op_0_bw="4">
<![CDATA[
.split12:32 %JcoupLocal_2_10_load = load i4 %JcoupLocal_2_10_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_10_load"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="512" op_0_bw="4">
<![CDATA[
.split12:33 %JcoupLocal_2_11_load = load i4 %JcoupLocal_2_11_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_11_load"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="512" op_0_bw="4">
<![CDATA[
.split12:34 %JcoupLocal_2_12_load = load i4 %JcoupLocal_2_12_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_12_load"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="512" op_0_bw="4">
<![CDATA[
.split12:35 %JcoupLocal_2_13_load = load i4 %JcoupLocal_2_13_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_13_load"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="512" op_0_bw="4">
<![CDATA[
.split12:36 %JcoupLocal_2_14_load = load i4 %JcoupLocal_2_14_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_14_load"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="512" op_0_bw="4">
<![CDATA[
.split12:37 %JcoupLocal_2_15_load = load i4 %JcoupLocal_2_15_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_15_load"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="512" op_0_bw="4">
<![CDATA[
.split127473:16 %JcoupLocal_1_0_load = load i4 %JcoupLocal_1_0_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_0_load"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="512" op_0_bw="4">
<![CDATA[
.split127473:17 %JcoupLocal_1_1_load = load i4 %JcoupLocal_1_1_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_1_load"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="512" op_0_bw="4">
<![CDATA[
.split127473:18 %JcoupLocal_1_2_load = load i4 %JcoupLocal_1_2_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_2_load"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="512" op_0_bw="4">
<![CDATA[
.split127473:19 %JcoupLocal_1_3_load = load i4 %JcoupLocal_1_3_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_3_load"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="512" op_0_bw="4">
<![CDATA[
.split127473:20 %JcoupLocal_1_4_load = load i4 %JcoupLocal_1_4_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_4_load"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="512" op_0_bw="4">
<![CDATA[
.split127473:21 %JcoupLocal_1_5_load = load i4 %JcoupLocal_1_5_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_5_load"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="512" op_0_bw="4">
<![CDATA[
.split127473:22 %JcoupLocal_1_6_load = load i4 %JcoupLocal_1_6_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_6_load"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="512" op_0_bw="4">
<![CDATA[
.split127473:23 %JcoupLocal_1_7_load = load i4 %JcoupLocal_1_7_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_7_load"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="512" op_0_bw="4">
<![CDATA[
.split127473:24 %JcoupLocal_1_8_load = load i4 %JcoupLocal_1_8_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_8_load"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="512" op_0_bw="4">
<![CDATA[
.split127473:25 %JcoupLocal_1_9_load = load i4 %JcoupLocal_1_9_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_9_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="512" op_0_bw="4">
<![CDATA[
.split127473:26 %JcoupLocal_1_10_load = load i4 %JcoupLocal_1_10_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_10_load"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="512" op_0_bw="4">
<![CDATA[
.split127473:27 %JcoupLocal_1_11_load = load i4 %JcoupLocal_1_11_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_11_load"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="512" op_0_bw="4">
<![CDATA[
.split127473:28 %JcoupLocal_1_12_load = load i4 %JcoupLocal_1_12_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_12_load"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="512" op_0_bw="4">
<![CDATA[
.split127473:29 %JcoupLocal_1_13_load = load i4 %JcoupLocal_1_13_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_13_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="512" op_0_bw="4">
<![CDATA[
.split127473:30 %JcoupLocal_1_14_load = load i4 %JcoupLocal_1_14_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_14_load"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="512" op_0_bw="4">
<![CDATA[
.split127473:31 %JcoupLocal_1_15_load = load i4 %JcoupLocal_1_15_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_1_15_load"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="512" op_9_bw="512" op_10_bw="512" op_11_bw="512" op_12_bw="512" op_13_bw="512" op_14_bw="512" op_15_bw="512" op_16_bw="512" op_17_bw="64">
<![CDATA[
.split127473:32 %tmp_1 = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_1_0_load, i512 %JcoupLocal_1_1_load, i512 %JcoupLocal_1_2_load, i512 %JcoupLocal_1_3_load, i512 %JcoupLocal_1_4_load, i512 %JcoupLocal_1_5_load, i512 %JcoupLocal_1_6_load, i512 %JcoupLocal_1_7_load, i512 %JcoupLocal_1_8_load, i512 %JcoupLocal_1_9_load, i512 %JcoupLocal_1_10_load, i512 %JcoupLocal_1_11_load, i512 %JcoupLocal_1_12_load, i512 %JcoupLocal_1_13_load, i512 %JcoupLocal_1_14_load, i512 %JcoupLocal_1_15_load, i64 %zext_ln296

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch138:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_14_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch138:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch137:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_13_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch137:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch136:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_12_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch136:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch135:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_11_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch135:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch134:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_10_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch134:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch133:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_9_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch133:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch132:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_8_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch132:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch131:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch131:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch130:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch130:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch129:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch129:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch128:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch128:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch127:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch127:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch126:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch126:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch125:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch125:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch124:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch124:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch139:0 %store_ln296 = store i512 %tmp_1, i4 %JcoupLocal_2_15_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch139:1 %br_ln296 = br void %.split127165

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split12:0 %specpipeline_ln292 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln292"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:1 %specloopname_ln292 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln292"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="512" op_0_bw="4">
<![CDATA[
.split12:22 %JcoupLocal_2_0_load = load i4 %JcoupLocal_2_0_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_0_load"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="512" op_0_bw="4">
<![CDATA[
.split12:23 %JcoupLocal_2_1_load = load i4 %JcoupLocal_2_1_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_1_load"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="512" op_0_bw="4">
<![CDATA[
.split12:24 %JcoupLocal_2_2_load = load i4 %JcoupLocal_2_2_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_2_load"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="512" op_0_bw="4">
<![CDATA[
.split12:25 %JcoupLocal_2_3_load = load i4 %JcoupLocal_2_3_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_3_load"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="512" op_0_bw="4">
<![CDATA[
.split12:26 %JcoupLocal_2_4_load = load i4 %JcoupLocal_2_4_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_4_load"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="512" op_0_bw="4">
<![CDATA[
.split12:27 %JcoupLocal_2_5_load = load i4 %JcoupLocal_2_5_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_5_load"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="512" op_0_bw="4">
<![CDATA[
.split12:28 %JcoupLocal_2_6_load = load i4 %JcoupLocal_2_6_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_6_load"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="512" op_0_bw="4">
<![CDATA[
.split12:29 %JcoupLocal_2_7_load = load i4 %JcoupLocal_2_7_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_7_load"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="512" op_0_bw="4">
<![CDATA[
.split12:30 %JcoupLocal_2_8_load = load i4 %JcoupLocal_2_8_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_8_load"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="512" op_0_bw="4">
<![CDATA[
.split12:31 %JcoupLocal_2_9_load = load i4 %JcoupLocal_2_9_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_9_load"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="512" op_0_bw="4">
<![CDATA[
.split12:32 %JcoupLocal_2_10_load = load i4 %JcoupLocal_2_10_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_10_load"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="512" op_0_bw="4">
<![CDATA[
.split12:33 %JcoupLocal_2_11_load = load i4 %JcoupLocal_2_11_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_11_load"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="512" op_0_bw="4">
<![CDATA[
.split12:34 %JcoupLocal_2_12_load = load i4 %JcoupLocal_2_12_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_12_load"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="512" op_0_bw="4">
<![CDATA[
.split12:35 %JcoupLocal_2_13_load = load i4 %JcoupLocal_2_13_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_13_load"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="512" op_0_bw="4">
<![CDATA[
.split12:36 %JcoupLocal_2_14_load = load i4 %JcoupLocal_2_14_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_14_load"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="512" op_0_bw="4">
<![CDATA[
.split12:37 %JcoupLocal_2_15_load = load i4 %JcoupLocal_2_15_addr

]]></Node>
<StgValue><ssdm name="JcoupLocal_2_15_load"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="512" op_9_bw="512" op_10_bw="512" op_11_bw="512" op_12_bw="512" op_13_bw="512" op_14_bw="512" op_15_bw="512" op_16_bw="512" op_17_bw="64">
<![CDATA[
.split12:38 %tmp_s = mux i512 @_ssdm_op_Mux.ap_auto.16i512.i64, i512 %JcoupLocal_2_0_load, i512 %JcoupLocal_2_1_load, i512 %JcoupLocal_2_2_load, i512 %JcoupLocal_2_3_load, i512 %JcoupLocal_2_4_load, i512 %JcoupLocal_2_5_load, i512 %JcoupLocal_2_6_load, i512 %JcoupLocal_2_7_load, i512 %JcoupLocal_2_8_load, i512 %JcoupLocal_2_9_load, i512 %JcoupLocal_2_10_load, i512 %JcoupLocal_2_11_load, i512 %JcoupLocal_2_12_load, i512 %JcoupLocal_2_13_load, i512 %JcoupLocal_2_14_load, i512 %JcoupLocal_2_15_load, i64 %zext_ln296

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:39 %JcoupLocal_3_0_addr = getelementptr i512 %JcoupLocal_3_0, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_0_addr"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:40 %JcoupLocal_3_1_addr = getelementptr i512 %JcoupLocal_3_1, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_1_addr"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:41 %JcoupLocal_3_2_addr = getelementptr i512 %JcoupLocal_3_2, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_2_addr"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:42 %JcoupLocal_3_3_addr = getelementptr i512 %JcoupLocal_3_3, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_3_addr"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:43 %JcoupLocal_3_4_addr = getelementptr i512 %JcoupLocal_3_4, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_4_addr"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:44 %JcoupLocal_3_5_addr = getelementptr i512 %JcoupLocal_3_5, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_5_addr"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:45 %JcoupLocal_3_6_addr = getelementptr i512 %JcoupLocal_3_6, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_6_addr"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:46 %JcoupLocal_3_7_addr = getelementptr i512 %JcoupLocal_3_7, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_7_addr"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:47 %JcoupLocal_3_8_addr = getelementptr i512 %JcoupLocal_3_8, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_8_addr"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:48 %JcoupLocal_3_9_addr = getelementptr i512 %JcoupLocal_3_9, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_9_addr"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:49 %JcoupLocal_3_10_addr = getelementptr i512 %JcoupLocal_3_10, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_10_addr"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:50 %JcoupLocal_3_11_addr = getelementptr i512 %JcoupLocal_3_11, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_11_addr"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:51 %JcoupLocal_3_12_addr = getelementptr i512 %JcoupLocal_3_12, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_12_addr"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:52 %JcoupLocal_3_13_addr = getelementptr i512 %JcoupLocal_3_13, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_13_addr"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:53 %JcoupLocal_3_14_addr = getelementptr i512 %JcoupLocal_3_14, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_14_addr"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:54 %JcoupLocal_3_15_addr = getelementptr i512 %JcoupLocal_3_15, i64 0, i64 %zext_ln296_1

]]></Node>
<StgValue><ssdm name="JcoupLocal_3_15_addr"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch154:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_14_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch153:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_13_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch152:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_12_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch151:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_11_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch150:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_10_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch149:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_9_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch148:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_8_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch147:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_7_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch146:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_6_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch145:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_5_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch144:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch143:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch142:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch141:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch140:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln296" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="512" op_1_bw="4">
<![CDATA[
branch155:0 %store_ln296 = store i512 %tmp_s, i4 %JcoupLocal_3_15_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
