--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/HEP/Documents/Quarknet 2017/QN17Verilog/iseconfig/filter.filter
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf -ucf constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk50" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4872 paths analyzed, 947 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.318ns.
--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0 (SLICE_X2Y31.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_en (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.013 - 0.030)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: wr_en to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.XQ      Tcko                  0.515   wr_en
                                                       wr_en
    SLICE_X1Y32.G2       net (fanout=3)        1.567   wr_en
    SLICE_X1Y32.Y        Tilo                  0.612   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X2Y31.CE       net (fanout=19)       1.948   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X2Y31.CLK      Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (1.610ns logic, 3.515ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.007 - 0.011)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y32.XQ       Tcko                  0.514   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y32.G4       net (fanout=1)        0.314   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y32.Y        Tilo                  0.612   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X2Y31.CE       net (fanout=19)       1.948   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X2Y31.CLK      Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.609ns logic, 2.262ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1 (SLICE_X2Y31.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_en (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.013 - 0.030)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: wr_en to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.XQ      Tcko                  0.515   wr_en
                                                       wr_en
    SLICE_X1Y32.G2       net (fanout=3)        1.567   wr_en
    SLICE_X1Y32.Y        Tilo                  0.612   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X2Y31.CE       net (fanout=19)       1.948   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X2Y31.CLK      Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (1.610ns logic, 3.515ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.007 - 0.011)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y32.XQ       Tcko                  0.514   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y32.G4       net (fanout=1)        0.314   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y32.Y        Tilo                  0.612   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X2Y31.CE       net (fanout=19)       1.948   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X2Y31.CLK      Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.609ns logic, 2.262ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6 (SLICE_X12Y28.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_en (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.942ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.019 - 0.023)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: wr_en to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.XQ      Tcko                  0.515   wr_en
                                                       wr_en
    SLICE_X1Y32.G2       net (fanout=3)        1.567   wr_en
    SLICE_X1Y32.Y        Tilo                  0.612   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X12Y28.CE      net (fanout=19)       1.765   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X12Y28.CLK     Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<6>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (1.610ns logic, 3.332ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y32.XQ       Tcko                  0.514   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y32.G4       net (fanout=1)        0.314   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y32.Y        Tilo                  0.612   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X12Y28.CE      net (fanout=19)       1.765   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X12Y28.CLK     Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<6>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.609ns logic, 2.079ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk50" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B (RAMB16_X0Y2.DIB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.016 - 0.013)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y27.YQ       Tcko                  0.454   ila/U0/I_NO_D.U_ILA/iDATA<32>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF
    RAMB16_X0Y2.DIB11    net (fanout=1)        0.231   ila/U0/I_NO_D.U_ILA/iDATA<32>
    RAMB16_X0Y2.CLKB     Tbckd       (-Th)     0.110   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.344ns logic, 0.231ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X4Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[45].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.015 - 0.016)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[45].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y0.YQ        Tcko                  0.409   ila/U0/iTRIG_IN<46>
                                                       ila/U0/I_TQ0.G_TW[45].U_TQ
    SLICE_X4Y2.BX        net (fanout=2)        0.331   ila/U0/iTRIG_IN<45>
    SLICE_X4Y2.CLK       Tdh         (-Th)     0.130   ila/U0/I_NO_D.U_ILA/iDATA<45>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.279ns logic, 0.331ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X8Y3.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[60].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.018 - 0.013)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[60].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y2.XQ        Tcko                  0.412   ila/U0/iTRIG_IN<60>
                                                       ila/U0/I_TQ0.G_TW[60].U_TQ
    SLICE_X8Y3.BY        net (fanout=2)        0.331   ila/U0/iTRIG_IN<60>
    SLICE_X8Y3.CLK       Tdh         (-Th)     0.110   ila/U0/I_NO_D.U_ILA/iDATA<60>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.302ns logic, 0.331ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk50" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i/CLKB
  Logical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B/CLKB
  Location pin: RAMB16_X0Y0.CLKB
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i/CLKB
  Logical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B/CLKB
  Location pin: RAMB16_X0Y0.CLKB
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i/CLKB
  Logical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B/CLKB
  Location pin: RAMB16_X0Y1.CLKB
  Clock network: clk50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21728 paths analyzed, 2144 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.149ns.
--------------------------------------------------------------------------------

Paths for end point tube4B1/cntr_7 (SLICE_X3Y3.CIN), 90 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               validateOut (FF)
  Destination:          tube4B1/cntr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.149ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_IBUFG rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: validateOut to tube4B1/cntr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.YQ      Tcko                  0.567   validateOut
                                                       validateOut
    SLICE_X0Y5.F1        net (fanout=97)       2.489   validateOut
    SLICE_X0Y5.X         Tilo                  0.660   tube3A0/shiftReg<1>
                                                       tube4B1/cntr_and0000
    SLICE_X3Y0.F4        net (fanout=8)        1.344   tube4B1/cntr_and0000
    SLICE_X3Y0.COUT      Topcyf                1.011   tube4B1/cntr<0>
                                                       tube4B1/Mcount_cntr_lut<0>
                                                       tube4B1/Mcount_cntr_cy<0>
                                                       tube4B1/Mcount_cntr_cy<1>
    SLICE_X3Y1.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<1>
    SLICE_X3Y1.COUT      Tbyp                  0.103   tube4B1/cntr<2>
                                                       tube4B1/Mcount_cntr_cy<2>
                                                       tube4B1/Mcount_cntr_cy<3>
    SLICE_X3Y2.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<3>
    SLICE_X3Y2.COUT      Tbyp                  0.103   tube4B1/cntr<4>
                                                       tube4B1/Mcount_cntr_cy<4>
                                                       tube4B1/Mcount_cntr_cy<5>
    SLICE_X3Y3.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<5>
    SLICE_X3Y3.CLK       Tcinck                0.872   tube4B1/cntr<6>
                                                       tube4B1/Mcount_cntr_cy<6>
                                                       tube4B1/Mcount_cntr_xor<7>
                                                       tube4B1/cntr_7
    -------------------------------------------------  ---------------------------
    Total                                      7.149ns (3.316ns logic, 3.833ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               validateOut (FF)
  Destination:          tube4B1/cntr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.046ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_IBUFG rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: validateOut to tube4B1/cntr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.YQ      Tcko                  0.567   validateOut
                                                       validateOut
    SLICE_X0Y5.F1        net (fanout=97)       2.489   validateOut
    SLICE_X0Y5.X         Tilo                  0.660   tube3A0/shiftReg<1>
                                                       tube4B1/cntr_and0000
    SLICE_X3Y1.F4        net (fanout=8)        1.344   tube4B1/cntr_and0000
    SLICE_X3Y1.COUT      Topcyf                1.011   tube4B1/cntr<2>
                                                       tube4B1/Mcount_cntr_lut<2>
                                                       tube4B1/Mcount_cntr_cy<2>
                                                       tube4B1/Mcount_cntr_cy<3>
    SLICE_X3Y2.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<3>
    SLICE_X3Y2.COUT      Tbyp                  0.103   tube4B1/cntr<4>
                                                       tube4B1/Mcount_cntr_cy<4>
                                                       tube4B1/Mcount_cntr_cy<5>
    SLICE_X3Y3.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<5>
    SLICE_X3Y3.CLK       Tcinck                0.872   tube4B1/cntr<6>
                                                       tube4B1/Mcount_cntr_cy<6>
                                                       tube4B1/Mcount_cntr_xor<7>
                                                       tube4B1/cntr_7
    -------------------------------------------------  ---------------------------
    Total                                      7.046ns (3.213ns logic, 3.833ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               validateOut (FF)
  Destination:          tube4B1/cntr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.011ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_IBUFG rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: validateOut to tube4B1/cntr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.YQ      Tcko                  0.567   validateOut
                                                       validateOut
    SLICE_X0Y5.F1        net (fanout=97)       2.489   validateOut
    SLICE_X0Y5.X         Tilo                  0.660   tube3A0/shiftReg<1>
                                                       tube4B1/cntr_and0000
    SLICE_X3Y0.G4        net (fanout=8)        1.346   tube4B1/cntr_and0000
    SLICE_X3Y0.COUT      Topcyg                0.871   tube4B1/cntr<0>
                                                       tube4B1/Mcount_cntr_lut<1>
                                                       tube4B1/Mcount_cntr_cy<1>
    SLICE_X3Y1.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<1>
    SLICE_X3Y1.COUT      Tbyp                  0.103   tube4B1/cntr<2>
                                                       tube4B1/Mcount_cntr_cy<2>
                                                       tube4B1/Mcount_cntr_cy<3>
    SLICE_X3Y2.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<3>
    SLICE_X3Y2.COUT      Tbyp                  0.103   tube4B1/cntr<4>
                                                       tube4B1/Mcount_cntr_cy<4>
                                                       tube4B1/Mcount_cntr_cy<5>
    SLICE_X3Y3.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<5>
    SLICE_X3Y3.CLK       Tcinck                0.872   tube4B1/cntr<6>
                                                       tube4B1/Mcount_cntr_cy<6>
                                                       tube4B1/Mcount_cntr_xor<7>
                                                       tube4B1/cntr_7
    -------------------------------------------------  ---------------------------
    Total                                      7.011ns (3.176ns logic, 3.835ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point tube4B1/cntr_5 (SLICE_X3Y2.CIN), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               validateOut (FF)
  Destination:          tube4B1/cntr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.046ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_IBUFG rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: validateOut to tube4B1/cntr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.YQ      Tcko                  0.567   validateOut
                                                       validateOut
    SLICE_X0Y5.F1        net (fanout=97)       2.489   validateOut
    SLICE_X0Y5.X         Tilo                  0.660   tube3A0/shiftReg<1>
                                                       tube4B1/cntr_and0000
    SLICE_X3Y0.F4        net (fanout=8)        1.344   tube4B1/cntr_and0000
    SLICE_X3Y0.COUT      Topcyf                1.011   tube4B1/cntr<0>
                                                       tube4B1/Mcount_cntr_lut<0>
                                                       tube4B1/Mcount_cntr_cy<0>
                                                       tube4B1/Mcount_cntr_cy<1>
    SLICE_X3Y1.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<1>
    SLICE_X3Y1.COUT      Tbyp                  0.103   tube4B1/cntr<2>
                                                       tube4B1/Mcount_cntr_cy<2>
                                                       tube4B1/Mcount_cntr_cy<3>
    SLICE_X3Y2.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<3>
    SLICE_X3Y2.CLK       Tcinck                0.872   tube4B1/cntr<4>
                                                       tube4B1/Mcount_cntr_cy<4>
                                                       tube4B1/Mcount_cntr_xor<5>
                                                       tube4B1/cntr_5
    -------------------------------------------------  ---------------------------
    Total                                      7.046ns (3.213ns logic, 3.833ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               validateOut (FF)
  Destination:          tube4B1/cntr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.943ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_IBUFG rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: validateOut to tube4B1/cntr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.YQ      Tcko                  0.567   validateOut
                                                       validateOut
    SLICE_X0Y5.F1        net (fanout=97)       2.489   validateOut
    SLICE_X0Y5.X         Tilo                  0.660   tube3A0/shiftReg<1>
                                                       tube4B1/cntr_and0000
    SLICE_X3Y1.F4        net (fanout=8)        1.344   tube4B1/cntr_and0000
    SLICE_X3Y1.COUT      Topcyf                1.011   tube4B1/cntr<2>
                                                       tube4B1/Mcount_cntr_lut<2>
                                                       tube4B1/Mcount_cntr_cy<2>
                                                       tube4B1/Mcount_cntr_cy<3>
    SLICE_X3Y2.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<3>
    SLICE_X3Y2.CLK       Tcinck                0.872   tube4B1/cntr<4>
                                                       tube4B1/Mcount_cntr_cy<4>
                                                       tube4B1/Mcount_cntr_xor<5>
                                                       tube4B1/cntr_5
    -------------------------------------------------  ---------------------------
    Total                                      6.943ns (3.110ns logic, 3.833ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               validateOut (FF)
  Destination:          tube4B1/cntr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.908ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_IBUFG rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: validateOut to tube4B1/cntr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.YQ      Tcko                  0.567   validateOut
                                                       validateOut
    SLICE_X0Y5.F1        net (fanout=97)       2.489   validateOut
    SLICE_X0Y5.X         Tilo                  0.660   tube3A0/shiftReg<1>
                                                       tube4B1/cntr_and0000
    SLICE_X3Y0.G4        net (fanout=8)        1.346   tube4B1/cntr_and0000
    SLICE_X3Y0.COUT      Topcyg                0.871   tube4B1/cntr<0>
                                                       tube4B1/Mcount_cntr_lut<1>
                                                       tube4B1/Mcount_cntr_cy<1>
    SLICE_X3Y1.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<1>
    SLICE_X3Y1.COUT      Tbyp                  0.103   tube4B1/cntr<2>
                                                       tube4B1/Mcount_cntr_cy<2>
                                                       tube4B1/Mcount_cntr_cy<3>
    SLICE_X3Y2.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<3>
    SLICE_X3Y2.CLK       Tcinck                0.872   tube4B1/cntr<4>
                                                       tube4B1/Mcount_cntr_cy<4>
                                                       tube4B1/Mcount_cntr_xor<5>
                                                       tube4B1/cntr_5
    -------------------------------------------------  ---------------------------
    Total                                      6.908ns (3.073ns logic, 3.835ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point tube4B1/cntr_3 (SLICE_X3Y1.CIN), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               validateOut (FF)
  Destination:          tube4B1/cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.943ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_IBUFG rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: validateOut to tube4B1/cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.YQ      Tcko                  0.567   validateOut
                                                       validateOut
    SLICE_X0Y5.F1        net (fanout=97)       2.489   validateOut
    SLICE_X0Y5.X         Tilo                  0.660   tube3A0/shiftReg<1>
                                                       tube4B1/cntr_and0000
    SLICE_X3Y0.F4        net (fanout=8)        1.344   tube4B1/cntr_and0000
    SLICE_X3Y0.COUT      Topcyf                1.011   tube4B1/cntr<0>
                                                       tube4B1/Mcount_cntr_lut<0>
                                                       tube4B1/Mcount_cntr_cy<0>
                                                       tube4B1/Mcount_cntr_cy<1>
    SLICE_X3Y1.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<1>
    SLICE_X3Y1.CLK       Tcinck                0.872   tube4B1/cntr<2>
                                                       tube4B1/Mcount_cntr_cy<2>
                                                       tube4B1/Mcount_cntr_xor<3>
                                                       tube4B1/cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.943ns (3.110ns logic, 3.833ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               validateOut (FF)
  Destination:          tube4B1/cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.805ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_IBUFG rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: validateOut to tube4B1/cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.YQ      Tcko                  0.567   validateOut
                                                       validateOut
    SLICE_X0Y5.F1        net (fanout=97)       2.489   validateOut
    SLICE_X0Y5.X         Tilo                  0.660   tube3A0/shiftReg<1>
                                                       tube4B1/cntr_and0000
    SLICE_X3Y0.G4        net (fanout=8)        1.346   tube4B1/cntr_and0000
    SLICE_X3Y0.COUT      Topcyg                0.871   tube4B1/cntr<0>
                                                       tube4B1/Mcount_cntr_lut<1>
                                                       tube4B1/Mcount_cntr_cy<1>
    SLICE_X3Y1.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<1>
    SLICE_X3Y1.CLK       Tcinck                0.872   tube4B1/cntr<2>
                                                       tube4B1/Mcount_cntr_cy<2>
                                                       tube4B1/Mcount_cntr_xor<3>
                                                       tube4B1/cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.805ns (2.970ns logic, 3.835ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4B1/cntr_3 (FF)
  Destination:          tube4B1/cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.513ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4B1/cntr_3 to tube4B1/cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y1.YQ        Tcko                  0.511   tube4B1/cntr<2>
                                                       tube4B1/cntr_3
    SLICE_X0Y5.G1        net (fanout=8)        1.435   tube4B1/cntr<3>
    SLICE_X0Y5.Y         Tilo                  0.660   tube3A0/shiftReg<1>
                                                       tube4B1/cntr_and0000_SW0
    SLICE_X0Y5.F3        net (fanout=1)        0.020   tube4B1/cntr_and0000_SW0/O
    SLICE_X0Y5.X         Tilo                  0.660   tube3A0/shiftReg<1>
                                                       tube4B1/cntr_and0000
    SLICE_X3Y0.F4        net (fanout=8)        1.344   tube4B1/cntr_and0000
    SLICE_X3Y0.COUT      Topcyf                1.011   tube4B1/cntr<0>
                                                       tube4B1/Mcount_cntr_lut<0>
                                                       tube4B1/Mcount_cntr_cy<0>
                                                       tube4B1/Mcount_cntr_cy<1>
    SLICE_X3Y1.CIN       net (fanout=1)        0.000   tube4B1/Mcount_cntr_cy<1>
    SLICE_X3Y1.CLK       Tcinck                0.872   tube4B1/cntr<2>
                                                       tube4B1/Mcount_cntr_cy<2>
                                                       tube4B1/Mcount_cntr_xor<3>
                                                       tube4B1/cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.513ns (3.714ns logic, 2.799ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tube4B2/cntr_6 (SLICE_X17Y20.CE), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               validateOut (FF)
  Destination:          tube4B2/cntr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.043ns (Levels of Logic = 1)
  Clock Path Skew:      1.982ns (3.529 - 1.547)
  Source Clock:         clk100_IBUFG rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: validateOut to tube4B2/cntr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.YQ      Tcko                  0.454   validateOut
                                                       validateOut
    SLICE_X20Y20.F3      net (fanout=97)       0.565   validateOut
    SLICE_X20Y20.X       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129
    SLICE_X17Y20.CE      net (fanout=4)        0.425   tube4B2/cntr_not0001
    SLICE_X17Y20.CLK     Tckce       (-Th)    -0.071   tube4B2/cntr<6>
                                                       tube4B2/cntr_6
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.053ns logic, 0.990ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube4B2/shiftReg_1 (FF)
  Destination:          tube4B2/cntr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 3)
  Clock Path Skew:      1.982ns (3.529 - 1.547)
  Source Clock:         clk100_IBUFG rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube4B2/shiftReg_1 to tube4B2/cntr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.XQ      Tcko                  0.412   tube4B2/shiftReg<1>
                                                       tube4B2/shiftReg_1
    SLICE_X20Y18.F2      net (fanout=6)        0.458   tube4B2/shiftReg<1>
    SLICE_X20Y18.X       Tilo                  0.528   ila/U0/iTRIG_IN<17>
                                                       tube4B2/cntr_not00014
    SLICE_X20Y20.G3      net (fanout=1)        0.216   tube4B2/cntr_not00014
    SLICE_X20Y20.Y       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129_SW0
    SLICE_X20Y20.F1      net (fanout=1)        0.305   N538
    SLICE_X20Y20.X       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129
    SLICE_X17Y20.CE      net (fanout=4)        0.425   tube4B2/cntr_not0001
    SLICE_X17Y20.CLK     Tckce       (-Th)    -0.071   tube4B2/cntr<6>
                                                       tube4B2/cntr_6
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (2.067ns logic, 1.404ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube4B2/shiftReg_4 (FF)
  Destination:          tube4B2/cntr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 3)
  Clock Path Skew:      1.979ns (3.529 - 1.550)
  Source Clock:         clk100_IBUFG rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube4B2/shiftReg_4 to tube4B2/cntr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.454   tube4B2/shiftReg<4>
                                                       tube4B2/shiftReg_4
    SLICE_X20Y18.G3      net (fanout=6)        0.346   tube4B2/shiftReg<4>
    SLICE_X20Y18.Y       Tilo                  0.528   ila/U0/iTRIG_IN<17>
                                                       tube4B2/cntr_not00019
    SLICE_X20Y20.G1      net (fanout=1)        0.287   tube4B2/cntr_not00019
    SLICE_X20Y20.Y       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129_SW0
    SLICE_X20Y20.F1      net (fanout=1)        0.305   N538
    SLICE_X20Y20.X       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129
    SLICE_X17Y20.CE      net (fanout=4)        0.425   tube4B2/cntr_not0001
    SLICE_X17Y20.CLK     Tckce       (-Th)    -0.071   tube4B2/cntr<6>
                                                       tube4B2/cntr_6
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (2.109ns logic, 1.363ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point tube4B2/cntr_7 (SLICE_X17Y20.CE), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               validateOut (FF)
  Destination:          tube4B2/cntr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.043ns (Levels of Logic = 1)
  Clock Path Skew:      1.982ns (3.529 - 1.547)
  Source Clock:         clk100_IBUFG rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: validateOut to tube4B2/cntr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.YQ      Tcko                  0.454   validateOut
                                                       validateOut
    SLICE_X20Y20.F3      net (fanout=97)       0.565   validateOut
    SLICE_X20Y20.X       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129
    SLICE_X17Y20.CE      net (fanout=4)        0.425   tube4B2/cntr_not0001
    SLICE_X17Y20.CLK     Tckce       (-Th)    -0.071   tube4B2/cntr<6>
                                                       tube4B2/cntr_7
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.053ns logic, 0.990ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube4B2/shiftReg_1 (FF)
  Destination:          tube4B2/cntr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 3)
  Clock Path Skew:      1.982ns (3.529 - 1.547)
  Source Clock:         clk100_IBUFG rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube4B2/shiftReg_1 to tube4B2/cntr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.XQ      Tcko                  0.412   tube4B2/shiftReg<1>
                                                       tube4B2/shiftReg_1
    SLICE_X20Y18.F2      net (fanout=6)        0.458   tube4B2/shiftReg<1>
    SLICE_X20Y18.X       Tilo                  0.528   ila/U0/iTRIG_IN<17>
                                                       tube4B2/cntr_not00014
    SLICE_X20Y20.G3      net (fanout=1)        0.216   tube4B2/cntr_not00014
    SLICE_X20Y20.Y       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129_SW0
    SLICE_X20Y20.F1      net (fanout=1)        0.305   N538
    SLICE_X20Y20.X       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129
    SLICE_X17Y20.CE      net (fanout=4)        0.425   tube4B2/cntr_not0001
    SLICE_X17Y20.CLK     Tckce       (-Th)    -0.071   tube4B2/cntr<6>
                                                       tube4B2/cntr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (2.067ns logic, 1.404ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube4B2/shiftReg_4 (FF)
  Destination:          tube4B2/cntr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 3)
  Clock Path Skew:      1.979ns (3.529 - 1.550)
  Source Clock:         clk100_IBUFG rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube4B2/shiftReg_4 to tube4B2/cntr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.454   tube4B2/shiftReg<4>
                                                       tube4B2/shiftReg_4
    SLICE_X20Y18.G3      net (fanout=6)        0.346   tube4B2/shiftReg<4>
    SLICE_X20Y18.Y       Tilo                  0.528   ila/U0/iTRIG_IN<17>
                                                       tube4B2/cntr_not00019
    SLICE_X20Y20.G1      net (fanout=1)        0.287   tube4B2/cntr_not00019
    SLICE_X20Y20.Y       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129_SW0
    SLICE_X20Y20.F1      net (fanout=1)        0.305   N538
    SLICE_X20Y20.X       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129
    SLICE_X17Y20.CE      net (fanout=4)        0.425   tube4B2/cntr_not0001
    SLICE_X17Y20.CLK     Tckce       (-Th)    -0.071   tube4B2/cntr<6>
                                                       tube4B2/cntr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (2.109ns logic, 1.363ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point tube4B2/cntr_2 (SLICE_X17Y18.CE), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               validateOut (FF)
  Destination:          tube4B2/cntr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.075ns (Levels of Logic = 1)
  Clock Path Skew:      1.981ns (3.528 - 1.547)
  Source Clock:         clk100_IBUFG rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: validateOut to tube4B2/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.YQ      Tcko                  0.454   validateOut
                                                       validateOut
    SLICE_X20Y20.F3      net (fanout=97)       0.565   validateOut
    SLICE_X20Y20.X       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129
    SLICE_X17Y18.CE      net (fanout=4)        0.457   tube4B2/cntr_not0001
    SLICE_X17Y18.CLK     Tckce       (-Th)    -0.071   tube4B2/cntr<2>
                                                       tube4B2/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (1.053ns logic, 1.022ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube4B2/shiftReg_1 (FF)
  Destination:          tube4B2/cntr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.503ns (Levels of Logic = 3)
  Clock Path Skew:      1.981ns (3.528 - 1.547)
  Source Clock:         clk100_IBUFG rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube4B2/shiftReg_1 to tube4B2/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.XQ      Tcko                  0.412   tube4B2/shiftReg<1>
                                                       tube4B2/shiftReg_1
    SLICE_X20Y18.F2      net (fanout=6)        0.458   tube4B2/shiftReg<1>
    SLICE_X20Y18.X       Tilo                  0.528   ila/U0/iTRIG_IN<17>
                                                       tube4B2/cntr_not00014
    SLICE_X20Y20.G3      net (fanout=1)        0.216   tube4B2/cntr_not00014
    SLICE_X20Y20.Y       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129_SW0
    SLICE_X20Y20.F1      net (fanout=1)        0.305   N538
    SLICE_X20Y20.X       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129
    SLICE_X17Y18.CE      net (fanout=4)        0.457   tube4B2/cntr_not0001
    SLICE_X17Y18.CLK     Tckce       (-Th)    -0.071   tube4B2/cntr<2>
                                                       tube4B2/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.503ns (2.067ns logic, 1.436ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube4B2/shiftReg_4 (FF)
  Destination:          tube4B2/cntr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.504ns (Levels of Logic = 3)
  Clock Path Skew:      1.978ns (3.528 - 1.550)
  Source Clock:         clk100_IBUFG rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube4B2/shiftReg_4 to tube4B2/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.454   tube4B2/shiftReg<4>
                                                       tube4B2/shiftReg_4
    SLICE_X20Y18.G3      net (fanout=6)        0.346   tube4B2/shiftReg<4>
    SLICE_X20Y18.Y       Tilo                  0.528   ila/U0/iTRIG_IN<17>
                                                       tube4B2/cntr_not00019
    SLICE_X20Y20.G1      net (fanout=1)        0.287   tube4B2/cntr_not00019
    SLICE_X20Y20.Y       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129_SW0
    SLICE_X20Y20.F1      net (fanout=1)        0.305   N538
    SLICE_X20Y20.X       Tilo                  0.528   ila/U0/iTRIG_IN<26>
                                                       tube4B2/cntr_not000129
    SLICE_X17Y18.CE      net (fanout=4)        0.457   tube4B2/cntr_not0001
    SLICE_X17Y18.CLK     Tckce       (-Th)    -0.071   tube4B2/cntr<2>
                                                       tube4B2/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (2.109ns logic, 1.395ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.998ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: dcm_clk100/CLK2X
  Logical resource: dcm_clk100/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clk100_fb
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_clk100/CLKIN
  Logical resource: dcm_clk100/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk100_IBUFG1
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_clk100/CLKIN
  Logical resource: dcm_clk100/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk100_IBUFG1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk501" derived from  NET 
"clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS and duty 
cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.454ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk501" derived from
 NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 14.546ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: dcm_clk100/CLKDV
  Logical resource: dcm_clk100/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clk501
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: dcm_clk100/CLKDV
  Logical resource: dcm_clk100/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clk501
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.532ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.532ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y43.YQ      Tcko                  0.511   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y43.BY      net (fanout=8)        0.707   icon/U0/U_ICON/iDATA_CMD
    SLICE_X31Y43.CLK     Tdick                 0.314   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.532ns (0.825ns logic, 0.707ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y43.YQ      Tcko                  0.409   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y43.BY      net (fanout=8)        0.565   icon/U0/U_ICON/iDATA_CMD
    SLICE_X31Y43.CLK     Tckdi       (-Th)    -0.117   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.526ns logic, 0.565ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X2Y38.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.336ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.336ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.YQ      Tcklo                 0.580   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X13Y39.F3      net (fanout=1)        0.333   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X13Y39.X       Tilo                  0.612   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X2Y41.G2       net (fanout=2)        0.384   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X2Y41.X        Tif5x                 1.000   tube4B6/shiftReg<2>
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X2Y37.G4       net (fanout=1)        0.295   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X2Y37.X        Tif5x                 1.000   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X2Y38.F1       net (fanout=1)        0.356   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X2Y38.CLK      Tfck                  0.776   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.336ns (3.968ns logic, 1.368ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X12Y38.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.230ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.230ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.YQ      Tcklo                 0.580   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X13Y39.F3      net (fanout=1)        0.333   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X13Y39.X       Tilo                  0.612   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X12Y38.BY      net (fanout=2)        0.372   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X12Y38.CLK     Tdick                 0.333   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (1.525ns logic, 0.705ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X13Y39.F3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.641ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.YQ      Tcklo                 0.580   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X13Y39.F3      net (fanout=1)        0.333   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X13Y39.CLK     Tfck                  0.728   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (1.308ns logic, 0.333ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X13Y39.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.179ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.179ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.YQ      Tcklo                 0.464   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X13Y39.F3      net (fanout=1)        0.267   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X13Y39.CLK     Tckf        (-Th)    -0.448   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.179ns (0.912ns logic, 0.267ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X12Y38.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.651ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.651ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.YQ      Tcklo                 0.464   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X13Y39.F3      net (fanout=1)        0.267   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X13Y39.X       Tilo                  0.490   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X12Y38.BY      net (fanout=2)        0.298   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X12Y38.CLK     Tckdi       (-Th)    -0.132   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.651ns (1.086ns logic, 0.565ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X2Y38.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.135ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.135ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.YQ      Tcklo                 0.464   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X13Y39.F3      net (fanout=1)        0.267   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X13Y39.X       Tilo                  0.490   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X2Y41.G2       net (fanout=2)        0.307   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X2Y41.X        Tif5x                 0.800   tube4B6/shiftReg<2>
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X2Y37.G4       net (fanout=1)        0.236   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X2Y37.X        Tif5x                 0.800   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X2Y38.F1       net (fanout=1)        0.284   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X2Y38.CLK      Tckf        (-Th)    -0.487   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (3.041ns logic, 1.094ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X13Y38.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.725ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.725ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.XQ      Tcko                  0.514   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X13Y37.G4      net (fanout=4)        1.591   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X13Y37.Y       Tilo                  0.612   ila/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly2
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X19Y34.G1      net (fanout=8)        1.452   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X19Y34.Y       Tilo                  0.612   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X13Y38.CLK     net (fanout=4)        0.944   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.725ns (1.738ns logic, 3.987ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.305ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.305ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.YQ      Tcko                  0.511   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X13Y37.G2      net (fanout=3)        1.174   icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X13Y37.Y       Tilo                  0.612   ila/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly2
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X19Y34.G1      net (fanout=8)        1.452   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X19Y34.Y       Tilo                  0.612   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X13Y38.CLK     net (fanout=4)        0.944   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.305ns (1.735ns logic, 3.570ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.642ns (data path)
  Source:               icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.642ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising

  Maximum Data Path: icon/U0/U_ICON/U_SYNC/U_SYNC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.XQ      Tcko                  0.514   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X14Y35.G2      net (fanout=2)        1.584   icon/U0/U_ICON/iSYNC
    SLICE_X14Y35.Y       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<0>
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X19Y34.G2      net (fanout=9)        0.328   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X19Y34.Y       Tilo                  0.612   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X13Y38.CLK     net (fanout=4)        0.944   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.642ns (1.786ns logic, 2.856ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk100_IBUFG1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk100_IBUFG1                  |     10.000ns|      7.149ns|      2.727ns|            0|            0|        21728|            0|
| clk501                        |     20.000ns|      5.454ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    7.149|    5.142|         |   11.318|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 26615 paths, 0 nets, and 5977 connections

Design statistics:
   Minimum period:  11.318ns{1}   (Maximum frequency:  88.355MHz)
   Maximum path delay from/to any node:   1.532ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 17 17:34:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 186 MB



