Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec  9 23:51:09 2018
| Host         : NekoSaiKouNB running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 21
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 21         |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/m_reg[0] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/m_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/m_reg[1] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/m_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/m_reg[2] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/m_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/m_reg[3] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/m_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/m_reg[4] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/m_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/m_reg[5] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/m_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/mem_byte_we_C_reg[0] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/mem_byte_we_C_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/mem_byte_we_C_reg[3] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/mem_byte_we_C_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/n_reg[0] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/n_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/n_reg[1] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/n_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/n_reg[2] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/n_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/n_reg[3] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/n_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/n_reg[4] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/n_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/n_reg[5] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/n_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/nstate_reg[0] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/nstate_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/nstate_reg[1] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/nstate_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/nstate_reg[2] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/nstate_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/s_nstate_reg[0] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/s_nstate_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/s_nstate_reg[1] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/s_nstate_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/s_nstate_reg[2] cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/s_nstate_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/matrix_processor_ctrl_0/inst/tra_rst_reg cannot be properly analyzed as its control pin design_1_i/matrix_processor_ctrl_0/inst/tra_rst_reg/G is not reached by a timing clock
Related violations: <none>


