# ğŸ‘¨â€ğŸ’» Hello, I'm SEOKHYUN HWANG

### âš¡ Bridging Logic to Reality: FPGA & Embedded System Developer
> **"Designing the heart of computing, from Logic Gates to Processor Architecture."**
> <br> *Digital Logic Design Engineer | SystemVerilog & RISC-V Specialist*

<br>
<br>

## ğŸ“ Introduction

**ğŸš€ Logic Design $\times$ Process Physics = High-Reliability System**

**"ì½”ë“œ(Code)ì˜ ë…¼ë¦¬ì™€ ì›¨ì´í¼(Wafer)ì˜ ë¬¼ë¦¬ë¥¼ ëª¨ë‘ ì´í•´í•˜ëŠ” í•˜ì´ë¸Œë¦¬ë“œ ì—”ì§€ë‹ˆì–´"**

ë°˜ë„ì²´ëŠ” ì™„ë²½í•œ ì•„í‚¤í…ì²˜ ì„¤ê³„ì™€ ì •ë°€í•œ ê³µì • ì œì–´ê°€ ë§Œë‚˜ëŠ” ì§€ì ì—ì„œ ì™„ì„±ë©ë‹ˆë‹¤. 
ì €ëŠ” ì‹œìŠ¤í…œì˜ ë‡Œ(Logic)ì™€ ëª¸(Body)ì„ ëª¨ë‘ ë‹¤ë¤„ë³¸ ê²½í—˜ì„ ë°”íƒ•ìœ¼ë¡œ, ì„¤ê³„ì™€ ê³µì • ê°„ì˜ ê°„ê·¹ì„ ì¢íˆëŠ” ì—”ì§€ë‹ˆì–´ì…ë‹ˆë‹¤.

**ğŸ’» Logic Design (The Brain)**
> **"SystemVerilogë¥¼ ì£¼ë ¥ìœ¼ë¡œ ì•„í‚¤í…ì²˜ë¥¼ ì„¤ê³„í•˜ê³  ê²€ì¦í•©ë‹ˆë‹¤."**
* **RISC-V CPU Architecture:** Fetchë¶€í„° Writebackê¹Œì§€ íŒŒì´í”„ë¼ì¸ ì „ ê³¼ì •ì„ ë°‘ë°”ë‹¥ë¶€í„° ì„¤ê³„í•˜ë©° êµ¬ì¡°ì  ì´í•´ë„ í™•ë³´
* **Interconnect Protocol:** **AMBA APB** ë²„ìŠ¤ í”„ë¡œí† ì½œì„ ì§ì ‘ êµ¬í˜„í•˜ì—¬ IP ê°„ í†µì‹  ë° ì‹œìŠ¤í…œ í†µí•© ì—­ëŸ‰ ì¦ëª…
* **Verification:** ë‹¨ìˆœ ê¸°ëŠ¥ì„ ë„˜ì–´ í•˜ë“œì›¨ì–´ ê°€ì† ë° ê²€ì¦ í™˜ê²½ êµ¬ì¶•ì„ í†µí•œ ì‹ ë¢°ì„± í™•ë³´

**â•**

**ğŸ­ Process Technology (The Body)**
> **"ë‹¨ìœ„ ê³µì • ë³€ìˆ˜(Parameter)ì™€ ìˆ˜ìœ¨(Yield)ì˜ ìƒê´€ê´€ê³„ë¥¼ ë¶„ì„í•©ë‹ˆë‹¤."**
* **Unit Process:** **Photo, Etch, Deposition** ë“± 8ëŒ€ ë‹¨ìœ„ ê³µì •ì„ ì§ì ‘ ìˆ˜í–‰í•˜ë©° ë¬¼ë¦¬ì  ì œì•½ ì‚¬í•­ ì²´ë“
* **Data Analysis:** ê°€ìŠ¤ ìœ ëŸ‰, ì••ë ¥ ë“± ê³µì • ë³€ìˆ˜ê°€ ë°•ë§‰ì˜ ì¦ì°©ë¥ (Deposition Rate)ê³¼ ë¹„ì €í•­ì— ë¯¸ì¹˜ëŠ” ì˜í–¥ ë¶„ì„
* **Yield Optimization:** ì†Œì íŠ¹ì„± ë°ì´í„°ë¥¼ ê¸°ë°˜ìœ¼ë¡œ ë¶ˆëŸ‰ ì›ì¸ì„ íŒŒì•…í•˜ê³  ìµœì ì˜ ê³µì • ë ˆì‹œí”¼ ë„ì¶œ

**â¬‡ï¸**

**ğŸ¯ Value Proposition**
ì„¤ê³„ ë‹¨ê³„ì—ì„œëŠ” ê³µì • ì‚°í¬(Process Variation)ë¥¼ ê³ ë ¤í•˜ì—¬ í˜„ì‹¤ì ì¸ ë§ˆì§„ì„ í™•ë³´í•˜ê³ , ê³µì • ë‹¨ê³„ì—ì„œëŠ” ì‹œìŠ¤í…œ ì„±ëŠ¥(Performance)ì— ë¯¸ì¹  ì˜í–¥ì„ ì˜ˆì¸¡í•©ë‹ˆë‹¤. 
ë‘ ì˜ì—­ì˜ ì‹œë„ˆì§€ë¥¼ í†µí•´ **ìˆ˜ìœ¨ê³¼ ì„±ëŠ¥ì„ ë™ì‹œì— ì¡ëŠ” ëŒ€ì²´ ë¶ˆê°€ëŠ¥í•œ ì—”ì§€ë‹ˆì–´**ê°€ ë˜ê² ìŠµë‹ˆë‹¤.

<br>
<br>

## ğŸ‘¤ Profile & Education
- ğŸ“ **Education**: ê³ ë ¤ëŒ€í•™êµ ì „ìë°ì •ë³´ê³µí•™ê³¼ (ì¡¸ì—…)
- ğŸ“ **Location**: Incheon, Korea
- ğŸ‚ **Birth**: 1998.10.06.
- ğŸ“š **Major Coursework**:
  <br> &nbsp;&nbsp; â”” ë””ì§€í„¸ì‹œìŠ¤í…œ, ë°ì´í„°êµ¬ì¡°, ê°ì²´ì§€í–¥í”„ë¡œê·¸ë˜ë°ì–¸ì–´ë°ì‹¤ìŠµ, ì „ìíšŒë¡œ ë‚˜ë…¸ì „ìê³µí•™, ë°˜ë„ì²´ì œì‘ê¸°ìˆ  ë“±

<br>
<br>

## ğŸ› ï¸ Tech Stacks & Skills

| Category | Skills & Tools |
| :--- | :--- |
| **Languages** | ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-00599C?style=for-the-badge&logo=systemverilog&logoColor=white) ![Verilog](https://img.shields.io/badge/Verilog-555555?style=for-the-badge&logo=verilog&logoColor=white) ![C](https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=white) ![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white) ![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white) ![MATLAB](https://img.shields.io/badge/MATLAB-e36414?style=for-the-badge&logo=mathworks&logoColor=white) |
| **EDA & Tools** | ![Vivado](https://img.shields.io/badge/Xilinx%20Vivado-FF0000?style=for-the-badge&logo=xilinx&logoColor=white) ![Vitis](https://img.shields.io/badge/Xilinx%20Vitis-F58220?style=for-the-badge&logo=xilinx&logoColor=white) ![EDA Playground](https://img.shields.io/badge/EDA%20Playground-9C27B0?style=for-the-badge&logo=edaplayground&logoColor=white) |
| **Architecture** | ![RISC-V](https://img.shields.io/badge/RISC--V-RV32I-483D8B?style=for-the-badge&logo=riscv&logoColor=white) ![FPGA](https://img.shields.io/badge/FPGA-Xilinx-B22222?style=for-the-badge&logo=microchip&logoColor=white) |
| **Protocols** | ![AMBA APB](https://img.shields.io/badge/AMBA-APB-000000?style=for-the-badge) ![UART](https://img.shields.io/badge/Protocol-UART-007ACC?style=for-the-badge) ![I2C](https://img.shields.io/badge/Protocol-I2C-E34F26?style=for-the-badge) ![VGA](https://img.shields.io/badge/Interface-VGA-1E90FF?style=for-the-badge) |
| **Sensors** | ![HC-SR04](https://img.shields.io/badge/Sensor-HC--SR04-2EA44F?style=for-the-badge) ![DHT-11](https://img.shields.io/badge/Sensor-DHT--11-2EA44F?style=for-the-badge) |

<br>
<br>

## ğŸ—‚ï¸ Projects

### ğŸ›ï¸ RISC-V & CPU Architecture
| Project & Description | Tech Stack | Repository |
| :--- | :--- | :---: |
| **ğŸš€ SystemVerilog RISC-V RV32I Multi-Cycle CPU**<br>â€¢ 32-bit RISC-V Multi-Cycle Core ì„¤ê³„ ë° **AMBA APB** ë²„ìŠ¤ ì¸í„°í˜ì´ìŠ¤ êµ¬ì¶•<br>â€¢ UART, GPIO ë“± ì£¼ë³€ì¥ì¹˜ í†µí•© ì œì–´<br>â€¢ FSM ê¸°ë°˜ Control Unit ë° Datapath ìµœì í™” | ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-00599C)<br>![AMBA APB](https://img.shields.io/badge/-AMBA_APB-critical) | [ğŸ”— View Repo](https://github.com/hyun1006/RISC-V_RV32I_CPU_Multi-Cycle_-_AMBA_APB_Peripheral) |
| **ğŸ›ï¸ RISC-V RV32I Single-Cycle CPU**<br>â€¢ RISC-V ì•„í‚¤í…ì²˜ì˜ ê¸°ì´ˆê°€ ë˜ëŠ” Single-Cycle CPU êµ¬í˜„<br>â€¢ ëª…ë ¹ì–´ ì²˜ë¦¬ Datapath ë° Control Unit ì„¤ê³„<br>â€¢ ê¸°ë³¸ ëª…ë ¹ì–´ ì…‹ ì‹œë®¬ë ˆì´ì…˜ ê²€ì¦ | ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-00599C) | [ğŸ”— View Repo](https://github.com/hyun1006/RISC-V_RV32I_CPU_Single-Cycle) |

<br>

### âš¡ FPGA & Video Processing
| Project & Description | Tech Stack | Repository |
| :--- | :--- | :---: |
| **ğŸ² Real-time VGA Processing & Dice Game SoC**<br>â€¢ VGA ì¸í„°í˜ì´ìŠ¤ ê¸°ë°˜ ì‹¤ì‹œê°„ ì˜ìƒ ì²˜ë¦¬ ë° ë‹¤ì´ìŠ¤ ê²Œì„ êµ¬í˜„<br>â€¢ ì‹¤ì‹œê°„ Red Color ê²€ì¶œ ë° í”½ì…€ ë©´ì  ê³„ì‚° ì•Œê³ ë¦¬ì¦˜ í•˜ë“œì›¨ì–´í™”<br>â€¢ Master-Slave ì•„í‚¤í…ì²˜ ì„¤ê³„ | ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-00599C)<br>![FPGA](https://img.shields.io/badge/-FPGA-red) | [ğŸ”— View Repo](https://github.com/hyun1006/Real-time-VGA-Processing-Filter-Dice-Game) |
| **ğŸ–¼ï¸ Line Buffer Scaler**<br>â€¢ **Line Buffer**ë¥¼ í™œìš©í•œ íš¨ìœ¨ì ì¸ í•˜ë“œì›¨ì–´ ì´ë¯¸ì§€ ìŠ¤ì¼€ì¼ëŸ¬ ì„¤ê³„<br>â€¢ ìŠ¤íŠ¸ë¦¼ ë°ì´í„° ì²˜ë¦¬ë¥¼ í†µí•œ ë©”ëª¨ë¦¬ ì‚¬ìš© ìµœì í™”<br>â€¢ ì˜ìƒ í¬ê¸° ë³€í™˜ ë¡œì§ êµ¬í˜„ | ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-00599C)<br>![Image Processing](https://img.shields.io/badge/-Processing-success) | [ğŸ”— View Repo](https://github.com/hyun1006/LineBuffer_Scaler) |

<br>

### ğŸ” Verification & Embedded Systems
| Project & Description | Tech Stack | Repository |
| :--- | :--- | :---: |
| **ğŸ” UART Verification**<br>â€¢ UART í†µì‹  ì‹ ë¢°ì„± ê²€ì¦ì„ ìœ„í•œ **Verification Environment** êµ¬ì¶•<br>â€¢ Testbench ê¸°ë°˜ ê²€ì¦ ì ìš©<br>â€¢ ë‹¤ì–‘í•œ ì „ì†¡ ì‹œë‚˜ë¦¬ì˜¤ì— ëŒ€í•œ í”„ë¡œí† ì½œ ê²€ì¦ | ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-00599C)<br>![Verification](https://img.shields.io/badge/-Verification-violet) | [ğŸ”— View Repo](https://github.com/hyun1006/UART_Verification) |
| **â±ï¸ UART Watch & Stopwatch with Sensors**<br>â€¢ UART í†µì‹ , ì‹œê³„/ìŠ¤í†±ì›Œì¹˜, ì„¼ì„œ ì œì–´(HC-SR04, DHT-11) í†µí•© ì‹œìŠ¤í…œ<br>â€¢ í•˜ë“œì›¨ì–´-ì†Œí”„íŠ¸ì›¨ì–´ ì¸í„°í˜ì´ìŠ¤ ì œì–´ ì‹¤ìŠµ<br>â€¢ ì„¼ì„œ ë°ì´í„° ì²˜ë¦¬ ë° íƒ€ì´ë° ë¡œì§ êµ¬í˜„ | ![Verilog](https://img.shields.io/badge/-Verilog-555555)<br>![Sensors](https://img.shields.io/badge/-Sensors-orange) | [ğŸ”— View Repo](https://github.com/hyun1006/UART_Watch_Stopwatch_HC-SR04_DHT-11) |
| **âŒš Digital Watch & Stopwatch**<br>â€¢ ë””ì§€í„¸ ë…¼ë¦¬ íšŒë¡œ ì„¤ê³„ì˜ ê¸°ì´ˆì¸ ì‹œê³„ ë° ì •ë°€ ìŠ¤í†±ì›Œì¹˜ êµ¬í˜„<br>â€¢ FND Control ë° button Debounce ë¡œì§ ì ìš©<br>â€¢ ê³„ì¸µì  ëª¨ë“ˆ ì„¤ê³„ë¥¼ í†µí•œ ì‹œìŠ¤í…œ êµ¬ì¡°í™” | ![Verilog](https://img.shields.io/badge/-Verilog-555555) | [ğŸ”— View Repo](https://github.com/hyun1006/Watch_Stopwatch) |
| **ğŸ› ï¸ Github Auto Uploader**<br>â€¢ Pythonì„ í™œìš©í•œ ê¹ƒí—ˆë¸Œ ì—…ë¡œë“œ ìë™í™” ìŠ¤í¬ë¦½íŠ¸<br>â€¢ ê°œë°œ ì›Œí¬í”Œë¡œìš° íš¨ìœ¨ì„± ì¦ëŒ€ ë„êµ¬ | ![Python](https://img.shields.io/badge/-Python-3776AB) | [ğŸ”— View Repo](https://github.com/hyun1006/Github_AutoUploader) |

<br>
<br>

## ğŸ“ Education & Training

#### **í•˜ë§Œ ì„¸ë¯¸ì½˜ ì•„ì¹´ë°ë¯¸** | ëŒ€í•œìƒê³µíšŒì˜ì†Œ ì„œìš¸ê¸°ìˆ êµìœ¡ì„¼í„°
*2025.07.01 ~ 2026.01.26 (ì˜ˆì •)*
> Verilog HDL/SystemVerilog & UVMì„ í™œìš©í•œ FPGA ì„¤ê³„ ë° ê²€ì¦

#### **ë°˜ë„ì²´ê³µì •ë°ì‹¤ìŠµìº¡ìŠ¤í†¤ë””ìì¸** | ê³ ë ¤ëŒ€í•™êµ
*2024.03 ~ 2024.06*
> ë°˜ë„ì²´ 8ëŒ€ ê³µì • í•™ìŠµ / ê³µì • ì••ë ¥ì— ë”°ë¥¸ ì¦ì°©ë¥ ê³¼ ë¹„ì €í•­ ë¶„ì„ í”„ë¡œì íŠ¸ ì§„í–‰ (Deposition Rate Analysis)

#### **êµë‚´ ë°˜ë„ì²´ê³µì •/ì¥ë¹„ ì‹¤ìŠµ** | ê³ ë ¤ëŒ€í•™êµ
*2021.01 ~ 2021.01*
> Photo-litho, Etch, Deposition ë“± ë°˜ë„ì²´ 8ëŒ€ ê³µì • ì‹¤ìŠµ ë° ì†Œì ì œì‘

<br>
<br>

## ğŸ“‚ Other Projects & Research

> **ğŸ“„ ì••ë ¥ ë³€í™”ì™€ ì—´ì²˜ë¦¬ ê³¼ì •ì´ ë°•ë§‰ì— ë¯¸ì¹˜ëŠ” ì˜í–¥**
> <br>
> * **ì—°êµ¬ ë‚´ìš©**: ê³µì • ì••ë ¥(ìœ ëŸ‰)ì— ë”°ë¥¸ ì¦ì°©ë¥  ë° ë¹„ì €í•­ ë¶„ì„ ì—°êµ¬
> * **ì—°êµ¬ ìë£Œ**: [ğŸ“¥ Full Report](https://github.com/seokhyun-hwang/files/blob/main/Semiconductor_Process_and_Practice_Capstone_Report.pdf)

<br>
<br>

## ğŸ“« Contact
* ğŸ“ **Phone**: 010-6506-3552
* ğŸ“§ **Email**: [doitndidit@gmail.com](mailto:doitndidit@gmail.com)
* ğŸ± **Github**: [https://github.com/seokhyun-hwang](https://github.com/seokhyun-hwang)
