<stg><name>prepare_degree_neighbor_table</name>


<trans_list>

<trans id="163" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="13" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
:0 %reuse_addr_reg10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg10"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:1 %reuse_reg9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg9"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
:2 %reuse_addr_reg4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:3 %reuse_reg3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
:4 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:5 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln498 = br void

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %n = phi i6 %add_ln498, void %.split6, i6 0, void

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln498 = add i6 %n, i6 1

]]></Node>
<StgValue><ssdm name="add_ln498"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln498 = icmp_eq  i6 %n, i6 57

]]></Node>
<StgValue><ssdm name="icmp_ln498"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 57, i64 57, i64 57

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln498 = br i1 %icmp_ln498, void %.split6, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
.split6:0 %n_cast = zext i6 %n

]]></Node>
<StgValue><ssdm name="n_cast"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln498"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:2 %degree_table_addr = getelementptr i32 %degree_table, i64 0, i64 %n_cast

]]></Node>
<StgValue><ssdm name="degree_table_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split6:3 %store_ln499 = store i32 0, i10 %degree_table_addr

]]></Node>
<StgValue><ssdm name="store_ln499"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.split6:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:0 %store_ln0 = store i32 0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.preheader:1 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:2 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader2:0 %e = phi i6 %add_ln502, void %.split4, i6 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:1 %add_ln502 = add i6 %e, i6 1

]]></Node>
<StgValue><ssdm name="add_ln502"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:3 %icmp_ln502 = icmp_eq  i6 %e, i6 40

]]></Node>
<StgValue><ssdm name="icmp_ln502"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5 %br_ln502 = br i1 %icmp_ln502, void %.split4, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.split4:1 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %e, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="7">
<![CDATA[
.split4:2 %zext_ln503 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln503"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:3 %edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln503

]]></Node>
<StgValue><ssdm name="edge_list_addr"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
.split4:4 %u = load i10 %edge_list_addr

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
.split4:4 %u = load i10 %edge_list_addr

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="32">
<![CDATA[
.split4:5 %trunc_ln503 = trunc i32 %u

]]></Node>
<StgValue><ssdm name="trunc_ln503"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
.split4:6 %trunc_ln506 = trunc i32 %u

]]></Node>
<StgValue><ssdm name="trunc_ln506"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split4:7 %shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln506, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:8 %sub_ln506 = sub i10 %shl_ln1, i10 %trunc_ln503

]]></Node>
<StgValue><ssdm name="sub_ln506"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
.split4:9 %zext_ln506 = zext i10 %sub_ln506

]]></Node>
<StgValue><ssdm name="zext_ln506"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:10 %degree_table_addr_1 = getelementptr i32 %degree_table, i64 0, i64 %zext_ln506

]]></Node>
<StgValue><ssdm name="degree_table_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split4:12 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="10">
<![CDATA[
.split4:13 %degree_table_load = load i10 %degree_table_addr_1

]]></Node>
<StgValue><ssdm name="degree_table_load"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:14 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln506

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:19 %store_ln506 = store i64 %zext_ln506, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln506"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln502 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln502"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:11 %reuse_reg_load = load i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="10">
<![CDATA[
.split4:13 %degree_table_load = load i10 %degree_table_addr_1

]]></Node>
<StgValue><ssdm name="degree_table_load"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4:15 %reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %degree_table_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:16 %add_ln506 = add i32 %reuse_select, i32 1

]]></Node>
<StgValue><ssdm name="add_ln506"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
.split4:17 %store_ln506 = store i32 %add_ln506, i10 %degree_table_addr_1

]]></Node>
<StgValue><ssdm name="store_ln506"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:18 %store_ln506 = store i32 %add_ln506, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln506"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.split4:20 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:0 %store_ln0 = store i32 0, i32 %reuse_reg3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader1.preheader:1 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1:0 %n_1 = phi i5 %add_ln509, void %.split2, i5 1, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:2 %icmp_ln509 = icmp_eq  i5 %n_1, i5 19

]]></Node>
<StgValue><ssdm name="icmp_ln509"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18, i64 18, i64 18

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4 %br_ln509 = br i1 %icmp_ln509, void %.split2, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln509"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="5">
<![CDATA[
.split2:1 %n_1_cast1 = zext i5 %n_1

]]></Node>
<StgValue><ssdm name="n_1_cast1"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.split2:3 %shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %n_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="7">
<![CDATA[
.split2:4 %zext_ln510 = zext i7 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:5 %sub_ln510 = sub i8 %zext_ln510, i8 %n_1_cast1

]]></Node>
<StgValue><ssdm name="sub_ln510"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:6 %add_ln510 = add i8 %sub_ln510, i8 253

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
.split2:7 %sext_ln510 = sext i8 %add_ln510

]]></Node>
<StgValue><ssdm name="sext_ln510"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:8 %degree_table_addr_2 = getelementptr i32 %degree_table, i64 0, i64 %sext_ln510

]]></Node>
<StgValue><ssdm name="degree_table_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="10">
<![CDATA[
.split2:9 %degree_table_load_1 = load i10 %degree_table_addr_2

]]></Node>
<StgValue><ssdm name="degree_table_load_1"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:11 %add_ln510_1 = add i8 %sub_ln510, i8 254

]]></Node>
<StgValue><ssdm name="add_ln510_1"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="8">
<![CDATA[
.split2:12 %sext_ln510_1 = sext i8 %add_ln510_1

]]></Node>
<StgValue><ssdm name="sext_ln510_1"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:13 %degree_table_addr_3 = getelementptr i32 %degree_table, i64 0, i64 %sext_ln510_1

]]></Node>
<StgValue><ssdm name="degree_table_addr_3"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split2:15 %reuse_addr_reg4_load = load i64 %reuse_addr_reg4

]]></Node>
<StgValue><ssdm name="reuse_addr_reg4_load"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
.split2:16 %degree_table_load_2 = load i10 %degree_table_addr_3

]]></Node>
<StgValue><ssdm name="degree_table_load_2"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln509" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:17 %addr_cmp7 = icmp_eq  i64 %reuse_addr_reg4_load, i64 %sext_ln510_1

]]></Node>
<StgValue><ssdm name="addr_cmp7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="88" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2:0 %add_ln509 = add i5 %n_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln509"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:2 %specloopname_ln509 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln509"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="10">
<![CDATA[
.split2:9 %degree_table_load_1 = load i10 %degree_table_addr_2

]]></Node>
<StgValue><ssdm name="degree_table_load_1"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:10 %shl_ln510 = shl i32 %degree_table_load_1, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln510"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split2:14 %reuse_reg3_load = load i32 %reuse_reg3

]]></Node>
<StgValue><ssdm name="reuse_reg3_load"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
.split2:16 %degree_table_load_2 = load i10 %degree_table_addr_3

]]></Node>
<StgValue><ssdm name="degree_table_load_2"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:18 %reuse_select8 = select i1 %addr_cmp7, i32 %reuse_reg3_load, i32 %degree_table_load_2

]]></Node>
<StgValue><ssdm name="reuse_select8"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:19 %add_ln510_2 = add i32 %reuse_select8, i32 %shl_ln510

]]></Node>
<StgValue><ssdm name="add_ln510_2"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:20 %add_ln510_3 = add i8 %sub_ln510, i8 1

]]></Node>
<StgValue><ssdm name="add_ln510_3"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="8">
<![CDATA[
.split2:21 %sext_ln510_2 = sext i8 %add_ln510_3

]]></Node>
<StgValue><ssdm name="sext_ln510_2"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:22 %degree_table_addr_4 = getelementptr i32 %degree_table, i64 0, i64 %sext_ln510_2

]]></Node>
<StgValue><ssdm name="degree_table_addr_4"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split2:23 %store_ln510 = store i32 %add_ln510_2, i10 %degree_table_addr_4

]]></Node>
<StgValue><ssdm name="store_ln510"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:24 %store_ln510 = store i32 %add_ln510_2, i32 %reuse_reg3

]]></Node>
<StgValue><ssdm name="store_ln510"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:25 %store_ln510 = store i64 %sext_ln510_2, i64 %reuse_addr_reg4

]]></Node>
<StgValue><ssdm name="store_ln510"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.split2:26 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0 %store_ln0 = store i32 0, i32 %reuse_reg9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:1 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0 %e_1 = phi i6 %add_ln513, void %.split, i6 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="e_1"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %icmp_ln513 = icmp_eq  i6 %e_1, i6 40

]]></Node>
<StgValue><ssdm name="icmp_ln513"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln513 = br i1 %icmp_ln513, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.split:1 %shl_ln3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %e_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="7">
<![CDATA[
.split:2 %zext_ln514 = zext i7 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln514"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln514

]]></Node>
<StgValue><ssdm name="edge_list_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="10">
<![CDATA[
.split:4 %u_1 = load i10 %edge_list_addr_1

]]></Node>
<StgValue><ssdm name="u_1"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:6 %or_ln515 = or i7 %shl_ln3, i7 1

]]></Node>
<StgValue><ssdm name="or_ln515"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="7">
<![CDATA[
.split:7 %zext_ln515 = zext i7 %or_ln515

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %edge_list_addr_2 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln515

]]></Node>
<StgValue><ssdm name="edge_list_addr_2"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="10">
<![CDATA[
.split:9 %v = load i10 %edge_list_addr_2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1 %add_ln513 = add i6 %e_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln513"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="10">
<![CDATA[
.split:4 %u_1 = load i10 %edge_list_addr_1

]]></Node>
<StgValue><ssdm name="u_1"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="32">
<![CDATA[
.split:5 %trunc_ln514 = trunc i32 %u_1

]]></Node>
<StgValue><ssdm name="trunc_ln514"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="10">
<![CDATA[
.split:9 %v = load i10 %edge_list_addr_2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32">
<![CDATA[
.split:10 %trunc_ln515 = trunc i32 %v

]]></Node>
<StgValue><ssdm name="trunc_ln515"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32">
<![CDATA[
.split:11 %trunc_ln518 = trunc i32 %u_1

]]></Node>
<StgValue><ssdm name="trunc_ln518"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split:12 %shl_ln4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln518, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:13 %sub_ln518 = sub i10 %shl_ln4, i10 %trunc_ln514

]]></Node>
<StgValue><ssdm name="sub_ln518"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:14 %add_ln518 = add i10 %sub_ln518, i10 1

]]></Node>
<StgValue><ssdm name="add_ln518"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
.split:15 %zext_ln518 = zext i10 %add_ln518

]]></Node>
<StgValue><ssdm name="zext_ln518"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:16 %degree_table_addr_5 = getelementptr i32 %degree_table, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="degree_table_addr_5"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:18 %reuse_addr_reg10_load = load i64 %reuse_addr_reg10

]]></Node>
<StgValue><ssdm name="reuse_addr_reg10_load"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="10">
<![CDATA[
.split:19 %degree_table_load_3 = load i10 %degree_table_addr_5

]]></Node>
<StgValue><ssdm name="degree_table_load_3"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:20 %addr_cmp13 = icmp_eq  i64 %reuse_addr_reg10_load, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="addr_cmp13"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:23 %add_ln519 = add i10 %sub_ln518, i10 2

]]></Node>
<StgValue><ssdm name="add_ln519"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="10">
<![CDATA[
.split:24 %zext_ln519 = zext i10 %add_ln519

]]></Node>
<StgValue><ssdm name="zext_ln519"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:25 %degree_table_addr_6 = getelementptr i32 %degree_table, i64 0, i64 %zext_ln519

]]></Node>
<StgValue><ssdm name="degree_table_addr_6"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:27 %reuse_addr_reg10_load_1 = load i64 %reuse_addr_reg10

]]></Node>
<StgValue><ssdm name="reuse_addr_reg10_load_1"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
.split:28 %degree_table_load_4 = load i10 %degree_table_addr_6

]]></Node>
<StgValue><ssdm name="degree_table_load_4"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:29 %addr_cmp17 = icmp_eq  i64 %reuse_addr_reg10_load_1, i64 %zext_ln519

]]></Node>
<StgValue><ssdm name="addr_cmp17"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:44 %store_ln519 = store i64 %zext_ln519, i64 %reuse_addr_reg10

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln513"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
<literal name="addr_cmp13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:17 %reuse_reg9_load = load i32 %reuse_reg9

]]></Node>
<StgValue><ssdm name="reuse_reg9_load"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="10">
<![CDATA[
.split:19 %degree_table_load_3 = load i10 %degree_table_addr_5

]]></Node>
<StgValue><ssdm name="degree_table_load_3"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:21 %start_idx = select i1 %addr_cmp13, i32 %reuse_reg9_load, i32 %degree_table_load_3

]]></Node>
<StgValue><ssdm name="start_idx"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="32">
<![CDATA[
.split:22 %trunc_ln518_1 = trunc i32 %start_idx

]]></Node>
<StgValue><ssdm name="trunc_ln518_1"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
<literal name="addr_cmp17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:26 %reuse_reg9_load_1 = load i32 %reuse_reg9

]]></Node>
<StgValue><ssdm name="reuse_reg9_load_1"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
.split:28 %degree_table_load_4 = load i10 %degree_table_addr_6

]]></Node>
<StgValue><ssdm name="degree_table_load_4"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:30 %offset_idx = select i1 %addr_cmp17, i32 %reuse_reg9_load_1, i32 %degree_table_load_4

]]></Node>
<StgValue><ssdm name="offset_idx"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="32">
<![CDATA[
.split:31 %trunc_ln519 = trunc i32 %offset_idx

]]></Node>
<StgValue><ssdm name="trunc_ln519"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:32 %add_ln521 = add i13 %trunc_ln519, i13 %trunc_ln518_1

]]></Node>
<StgValue><ssdm name="add_ln521"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="13">
<![CDATA[
.split:33 %zext_ln521 = zext i13 %add_ln521

]]></Node>
<StgValue><ssdm name="zext_ln521"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:34 %neighbor_table_addr = getelementptr i8 %neighbor_table, i64 0, i64 %zext_ln521

]]></Node>
<StgValue><ssdm name="neighbor_table_addr"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
.split:35 %store_ln521 = store i8 %trunc_ln515, i13 %neighbor_table_addr

]]></Node>
<StgValue><ssdm name="store_ln521"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:36 %add_ln522 = add i13 %add_ln521, i13 1

]]></Node>
<StgValue><ssdm name="add_ln522"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="13">
<![CDATA[
.split:37 %zext_ln522 = zext i13 %add_ln522

]]></Node>
<StgValue><ssdm name="zext_ln522"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:38 %neighbor_table_addr_1 = getelementptr i8 %neighbor_table, i64 0, i64 %zext_ln522

]]></Node>
<StgValue><ssdm name="neighbor_table_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="6">
<![CDATA[
.split:39 %zext_ln522_1 = zext i6 %e_1

]]></Node>
<StgValue><ssdm name="zext_ln522_1"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
.split:40 %store_ln522 = store i8 %zext_ln522_1, i13 %neighbor_table_addr_1

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:41 %add_ln523 = add i32 %offset_idx, i32 2

]]></Node>
<StgValue><ssdm name="add_ln523"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
.split:42 %store_ln523 = store i32 %add_ln523, i10 %degree_table_addr_6

]]></Node>
<StgValue><ssdm name="store_ln523"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:43 %store_ln523 = store i32 %add_ln523, i32 %reuse_reg9

]]></Node>
<StgValue><ssdm name="store_ln523"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
.split:45 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0">
<![CDATA[
:0 %ret_ln548 = ret

]]></Node>
<StgValue><ssdm name="ret_ln548"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
