# RISC-V-INTERNSHIP
RISC-V RTL DESIGN USING VERILOG PROJECT
