// Questa commands to compile/optimize/simulate

// This will compile all the design files and generate an object files 
vlog -sv -f filelist.sv 
// This will optimize the compiled code and generate the executable ready for simulation, Can also enable debugging features with +acc command
vopt -sv +acc fifo_tb -o fifo_opt   // +acc flag gives visiblity into internal signals of DUT

// vsim will execute simulation from optimized executable generated by vopt
vsim -sv fifo_opt -top fifo_tb

