$date
	Fri Oct 30 10:59:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ reset $end
$scope module a $end
$var wire 1 # En $end
$var wire 1 " clk $end
$var wire 1 $ reset $end
$var wire 1 ! Q $end
$scope module a $end
$var wire 1 % D $end
$var wire 1 # En $end
$var wire 1 " clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
0#
0"
0!
$end
#1
0%
1!
1#
0$
1"
#2
0"
#3
1%
0!
1"
#4
0"
#5
0%
1!
1"
#6
0"
#7
1%
0!
1"
#8
0"
#9
0%
1!
1"
#10
0"
