[{"DBLP title": "Leveraging Strength-Based Dynamic Information Flow Analysis to Enhance Data Value Prediction.", "DBLP authors": ["Walid J. Ghandour", "Haitham Akkary", "Wes Masri"], "year": 2012, "MAG papers": [{"PaperId": 2163189379, "PaperTitle": "leveraging strength based dynamic information flow analysis to enhance data value prediction", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"american university of beirut": 3.0}}], "source": "ES"}, {"DBLP title": "When Prefetching Works, When It Doesn't, and Why.", "DBLP authors": ["Jaekyu Lee", "Hyesoon Kim", "Richard W. Vuduc"], "year": 2012, "MAG papers": [{"PaperId": 2036162037, "PaperTitle": "when prefetching works when it doesn t and why", "Year": 2012, "CitationCount": 87, "EstimatedCitation": 153, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Dataflow Tomography: Information Flow Tracking For Understanding and Visualizing Full Systems.", "DBLP authors": ["Bita Mazloom", "Shashidhar Mysore", "Mohit Tiwari", "Banit Agrawal", "Timothy Sherwood"], "year": 2012, "MAG papers": [{"PaperId": 2051742109, "PaperTitle": "dataflow tomography information flow tracking for understanding and visualizing full systems", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california santa barbara": 2.0, "university of california berkeley": 1.0, "vmware": 1.0}}], "source": "ES"}, {"DBLP title": "Improving System Energy Efficiency with Memory Rank Subsetting.", "DBLP authors": ["Jung Ho Ahn", "Norman P. Jouppi", "Christos Kozyrakis", "Jacob Leverich", "Robert S. Schreiber"], "year": 2012, "MAG papers": [{"PaperId": 1991271856, "PaperTitle": "improving system energy efficiency with memory rank subsetting", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"seoul national university": 1.0, "hewlett packard": 2.0, "stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Comparability Graph Coloring for Optimizing Utilization of Software-Managed Stream Register Files for Stream Processors.", "DBLP authors": ["Xuejun Yang", "Li Wang", "Jingling Xue", "Qingbo Wu"], "year": 2012, "MAG papers": [{"PaperId": 2059659006, "PaperTitle": "comparability graph coloring for optimizing utilization of software managed stream register files for stream processors", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national university of defense technology": 3.0, "university of new south wales": 1.0}}], "source": "ES"}, {"DBLP title": "A Massively Parallel, Energy Efficient Programmable Accelerator for Learning and Classification.", "DBLP authors": ["Abhinandan Majumdar", "Srihari Cadambi", "Michela Becchi", "Srimat T. Chakradhar", "Hans Peter Graf"], "year": 2012, "MAG papers": [{"PaperId": 2043607059, "PaperTitle": "a massively parallel energy efficient programmable accelerator for learning and classification", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Probabilistic modeling for job symbiosis scheduling on SMT processors.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout"], "year": 2012, "MAG papers": [{"PaperId": 2102382208, "PaperTitle": "probabilistic modeling for job symbiosis scheduling on smt processors", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "Integer affine transformations of parametric \u2124-polytopes and applications to loop nest optimization.", "DBLP authors": ["Rachid Seghir", "Vincent Loechner", "Beno\u00eet Meister"], "year": 2012, "MAG papers": [{"PaperId": 2059347275, "PaperTitle": "integer affine transformations of parametric \u2124 polytopes and applications to loop nest optimization", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of batna": 1.0, "university of strasbourg": 1.0}}], "source": "ES"}, {"DBLP title": "A unified optimizing compiler framework for different GPGPU architectures.", "DBLP authors": ["Yi Yang", "Ping Xiang", "Jingfei Kong", "Mike Mantor", "Huiyang Zhou"], "year": 2012, "MAG papers": [{"PaperId": 2016563136, "PaperTitle": "a unified optimizing compiler framework for different gpgpu architectures", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"north carolina state university": 3.0, "advanced micro devices": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic code overlay generation and partially redundant code fetch elimination.", "DBLP authors": ["Choonki Jang", "Jaejin Lee", "Bernhard Egger", "Soojung Ryu"], "year": 2012, "MAG papers": [{"PaperId": 2040257309, "PaperTitle": "automatic code overlay generation and partially redundant code fetch elimination", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"samsung": 2.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "TACOMA: Server and workload management in internet data centers considering cooling-computing power trade-off and energy proportionality.", "DBLP authors": ["Zahra Abbasi", "Georgios Varsamopoulos", "Sandeep K. S. Gupta"], "year": 2012, "MAG papers": [{"PaperId": 2024446827, "PaperTitle": "tacoma server and workload management in internet data centers considering cooling computing power trade off and energy proportionality", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 65, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Benefits of selective packet discard in networks-on-chip.", "DBLP authors": ["Andreas Lankes", "Thomas Wild", "Stefan Wallentowitz", "Andreas Herkersdorf"], "year": 2012, "MAG papers": [{"PaperId": 1975882866, "PaperTitle": "benefits of selective packet discard in networks on chip", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"technische universitat munchen": 4.0}}], "source": "ES"}, {"DBLP title": "Dynamically dispatching speculative threads to improve sequential execution.", "DBLP authors": ["Yangchun Luo", "Antonia Zhai"], "year": 2012, "MAG papers": [{"PaperId": 1979593478, "PaperTitle": "dynamically dispatching speculative threads to improve sequential execution", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"advanced micro devices": 1.0, "university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "Extendable pattern-oriented optimization directives.", "DBLP authors": ["Huimin Cui", "Jingling Xue", "Lei Wang", "Yang Yang", "Xiaobing Feng", "Dongrui Fan"], "year": 2012, "MAG papers": [{"PaperId": 2623645495, "PaperTitle": "extendable pattern oriented optimization directives", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"chinese academy of sciences": 5.0, "university of new south wales": 1.0}}], "source": "ES"}, {"DBLP title": "Runtime energy consumption estimation for server workloads based on chaotic time-series approximation.", "DBLP authors": ["Adam Wade Lewis", "Nian-Feng Tzeng", "Soumik Ghosh"], "year": 2012, "MAG papers": [{"PaperId": 2043907785, "PaperTitle": "runtime energy consumption estimation for server workloads based on chaotic time series approximation", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of louisiana at lafayette": 3.0}}], "source": "ES"}, {"DBLP title": "Combining recency of information with selective random and a victim cache in last-level caches.", "DBLP authors": ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Pedro L\u00f3pez", "Jos\u00e9 Duato"], "year": 2012, "MAG papers": [{"PaperId": 2007884410, "PaperTitle": "combining recency of information with selective random and a victim cache in last level caches", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"polytechnic university of valencia": 5.0}}], "source": "ES"}, {"DBLP title": "Dynamic QoS management for chip multiprocessors.", "DBLP authors": ["Bin Li", "Li-Shiuan Peh", "Li Zhao", "Ravi R. Iyer"], "year": 2012, "MAG papers": [{"PaperId": 1994825940, "PaperTitle": "dynamic qos management for chip multiprocessors", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"princeton university": 1.0, "intel": 2.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Mixed speculative multithreaded execution models.", "DBLP authors": ["Polychronis Xekalakis", "Nikolas Ioannou", "Marcelo Cintra"], "year": 2012, "MAG papers": [{"PaperId": 2152698516, "PaperTitle": "mixed speculative multithreaded execution models", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Disjoint out-of-order execution processor.", "DBLP authors": ["Mageda Sharafeddine", "Komal Jothi", "Haitham Akkary"], "year": 2012, "MAG papers": [{"PaperId": 2033785728, "PaperTitle": "disjoint out of order execution processor", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"american university of beirut": 3.0}}], "source": "ES"}, {"DBLP title": "Static analysis of the worst-case memory performance for irregular codes with indirections.", "DBLP authors": ["Diego Andrade", "Basilio B. Fraguela", "Ramon Doallo"], "year": 2012, "MAG papers": [{"PaperId": 2071972373, "PaperTitle": "static analysis of the worst case memory performance for irregular codes with indirections", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Deconstructing iterative optimization.", "DBLP authors": ["Yang Chen", "Shuangde Fang", "Yuanjie Huang", "Lieven Eeckhout", "Grigori Fursin", "Olivier Temam", "Chengyong Wu"], "year": 2012, "MAG papers": [{"PaperId": 2031706008, "PaperTitle": "deconstructing iterative optimization", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"chinese academy of sciences": 4.0, "french institute for research in computer science and automation": 1.0, "south university": 1.0, "ghent university": 1.0}}], "source": "ES"}, {"DBLP title": "Memory optimization of dynamic binary translators for embedded systems.", "DBLP authors": ["Apala Guha", "Kim M. Hazelwood", "Mary Lou Soffa"], "year": 2012, "MAG papers": [{"PaperId": 2072554713, "PaperTitle": "memory optimization of dynamic binary translators for embedded systems", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "A transpose-free in-place SIMD optimized FFT.", "DBLP authors": ["James R. Geraci", "Sharon M. Sacco"], "year": 2012, "MAG papers": [{"PaperId": 2084038658, "PaperTitle": "a transpose free in place simd optimized fft", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "ABS: A low-cost adaptive controller for prefetching in a banked shared last-level cache.", "DBLP authors": ["Jorge Albericio", "Ruben Gran Tejero", "Pablo Ib\u00e1\u00f1ez", "V\u00edctor Vi\u00f1als", "Jos\u00e9 Mar\u00eda Llaber\u00eda"], "year": 2012, "MAG papers": [{"PaperId": 1994438830, "PaperTitle": "abs a low cost adaptive controller for prefetching in a banked shared last level cache", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"polytechnic university of catalonia": 1.0, "university of zaragoza": 4.0}}], "source": "ES"}, {"DBLP title": "An architecture-independent instruction shuffler to protect against side-channel attacks.", "DBLP authors": ["Ali Galip Bayrak", "Nikola Velickovic", "Paolo Ienne", "Wayne P. Burleson"], "year": 2012, "MAG papers": [{"PaperId": 2055303876, "PaperTitle": "an architecture independent instruction shuffler to protect against side channel attacks", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of massachusetts amherst": 1.0, "ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Approximate graph clustering for program characterization.", "DBLP authors": ["John Demme", "Simha Sethumadhavan"], "year": 2012, "MAG papers": [{"PaperId": 2089806214, "PaperTitle": "approximate graph clustering for program characterization", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"columbia university": 2.0}}], "source": "ES"}, {"DBLP title": "Bahurupi: A polymorphic heterogeneous multi-core architecture.", "DBLP authors": ["Mihai Pricopi", "Tulika Mitra"], "year": 2012, "MAG papers": [{"PaperId": 2066789793, "PaperTitle": "bahurupi a polymorphic heterogeneous multi core architecture", "Year": 2012, "CitationCount": 42, "EstimatedCitation": 66, "Affiliations": {"national university of singapore": 2.0}}], "source": "ES"}, {"DBLP title": "Compiler mitigations for time attacks on modern x86 processors.", "DBLP authors": ["Jeroen Van Cleemput", "Bart Coppens", "Bjorn De Sutter"], "year": 2012, "MAG papers": [{"PaperId": 2062463502, "PaperTitle": "compiler mitigations for time attacks on modern x86 processors", "Year": 2012, "CitationCount": 42, "EstimatedCitation": 68, "Affiliations": {"ghent university": 3.0}}], "source": "ES"}, {"DBLP title": "Compiler techniques to improve dynamic branch prediction for indirect jump and call instructions.", "DBLP authors": ["Jason McCandless", "David Gregg"], "year": 2012, "MAG papers": [{"PaperId": 1989891739, "PaperTitle": "compiler techniques to improve dynamic branch prediction for indirect jump and call instructions", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"trinity college": 2.0}}], "source": "ES"}, {"DBLP title": "DAPSCO: Distance-aware partially shared cache organization.", "DBLP authors": ["Antonio Garc\u00eda-Guirado", "Ricardo Fern\u00e1ndez Pascual", "Alberto Ros", "Jos\u00e9 M. Garc\u00eda"], "year": 2012, "MAG papers": [{"PaperId": 1972784174, "PaperTitle": "dapsco distance aware partially shared cache organization", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of murcia": 3.0, "polytechnic university of valencia": 1.0}}], "source": "ES"}, {"DBLP title": "On-the-fly structure splitting for heap objects.", "DBLP authors": ["Zhenjiang Wang", "Chenggang Wu", "Pen-Chung Yew", "Jianjun Li", "Di Xu"], "year": 2012, "MAG papers": [{"PaperId": 1971578705, "PaperTitle": "on the fly structure splitting for heap objects", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient liveness computation using merge sets and DJ-graphs.", "DBLP authors": ["Dibyendu Das", "Beno\u00eet Dupont de Dinechin", "Ramakrishna Upadrasta"], "year": 2012, "MAG papers": [{"PaperId": 2038979313, "PaperTitle": "efficient liveness computation using merge sets and dj graphs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of paris sud": 1.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Efficiently exploiting memory level parallelism on asymmetric coupled cores in the dark silicon era.", "DBLP authors": ["George Patsilaras", "Niket K. Choudhary", "James Tuck"], "year": 2012, "MAG papers": [{"PaperId": 2157920577, "PaperTitle": "efficiently exploiting memory level parallelism on asymmetric coupled cores in the dark silicon era", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"north carolina state university": 3.0}}], "source": "ES"}, {"DBLP title": "Exploring the limits of GPGPU scheduling in control flow bound applications.", "DBLP authors": ["Roman Malits", "Evgeny Bolotin", "Avinoam Kolodny", "Avi Mendelson"], "year": 2012, "MAG papers": [{"PaperId": 2106815796, "PaperTitle": "exploring the limits of gpgpu scheduling in control flow bound applications", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"intel": 1.0, "technion israel institute of technology": 2.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "FlexSig: Implementing flexible hardware signatures.", "DBLP authors": ["Lois Orosa", "Elisardo Antelo", "Javier D. Bruguera"], "year": 2012, "MAG papers": [{"PaperId": 2003488473, "PaperTitle": "flexsig implementing flexible hardware signatures", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of santiago de compostela": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware transactional memory with software-defined conflicts.", "DBLP authors": ["J. Rub\u00e9n Titos Gil", "Manuel E. Acacio", "Jos\u00e9 M. Garc\u00eda", "Tim Harris", "Adri\u00e1n Cristal", "Osman S. Unsal", "Ibrahim Hur", "Mateo Valero"], "year": 2012, "MAG papers": [{"PaperId": 2071558308, "PaperTitle": "hardware transactional memory with software defined conflicts", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"barcelona supercomputing center": 4.0, "microsoft": 1.0, "university of murcia": 3.0}}], "source": "ES"}, {"DBLP title": "Improving performance of nested loops on reconfigurable array processors.", "DBLP authors": ["Yongjoo Kim", "Jongeun Lee", "Toan X. Mai", "Yunheung Paek"], "year": 2012, "MAG papers": [{"PaperId": 2018348175, "PaperTitle": "improving performance of nested loops on reconfigurable array processors", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"seoul national university": 2.0, "ulsan national institute of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Making wide-issue VLIW processors viable on FPGAs.", "DBLP authors": ["Madhura Purnaprajna", "Paolo Ienne"], "year": 2012, "MAG papers": [{"PaperId": 2004232634, "PaperTitle": "making wide issue vliw processors viable on fpgas", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments.", "DBLP authors": ["Petar Radojkovic", "Sylvain Girbal", "Arnaud Grasset", "Eduardo Qui\u00f1ones", "Sami Yehia", "Francisco J. Cazorla"], "year": 2012, "MAG papers": [{"PaperId": 2156678748, "PaperTitle": "on the evaluation of the impact of shared resources in multithreaded cots processors in time critical environments", "Year": 2012, "CitationCount": 61, "EstimatedCitation": 96, "Affiliations": {"spanish national research council": 1.0, "barcelona supercomputing center": 2.0}}], "source": "ES"}, {"DBLP title": "Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks.", "DBLP authors": ["Leonid Domnitser", "Aamer Jaleel", "Jason Loew", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev"], "year": 2012, "MAG papers": [{"PaperId": 2025539306, "PaperTitle": "non monopolizable caches low complexity mitigation of cache side channel attacks", "Year": 2012, "CitationCount": 117, "EstimatedCitation": 183, "Affiliations": {"intel": 1.0, "binghamton university": 4.0}}], "source": "ES"}, {"DBLP title": "On the simulation of large-scale architectures using multiple application abstraction levels.", "DBLP authors": ["Alejandro Rico", "Felipe Cabarcas", "Carlos Villavieja", "Milan Pavlovic", "Augusto Vega", "Yoav Etsion", "Alex Ram\u00edrez", "Mateo Valero"], "year": 2012, "MAG papers": [{"PaperId": 2095685483, "PaperTitle": "on the simulation of large scale architectures using multiple application abstraction levels", "Year": 2012, "CitationCount": 38, "EstimatedCitation": 69, "Affiliations": {"polytechnic university of catalonia": 8.0}}], "source": "ES"}, {"DBLP title": "Optimizing explicit data transfers for data parallel applications on the cell architecture.", "DBLP authors": ["Selma Saidi", "Pranav Tendulkar", "Thierry Lepley", "Oded Maler"], "year": 2012, "MAG papers": [{"PaperId": 2020322423, "PaperTitle": "optimizing explicit data transfers for data parallel applications on the cell architecture", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of grenoble": 2.0, "stmicroelectronics": 1.0, "centre national de la recherche scientifique": 1.0}}], "source": "ES"}, {"DBLP title": "PLDS: Partitioning linked data structures for parallelism.", "DBLP authors": ["Min Feng", "Changhui Lin", "Rajiv Gupta"], "year": 2012, "MAG papers": [{"PaperId": 1982596120, "PaperTitle": "plds partitioning linked data structures for parallelism", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "Polyhedral parallelization of binary code.", "DBLP authors": ["Beno\u00eet Pradelle", "Alain Ketterlin", "Philippe Clauss"], "year": 2012, "MAG papers": [{"PaperId": 2099574169, "PaperTitle": "polyhedral parallelization of binary code", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of strasbourg": 3.0}}], "source": "ES"}, {"DBLP title": "ReNIC: Architectural extension to SR-IOV I/O virtualization for efficient replication.", "DBLP authors": ["Yaozu Dong", "Yu Chen", "Zhenhao Pan", "Jinquan Dai", "Yunhong Jiang"], "year": 2012, "MAG papers": [{"PaperId": 2048335062, "PaperTitle": "renic architectural extension to sr iov i o virtualization for efficient replication", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"intel": 3.0, "tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Sabrewing: A lightweight architecture for combined floating-point and integer arithmetic.", "DBLP authors": ["Tom M. Bruintjes", "Karel H. G. Walters", "Sabih H. Gerez", "Bert Molenkamp", "Gerard J. M. Smit"], "year": 2012, "MAG papers": [{"PaperId": 2143263632, "PaperTitle": "sabrewing a lightweight architecture for combined floating point and integer arithmetic", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of twente": 5.0}}], "source": "ES"}, {"DBLP title": "Seamlessly portable applications: Managing the diversity of modern heterogeneous systems.", "DBLP authors": ["Mario Kicherer", "Fabian Nowak", "Rainer Buchty", "Wolfgang Karl"], "year": 2012, "MAG papers": [{"PaperId": 1967518986, "PaperTitle": "seamlessly portable applications managing the diversity of modern heterogeneous systems", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "SYRANT: SYmmetric resource allocation on not-taken and taken paths.", "DBLP authors": ["Nathana\u00ebl Pr\u00e9millieu", "Andr\u00e9 Seznec"], "year": 2012, "MAG papers": [{"PaperId": 2060760674, "PaperTitle": "syrant symmetric resource allocation on not taken and taken paths", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of rennes": 1.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "The gradient-based cache partitioning algorithm.", "DBLP authors": ["William Hasenplaugh", "Pritpal S. Ahuja", "Aamer Jaleel", "Simon C. Steely Jr.", "Joel S. Emer"], "year": 2012, "MAG papers": [{"PaperId": 2028301031, "PaperTitle": "the gradient based cache partitioning algorithm", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "The migration prefetcher: Anticipating data promotion in dynamic NUCA caches.", "DBLP authors": ["Javier Lira", "Timothy M. Jones", "Carlos Molina", "Antonio Gonz\u00e1lez"], "year": 2012, "MAG papers": [{"PaperId": 1967788408, "PaperTitle": "the migration prefetcher anticipating data promotion in dynamic nuca caches", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 1.0, "university of cambridge": 1.0, "polytechnic university of catalonia": 1.0}}], "source": "ES"}, {"DBLP title": "Thread Tranquilizer: Dynamically reducing performance variation.", "DBLP authors": ["Kishore Kumar Pusukuri", "Rajiv Gupta", "Laxmi N. Bhuyan"], "year": 2012, "MAG papers": [{"PaperId": 2168155345, "PaperTitle": "thread tranquilizer dynamically reducing performance variation", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "TL-plane-based multi-core energy-efficient real-time scheduling algorithm for sporadic tasks.", "DBLP authors": ["Dong-song Zhang", "Deke Guo", "Fang-Yuan Chen", "Fei Wu", "Tong Wu", "Ting Cao", "Shiyao Jin"], "year": 2012, "MAG papers": [{"PaperId": 2027297729, "PaperTitle": "tl plane based multi core energy efficient real time scheduling algorithm for sporadic tasks", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national university of defense technology": 5.0, "shanghai university of engineering sciences": 1.0, "australian national university": 1.0}}], "source": "ES"}, {"DBLP title": "The accelerator store: A shared memory framework for accelerator-based systems.", "DBLP authors": ["Michael J. Lyons", "Mark Hempstead", "Gu-Yeon Wei", "David M. Brooks"], "year": 2012, "MAG papers": [{"PaperId": 2047128179, "PaperTitle": "the accelerator store a shared memory framework for accelerator based systems", "Year": 2012, "CitationCount": 58, "EstimatedCitation": 78, "Affiliations": {"harvard university": 3.0, "drexel university": 1.0}}], "source": "ES"}, {"DBLP title": "Toward high-throughput algorithms on many-core architectures.", "DBLP authors": ["Daniel A. Orozco", "Elkin Garcia", "Rishi Khan", "Kelly Livingston", "Guang R. Gao"], "year": 2012, "MAG papers": [{"PaperId": 2029419996, "PaperTitle": "toward high throughput algorithms on many core architectures", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of delaware": 4.0}}], "source": "ES"}, {"DBLP title": "Using machine learning to improve automatic vectorization.", "DBLP authors": ["Kevin Stock", "Louis-No\u00ebl Pouchet", "P. Sadayappan"], "year": 2012, "MAG papers": [{"PaperId": 2064441385, "PaperTitle": "using machine learning to improve automatic vectorization", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 68, "Affiliations": {"ohio state university": 3.0}}], "source": "ES"}, {"DBLP title": "Utilizing RF-I and intelligent scheduling for better throughput/watt in a mobile GPU memory system.", "DBLP authors": ["Kanit Therdsteerasukdi", "Gyungsu Byun", "Jason Cong", "M. Frank Chang", "Glenn Reinman"], "year": 2012, "MAG papers": [{"PaperId": 2076370206, "PaperTitle": "utilizing rf i and intelligent scheduling for better throughput watt in a mobile gpu memory system", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california los angeles": 4.0, "west virginia university": 1.0}}], "source": "ES"}, {"DBLP title": "VSim: Simulating multi-server setups at near native hardware speed.", "DBLP authors": ["Frederick Ryckbosch", "Stijn Polfliet", "Lieven Eeckhout"], "year": 2012, "MAG papers": [{"PaperId": 2058817615, "PaperTitle": "vsim simulating multi server setups at near native hardware speed", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ghent university": 3.0}}], "source": "ES"}, {"DBLP title": "A transactional memory with automatic performance tuning.", "DBLP authors": ["Qingping Wang", "Sameer Kulkarni", "John Cavazos", "Michael F. Spear"], "year": 2012, "MAG papers": [{"PaperId": 2012893167, "PaperTitle": "a transactional memory with automatic performance tuning", "Year": 2012, "CitationCount": 34, "EstimatedCitation": 53, "Affiliations": {"university of delaware": 2.0, "lehigh university": 2.0}}], "source": "ES"}, {"DBLP title": "sFtree: A fully connected and deadlock-free switch-to-switch routing algorithm for fat-trees.", "DBLP authors": ["Bartosz Bogdanski", "Sven-Arne Reinemo", "Frank Olaf Sem-Jacobsen", "Ernst Gunnar Gran"], "year": 2012, "MAG papers": [{"PaperId": 2091091642, "PaperTitle": "sftree a fully connected and deadlock free switch to switch routing algorithm for fat trees", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"simula research laboratory": 4.0}}], "source": "ES"}]