read -sv run_verilog_mid/adder_32b_9_96_bf8484d6332f3d148fa3c0800ae03f3e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_96_bf8484d6332f3d148fa3c0800ae03f3e_yosys.v
