{"vcs1":{"timestamp_begin":1728269861.074343668, "rt":54.18, "ut":52.45, "st":1.93}}
{"vcselab":{"timestamp_begin":1728269915.326884316, "rt":5.93, "ut":4.85, "st":0.20}}
{"link":{"timestamp_begin":1728269921.321647685, "rt":0.71, "ut":0.61, "st":0.55}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728269860.373954429}
{"VCS_COMP_START_TIME": 1728269860.373954429}
{"VCS_COMP_END_TIME": 1728270194.740612477}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 759996}}
{"stitch_vcselab": {"peak_mem": 434900}}
