// Seed: 3987348749
module module_0 (
    output tri id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input wor id_5,
    output wand id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wor id_9,
    output tri id_10,
    output wire id_11,
    input wire id_12,
    input supply0 id_13
    , id_26,
    output supply0 id_14,
    output tri1 id_15,
    input wor id_16
    , id_27,
    input wor id_17,
    input tri id_18,
    input supply1 id_19,
    input tri id_20,
    output tri1 id_21,
    output tri0 id_22
    , id_28,
    input wand id_23,
    output wire id_24
);
  wire id_29, id_30;
  final begin : LABEL_0
    assert (1);
  end
  assign id_7 = 1;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    input wor id_2,
    input supply0 id_3
);
  assign id_0 = id_3;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_1,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.type_4 = 0;
endmodule
