Info: Generated by version: 19.4 build 64
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/nfs_open_file_remove_open_find/nfs_open_file_remove_open_find.ip --synthesis=VERILOG --output-directory=/home/canesche/HLStools/intel/a.prj/components/nfs_open_file_remove_open_find/nfs_open_file_remove_open_find --family="Arria 10" --part=10AX115U1F45I1SG
Info: nfs_open_file_remove_open_find: "Transforming system: nfs_open_file_remove_open_find"
Info: nfs_open_file_remove_open_find: "Naming system components in system: nfs_open_file_remove_open_find"
Info: nfs_open_file_remove_open_find: "Processing generation queue"
Info: nfs_open_file_remove_open_find: "Generating: nfs_open_file_remove_open_find"
Info: nfs_open_file_remove_open_find: "Generating: nfs_open_file_remove_open_find_internal"
Info: nfs_open_file_remove_open_find: Done "nfs_open_file_remove_open_find" with 2 modules, 491 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/nfs_open_file_remove_open_find/nfs_open_file_remove_open_find.ip --synthesis=VERILOG --ipxact --output-directory=/home/canesche/HLStools/intel/a.prj/components/nfs_open_file_remove_open_find/nfs_open_file_remove_open_find --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
