-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    data_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv26_126 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000100100110";
    constant ap_const_lv26_3FFFD4A : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111110101001010";
    constant ap_const_lv25_1FFFF5F : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111101011111";
    constant ap_const_lv26_194 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000110010100";
    constant ap_const_lv26_49C : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000010010011100";
    constant ap_const_lv26_3FFFE2E : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111000101110";
    constant ap_const_lv26_3FFFEBE : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111010111110";
    constant ap_const_lv26_319 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001100011001";
    constant ap_const_lv26_3FFFB56 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111101101010110";
    constant ap_const_lv23_7FFFDA : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111011010";
    constant ap_const_lv26_3FFFCBE : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111110010111110";
    constant ap_const_lv24_7A : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001111010";
    constant ap_const_lv26_3FFFDAD : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111110110101101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv11_7BB : STD_LOGIC_VECTOR (10 downto 0) := "11110111011";
    constant ap_const_lv16_FFB5 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110101";
    constant ap_const_lv16_17B : STD_LOGIC_VECTOR (15 downto 0) := "0000000101111011";
    constant ap_const_lv16_A0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010100000";
    constant ap_const_lv16_FFF0 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111110000";
    constant ap_const_lv13_1FBB : STD_LOGIC_VECTOR (12 downto 0) := "1111110111011";
    constant ap_const_lv16_42D : STD_LOGIC_VECTOR (15 downto 0) := "0000010000101101";
    constant ap_const_lv16_FF7A : STD_LOGIC_VECTOR (15 downto 0) := "1111111101111010";

    signal tmp_fu_1058_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_1500 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_3_reg_1506 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_0_1_reg_1511 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1516 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_33_0_3_reg_1521 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_reg_1526 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_27_reg_1531 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_33_0_6_reg_1536 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_1155_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1541 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_1_1_reg_1549 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_1_2_reg_1554 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_1_3_reg_1559 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_1_4_reg_1564 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_1_6_reg_1569 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_1_7_reg_1574 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_0_6_fu_118_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_cast_fu_1077_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal r_V_s_fu_119_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_0_4_fu_120_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_1_3_fu_121_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_cast_fu_1165_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_10_1_6_fu_122_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_1_1_fu_124_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_1_7_fu_125_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_0_1_fu_126_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_1_2_fu_127_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_0_2_fu_130_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_0_3_fu_131_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_0_5_fu_132_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_1_4_fu_133_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_s_fu_119_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_10_0_1_fu_126_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_10_0_2_fu_130_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_10_0_3_fu_131_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_10_0_4_fu_120_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_10_0_5_fu_132_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_10_0_6_fu_118_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_10_1_1_fu_124_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_10_1_2_fu_127_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_10_1_3_fu_121_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_10_1_4_fu_133_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_10_1_6_fu_122_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_10_1_7_fu_125_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl5_fu_1251_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl5_cast_fu_1258_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl3_fu_1244_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_10_0_7_fu_1262_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl2_fu_1281_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_1_cast3_fu_1278_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl2_cast_fu_1288_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_fu_1292_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_28_fu_1298_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_fu_1312_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_shl1_fu_1323_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_shl1_cast_fu_1330_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_shl_cast_fu_1319_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_10_1_5_fu_1334_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_29_fu_1340_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_35_cast_fu_1308_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp6_fu_1354_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp6_cast_fu_1360_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp7_fu_1369_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_1235_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_fu_1379_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp9_fu_1390_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_fu_1238_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp10_fu_1400_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_cast_fu_1350_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp11_fu_1411_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_30_cast_fu_1241_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp11_cast_fu_1417_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_5_V_fu_1421_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp12_fu_1431_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_0_7_fu_1268_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_fu_1441_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_0_V_write_assign_fu_1364_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1_V_fu_1374_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2_V_fu_1384_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_3_V_fu_1395_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_4_V_fu_1405_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_5_V_cast_fu_1427_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_6_V_fu_1436_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_7_V_fu_1446_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_4_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_5_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_6_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_7_int_reg : STD_LOGIC_VECTOR (15 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= res_0_V_write_assign_fu_1364_p2;
                ap_return_1_int_reg <= acc_1_V_fu_1374_p2;
                ap_return_2_int_reg <= acc_2_V_fu_1384_p2;
                ap_return_3_int_reg <= acc_3_V_fu_1395_p2;
                ap_return_4_int_reg <= acc_4_V_fu_1405_p2;
                ap_return_5_int_reg <= acc_5_V_cast_fu_1427_p1;
                ap_return_6_int_reg <= acc_6_V_fu_1436_p2;
                ap_return_7_int_reg <= acc_7_V_fu_1446_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_21_reg_1526 <= r_V_10_0_4_fu_120_p2(24 downto 10);
                tmp_27_reg_1531 <= r_V_10_0_5_fu_132_p2(23 downto 10);
                tmp_2_reg_1541 <= data_V_read(31 downto 16);
                tmp_33_0_1_reg_1511 <= r_V_10_0_1_fu_126_p2(25 downto 10);
                tmp_33_0_3_reg_1521 <= r_V_10_0_3_fu_131_p2(25 downto 10);
                tmp_33_0_6_reg_1536 <= r_V_10_0_6_fu_118_p2(25 downto 10);
                tmp_33_1_1_reg_1549 <= r_V_10_1_1_fu_124_p2(25 downto 10);
                tmp_33_1_2_reg_1554 <= r_V_10_1_2_fu_127_p2(25 downto 10);
                tmp_33_1_3_reg_1559 <= r_V_10_1_3_fu_121_p2(25 downto 10);
                tmp_33_1_4_reg_1564 <= r_V_10_1_4_fu_133_p2(25 downto 10);
                tmp_33_1_6_reg_1569 <= r_V_10_1_6_fu_122_p2(25 downto 10);
                tmp_33_1_7_reg_1574 <= r_V_10_1_7_fu_125_p2(25 downto 10);
                tmp_3_reg_1506 <= r_V_s_fu_119_p2(25 downto 10);
                tmp_reg_1500 <= tmp_fu_1058_p1;
                tmp_s_reg_1516 <= r_V_10_0_2_fu_130_p2(22 downto 10);
            end if;
        end if;
    end process;
    acc_1_V_fu_1374_p2 <= std_logic_vector(unsigned(tmp_33_0_1_reg_1511) + unsigned(tmp7_fu_1369_p2));
    acc_2_V_fu_1384_p2 <= std_logic_vector(signed(tmp_20_fu_1235_p1) + signed(tmp8_fu_1379_p2));
    acc_3_V_fu_1395_p2 <= std_logic_vector(unsigned(tmp_33_0_3_reg_1521) + unsigned(tmp9_fu_1390_p2));
    acc_4_V_fu_1405_p2 <= std_logic_vector(signed(tmp_22_fu_1238_p1) + signed(tmp10_fu_1400_p2));
        acc_5_V_cast_fu_1427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_5_V_fu_1421_p2),16));

    acc_5_V_fu_1421_p2 <= std_logic_vector(signed(tmp_30_cast_fu_1241_p1) + signed(tmp11_cast_fu_1417_p1));
    acc_6_V_fu_1436_p2 <= std_logic_vector(unsigned(tmp_33_0_6_reg_1536) + unsigned(tmp12_fu_1431_p2));
    acc_7_V_fu_1446_p2 <= std_logic_vector(unsigned(tmp_33_0_7_fu_1268_p4) + unsigned(tmp13_fu_1441_p2));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(res_0_V_write_assign_fu_1364_p2, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= res_0_V_write_assign_fu_1364_p2;
        end if; 
    end process;


    ap_return_1_assign_proc : process(acc_1_V_fu_1374_p2, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= acc_1_V_fu_1374_p2;
        end if; 
    end process;


    ap_return_2_assign_proc : process(acc_2_V_fu_1384_p2, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= acc_2_V_fu_1384_p2;
        end if; 
    end process;


    ap_return_3_assign_proc : process(acc_3_V_fu_1395_p2, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= acc_3_V_fu_1395_p2;
        end if; 
    end process;


    ap_return_4_assign_proc : process(acc_4_V_fu_1405_p2, ap_ce_reg, ap_return_4_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_4 <= ap_return_4_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_4 <= acc_4_V_fu_1405_p2;
        end if; 
    end process;


    ap_return_5_assign_proc : process(acc_5_V_cast_fu_1427_p1, ap_ce_reg, ap_return_5_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_5 <= ap_return_5_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_5 <= acc_5_V_cast_fu_1427_p1;
        end if; 
    end process;


    ap_return_6_assign_proc : process(acc_6_V_fu_1436_p2, ap_ce_reg, ap_return_6_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_6 <= ap_return_6_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_6 <= acc_6_V_fu_1436_p2;
        end if; 
    end process;


    ap_return_7_assign_proc : process(acc_7_V_fu_1446_p2, ap_ce_reg, ap_return_7_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_7 <= ap_return_7_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_7 <= acc_7_V_fu_1446_p2;
        end if; 
    end process;

        p_shl1_cast_fu_1330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl1_fu_1323_p3),22));

    p_shl1_fu_1323_p3 <= (tmp_2_reg_1541 & ap_const_lv2_0);
        p_shl2_cast_fu_1288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl2_fu_1281_p3),20));

    p_shl2_fu_1281_p3 <= (tmp_2_reg_1541 & ap_const_lv3_0);
    p_shl3_fu_1244_p3 <= (tmp_reg_1500 & ap_const_lv10_0);
        p_shl5_cast_fu_1258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl5_fu_1251_p3),26));

    p_shl5_fu_1251_p3 <= (tmp_reg_1500 & ap_const_lv8_0);
        p_shl_cast_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl_fu_1312_p3),22));

    p_shl_fu_1312_p3 <= (tmp_2_reg_1541 & ap_const_lv5_0);
    r_V_10_0_1_fu_126_p1 <= r_V_cast_fu_1077_p1(16 - 1 downto 0);
    r_V_10_0_1_fu_126_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv26_319) * signed(r_V_10_0_1_fu_126_p1))), 26));
    r_V_10_0_2_fu_130_p1 <= tmp_fu_1058_p1;
    r_V_10_0_2_fu_130_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv23_7FFFDA) * signed(r_V_10_0_2_fu_130_p1))), 23));
    r_V_10_0_3_fu_131_p1 <= r_V_cast_fu_1077_p1(16 - 1 downto 0);
    r_V_10_0_3_fu_131_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv26_3FFFCBE) * signed(r_V_10_0_3_fu_131_p1))), 26));
    r_V_10_0_4_fu_120_p1 <= tmp_fu_1058_p1;
    r_V_10_0_4_fu_120_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv25_1FFFF5F) * signed(r_V_10_0_4_fu_120_p1))), 25));
    r_V_10_0_5_fu_132_p1 <= tmp_fu_1058_p1;
    r_V_10_0_5_fu_132_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv24_7A) * signed(r_V_10_0_5_fu_132_p1))), 24));
    r_V_10_0_6_fu_118_p1 <= r_V_cast_fu_1077_p1(16 - 1 downto 0);
    r_V_10_0_6_fu_118_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv26_126) * signed(r_V_10_0_6_fu_118_p1))), 26));
    r_V_10_0_7_fu_1262_p2 <= std_logic_vector(signed(p_shl5_cast_fu_1258_p1) - signed(p_shl3_fu_1244_p3));
    r_V_10_1_1_fu_124_p1 <= r_V_1_cast_fu_1165_p1(16 - 1 downto 0);
    r_V_10_1_1_fu_124_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv26_3FFFE2E) * signed(r_V_10_1_1_fu_124_p1))), 26));
    r_V_10_1_2_fu_127_p1 <= r_V_1_cast_fu_1165_p1(16 - 1 downto 0);
    r_V_10_1_2_fu_127_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv26_3FFFB56) * signed(r_V_10_1_2_fu_127_p1))), 26));
    r_V_10_1_3_fu_121_p1 <= r_V_1_cast_fu_1165_p1(16 - 1 downto 0);
    r_V_10_1_3_fu_121_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv26_194) * signed(r_V_10_1_3_fu_121_p1))), 26));
    r_V_10_1_4_fu_133_p1 <= r_V_1_cast_fu_1165_p1(16 - 1 downto 0);
    r_V_10_1_4_fu_133_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv26_3FFFDAD) * signed(r_V_10_1_4_fu_133_p1))), 26));
    r_V_10_1_5_fu_1334_p2 <= std_logic_vector(signed(p_shl1_cast_fu_1330_p1) - signed(p_shl_cast_fu_1319_p1));
    r_V_10_1_6_fu_122_p1 <= r_V_1_cast_fu_1165_p1(16 - 1 downto 0);
    r_V_10_1_6_fu_122_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv26_49C) * signed(r_V_10_1_6_fu_122_p1))), 26));
    r_V_10_1_7_fu_125_p1 <= r_V_1_cast_fu_1165_p1(16 - 1 downto 0);
    r_V_10_1_7_fu_125_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv26_3FFFEBE) * signed(r_V_10_1_7_fu_125_p1))), 26));
    r_V_10_1_fu_1292_p2 <= std_logic_vector(signed(r_V_1_cast3_fu_1278_p1) + signed(p_shl2_cast_fu_1288_p1));
        r_V_1_cast3_fu_1278_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_reg_1541),20));

        r_V_1_cast_fu_1165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_1155_p4),26));

        r_V_cast_fu_1077_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_1058_p1),26));

    r_V_s_fu_119_p1 <= r_V_cast_fu_1077_p1(16 - 1 downto 0);
    r_V_s_fu_119_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv26_3FFFD4A) * signed(r_V_s_fu_119_p1))), 26));
    res_0_V_write_assign_fu_1364_p2 <= std_logic_vector(unsigned(tmp_3_reg_1506) + unsigned(tmp6_cast_fu_1360_p1));
    tmp10_fu_1400_p2 <= std_logic_vector(signed(ap_const_lv16_FFF0) + signed(tmp_33_1_4_reg_1564));
        tmp11_cast_fu_1417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp11_fu_1411_p2),15));

    tmp11_fu_1411_p2 <= std_logic_vector(signed(ap_const_lv13_1FBB) + signed(tmp_39_cast_fu_1350_p1));
    tmp12_fu_1431_p2 <= std_logic_vector(unsigned(ap_const_lv16_42D) + unsigned(tmp_33_1_6_reg_1569));
    tmp13_fu_1441_p2 <= std_logic_vector(signed(ap_const_lv16_FF7A) + signed(tmp_33_1_7_reg_1574));
        tmp6_cast_fu_1360_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp6_fu_1354_p2),16));

    tmp6_fu_1354_p2 <= std_logic_vector(signed(ap_const_lv11_7BB) + signed(tmp_35_cast_fu_1308_p1));
    tmp7_fu_1369_p2 <= std_logic_vector(signed(ap_const_lv16_FFB5) + signed(tmp_33_1_1_reg_1549));
    tmp8_fu_1379_p2 <= std_logic_vector(unsigned(ap_const_lv16_17B) + unsigned(tmp_33_1_2_reg_1554));
    tmp9_fu_1390_p2 <= std_logic_vector(unsigned(ap_const_lv16_A0) + unsigned(tmp_33_1_3_reg_1559));
        tmp_20_fu_1235_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_reg_1516),16));

        tmp_22_fu_1238_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_21_reg_1526),16));

    tmp_28_fu_1298_p4 <= r_V_10_1_fu_1292_p2(19 downto 10);
    tmp_29_fu_1340_p4 <= r_V_10_1_5_fu_1334_p2(21 downto 10);
    tmp_2_fu_1155_p4 <= data_V_read(31 downto 16);
        tmp_30_cast_fu_1241_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_27_reg_1531),15));

    tmp_33_0_7_fu_1268_p4 <= r_V_10_0_7_fu_1262_p2(25 downto 10);
        tmp_35_cast_fu_1308_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_28_fu_1298_p4),11));

        tmp_39_cast_fu_1350_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_29_fu_1340_p4),13));

    tmp_fu_1058_p1 <= data_V_read(16 - 1 downto 0);
end behav;
