// Seed: 973669258
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always begin
    cover (id_3);
  end
  module_2(
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2
  );
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output tri0 id_2
);
  generate
    assign id_2 = id_1;
    wire id_4;
  endgenerate
  module_0(
      id_4, id_4, id_4
  );
endmodule
module module_2 #(
    parameter id_18 = 32'd82,
    parameter id_19 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  defparam id_18.id_19 = 1;
  genvar id_20;
  assign id_9 = id_4;
  wire id_21;
  assign id_2  = 1;
  assign id_14 = id_20;
  wire id_22;
  supply1 id_23 = 1 - id_16;
endmodule
