\hypertarget{nucleo-l432kc__wifi_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__rcc_8h_source}{}\doxysection{stm32l4xx\+\_\+hal\+\_\+rcc.\+h}
\label{nucleo-l432kc__wifi_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__rcc_8h_source}\index{nucleo-\/l432kc\_wifi/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_rcc.h@{nucleo-\/l432kc\_wifi/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_rcc.h}}
\mbox{\hyperlink{nucleo-l432kc__wifi_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{18 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{19 \textcolor{preprocessor}{\#ifndef STM32L4xx\_HAL\_RCC\_H}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#define STM32L4xx\_HAL\_RCC\_H}}
\DoxyCodeLine{21 }
\DoxyCodeLine{22 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{23  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{24 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{25 }
\DoxyCodeLine{26 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{nucleo-l432kc__wifi_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h}{stm32l4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{28 }
\DoxyCodeLine{37 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{45 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{46 \{}
\DoxyCodeLine{47   uint32\_t PLLState;   }
\DoxyCodeLine{50   uint32\_t PLLSource;  }
\DoxyCodeLine{53   uint32\_t PLLM;       }
\DoxyCodeLine{57   uint32\_t PLLN;       }
\DoxyCodeLine{60 \textcolor{preprocessor}{\#if defined(RCC\_PLLP\_SUPPORT)}}
\DoxyCodeLine{61   uint32\_t PLLP;       }
\DoxyCodeLine{63 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLP\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{64 }
\DoxyCodeLine{65   uint32\_t PLLQ;       }
\DoxyCodeLine{68   uint32\_t PLLR;       }
\DoxyCodeLine{73 \}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}};}
\DoxyCodeLine{74 }
\DoxyCodeLine{78 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{79 \{}
\DoxyCodeLine{80   uint32\_t OscillatorType;       }
\DoxyCodeLine{83   uint32\_t HSEState;             }
\DoxyCodeLine{86   uint32\_t LSEState;             }
\DoxyCodeLine{89   uint32\_t HSIState;             }
\DoxyCodeLine{92   uint32\_t HSICalibrationValue;  }
\DoxyCodeLine{98   uint32\_t LSIState;             }
\DoxyCodeLine{100 \textcolor{preprocessor}{\#if defined(RCC\_CSR\_LSIPREDIV)}}
\DoxyCodeLine{101 }
\DoxyCodeLine{102   uint32\_t LSIDiv;               }
\DoxyCodeLine{104 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CSR\_LSIPREDIV */}\textcolor{preprocessor}{}}
\DoxyCodeLine{105 }
\DoxyCodeLine{106   uint32\_t MSIState;             }
\DoxyCodeLine{109   uint32\_t MSICalibrationValue;  }
\DoxyCodeLine{112   uint32\_t MSIClockRange;        }
\DoxyCodeLine{115   uint32\_t HSI48State;             }
\DoxyCodeLine{118   \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}} PLL;        }
\DoxyCodeLine{120 \}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}};}
\DoxyCodeLine{121 }
\DoxyCodeLine{125 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{126 \{}
\DoxyCodeLine{127   uint32\_t ClockType;             }
\DoxyCodeLine{130   uint32\_t SYSCLKSource;          }
\DoxyCodeLine{133   uint32\_t AHBCLKDivider;         }
\DoxyCodeLine{136   uint32\_t APB1CLKDivider;        }
\DoxyCodeLine{139   uint32\_t APB2CLKDivider;        }
\DoxyCodeLine{142 \}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}};}
\DoxyCodeLine{143 }
\DoxyCodeLine{148 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{156 \textcolor{preprocessor}{\#define RCC\_DBP\_TIMEOUT\_VALUE          2U            }\textcolor{comment}{/* 2 ms (minimum Tick + 1) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{157 \textcolor{preprocessor}{\#define RCC\_LSE\_TIMEOUT\_VALUE          LSE\_STARTUP\_TIMEOUT}}
\DoxyCodeLine{165 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_NONE        0x00000000U   }}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_HSE         0x00000001U   }}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_HSI         0x00000002U   }}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_LSE         0x00000004U   }}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_LSI         0x00000008U   }}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_MSI         0x00000010U   }}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{172 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_HSI48       0x00000020U   }}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{181 \textcolor{preprocessor}{\#define RCC\_HSE\_OFF                    0x00000000U                    }}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#define RCC\_HSE\_ON                     RCC\_CR\_HSEON                   }}
\DoxyCodeLine{183 \textcolor{preprocessor}{\#define RCC\_HSE\_BYPASS                 (RCC\_CR\_HSEBYP | RCC\_CR\_HSEON) }}
\DoxyCodeLine{191 \textcolor{preprocessor}{\#define RCC\_LSE\_OFF                    0x00000000U                           }}
\DoxyCodeLine{192 \textcolor{preprocessor}{\#define RCC\_LSE\_ON                     RCC\_BDCR\_LSEON                        }}
\DoxyCodeLine{193 \textcolor{preprocessor}{\#define RCC\_LSE\_BYPASS                 (RCC\_BDCR\_LSEBYP | RCC\_BDCR\_LSEON)    }}
\DoxyCodeLine{194 \textcolor{preprocessor}{\#if defined(RCC\_BDCR\_LSESYSDIS)}}
\DoxyCodeLine{195 \textcolor{preprocessor}{\#define RCC\_LSE\_ON\_RTC\_ONLY            (RCC\_BDCR\_LSESYSDIS | RCC\_BDCR\_LSEON) }}
\DoxyCodeLine{196 \textcolor{preprocessor}{\#define RCC\_LSE\_BYPASS\_RTC\_ONLY        (RCC\_BDCR\_LSEBYP | RCC\_BDCR\_LSESYSDIS | RCC\_BDCR\_LSEON) }}
\DoxyCodeLine{197 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_BDCR\_LSESYSDIS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{205 \textcolor{preprocessor}{\#define RCC\_HSI\_OFF                    0x00000000U   }}
\DoxyCodeLine{206 \textcolor{preprocessor}{\#define RCC\_HSI\_ON                     RCC\_CR\_HSION  }}
\DoxyCodeLine{208 \textcolor{preprocessor}{\#if defined(RCC\_ICSCR\_HSITRIM\_6)}}
\DoxyCodeLine{209 \textcolor{preprocessor}{\#define RCC\_HSICALIBRATION\_DEFAULT     0x40U         }}
\DoxyCodeLine{210 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{211 \textcolor{preprocessor}{\#define RCC\_HSICALIBRATION\_DEFAULT     0x10U         }}
\DoxyCodeLine{212 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_ICSCR\_HSITRIM\_6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{220 \textcolor{preprocessor}{\#define RCC\_LSI\_OFF                    0x00000000U   }}
\DoxyCodeLine{221 \textcolor{preprocessor}{\#define RCC\_LSI\_ON                     RCC\_CSR\_LSION }}
\DoxyCodeLine{225 \textcolor{preprocessor}{\#if defined(RCC\_CSR\_LSIPREDIV)}}
\DoxyCodeLine{226 }
\DoxyCodeLine{230 \textcolor{preprocessor}{\#define RCC\_LSI\_DIV1                   0x00000000U       }}
\DoxyCodeLine{231 \textcolor{preprocessor}{\#define RCC\_LSI\_DIV128                 RCC\_CSR\_LSIPREDIV }}
\DoxyCodeLine{235 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CSR\_LSIPREDIV */}\textcolor{preprocessor}{}}
\DoxyCodeLine{236 }
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define RCC\_MSI\_OFF                    0x00000000U   }}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define RCC\_MSI\_ON                     RCC\_CR\_MSION  }}
\DoxyCodeLine{243 \textcolor{preprocessor}{\#define RCC\_MSICALIBRATION\_DEFAULT     0U            }}
\DoxyCodeLine{248 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define RCC\_HSI48\_OFF                  0x00000000U       }}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define RCC\_HSI48\_ON                   RCC\_CRRCR\_HSI48ON }}
\DoxyCodeLine{257 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{261 \textcolor{preprocessor}{\#define RCC\_HSI48\_OFF                  0x00000000U   }}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{266 }
\DoxyCodeLine{270 \textcolor{preprocessor}{\#define RCC\_PLL\_NONE                   0x00000000U   }}
\DoxyCodeLine{271 \textcolor{preprocessor}{\#define RCC\_PLL\_OFF                    0x00000001U   }}
\DoxyCodeLine{272 \textcolor{preprocessor}{\#define RCC\_PLL\_ON                     0x00000002U   }}
\DoxyCodeLine{277 \textcolor{preprocessor}{\#if defined(RCC\_PLLP\_SUPPORT)}}
\DoxyCodeLine{281 \textcolor{preprocessor}{\#if defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{282 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV2                  0x00000002U   }}
\DoxyCodeLine{283 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV3                  0x00000003U   }}
\DoxyCodeLine{284 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV4                  0x00000004U   }}
\DoxyCodeLine{285 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV5                  0x00000005U   }}
\DoxyCodeLine{286 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV6                  0x00000006U   }}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV7                  0x00000007U   }}
\DoxyCodeLine{288 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV8                  0x00000008U   }}
\DoxyCodeLine{289 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV9                  0x00000009U   }}
\DoxyCodeLine{290 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV10                 0x0000000AU   }}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV11                 0x0000000BU   }}
\DoxyCodeLine{292 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV12                 0x0000000CU   }}
\DoxyCodeLine{293 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV13                 0x0000000DU   }}
\DoxyCodeLine{294 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV14                 0x0000000EU   }}
\DoxyCodeLine{295 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV15                 0x0000000FU   }}
\DoxyCodeLine{296 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV16                 0x00000010U   }}
\DoxyCodeLine{297 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV17                 0x00000011U   }}
\DoxyCodeLine{298 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV18                 0x00000012U   }}
\DoxyCodeLine{299 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV19                 0x00000013U   }}
\DoxyCodeLine{300 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV20                 0x00000014U   }}
\DoxyCodeLine{301 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV21                 0x00000015U   }}
\DoxyCodeLine{302 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV22                 0x00000016U   }}
\DoxyCodeLine{303 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV23                 0x00000017U   }}
\DoxyCodeLine{304 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV24                 0x00000018U   }}
\DoxyCodeLine{305 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV25                 0x00000019U   }}
\DoxyCodeLine{306 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV26                 0x0000001AU   }}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV27                 0x0000001BU   }}
\DoxyCodeLine{308 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV28                 0x0000001CU   }}
\DoxyCodeLine{309 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV29                 0x0000001DU   }}
\DoxyCodeLine{310 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV30                 0x0000001EU   }}
\DoxyCodeLine{311 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV31                 0x0000001FU   }}
\DoxyCodeLine{312 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{313 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV7                  0x00000007U   }}
\DoxyCodeLine{314 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV17                 0x00000011U   }}
\DoxyCodeLine{315 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLP\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{319 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLP\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{320 }
\DoxyCodeLine{324 \textcolor{preprocessor}{\#define RCC\_PLLQ\_DIV2                  0x00000002U   }}
\DoxyCodeLine{325 \textcolor{preprocessor}{\#define RCC\_PLLQ\_DIV4                  0x00000004U   }}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define RCC\_PLLQ\_DIV6                  0x00000006U   }}
\DoxyCodeLine{327 \textcolor{preprocessor}{\#define RCC\_PLLQ\_DIV8                  0x00000008U   }}
\DoxyCodeLine{335 \textcolor{preprocessor}{\#define RCC\_PLLR\_DIV2                  0x00000002U   }}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define RCC\_PLLR\_DIV4                  0x00000004U   }}
\DoxyCodeLine{337 \textcolor{preprocessor}{\#define RCC\_PLLR\_DIV6                  0x00000006U   }}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define RCC\_PLLR\_DIV8                  0x00000008U   }}
\DoxyCodeLine{346 \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_NONE             0x00000000U             }}
\DoxyCodeLine{347 \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_MSI              RCC\_PLLCFGR\_PLLSRC\_MSI  }}
\DoxyCodeLine{348 \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_HSI              RCC\_PLLCFGR\_PLLSRC\_HSI  }}
\DoxyCodeLine{349 \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_HSE              RCC\_PLLCFGR\_PLLSRC\_HSE  }}
\DoxyCodeLine{357 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{358 \textcolor{preprocessor}{\#define RCC\_PLL\_SAI3CLK                RCC\_PLLCFGR\_PLLPEN      }}
\DoxyCodeLine{359 \textcolor{preprocessor}{\#elif defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{360 \textcolor{preprocessor}{\#define RCC\_PLL\_SAI2CLK                RCC\_PLLCFGR\_PLLPEN      }}
\DoxyCodeLine{361 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define RCC\_PLL\_48M1CLK                RCC\_PLLCFGR\_PLLQEN      }}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#define RCC\_PLL\_SYSCLK                 RCC\_PLLCFGR\_PLLREN      }}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{368 }
\DoxyCodeLine{372 \textcolor{preprocessor}{\#define RCC\_PLLSAI1\_SAI1CLK            RCC\_PLLSAI1CFGR\_PLLSAI1PEN }}
\DoxyCodeLine{373 \textcolor{preprocessor}{\#define RCC\_PLLSAI1\_48M2CLK            RCC\_PLLSAI1CFGR\_PLLSAI1QEN }}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#define RCC\_PLLSAI1\_ADC1CLK            RCC\_PLLSAI1CFGR\_PLLSAI1REN }}
\DoxyCodeLine{378 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{379 }
\DoxyCodeLine{380 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{381 }
\DoxyCodeLine{385 \textcolor{preprocessor}{\#define RCC\_PLLSAI2\_SAI2CLK            RCC\_PLLSAI2CFGR\_PLLSAI2PEN }}
\DoxyCodeLine{386 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2Q\_DIV\_SUPPORT)}}
\DoxyCodeLine{387 \textcolor{preprocessor}{\#define RCC\_PLLSAI2\_DSICLK             RCC\_PLLSAI2CFGR\_PLLSAI2QEN }}
\DoxyCodeLine{388 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2Q\_DIV\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{389 \textcolor{preprocessor}{\#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)}}
\DoxyCodeLine{390 \textcolor{preprocessor}{\#define RCC\_PLLSAI2\_ADC2CLK            RCC\_PLLSAI2CFGR\_PLLSAI2REN }}
\DoxyCodeLine{391 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define RCC\_PLLSAI2\_LTDCCLK            RCC\_PLLSAI2CFGR\_PLLSAI2REN }}
\DoxyCodeLine{393 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{399 }
\DoxyCodeLine{403 \textcolor{preprocessor}{\#define RCC\_MSIRANGE\_0                 RCC\_CR\_MSIRANGE\_0  }}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define RCC\_MSIRANGE\_1                 RCC\_CR\_MSIRANGE\_1  }}
\DoxyCodeLine{405 \textcolor{preprocessor}{\#define RCC\_MSIRANGE\_2                 RCC\_CR\_MSIRANGE\_2  }}
\DoxyCodeLine{406 \textcolor{preprocessor}{\#define RCC\_MSIRANGE\_3                 RCC\_CR\_MSIRANGE\_3  }}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define RCC\_MSIRANGE\_4                 RCC\_CR\_MSIRANGE\_4  }}
\DoxyCodeLine{408 \textcolor{preprocessor}{\#define RCC\_MSIRANGE\_5                 RCC\_CR\_MSIRANGE\_5  }}
\DoxyCodeLine{409 \textcolor{preprocessor}{\#define RCC\_MSIRANGE\_6                 RCC\_CR\_MSIRANGE\_6  }}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define RCC\_MSIRANGE\_7                 RCC\_CR\_MSIRANGE\_7  }}
\DoxyCodeLine{411 \textcolor{preprocessor}{\#define RCC\_MSIRANGE\_8                 RCC\_CR\_MSIRANGE\_8  }}
\DoxyCodeLine{412 \textcolor{preprocessor}{\#define RCC\_MSIRANGE\_9                 RCC\_CR\_MSIRANGE\_9  }}
\DoxyCodeLine{413 \textcolor{preprocessor}{\#define RCC\_MSIRANGE\_10                RCC\_CR\_MSIRANGE\_10 }}
\DoxyCodeLine{414 \textcolor{preprocessor}{\#define RCC\_MSIRANGE\_11                RCC\_CR\_MSIRANGE\_11 }}
\DoxyCodeLine{422 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_SYSCLK           0x00000001U   }}
\DoxyCodeLine{423 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_HCLK             0x00000002U   }}
\DoxyCodeLine{424 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_PCLK1            0x00000004U   }}
\DoxyCodeLine{425 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_PCLK2            0x00000008U   }}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_MSI           RCC\_CFGR\_SW\_MSI    }}
\DoxyCodeLine{434 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_HSI           RCC\_CFGR\_SW\_HSI    }}
\DoxyCodeLine{435 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_HSE           RCC\_CFGR\_SW\_HSE    }}
\DoxyCodeLine{436 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_PLLCLK        RCC\_CFGR\_SW\_PLL    }}
\DoxyCodeLine{444 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_STATUS\_MSI    RCC\_CFGR\_SWS\_MSI   }}
\DoxyCodeLine{445 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_STATUS\_HSI    RCC\_CFGR\_SWS\_HSI   }}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_STATUS\_HSE    RCC\_CFGR\_SWS\_HSE   }}
\DoxyCodeLine{447 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK RCC\_CFGR\_SWS\_PLL   }}
\DoxyCodeLine{455 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV1                RCC\_CFGR\_HPRE\_DIV1   }}
\DoxyCodeLine{456 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV2                RCC\_CFGR\_HPRE\_DIV2   }}
\DoxyCodeLine{457 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV4                RCC\_CFGR\_HPRE\_DIV4   }}
\DoxyCodeLine{458 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV8                RCC\_CFGR\_HPRE\_DIV8   }}
\DoxyCodeLine{459 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV16               RCC\_CFGR\_HPRE\_DIV16  }}
\DoxyCodeLine{460 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV64               RCC\_CFGR\_HPRE\_DIV64  }}
\DoxyCodeLine{461 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV128              RCC\_CFGR\_HPRE\_DIV128 }}
\DoxyCodeLine{462 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV256              RCC\_CFGR\_HPRE\_DIV256 }}
\DoxyCodeLine{463 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV512              RCC\_CFGR\_HPRE\_DIV512 }}
\DoxyCodeLine{471 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV1                  RCC\_CFGR\_PPRE1\_DIV1  }}
\DoxyCodeLine{472 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV2                  RCC\_CFGR\_PPRE1\_DIV2  }}
\DoxyCodeLine{473 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV4                  RCC\_CFGR\_PPRE1\_DIV4  }}
\DoxyCodeLine{474 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV8                  RCC\_CFGR\_PPRE1\_DIV8  }}
\DoxyCodeLine{475 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV16                 RCC\_CFGR\_PPRE1\_DIV16 }}
\DoxyCodeLine{483 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_NONE          0x00000000U          }}
\DoxyCodeLine{484 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_LSE           RCC\_BDCR\_RTCSEL\_0    }}
\DoxyCodeLine{485 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_LSI           RCC\_BDCR\_RTCSEL\_1    }}
\DoxyCodeLine{486 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV32     RCC\_BDCR\_RTCSEL      }}
\DoxyCodeLine{494 \textcolor{preprocessor}{\#define RCC\_MCO1                       0x00000000U}}
\DoxyCodeLine{495 \textcolor{preprocessor}{\#define RCC\_MCO                        RCC\_MCO1      }}
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_NOCLOCK         0x00000000U                            }}
\DoxyCodeLine{504 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_SYSCLK          RCC\_CFGR\_MCOSEL\_0                      }}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_MSI             RCC\_CFGR\_MCOSEL\_1                      }}
\DoxyCodeLine{506 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_HSI             (RCC\_CFGR\_MCOSEL\_0| RCC\_CFGR\_MCOSEL\_1) }}
\DoxyCodeLine{507 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_HSE             RCC\_CFGR\_MCOSEL\_2                      }}
\DoxyCodeLine{508 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_PLLCLK          (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_2)  }}
\DoxyCodeLine{509 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_LSI             (RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2)  }}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_LSE             (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2) }}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{512 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_HSI48           RCC\_CFGR\_MCOSEL\_3                      }}
\DoxyCodeLine{513 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{521 \textcolor{preprocessor}{\#define RCC\_MCODIV\_1                   RCC\_CFGR\_MCOPRE\_DIV1     }}
\DoxyCodeLine{522 \textcolor{preprocessor}{\#define RCC\_MCODIV\_2                   RCC\_CFGR\_MCOPRE\_DIV2     }}
\DoxyCodeLine{523 \textcolor{preprocessor}{\#define RCC\_MCODIV\_4                   RCC\_CFGR\_MCOPRE\_DIV4     }}
\DoxyCodeLine{524 \textcolor{preprocessor}{\#define RCC\_MCODIV\_8                   RCC\_CFGR\_MCOPRE\_DIV8     }}
\DoxyCodeLine{525 \textcolor{preprocessor}{\#define RCC\_MCODIV\_16                  RCC\_CFGR\_MCOPRE\_DIV16    }}
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define RCC\_IT\_LSIRDY                  RCC\_CIFR\_LSIRDYF      }}
\DoxyCodeLine{534 \textcolor{preprocessor}{\#define RCC\_IT\_LSERDY                  RCC\_CIFR\_LSERDYF      }}
\DoxyCodeLine{535 \textcolor{preprocessor}{\#define RCC\_IT\_MSIRDY                  RCC\_CIFR\_MSIRDYF      }}
\DoxyCodeLine{536 \textcolor{preprocessor}{\#define RCC\_IT\_HSIRDY                  RCC\_CIFR\_HSIRDYF      }}
\DoxyCodeLine{537 \textcolor{preprocessor}{\#define RCC\_IT\_HSERDY                  RCC\_CIFR\_HSERDYF      }}
\DoxyCodeLine{538 \textcolor{preprocessor}{\#define RCC\_IT\_PLLRDY                  RCC\_CIFR\_PLLRDYF      }}
\DoxyCodeLine{539 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{540 \textcolor{preprocessor}{\#define RCC\_IT\_PLLSAI1RDY              RCC\_CIFR\_PLLSAI1RDYF  }}
\DoxyCodeLine{541 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{542 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define RCC\_IT\_PLLSAI2RDY              RCC\_CIFR\_PLLSAI2RDYF  }}
\DoxyCodeLine{544 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{545 \textcolor{preprocessor}{\#define RCC\_IT\_CSS                     RCC\_CIFR\_CSSF        }}
\DoxyCodeLine{546 \textcolor{preprocessor}{\#define RCC\_IT\_LSECSS                  RCC\_CIFR\_LSECSSF     }}
\DoxyCodeLine{547 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{548 \textcolor{preprocessor}{\#define RCC\_IT\_HSI48RDY                RCC\_CIFR\_HSI48RDYF   }}
\DoxyCodeLine{549 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{564 \textcolor{comment}{/* Flags in the CR register */}}
\DoxyCodeLine{565 \textcolor{preprocessor}{\#define RCC\_FLAG\_MSIRDY                ((CR\_REG\_INDEX << 5U) | RCC\_CR\_MSIRDY\_Pos) }}
\DoxyCodeLine{566 \textcolor{preprocessor}{\#define RCC\_FLAG\_HSIRDY                ((CR\_REG\_INDEX << 5U) | RCC\_CR\_HSIRDY\_Pos) }}
\DoxyCodeLine{567 \textcolor{preprocessor}{\#define RCC\_FLAG\_HSERDY                ((CR\_REG\_INDEX << 5U) | RCC\_CR\_HSERDY\_Pos) }}
\DoxyCodeLine{568 \textcolor{preprocessor}{\#define RCC\_FLAG\_PLLRDY                ((CR\_REG\_INDEX << 5U) | RCC\_CR\_PLLRDY\_Pos) }}
\DoxyCodeLine{569 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{570 \textcolor{preprocessor}{\#define RCC\_FLAG\_PLLSAI1RDY            ((CR\_REG\_INDEX << 5U) | RCC\_CR\_PLLSAI1RDY\_Pos) }}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define RCC\_FLAG\_PLLSAI2RDY            ((CR\_REG\_INDEX << 5U) | RCC\_CR\_PLLSAI2RDY\_Pos) }}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{575 }
\DoxyCodeLine{576 \textcolor{comment}{/* Flags in the BDCR register */}}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define RCC\_FLAG\_LSERDY                ((BDCR\_REG\_INDEX << 5U) | RCC\_BDCR\_LSERDY\_Pos)  }}
\DoxyCodeLine{578 \textcolor{preprocessor}{\#define RCC\_FLAG\_LSECSSD               ((BDCR\_REG\_INDEX << 5U) | RCC\_BDCR\_LSECSSD\_Pos) }}
\DoxyCodeLine{580 \textcolor{comment}{/* Flags in the CSR register */}}
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define RCC\_FLAG\_LSIRDY                ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_LSIRDY\_Pos)    }}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define RCC\_FLAG\_FWRST                 ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_FWRSTF\_Pos)    }}
\DoxyCodeLine{583 \textcolor{preprocessor}{\#define RCC\_FLAG\_OBLRST                ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_OBLRSTF\_Pos)   }}
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define RCC\_FLAG\_PINRST                ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_PINRSTF\_Pos)   }}
\DoxyCodeLine{585 \textcolor{preprocessor}{\#define RCC\_FLAG\_BORRST                ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_BORRSTF\_Pos)   }}
\DoxyCodeLine{586 \textcolor{preprocessor}{\#define RCC\_FLAG\_SFTRST                ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_SFTRSTF\_Pos)   }}
\DoxyCodeLine{587 \textcolor{preprocessor}{\#define RCC\_FLAG\_IWDGRST               ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_IWDGRSTF\_Pos)  }}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#define RCC\_FLAG\_WWDGRST               ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_WWDGRSTF\_Pos)  }}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define RCC\_FLAG\_LPWRRST               ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_LPWRRSTF\_Pos)  }}
\DoxyCodeLine{591 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{592 \textcolor{comment}{/* Flags in the CRRCR register */}}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#define RCC\_FLAG\_HSI48RDY              ((CRRCR\_REG\_INDEX << 5U) | RCC\_CRRCR\_HSI48RDY\_Pos) }}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{602 \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_LOW                 0x00000000U         }}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_MEDIUMLOW           RCC\_BDCR\_LSEDRV\_0   }}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_MEDIUMHIGH          RCC\_BDCR\_LSEDRV\_1   }}
\DoxyCodeLine{605 \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_HIGH                RCC\_BDCR\_LSEDRV     }}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#define RCC\_STOP\_WAKEUPCLOCK\_MSI       0x00000000U           }}
\DoxyCodeLine{614 \textcolor{preprocessor}{\#define RCC\_STOP\_WAKEUPCLOCK\_HSI       RCC\_CFGR\_STOPWUCK     }}
\DoxyCodeLine{623 \textcolor{comment}{/* Exported macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{624 }
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{638 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{639 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN); \(\backslash\)}}
\DoxyCodeLine{640 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{641 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN); \(\backslash\)}}
\DoxyCodeLine{642 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{643 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{644 }
\DoxyCodeLine{645 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{646 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{647 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN); \(\backslash\)}}
\DoxyCodeLine{648 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{649 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN); \(\backslash\)}}
\DoxyCodeLine{650 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{651 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{652 }
\DoxyCodeLine{653 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{654 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE()         do \{ \(\backslash\)}}
\DoxyCodeLine{655 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{656 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMAMUX1EN); \(\backslash\)}}
\DoxyCodeLine{657 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{658 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMAMUX1EN); \(\backslash\)}}
\DoxyCodeLine{659 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{660 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{661 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{662 }
\DoxyCodeLine{663 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{664 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{665 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FLASHEN); \(\backslash\)}}
\DoxyCodeLine{666 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{667 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FLASHEN); \(\backslash\)}}
\DoxyCodeLine{668 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{669 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{670 }
\DoxyCodeLine{671 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{672 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{673 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN); \(\backslash\)}}
\DoxyCodeLine{674 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{675 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN); \(\backslash\)}}
\DoxyCodeLine{676 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{677 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{678 }
\DoxyCodeLine{679 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TSC\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{680 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{681 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_TSCEN); \(\backslash\)}}
\DoxyCodeLine{682 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{683 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_TSCEN); \(\backslash\)}}
\DoxyCodeLine{684 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{685 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{686 }
\DoxyCodeLine{687 \textcolor{preprocessor}{\#if defined(DMA2D)}}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{689 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{690 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2DEN); \(\backslash\)}}
\DoxyCodeLine{691 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{692 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2DEN); \(\backslash\)}}
\DoxyCodeLine{693 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{694 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{695 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMA2D */}\textcolor{preprocessor}{}}
\DoxyCodeLine{696 }
\DoxyCodeLine{697 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{698 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{699 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{700 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GFXMMUEN); \(\backslash\)}}
\DoxyCodeLine{701 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{702 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GFXMMUEN); \(\backslash\)}}
\DoxyCodeLine{703 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{704 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GFXMMU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{706 }
\DoxyCodeLine{707 }
\DoxyCodeLine{708 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN)}}
\DoxyCodeLine{709 }
\DoxyCodeLine{710 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN)}}
\DoxyCodeLine{711 }
\DoxyCodeLine{712 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{713 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_CLK\_DISABLE()        CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMAMUX1EN)}}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{715 }
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FLASHEN)}}
\DoxyCodeLine{717 }
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN)}}
\DoxyCodeLine{719 }
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TSC\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_TSCEN)}}
\DoxyCodeLine{721 }
\DoxyCodeLine{722 \textcolor{preprocessor}{\#if defined(DMA2D)}}
\DoxyCodeLine{723 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2DEN)}}
\DoxyCodeLine{724 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMA2D */}\textcolor{preprocessor}{}}
\DoxyCodeLine{725 }
\DoxyCodeLine{726 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{727 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GFXMMUEN)}}
\DoxyCodeLine{728 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GFXMMU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{729 }
\DoxyCodeLine{742 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{743 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{744 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOAEN); \(\backslash\)}}
\DoxyCodeLine{745 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{746 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOAEN); \(\backslash\)}}
\DoxyCodeLine{747 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{748 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{749 }
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{751 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{752 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOBEN); \(\backslash\)}}
\DoxyCodeLine{753 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{754 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOBEN); \(\backslash\)}}
\DoxyCodeLine{755 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{756 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{757 }
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{759 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{760 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOCEN); \(\backslash\)}}
\DoxyCodeLine{761 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{762 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOCEN); \(\backslash\)}}
\DoxyCodeLine{763 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{764 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{765 }
\DoxyCodeLine{766 \textcolor{preprocessor}{\#if defined(GPIOD)}}
\DoxyCodeLine{767 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{768 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{769 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIODEN); \(\backslash\)}}
\DoxyCodeLine{770 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{771 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIODEN); \(\backslash\)}}
\DoxyCodeLine{772 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{773 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{774 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{775 }
\DoxyCodeLine{776 \textcolor{preprocessor}{\#if defined(GPIOE)}}
\DoxyCodeLine{777 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{778 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{779 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOEEN); \(\backslash\)}}
\DoxyCodeLine{780 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{781 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOEEN); \(\backslash\)}}
\DoxyCodeLine{782 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{783 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{785 }
\DoxyCodeLine{786 \textcolor{preprocessor}{\#if defined(GPIOF)}}
\DoxyCodeLine{787 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{788 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{789 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOFEN); \(\backslash\)}}
\DoxyCodeLine{790 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{791 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOFEN); \(\backslash\)}}
\DoxyCodeLine{792 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{793 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{795 }
\DoxyCodeLine{796 \textcolor{preprocessor}{\#if defined(GPIOG)}}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{798 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{799 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOGEN); \(\backslash\)}}
\DoxyCodeLine{800 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{801 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOGEN); \(\backslash\)}}
\DoxyCodeLine{802 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{803 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{805 }
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{807 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{808 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOHEN); \(\backslash\)}}
\DoxyCodeLine{809 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{810 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOHEN); \(\backslash\)}}
\DoxyCodeLine{811 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{812 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{813 }
\DoxyCodeLine{814 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{816 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{817 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOIEN); \(\backslash\)}}
\DoxyCodeLine{818 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{819 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOIEN); \(\backslash\)}}
\DoxyCodeLine{820 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{821 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{823 }
\DoxyCodeLine{824 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS)}}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()      do \{ \(\backslash\)}}
\DoxyCodeLine{826 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{827 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_OTGFSEN); \(\backslash\)}}
\DoxyCodeLine{828 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{829 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_OTGFSEN); \(\backslash\)}}
\DoxyCodeLine{830 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{831 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{833 }
\DoxyCodeLine{834 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{835 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{836 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADCEN); \(\backslash\)}}
\DoxyCodeLine{837 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{838 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADCEN); \(\backslash\)}}
\DoxyCodeLine{839 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{840 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{841 }
\DoxyCodeLine{842 \textcolor{preprocessor}{\#if defined(DCMI)}}
\DoxyCodeLine{843 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{844 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{845 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN); \(\backslash\)}}
\DoxyCodeLine{846 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{847 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN); \(\backslash\)}}
\DoxyCodeLine{848 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{849 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{851 }
\DoxyCodeLine{852 \textcolor{preprocessor}{\#if defined(PKA)}}
\DoxyCodeLine{853 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PKA\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{854 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{855 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_PKAEN); \(\backslash\)}}
\DoxyCodeLine{856 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{857 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_PKAEN); \(\backslash\)}}
\DoxyCodeLine{858 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{859 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{860 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* PKA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{861 }
\DoxyCodeLine{862 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{863 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{864 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{865 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AESEN); \(\backslash\)}}
\DoxyCodeLine{866 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{867 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AESEN); \(\backslash\)}}
\DoxyCodeLine{868 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{869 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{870 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{871 }
\DoxyCodeLine{872 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{874 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{875 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN); \(\backslash\)}}
\DoxyCodeLine{876 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{877 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN); \(\backslash\)}}
\DoxyCodeLine{878 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{879 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{880 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{881 }
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{883 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{884 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN); \(\backslash\)}}
\DoxyCodeLine{885 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{886 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN); \(\backslash\)}}
\DoxyCodeLine{887 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{888 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{889 }
\DoxyCodeLine{890 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPIM\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{892 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{893 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_OSPIMEN); \(\backslash\)}}
\DoxyCodeLine{894 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{895 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_OSPIMEN); \(\backslash\)}}
\DoxyCodeLine{896 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{897 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{898 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPIM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{899 }
\DoxyCodeLine{900 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_AHB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{901 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{902 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{903 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC1EN); \(\backslash\)}}
\DoxyCodeLine{904 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{905 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC1EN); \(\backslash\)}}
\DoxyCodeLine{906 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{907 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{908 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_AHB2ENR\_SDMMC1EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{909 }
\DoxyCodeLine{910 \textcolor{preprocessor}{\#if defined(SDMMC2)}}
\DoxyCodeLine{911 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{912 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{913 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC2EN); \(\backslash\)}}
\DoxyCodeLine{914 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{915 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC2EN); \(\backslash\)}}
\DoxyCodeLine{916 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{917 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{918 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{919 }
\DoxyCodeLine{920 }
\DoxyCodeLine{921 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOAEN)}}
\DoxyCodeLine{922 }
\DoxyCodeLine{923 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOBEN)}}
\DoxyCodeLine{924 }
\DoxyCodeLine{925 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOCEN)}}
\DoxyCodeLine{926 }
\DoxyCodeLine{927 \textcolor{preprocessor}{\#if defined(GPIOD)}}
\DoxyCodeLine{928 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIODEN)}}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{930 }
\DoxyCodeLine{931 \textcolor{preprocessor}{\#if defined(GPIOE)}}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOEEN)}}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{934 }
\DoxyCodeLine{935 \textcolor{preprocessor}{\#if defined(GPIOF)}}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOFEN)}}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{938 }
\DoxyCodeLine{939 \textcolor{preprocessor}{\#if defined(GPIOG)}}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOGEN)}}
\DoxyCodeLine{941 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{942 }
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOHEN)}}
\DoxyCodeLine{944 }
\DoxyCodeLine{945 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{946 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOIEN)}}
\DoxyCodeLine{947 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{948 }
\DoxyCodeLine{949 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS)}}
\DoxyCodeLine{950 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()     CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_OTGFSEN);}}
\DoxyCodeLine{951 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{952 }
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADCEN)}}
\DoxyCodeLine{954 }
\DoxyCodeLine{955 \textcolor{preprocessor}{\#if defined(DCMI)}}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN)}}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{958 }
\DoxyCodeLine{959 \textcolor{preprocessor}{\#if defined(PKA)}}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PKA\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_PKAEN)}}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* PKA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{962 }
\DoxyCodeLine{963 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AESEN);}}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{966 }
\DoxyCodeLine{967 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{968 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN)}}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{970 }
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN)}}
\DoxyCodeLine{972 }
\DoxyCodeLine{973 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{974 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPIM\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_OSPIMEN)}}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPIM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{976 }
\DoxyCodeLine{977 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_AHB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{978 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{979 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_AHB2ENR\_SDMMC1EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{980 }
\DoxyCodeLine{981 \textcolor{preprocessor}{\#if defined(SDMMC2)}}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC2EN)}}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{984 }
\DoxyCodeLine{997 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{998 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{999 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1000 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN); \(\backslash\)}}
\DoxyCodeLine{1001 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1002 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN); \(\backslash\)}}
\DoxyCodeLine{1003 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1004 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1006 }
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{1008 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1009 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1010 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN); \(\backslash\)}}
\DoxyCodeLine{1011 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1012 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN); \(\backslash\)}}
\DoxyCodeLine{1013 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1014 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1015 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1016 }
\DoxyCodeLine{1017 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{1019 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1020 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OSPI1EN); \(\backslash\)}}
\DoxyCodeLine{1021 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1022 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OSPI1EN); \(\backslash\)}}
\DoxyCodeLine{1023 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1024 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1026 }
\DoxyCodeLine{1027 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{1029 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1030 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OSPI2EN); \(\backslash\)}}
\DoxyCodeLine{1031 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1032 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OSPI2EN); \(\backslash\)}}
\DoxyCodeLine{1033 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1034 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1036 }
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN)}}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1040 }
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN)}}
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1044 }
\DoxyCodeLine{1045 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{1046 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OSPI1EN)}}
\DoxyCodeLine{1047 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1048 }
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OSPI2EN)}}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1052 }
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1066 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1067 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM2EN); \(\backslash\)}}
\DoxyCodeLine{1068 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1069 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM2EN); \(\backslash\)}}
\DoxyCodeLine{1070 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1071 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1072 }
\DoxyCodeLine{1073 \textcolor{preprocessor}{\#if defined(TIM3)}}
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1075 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1076 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM3EN); \(\backslash\)}}
\DoxyCodeLine{1077 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1078 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM3EN); \(\backslash\)}}
\DoxyCodeLine{1079 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1080 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1082 }
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#if defined(TIM4)}}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1085 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1086 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM4EN); \(\backslash\)}}
\DoxyCodeLine{1087 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1088 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM4EN); \(\backslash\)}}
\DoxyCodeLine{1089 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1090 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1092 }
\DoxyCodeLine{1093 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{1094 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1095 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1096 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM5EN); \(\backslash\)}}
\DoxyCodeLine{1097 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1098 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM5EN); \(\backslash\)}}
\DoxyCodeLine{1099 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1100 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1102 }
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1104 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1105 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM6EN); \(\backslash\)}}
\DoxyCodeLine{1106 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1107 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM6EN); \(\backslash\)}}
\DoxyCodeLine{1108 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1109 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1110 }
\DoxyCodeLine{1111 \textcolor{preprocessor}{\#if defined(TIM7)}}
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1113 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1114 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM7EN); \(\backslash\)}}
\DoxyCodeLine{1115 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1116 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM7EN); \(\backslash\)}}
\DoxyCodeLine{1117 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1118 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1120 }
\DoxyCodeLine{1121 \textcolor{preprocessor}{\#if defined(LCD)}}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LCD\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{1123 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1124 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LCDEN); \(\backslash\)}}
\DoxyCodeLine{1125 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1126 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LCDEN); \(\backslash\)}}
\DoxyCodeLine{1127 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1128 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LCD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1130 }
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#if defined(RCC\_APB1ENR1\_RTCAPBEN)}}
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{1133 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1134 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_RTCAPBEN); \(\backslash\)}}
\DoxyCodeLine{1135 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1136 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_RTCAPBEN); \(\backslash\)}}
\DoxyCodeLine{1137 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1138 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_APB1ENR1\_RTCAPBEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1140 }
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1142 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1143 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_WWDGEN); \(\backslash\)}}
\DoxyCodeLine{1144 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1145 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_WWDGEN); \(\backslash\)}}
\DoxyCodeLine{1146 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1147 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1148 }
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#if defined(SPI2)}}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1151 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1152 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI2EN); \(\backslash\)}}
\DoxyCodeLine{1153 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1154 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI2EN); \(\backslash\)}}
\DoxyCodeLine{1155 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1156 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1158 }
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#if defined(SPI3)}}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1161 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1162 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI3EN); \(\backslash\)}}
\DoxyCodeLine{1163 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI3EN); \(\backslash\)}}
\DoxyCodeLine{1165 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1166 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1168 }
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{1170 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1171 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART2EN); \(\backslash\)}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1173 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART2EN); \(\backslash\)}}
\DoxyCodeLine{1174 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1175 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1176 }
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#if defined(USART3)}}
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{1179 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1180 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART3EN); \(\backslash\)}}
\DoxyCodeLine{1181 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1182 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART3EN); \(\backslash\)}}
\DoxyCodeLine{1183 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1184 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1185 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USART3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1186 }
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{1188 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{1189 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1190 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART4EN); \(\backslash\)}}
\DoxyCodeLine{1191 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1192 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART4EN); \(\backslash\)}}
\DoxyCodeLine{1193 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1194 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1195 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1196 }
\DoxyCodeLine{1197 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART5EN); \(\backslash\)}}
\DoxyCodeLine{1201 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1202 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART5EN); \(\backslash\)}}
\DoxyCodeLine{1203 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1204 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1206 }
\DoxyCodeLine{1207 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1208 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1209 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C1EN); \(\backslash\)}}
\DoxyCodeLine{1210 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1211 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C1EN); \(\backslash\)}}
\DoxyCodeLine{1212 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1213 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1214 }
\DoxyCodeLine{1215 \textcolor{preprocessor}{\#if defined(I2C2)}}
\DoxyCodeLine{1216 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1217 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1218 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C2EN); \(\backslash\)}}
\DoxyCodeLine{1219 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1220 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C2EN); \(\backslash\)}}
\DoxyCodeLine{1221 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1222 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1223 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1224 }
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1226 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1227 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C3EN); \(\backslash\)}}
\DoxyCodeLine{1228 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1229 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C3EN); \(\backslash\)}}
\DoxyCodeLine{1230 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1231 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1232 }
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{1234 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1235 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1236 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_I2C4EN); \(\backslash\)}}
\DoxyCodeLine{1237 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1238 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_I2C4EN); \(\backslash\)}}
\DoxyCodeLine{1239 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1240 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1241 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1242 }
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#if defined(CRS)}}
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{1245 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1246 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CRSEN); \(\backslash\)}}
\DoxyCodeLine{1247 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1248 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CRSEN); \(\backslash\)}}
\DoxyCodeLine{1249 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1250 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1251 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1252 }
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#if defined(CAN1)}}
\DoxyCodeLine{1254 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1255 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1256 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CAN1EN); \(\backslash\)}}
\DoxyCodeLine{1257 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1258 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CAN1EN); \(\backslash\)}}
\DoxyCodeLine{1259 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1260 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1262 }
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#if defined(CAN2)}}
\DoxyCodeLine{1264 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1265 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1266 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CAN2EN); \(\backslash\)}}
\DoxyCodeLine{1267 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1268 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CAN2EN); \(\backslash\)}}
\DoxyCodeLine{1269 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1270 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1271 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1272 }
\DoxyCodeLine{1273 \textcolor{preprocessor}{\#if defined(USB)}}
\DoxyCodeLine{1274 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{1275 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1276 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USBFSEN); \(\backslash\)}}
\DoxyCodeLine{1277 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1278 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USBFSEN); \(\backslash\)}}
\DoxyCodeLine{1279 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1280 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1282 }
\DoxyCodeLine{1283 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{1284 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1285 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_PWREN); \(\backslash\)}}
\DoxyCodeLine{1286 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1287 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_PWREN); \(\backslash\)}}
\DoxyCodeLine{1288 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1289 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1290 }
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#if defined(DAC1)}}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1293 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1294 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_DAC1EN); \(\backslash\)}}
\DoxyCodeLine{1295 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1296 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_DAC1EN); \(\backslash\)}}
\DoxyCodeLine{1297 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1298 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1300 }
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{1302 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1303 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_OPAMPEN); \(\backslash\)}}
\DoxyCodeLine{1304 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1305 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_OPAMPEN); \(\backslash\)}}
\DoxyCodeLine{1306 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1307 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1308 }
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{1310 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1311 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LPTIM1EN); \(\backslash\)}}
\DoxyCodeLine{1312 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1313 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LPTIM1EN); \(\backslash\)}}
\DoxyCodeLine{1314 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1315 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1316 }
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE()         do \{ \(\backslash\)}}
\DoxyCodeLine{1318 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1319 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPUART1EN); \(\backslash\)}}
\DoxyCodeLine{1320 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1321 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPUART1EN); \(\backslash\)}}
\DoxyCodeLine{1322 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1323 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1324 }
\DoxyCodeLine{1325 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{1326 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{1327 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1328 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_SWPMI1EN); \(\backslash\)}}
\DoxyCodeLine{1329 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1330 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_SWPMI1EN); \(\backslash\)}}
\DoxyCodeLine{1331 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1332 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1333 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1334 }
\DoxyCodeLine{1335 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{1336 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1337 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPTIM2EN); \(\backslash\)}}
\DoxyCodeLine{1338 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1339 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPTIM2EN); \(\backslash\)}}
\DoxyCodeLine{1340 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1341 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1342 }
\DoxyCodeLine{1343 }
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM2EN)}}
\DoxyCodeLine{1345 }
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#if defined(TIM3)}}
\DoxyCodeLine{1347 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM3EN)}}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1349 }
\DoxyCodeLine{1350 \textcolor{preprocessor}{\#if defined(TIM4)}}
\DoxyCodeLine{1351 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM4EN)}}
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1353 }
\DoxyCodeLine{1354 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{1355 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM5EN)}}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1357 }
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM6EN)}}
\DoxyCodeLine{1359 }
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#if defined(TIM7)}}
\DoxyCodeLine{1361 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM7EN)}}
\DoxyCodeLine{1362 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1363 }
\DoxyCodeLine{1364 \textcolor{preprocessor}{\#if defined(LCD)}}
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LCD\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LCDEN);}}
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LCD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1367 }
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#if defined(RCC\_APB1ENR1\_RTCAPBEN)}}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_RTCAPBEN);}}
\DoxyCodeLine{1370 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_APB1ENR1\_RTCAPBEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1371 }
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#if defined(SPI2)}}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI2EN)}}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1375 }
\DoxyCodeLine{1376 \textcolor{preprocessor}{\#if defined(SPI3)}}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI3EN)}}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1379 }
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART2EN)}}
\DoxyCodeLine{1381 }
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#if defined(USART3)}}
\DoxyCodeLine{1383 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART3EN)}}
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USART3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1385 }
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART4EN)}}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1389 }
\DoxyCodeLine{1390 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{1391 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART5EN)}}
\DoxyCodeLine{1392 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1393 }
\DoxyCodeLine{1394 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C1EN)}}
\DoxyCodeLine{1395 }
\DoxyCodeLine{1396 \textcolor{preprocessor}{\#if defined(I2C2)}}
\DoxyCodeLine{1397 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C2EN)}}
\DoxyCodeLine{1398 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1399 }
\DoxyCodeLine{1400 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C3EN)}}
\DoxyCodeLine{1401 }
\DoxyCodeLine{1402 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{1403 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_I2C4EN)}}
\DoxyCodeLine{1404 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1405 }
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#if defined(CRS)}}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CRSEN);}}
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1409 }
\DoxyCodeLine{1410 \textcolor{preprocessor}{\#if defined(CAN1)}}
\DoxyCodeLine{1411 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CAN1EN)}}
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1413 }
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#if defined(CAN2)}}
\DoxyCodeLine{1415 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CAN2EN)}}
\DoxyCodeLine{1416 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1417 }
\DoxyCodeLine{1418 \textcolor{preprocessor}{\#if defined(USB)}}
\DoxyCodeLine{1419 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USBFSEN);}}
\DoxyCodeLine{1420 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1421 }
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_PWREN)}}
\DoxyCodeLine{1423 }
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#if defined(DAC1)}}
\DoxyCodeLine{1425 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_DAC1EN)}}
\DoxyCodeLine{1426 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1427 }
\DoxyCodeLine{1428 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_OPAMPEN)}}
\DoxyCodeLine{1429 }
\DoxyCodeLine{1430 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LPTIM1EN)}}
\DoxyCodeLine{1431 }
\DoxyCodeLine{1432 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE()        CLEAR\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPUART1EN)}}
\DoxyCodeLine{1433 }
\DoxyCodeLine{1434 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{1435 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_SWPMI1EN)}}
\DoxyCodeLine{1436 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1437 }
\DoxyCodeLine{1438 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPTIM2EN)}}
\DoxyCodeLine{1439 }
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{1453 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1454 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SYSCFGEN); \(\backslash\)}}
\DoxyCodeLine{1455 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1456 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SYSCFGEN); \(\backslash\)}}
\DoxyCodeLine{1457 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1458 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1459 }
\DoxyCodeLine{1460 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FIREWALL\_CLK\_ENABLE()        do \{ \(\backslash\)}}
\DoxyCodeLine{1461 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1462 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_FWEN); \(\backslash\)}}
\DoxyCodeLine{1463 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1464 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_FWEN); \(\backslash\)}}
\DoxyCodeLine{1465 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1466 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1467 }
\DoxyCodeLine{1468 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_APB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{1469 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{1470 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1471 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDMMC1EN); \(\backslash\)}}
\DoxyCodeLine{1472 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1473 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDMMC1EN); \(\backslash\)}}
\DoxyCodeLine{1474 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1475 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1476 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_APB2ENR\_SDMMC1EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1477 }
\DoxyCodeLine{1478 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1479 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1480 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN); \(\backslash\)}}
\DoxyCodeLine{1481 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1482 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN); \(\backslash\)}}
\DoxyCodeLine{1483 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1484 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1485 }
\DoxyCodeLine{1486 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1487 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1488 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN); \(\backslash\)}}
\DoxyCodeLine{1489 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1490 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN); \(\backslash\)}}
\DoxyCodeLine{1491 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1492 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1493 }
\DoxyCodeLine{1494 \textcolor{preprocessor}{\#if defined(TIM8)}}
\DoxyCodeLine{1495 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1496 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1497 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN); \(\backslash\)}}
\DoxyCodeLine{1498 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1499 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN); \(\backslash\)}}
\DoxyCodeLine{1500 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1501 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1502 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1503 }
\DoxyCodeLine{1504 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{1505 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1506 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN); \(\backslash\)}}
\DoxyCodeLine{1507 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1508 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN); \(\backslash\)}}
\DoxyCodeLine{1509 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1510 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1511 }
\DoxyCodeLine{1512 }
\DoxyCodeLine{1513 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{1514 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1515 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN); \(\backslash\)}}
\DoxyCodeLine{1516 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1517 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN); \(\backslash\)}}
\DoxyCodeLine{1518 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1519 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1520 }
\DoxyCodeLine{1521 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{1522 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1523 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN); \(\backslash\)}}
\DoxyCodeLine{1524 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1525 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN); \(\backslash\)}}
\DoxyCodeLine{1526 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1527 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1528 }
\DoxyCodeLine{1529 \textcolor{preprocessor}{\#if defined(TIM17)}}
\DoxyCodeLine{1530 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{1531 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1532 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN); \(\backslash\)}}
\DoxyCodeLine{1533 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1534 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN); \(\backslash\)}}
\DoxyCodeLine{1535 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1536 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1537 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM17 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1538 }
\DoxyCodeLine{1539 \textcolor{preprocessor}{\#if defined(SAI1)}}
\DoxyCodeLine{1540 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1541 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1542 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN); \(\backslash\)}}
\DoxyCodeLine{1543 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1544 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN); \(\backslash\)}}
\DoxyCodeLine{1545 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1546 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1547 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1548 }
\DoxyCodeLine{1549 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{1550 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1551 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1552 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN); \(\backslash\)}}
\DoxyCodeLine{1553 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1554 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN); \(\backslash\)}}
\DoxyCodeLine{1555 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1556 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1557 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1558 }
\DoxyCodeLine{1559 \textcolor{preprocessor}{\#if defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{1560 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{1561 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1562 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN); \(\backslash\)}}
\DoxyCodeLine{1563 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1564 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN); \(\backslash\)}}
\DoxyCodeLine{1565 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1566 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Filter0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1568 }
\DoxyCodeLine{1569 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{1570 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1571 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1572 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_LTDCEN); \(\backslash\)}}
\DoxyCodeLine{1573 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1574 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_LTDCEN); \(\backslash\)}}
\DoxyCodeLine{1575 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1576 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1578 }
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{1580 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{1581 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1582 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DSIEN); \(\backslash\)}}
\DoxyCodeLine{1583 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1584 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DSIEN); \(\backslash\)}}
\DoxyCodeLine{1585 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1586 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1588 }
\DoxyCodeLine{1589 }
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SYSCFGEN)}}
\DoxyCodeLine{1591 }
\DoxyCodeLine{1592 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_APB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{1593 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{1594 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_APB2ENR\_SDMMC1EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1595 }
\DoxyCodeLine{1596 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN)}}
\DoxyCodeLine{1597 }
\DoxyCodeLine{1598 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN)}}
\DoxyCodeLine{1599 }
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#if defined(TIM8)}}
\DoxyCodeLine{1601 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN)}}
\DoxyCodeLine{1602 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1603 }
\DoxyCodeLine{1604 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN)}}
\DoxyCodeLine{1605 }
\DoxyCodeLine{1606 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN)}}
\DoxyCodeLine{1607 }
\DoxyCodeLine{1608 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN)}}
\DoxyCodeLine{1609 }
\DoxyCodeLine{1610 \textcolor{preprocessor}{\#if defined(TIM17)}}
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN)}}
\DoxyCodeLine{1612 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM17 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1613 }
\DoxyCodeLine{1614 \textcolor{preprocessor}{\#if defined(SAI1)}}
\DoxyCodeLine{1615 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN)}}
\DoxyCodeLine{1616 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1617 }
\DoxyCodeLine{1618 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{1619 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN)}}
\DoxyCodeLine{1620 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1621 }
\DoxyCodeLine{1622 \textcolor{preprocessor}{\#if defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{1623 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN)}}
\DoxyCodeLine{1624 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Filter0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1625 }
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{1627 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_LTDCEN)}}
\DoxyCodeLine{1628 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1629 }
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{1631 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DSIEN)}}
\DoxyCodeLine{1632 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1633 }
\DoxyCodeLine{1646 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN) != 0U)}}
\DoxyCodeLine{1647 }
\DoxyCodeLine{1648 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN) != 0U)}}
\DoxyCodeLine{1649 }
\DoxyCodeLine{1650 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{1651 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_ENABLED()     (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMAMUX1EN) != 0U)}}
\DoxyCodeLine{1652 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1653 }
\DoxyCodeLine{1654 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FLASHEN) != 0U)}}
\DoxyCodeLine{1655 }
\DoxyCodeLine{1656 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN) != 0U)}}
\DoxyCodeLine{1657 }
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TSC\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_TSCEN) != 0U)}}
\DoxyCodeLine{1659 }
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#if defined(DMA2D)}}
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2DEN) != 0U)}}
\DoxyCodeLine{1662 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMA2D */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1663 }
\DoxyCodeLine{1664 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{1665 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GFXMMUEN) != 0U)}}
\DoxyCodeLine{1666 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GFXMMU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1667 }
\DoxyCodeLine{1668 }
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN) == 0U)}}
\DoxyCodeLine{1670 }
\DoxyCodeLine{1671 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN) == 0U)}}
\DoxyCodeLine{1672 }
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_DISABLED()    (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMAMUX1EN) == 0U)}}
\DoxyCodeLine{1675 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1676 }
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FLASHEN) == 0U)}}
\DoxyCodeLine{1678 }
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN) == 0U)}}
\DoxyCodeLine{1680 }
\DoxyCodeLine{1681 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TSC\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_TSCEN) == 0U)}}
\DoxyCodeLine{1682 }
\DoxyCodeLine{1683 \textcolor{preprocessor}{\#if defined(DMA2D)}}
\DoxyCodeLine{1684 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2DEN) == 0U)}}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMA2D */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1686 }
\DoxyCodeLine{1687 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{1688 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_GFXMMUEN) == 0U)}}
\DoxyCodeLine{1689 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GFXMMU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1690 }
\DoxyCodeLine{1703 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOAEN) != 0U)}}
\DoxyCodeLine{1704 }
\DoxyCodeLine{1705 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOBEN) != 0U)}}
\DoxyCodeLine{1706 }
\DoxyCodeLine{1707 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOCEN) != 0U)}}
\DoxyCodeLine{1708 }
\DoxyCodeLine{1709 \textcolor{preprocessor}{\#if defined(GPIOD)}}
\DoxyCodeLine{1710 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIODEN) != 0U)}}
\DoxyCodeLine{1711 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1712 }
\DoxyCodeLine{1713 \textcolor{preprocessor}{\#if defined(GPIOE)}}
\DoxyCodeLine{1714 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOEEN) != 0U)}}
\DoxyCodeLine{1715 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1716 }
\DoxyCodeLine{1717 \textcolor{preprocessor}{\#if defined(GPIOF)}}
\DoxyCodeLine{1718 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOFEN) != 0U)}}
\DoxyCodeLine{1719 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1720 }
\DoxyCodeLine{1721 \textcolor{preprocessor}{\#if defined(GPIOG)}}
\DoxyCodeLine{1722 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOGEN) != 0U)}}
\DoxyCodeLine{1723 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1724 }
\DoxyCodeLine{1725 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOHEN) != 0U)}}
\DoxyCodeLine{1726 }
\DoxyCodeLine{1727 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{1728 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOIEN) != 0U)}}
\DoxyCodeLine{1729 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1730 }
\DoxyCodeLine{1731 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS)}}
\DoxyCodeLine{1732 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()  (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_OTGFSEN) != 0U)}}
\DoxyCodeLine{1733 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1734 }
\DoxyCodeLine{1735 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADCEN) != 0U)}}
\DoxyCodeLine{1736 }
\DoxyCodeLine{1737 \textcolor{preprocessor}{\#if defined(DCMI)}}
\DoxyCodeLine{1738 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN) != 0U)}}
\DoxyCodeLine{1739 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1740 }
\DoxyCodeLine{1741 \textcolor{preprocessor}{\#if defined(PKA)}}
\DoxyCodeLine{1742 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PKA\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_PKAEN) != 0U)}}
\DoxyCodeLine{1743 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* PKA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1744 }
\DoxyCodeLine{1745 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{1746 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AESEN) != 0U)}}
\DoxyCodeLine{1747 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1748 }
\DoxyCodeLine{1749 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{1750 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN) != 0U)}}
\DoxyCodeLine{1751 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1752 }
\DoxyCodeLine{1753 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN) != 0U)}}
\DoxyCodeLine{1754 }
\DoxyCodeLine{1755 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{1756 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPIM\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_OSPIMEN) != 0U)}}
\DoxyCodeLine{1757 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPIM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1758 }
\DoxyCodeLine{1759 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_AHB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{1760 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC1EN) != 0U)}}
\DoxyCodeLine{1761 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_AHB2ENR\_SDMMC1EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1762 }
\DoxyCodeLine{1763 \textcolor{preprocessor}{\#if defined(SDMMC2)}}
\DoxyCodeLine{1764 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC2EN) != 0U)}}
\DoxyCodeLine{1765 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1766 }
\DoxyCodeLine{1767 }
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOAEN) == 0U)}}
\DoxyCodeLine{1769 }
\DoxyCodeLine{1770 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOBEN) == 0U)}}
\DoxyCodeLine{1771 }
\DoxyCodeLine{1772 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOCEN) == 0U)}}
\DoxyCodeLine{1773 }
\DoxyCodeLine{1774 \textcolor{preprocessor}{\#if defined(GPIOD)}}
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIODEN) == 0U)}}
\DoxyCodeLine{1776 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1777 }
\DoxyCodeLine{1778 \textcolor{preprocessor}{\#if defined(GPIOE)}}
\DoxyCodeLine{1779 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOEEN) == 0U)}}
\DoxyCodeLine{1780 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1781 }
\DoxyCodeLine{1782 \textcolor{preprocessor}{\#if defined(GPIOF)}}
\DoxyCodeLine{1783 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOFEN) == 0U)}}
\DoxyCodeLine{1784 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1785 }
\DoxyCodeLine{1786 \textcolor{preprocessor}{\#if defined(GPIOG)}}
\DoxyCodeLine{1787 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOGEN) == 0U)}}
\DoxyCodeLine{1788 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1789 }
\DoxyCodeLine{1790 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOHEN) == 0U)}}
\DoxyCodeLine{1791 }
\DoxyCodeLine{1792 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{1793 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOIEN) == 0U)}}
\DoxyCodeLine{1794 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1795 }
\DoxyCodeLine{1796 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS)}}
\DoxyCodeLine{1797 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED() (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_OTGFSEN) == 0U)}}
\DoxyCodeLine{1798 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1799 }
\DoxyCodeLine{1800 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADCEN) == 0U)}}
\DoxyCodeLine{1801 }
\DoxyCodeLine{1802 \textcolor{preprocessor}{\#if defined(DCMI)}}
\DoxyCodeLine{1803 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN) == 0U)}}
\DoxyCodeLine{1804 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1805 }
\DoxyCodeLine{1806 \textcolor{preprocessor}{\#if defined(PKA)}}
\DoxyCodeLine{1807 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PKA\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_PKAEN) == 0U)}}
\DoxyCodeLine{1808 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* PKA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1809 }
\DoxyCodeLine{1810 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{1811 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AESEN) == 0U)}}
\DoxyCodeLine{1812 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1813 }
\DoxyCodeLine{1814 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{1815 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN) == 0U)}}
\DoxyCodeLine{1816 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1817 }
\DoxyCodeLine{1818 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN) == 0U)}}
\DoxyCodeLine{1819 }
\DoxyCodeLine{1820 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{1821 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPIM\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_OSPIMEN) == 0U)}}
\DoxyCodeLine{1822 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPIM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1823 }
\DoxyCodeLine{1824 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_AHB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{1825 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC1EN) == 0U)}}
\DoxyCodeLine{1826 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_AHB2ENR\_SDMMC1EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1827 }
\DoxyCodeLine{1828 \textcolor{preprocessor}{\#if defined(SDMMC2)}}
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC2EN) == 0U)}}
\DoxyCodeLine{1830 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1831 }
\DoxyCodeLine{1844 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{1845 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN) != 0U)}}
\DoxyCodeLine{1846 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1847 }
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{1849 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN) != 0U)}}
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1851 }
\DoxyCodeLine{1852 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{1853 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OSPI1EN) != 0U)}}
\DoxyCodeLine{1854 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1855 }
\DoxyCodeLine{1856 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{1857 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OSPI2EN) != 0U)}}
\DoxyCodeLine{1858 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1859 }
\DoxyCodeLine{1860 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{1861 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN) == 0U)}}
\DoxyCodeLine{1862 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1863 }
\DoxyCodeLine{1864 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{1865 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN) == 0U)}}
\DoxyCodeLine{1866 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1867 }
\DoxyCodeLine{1868 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{1869 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OSPI1EN) == 0U)}}
\DoxyCodeLine{1870 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1871 }
\DoxyCodeLine{1872 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{1873 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OSPI2EN) == 0U)}}
\DoxyCodeLine{1874 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1875 }
\DoxyCodeLine{1888 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM2EN) != 0U)}}
\DoxyCodeLine{1889 }
\DoxyCodeLine{1890 \textcolor{preprocessor}{\#if defined(TIM3)}}
\DoxyCodeLine{1891 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM3EN) != 0U)}}
\DoxyCodeLine{1892 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1893 }
\DoxyCodeLine{1894 \textcolor{preprocessor}{\#if defined(TIM4)}}
\DoxyCodeLine{1895 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM4EN) != 0U)}}
\DoxyCodeLine{1896 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1897 }
\DoxyCodeLine{1898 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{1899 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM5EN) != 0U)}}
\DoxyCodeLine{1900 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1901 }
\DoxyCodeLine{1902 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM6EN) != 0U)}}
\DoxyCodeLine{1903 }
\DoxyCodeLine{1904 \textcolor{preprocessor}{\#if defined(TIM7)}}
\DoxyCodeLine{1905 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM7EN) != 0U)}}
\DoxyCodeLine{1906 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1907 }
\DoxyCodeLine{1908 \textcolor{preprocessor}{\#if defined(LCD)}}
\DoxyCodeLine{1909 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LCD\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LCDEN) != 0U)}}
\DoxyCodeLine{1910 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LCD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1911 }
\DoxyCodeLine{1912 \textcolor{preprocessor}{\#if defined(RCC\_APB1ENR1\_RTCAPBEN)}}
\DoxyCodeLine{1913 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_RTCAPBEN) != 0U)}}
\DoxyCodeLine{1914 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_APB1ENR1\_RTCAPBEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1915 }
\DoxyCodeLine{1916 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_WWDGEN) != 0U)}}
\DoxyCodeLine{1917 }
\DoxyCodeLine{1918 \textcolor{preprocessor}{\#if defined(SPI2)}}
\DoxyCodeLine{1919 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI2EN) != 0U)}}
\DoxyCodeLine{1920 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1921 }
\DoxyCodeLine{1922 \textcolor{preprocessor}{\#if defined(SPI3)}}
\DoxyCodeLine{1923 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI3EN) != 0U)}}
\DoxyCodeLine{1924 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1925 }
\DoxyCodeLine{1926 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART2EN) != 0U)}}
\DoxyCodeLine{1927 }
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#if defined(USART3)}}
\DoxyCodeLine{1929 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART3EN) != 0U)}}
\DoxyCodeLine{1930 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USART3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1931 }
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{1933 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART4EN) != 0U)}}
\DoxyCodeLine{1934 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1935 }
\DoxyCodeLine{1936 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{1937 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART5EN) != 0U)}}
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1939 }
\DoxyCodeLine{1940 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C1EN) != 0U)}}
\DoxyCodeLine{1941 }
\DoxyCodeLine{1942 \textcolor{preprocessor}{\#if defined(I2C2)}}
\DoxyCodeLine{1943 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C2EN) != 0U)}}
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1945 }
\DoxyCodeLine{1946 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C3EN) != 0U)}}
\DoxyCodeLine{1947 }
\DoxyCodeLine{1948 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{1949 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_I2C4EN) != 0U)}}
\DoxyCodeLine{1950 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1951 }
\DoxyCodeLine{1952 \textcolor{preprocessor}{\#if defined(CRS)}}
\DoxyCodeLine{1953 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CRSEN) != 0U)}}
\DoxyCodeLine{1954 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1955 }
\DoxyCodeLine{1956 \textcolor{preprocessor}{\#if defined(CAN1)}}
\DoxyCodeLine{1957 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CAN1EN) != 0U)}}
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1959 }
\DoxyCodeLine{1960 \textcolor{preprocessor}{\#if defined(CAN2)}}
\DoxyCodeLine{1961 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CAN2EN) != 0U)}}
\DoxyCodeLine{1962 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1963 }
\DoxyCodeLine{1964 \textcolor{preprocessor}{\#if defined(USB)}}
\DoxyCodeLine{1965 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USBFSEN) != 0U)}}
\DoxyCodeLine{1966 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1967 }
\DoxyCodeLine{1968 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_PWREN) != 0U)}}
\DoxyCodeLine{1969 }
\DoxyCodeLine{1970 \textcolor{preprocessor}{\#if defined(DAC1)}}
\DoxyCodeLine{1971 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_DAC1EN) != 0U)}}
\DoxyCodeLine{1972 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1973 }
\DoxyCodeLine{1974 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_OPAMPEN) != 0U)}}
\DoxyCodeLine{1975 }
\DoxyCodeLine{1976 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LPTIM1EN) != 0U)}}
\DoxyCodeLine{1977 }
\DoxyCodeLine{1978 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED()     (READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPUART1EN) != 0U)}}
\DoxyCodeLine{1979 }
\DoxyCodeLine{1980 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{1981 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_SWPMI1EN) != 0U)}}
\DoxyCodeLine{1982 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1983 }
\DoxyCodeLine{1984 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPTIM2EN) != 0U)}}
\DoxyCodeLine{1985 }
\DoxyCodeLine{1986 }
\DoxyCodeLine{1987 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM2EN) == 0U)}}
\DoxyCodeLine{1988 }
\DoxyCodeLine{1989 \textcolor{preprocessor}{\#if defined(TIM3)}}
\DoxyCodeLine{1990 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM3EN) == 0U)}}
\DoxyCodeLine{1991 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1992 }
\DoxyCodeLine{1993 \textcolor{preprocessor}{\#if defined(TIM4)}}
\DoxyCodeLine{1994 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM4EN) == 0U)}}
\DoxyCodeLine{1995 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1996 }
\DoxyCodeLine{1997 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{1998 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM5EN) == 0U)}}
\DoxyCodeLine{1999 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2000 }
\DoxyCodeLine{2001 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM6EN) == 0U)}}
\DoxyCodeLine{2002 }
\DoxyCodeLine{2003 \textcolor{preprocessor}{\#if defined(TIM7)}}
\DoxyCodeLine{2004 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM7EN) == 0U)}}
\DoxyCodeLine{2005 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2006 }
\DoxyCodeLine{2007 \textcolor{preprocessor}{\#if defined(LCD)}}
\DoxyCodeLine{2008 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LCD\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LCDEN) == 0U)}}
\DoxyCodeLine{2009 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LCD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2010 }
\DoxyCodeLine{2011 \textcolor{preprocessor}{\#if defined(RCC\_APB1ENR1\_RTCAPBEN)}}
\DoxyCodeLine{2012 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_RTCAPBEN) == 0U)}}
\DoxyCodeLine{2013 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_APB1ENR1\_RTCAPBEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2014 }
\DoxyCodeLine{2015 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_WWDGEN) == 0U)}}
\DoxyCodeLine{2016 }
\DoxyCodeLine{2017 \textcolor{preprocessor}{\#if defined(SPI2)}}
\DoxyCodeLine{2018 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI2EN) == 0U)}}
\DoxyCodeLine{2019 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2020 }
\DoxyCodeLine{2021 \textcolor{preprocessor}{\#if defined(SPI3)}}
\DoxyCodeLine{2022 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI3EN) == 0U)}}
\DoxyCodeLine{2023 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2024 }
\DoxyCodeLine{2025 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART2EN) == 0U)}}
\DoxyCodeLine{2026 }
\DoxyCodeLine{2027 \textcolor{preprocessor}{\#if defined(USART3)}}
\DoxyCodeLine{2028 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART3EN) == 0U)}}
\DoxyCodeLine{2029 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USART3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2030 }
\DoxyCodeLine{2031 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{2032 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART4EN) == 0U)}}
\DoxyCodeLine{2033 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2034 }
\DoxyCodeLine{2035 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{2036 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART5EN) == 0U)}}
\DoxyCodeLine{2037 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2038 }
\DoxyCodeLine{2039 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C1EN) == 0U)}}
\DoxyCodeLine{2040 }
\DoxyCodeLine{2041 \textcolor{preprocessor}{\#if defined(I2C2)}}
\DoxyCodeLine{2042 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C2EN) == 0U)}}
\DoxyCodeLine{2043 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2044 }
\DoxyCodeLine{2045 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C3EN) == 0U)}}
\DoxyCodeLine{2046 }
\DoxyCodeLine{2047 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{2048 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_I2C4EN) == 0U)}}
\DoxyCodeLine{2049 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2050 }
\DoxyCodeLine{2051 \textcolor{preprocessor}{\#if defined(CRS)}}
\DoxyCodeLine{2052 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CRSEN) == 0U)}}
\DoxyCodeLine{2053 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2054 }
\DoxyCodeLine{2055 \textcolor{preprocessor}{\#if defined(CAN1)}}
\DoxyCodeLine{2056 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CAN1EN) == 0U)}}
\DoxyCodeLine{2057 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2058 }
\DoxyCodeLine{2059 \textcolor{preprocessor}{\#if defined(CAN2)}}
\DoxyCodeLine{2060 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CAN2EN) == 0U)}}
\DoxyCodeLine{2061 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2062 }
\DoxyCodeLine{2063 \textcolor{preprocessor}{\#if defined(USB)}}
\DoxyCodeLine{2064 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USBFSEN) == 0U)}}
\DoxyCodeLine{2065 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2066 }
\DoxyCodeLine{2067 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_PWREN) == 0U)}}
\DoxyCodeLine{2068 }
\DoxyCodeLine{2069 \textcolor{preprocessor}{\#if defined(DAC1)}}
\DoxyCodeLine{2070 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_DAC1EN) == 0U)}}
\DoxyCodeLine{2071 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2072 }
\DoxyCodeLine{2073 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_OPAMPEN) == 0U)}}
\DoxyCodeLine{2074 }
\DoxyCodeLine{2075 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LPTIM1EN) == 0U)}}
\DoxyCodeLine{2076 }
\DoxyCodeLine{2077 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_DISABLED()    (READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPUART1EN) == 0U)}}
\DoxyCodeLine{2078 }
\DoxyCodeLine{2079 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{2080 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_SWPMI1EN) == 0U)}}
\DoxyCodeLine{2081 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2082 }
\DoxyCodeLine{2083 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPTIM2EN) == 0U)}}
\DoxyCodeLine{2084 }
\DoxyCodeLine{2097 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SYSCFGEN) != 0U)}}
\DoxyCodeLine{2098 }
\DoxyCodeLine{2099 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FIREWALL\_IS\_CLK\_ENABLED()    (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_FWEN) != 0U)}}
\DoxyCodeLine{2100 }
\DoxyCodeLine{2101 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_APB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{2102 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDMMC1EN) != 0U)}}
\DoxyCodeLine{2103 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_APB2ENR\_SDMMC1EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2104 }
\DoxyCodeLine{2105 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN) != 0U)}}
\DoxyCodeLine{2106 }
\DoxyCodeLine{2107 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN) != 0U)}}
\DoxyCodeLine{2108 }
\DoxyCodeLine{2109 \textcolor{preprocessor}{\#if defined(TIM8)}}
\DoxyCodeLine{2110 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN) != 0U)}}
\DoxyCodeLine{2111 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2112 }
\DoxyCodeLine{2113 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN) != 0U)}}
\DoxyCodeLine{2114 }
\DoxyCodeLine{2115 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN) != 0U)}}
\DoxyCodeLine{2116 }
\DoxyCodeLine{2117 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN) != 0U)}}
\DoxyCodeLine{2118 }
\DoxyCodeLine{2119 \textcolor{preprocessor}{\#if defined(TIM17)}}
\DoxyCodeLine{2120 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN) != 0U)}}
\DoxyCodeLine{2121 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM17 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2122 }
\DoxyCodeLine{2123 \textcolor{preprocessor}{\#if defined(SAI1)}}
\DoxyCodeLine{2124 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN) != 0U)}}
\DoxyCodeLine{2125 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2126 }
\DoxyCodeLine{2127 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{2128 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN) != 0U)}}
\DoxyCodeLine{2129 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2130 }
\DoxyCodeLine{2131 \textcolor{preprocessor}{\#if defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{2132 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN) != 0U)}}
\DoxyCodeLine{2133 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Filter0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2134 }
\DoxyCodeLine{2135 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{2136 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_LTDCEN) != 0U)}}
\DoxyCodeLine{2137 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2138 }
\DoxyCodeLine{2139 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{2140 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DSIEN) != 0U)}}
\DoxyCodeLine{2141 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2142 }
\DoxyCodeLine{2143 }
\DoxyCodeLine{2144 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SYSCFGEN) == 0U)}}
\DoxyCodeLine{2145 }
\DoxyCodeLine{2146 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_APB2ENR\_SDMMC1EN)}}
\DoxyCodeLine{2147 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SDMMC1EN) == 0U)}}
\DoxyCodeLine{2148 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_APB2ENR\_SDMMC1EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2149 }
\DoxyCodeLine{2150 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN) == 0U)}}
\DoxyCodeLine{2151 }
\DoxyCodeLine{2152 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN) == 0U)}}
\DoxyCodeLine{2153 }
\DoxyCodeLine{2154 \textcolor{preprocessor}{\#if defined(TIM8)}}
\DoxyCodeLine{2155 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN) == 0U)}}
\DoxyCodeLine{2156 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2157 }
\DoxyCodeLine{2158 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN) == 0U)}}
\DoxyCodeLine{2159 }
\DoxyCodeLine{2160 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN) == 0U)}}
\DoxyCodeLine{2161 }
\DoxyCodeLine{2162 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN) == 0U)}}
\DoxyCodeLine{2163 }
\DoxyCodeLine{2164 \textcolor{preprocessor}{\#if defined(TIM17)}}
\DoxyCodeLine{2165 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN) == 0U)}}
\DoxyCodeLine{2166 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM17 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2167 }
\DoxyCodeLine{2168 \textcolor{preprocessor}{\#if defined(SAI1)}}
\DoxyCodeLine{2169 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN) == 0U)}}
\DoxyCodeLine{2170 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2171 }
\DoxyCodeLine{2172 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{2173 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN) == 0U)}}
\DoxyCodeLine{2174 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2175 }
\DoxyCodeLine{2176 \textcolor{preprocessor}{\#if defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{2177 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN) == 0U)}}
\DoxyCodeLine{2178 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Filter0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2179 }
\DoxyCodeLine{2180 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{2181 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_LTDCEN) == 0U)}}
\DoxyCodeLine{2182 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2183 }
\DoxyCodeLine{2184 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{2185 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DSIEN) == 0U)}}
\DoxyCodeLine{2186 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2187 }
\DoxyCodeLine{2196 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()           WRITE\_REG(RCC-\/>AHB1RSTR, 0xFFFFFFFFUL)}}
\DoxyCodeLine{2197 }
\DoxyCodeLine{2198 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_FORCE\_RESET()           SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_DMA1RST)}}
\DoxyCodeLine{2199 }
\DoxyCodeLine{2200 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_FORCE\_RESET()           SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_DMA2RST)}}
\DoxyCodeLine{2201 }
\DoxyCodeLine{2202 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{2203 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_FORCE\_RESET()        SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_DMAMUX1RST)}}
\DoxyCodeLine{2204 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2205 }
\DoxyCodeLine{2206 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_FLASHRST)}}
\DoxyCodeLine{2207 }
\DoxyCodeLine{2208 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_FORCE\_RESET()            SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_CRCRST)}}
\DoxyCodeLine{2209 }
\DoxyCodeLine{2210 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TSC\_FORCE\_RESET()            SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_TSCRST)}}
\DoxyCodeLine{2211 }
\DoxyCodeLine{2212 \textcolor{preprocessor}{\#if defined(DMA2D)}}
\DoxyCodeLine{2213 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_DMA2DRST)}}
\DoxyCodeLine{2214 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMA2D */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2215 }
\DoxyCodeLine{2216 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{2217 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_FORCE\_RESET()         SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_GFXMMURST)}}
\DoxyCodeLine{2218 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GFXMMU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2219 }
\DoxyCodeLine{2220 }
\DoxyCodeLine{2221 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB1\_RELEASE\_RESET()         WRITE\_REG(RCC-\/>AHB1RSTR, 0x00000000UL)}}
\DoxyCodeLine{2222 }
\DoxyCodeLine{2223 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_DMA1RST)}}
\DoxyCodeLine{2224 }
\DoxyCodeLine{2225 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_DMA2RST)}}
\DoxyCodeLine{2226 }
\DoxyCodeLine{2227 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{2228 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_RELEASE\_RESET()      CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_DMAMUX1RST)}}
\DoxyCodeLine{2229 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2230 }
\DoxyCodeLine{2231 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_FLASHRST)}}
\DoxyCodeLine{2232 }
\DoxyCodeLine{2233 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_CRCRST)}}
\DoxyCodeLine{2234 }
\DoxyCodeLine{2235 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TSC\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_TSCRST)}}
\DoxyCodeLine{2236 }
\DoxyCodeLine{2237 \textcolor{preprocessor}{\#if defined(DMA2D)}}
\DoxyCodeLine{2238 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_DMA2DRST)}}
\DoxyCodeLine{2239 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMA2D */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2240 }
\DoxyCodeLine{2241 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{2242 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_GFXMMURST)}}
\DoxyCodeLine{2243 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GFXMMU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2244 }
\DoxyCodeLine{2253 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()           WRITE\_REG(RCC-\/>AHB2RSTR, 0xFFFFFFFFUL)}}
\DoxyCodeLine{2254 }
\DoxyCodeLine{2255 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOARST)}}
\DoxyCodeLine{2256 }
\DoxyCodeLine{2257 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOBRST)}}
\DoxyCodeLine{2258 }
\DoxyCodeLine{2259 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOCRST)}}
\DoxyCodeLine{2260 }
\DoxyCodeLine{2261 \textcolor{preprocessor}{\#if defined(GPIOD)}}
\DoxyCodeLine{2262 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIODRST)}}
\DoxyCodeLine{2263 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2264 }
\DoxyCodeLine{2265 \textcolor{preprocessor}{\#if defined(GPIOE)}}
\DoxyCodeLine{2266 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOERST)}}
\DoxyCodeLine{2267 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2268 }
\DoxyCodeLine{2269 \textcolor{preprocessor}{\#if defined(GPIOF)}}
\DoxyCodeLine{2270 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOFRST)}}
\DoxyCodeLine{2271 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2272 }
\DoxyCodeLine{2273 \textcolor{preprocessor}{\#if defined(GPIOG)}}
\DoxyCodeLine{2274 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOGRST)}}
\DoxyCodeLine{2275 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2276 }
\DoxyCodeLine{2277 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOHRST)}}
\DoxyCodeLine{2278 }
\DoxyCodeLine{2279 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{2280 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOIRST)}}
\DoxyCodeLine{2281 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2282 }
\DoxyCodeLine{2283 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS)}}
\DoxyCodeLine{2284 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()     SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_OTGFSRST)}}
\DoxyCodeLine{2285 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2286 }
\DoxyCodeLine{2287 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC\_FORCE\_RESET()            SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_ADCRST)}}
\DoxyCodeLine{2288 }
\DoxyCodeLine{2289 \textcolor{preprocessor}{\#if defined(DCMI)}}
\DoxyCodeLine{2290 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()           SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_DCMIRST)}}
\DoxyCodeLine{2291 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2292 }
\DoxyCodeLine{2293 \textcolor{preprocessor}{\#if defined(PKA)}}
\DoxyCodeLine{2294 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PKA\_FORCE\_RESET()            SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_PKARST)}}
\DoxyCodeLine{2295 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* PKA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2296 }
\DoxyCodeLine{2297 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{2298 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_FORCE\_RESET()            SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_AESRST)}}
\DoxyCodeLine{2299 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2300 }
\DoxyCodeLine{2301 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{2302 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_FORCE\_RESET()           SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_HASHRST)}}
\DoxyCodeLine{2303 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2304 }
\DoxyCodeLine{2305 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_FORCE\_RESET()            SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_RNGRST)}}
\DoxyCodeLine{2306 }
\DoxyCodeLine{2307 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{2308 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPIM\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_OSPIMRST)}}
\DoxyCodeLine{2309 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPIM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2310 }
\DoxyCodeLine{2311 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_AHB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{2312 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_FORCE\_RESET()         SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{2313 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_AHB2RSTR\_SDMMC1RST */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2314 }
\DoxyCodeLine{2315 \textcolor{preprocessor}{\#if defined(SDMMC2)}}
\DoxyCodeLine{2316 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_FORCE\_RESET()         SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_SDMMC2RST)}}
\DoxyCodeLine{2317 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2318 }
\DoxyCodeLine{2319 }
\DoxyCodeLine{2320 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()         WRITE\_REG(RCC-\/>AHB2RSTR, 0x00000000UL)}}
\DoxyCodeLine{2321 }
\DoxyCodeLine{2322 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOARST)}}
\DoxyCodeLine{2323 }
\DoxyCodeLine{2324 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOBRST)}}
\DoxyCodeLine{2325 }
\DoxyCodeLine{2326 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOCRST)}}
\DoxyCodeLine{2327 }
\DoxyCodeLine{2328 \textcolor{preprocessor}{\#if defined(GPIOD)}}
\DoxyCodeLine{2329 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIODRST)}}
\DoxyCodeLine{2330 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2331 }
\DoxyCodeLine{2332 \textcolor{preprocessor}{\#if defined(GPIOE)}}
\DoxyCodeLine{2333 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOERST)}}
\DoxyCodeLine{2334 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2335 }
\DoxyCodeLine{2336 \textcolor{preprocessor}{\#if defined(GPIOF)}}
\DoxyCodeLine{2337 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOFRST)}}
\DoxyCodeLine{2338 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2339 }
\DoxyCodeLine{2340 \textcolor{preprocessor}{\#if defined(GPIOG)}}
\DoxyCodeLine{2341 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOGRST)}}
\DoxyCodeLine{2342 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2343 }
\DoxyCodeLine{2344 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOHRST)}}
\DoxyCodeLine{2345 }
\DoxyCodeLine{2346 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{2347 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOIRST)}}
\DoxyCodeLine{2348 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2349 }
\DoxyCodeLine{2350 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS)}}
\DoxyCodeLine{2351 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()   CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_OTGFSRST)}}
\DoxyCodeLine{2352 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2353 }
\DoxyCodeLine{2354 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_ADCRST)}}
\DoxyCodeLine{2355 }
\DoxyCodeLine{2356 \textcolor{preprocessor}{\#if defined(DCMI)}}
\DoxyCodeLine{2357 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_DCMIRST)}}
\DoxyCodeLine{2358 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2359 }
\DoxyCodeLine{2360 \textcolor{preprocessor}{\#if defined(PKA)}}
\DoxyCodeLine{2361 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PKA\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_PKARST)}}
\DoxyCodeLine{2362 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* PKA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2363 }
\DoxyCodeLine{2364 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{2365 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_AESRST)}}
\DoxyCodeLine{2366 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2367 }
\DoxyCodeLine{2368 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{2369 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_HASHRST)}}
\DoxyCodeLine{2370 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2371 }
\DoxyCodeLine{2372 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_RNGRST)}}
\DoxyCodeLine{2373 }
\DoxyCodeLine{2374 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{2375 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPIM\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_OSPIMRST)}}
\DoxyCodeLine{2376 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPIM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2377 }
\DoxyCodeLine{2378 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_AHB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{2379 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{2380 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_AHB2RSTR\_SDMMC1RST */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2381 }
\DoxyCodeLine{2382 \textcolor{preprocessor}{\#if defined(SDMMC2)}}
\DoxyCodeLine{2383 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_SDMMC2RST)}}
\DoxyCodeLine{2384 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2385 }
\DoxyCodeLine{2394 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()           WRITE\_REG(RCC-\/>AHB3RSTR, 0xFFFFFFFFUL)}}
\DoxyCodeLine{2395 }
\DoxyCodeLine{2396 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{2397 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_FORCE\_RESET()            SET\_BIT(RCC-\/>AHB3RSTR, RCC\_AHB3RSTR\_FMCRST)}}
\DoxyCodeLine{2398 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2399 }
\DoxyCodeLine{2400 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{2401 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()           SET\_BIT(RCC-\/>AHB3RSTR, RCC\_AHB3RSTR\_QSPIRST)}}
\DoxyCodeLine{2402 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2403 }
\DoxyCodeLine{2404 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{2405 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB3RSTR, RCC\_AHB3RSTR\_OSPI1RST)}}
\DoxyCodeLine{2406 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2407 }
\DoxyCodeLine{2408 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{2409 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB3RSTR, RCC\_AHB3RSTR\_OSPI2RST)}}
\DoxyCodeLine{2410 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2411 }
\DoxyCodeLine{2412 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()         WRITE\_REG(RCC-\/>AHB3RSTR, 0x00000000UL)}}
\DoxyCodeLine{2413 }
\DoxyCodeLine{2414 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{2415 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>AHB3RSTR, RCC\_AHB3RSTR\_FMCRST)}}
\DoxyCodeLine{2416 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2417 }
\DoxyCodeLine{2418 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{2419 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>AHB3RSTR, RCC\_AHB3RSTR\_QSPIRST)}}
\DoxyCodeLine{2420 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2421 }
\DoxyCodeLine{2422 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{2423 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB3RSTR, RCC\_AHB3RSTR\_OSPI1RST)}}
\DoxyCodeLine{2424 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2425 }
\DoxyCodeLine{2426 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{2427 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB3RSTR, RCC\_AHB3RSTR\_OSPI2RST)}}
\DoxyCodeLine{2428 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2429 }
\DoxyCodeLine{2438 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1\_FORCE\_RESET()           do \{ \(\backslash\)}}
\DoxyCodeLine{2439 \textcolor{preprocessor}{                                                 WRITE\_REG(RCC-\/>APB1RSTR1, 0xFFFFFFFFUL); \(\backslash\)}}
\DoxyCodeLine{2440 \textcolor{preprocessor}{                                                 WRITE\_REG(RCC-\/>APB1RSTR2, 0xFFFFFFFFUL); \(\backslash\)}}
\DoxyCodeLine{2441 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{2442 }
\DoxyCodeLine{2443 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM2RST)}}
\DoxyCodeLine{2444 }
\DoxyCodeLine{2445 \textcolor{preprocessor}{\#if defined(TIM3)}}
\DoxyCodeLine{2446 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM3RST)}}
\DoxyCodeLine{2447 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2448 }
\DoxyCodeLine{2449 \textcolor{preprocessor}{\#if defined(TIM4)}}
\DoxyCodeLine{2450 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM4RST)}}
\DoxyCodeLine{2451 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2452 }
\DoxyCodeLine{2453 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{2454 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM5RST)}}
\DoxyCodeLine{2455 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2456 }
\DoxyCodeLine{2457 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM6RST)}}
\DoxyCodeLine{2458 }
\DoxyCodeLine{2459 \textcolor{preprocessor}{\#if defined(TIM7)}}
\DoxyCodeLine{2460 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM7RST)}}
\DoxyCodeLine{2461 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2462 }
\DoxyCodeLine{2463 \textcolor{preprocessor}{\#if defined(LCD)}}
\DoxyCodeLine{2464 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LCD\_FORCE\_RESET()            SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_LCDRST)}}
\DoxyCodeLine{2465 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LCD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2466 }
\DoxyCodeLine{2467 \textcolor{preprocessor}{\#if defined(SPI2)}}
\DoxyCodeLine{2468 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_SPI2RST)}}
\DoxyCodeLine{2469 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2470 }
\DoxyCodeLine{2471 \textcolor{preprocessor}{\#if defined(SPI3)}}
\DoxyCodeLine{2472 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_SPI3RST)}}
\DoxyCodeLine{2473 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2474 }
\DoxyCodeLine{2475 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_USART2RST)}}
\DoxyCodeLine{2476 }
\DoxyCodeLine{2477 \textcolor{preprocessor}{\#if defined(USART3)}}
\DoxyCodeLine{2478 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_USART3RST)}}
\DoxyCodeLine{2479 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USART3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2480 }
\DoxyCodeLine{2481 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{2482 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_FORCE\_RESET()          SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_UART4RST)}}
\DoxyCodeLine{2483 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2484 }
\DoxyCodeLine{2485 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{2486 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_FORCE\_RESET()          SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_UART5RST)}}
\DoxyCodeLine{2487 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2488 }
\DoxyCodeLine{2489 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_I2C1RST)}}
\DoxyCodeLine{2490 }
\DoxyCodeLine{2491 \textcolor{preprocessor}{\#if defined(I2C2)}}
\DoxyCodeLine{2492 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_I2C2RST)}}
\DoxyCodeLine{2493 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2494 }
\DoxyCodeLine{2495 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_I2C3RST)}}
\DoxyCodeLine{2496 }
\DoxyCodeLine{2497 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{2498 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR2, RCC\_APB1RSTR2\_I2C4RST)}}
\DoxyCodeLine{2499 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2500 }
\DoxyCodeLine{2501 \textcolor{preprocessor}{\#if defined(CRS)}}
\DoxyCodeLine{2502 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_FORCE\_RESET()            SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_CRSRST)}}
\DoxyCodeLine{2503 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2504 }
\DoxyCodeLine{2505 \textcolor{preprocessor}{\#if defined(CAN1)}}
\DoxyCodeLine{2506 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_CAN1RST)}}
\DoxyCodeLine{2507 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2508 }
\DoxyCodeLine{2509 \textcolor{preprocessor}{\#if defined(CAN2)}}
\DoxyCodeLine{2510 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_CAN2RST)}}
\DoxyCodeLine{2511 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2512 }
\DoxyCodeLine{2513 \textcolor{preprocessor}{\#if defined(USB)}}
\DoxyCodeLine{2514 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_FORCE\_RESET()            SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_USBFSRST)}}
\DoxyCodeLine{2515 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2516 }
\DoxyCodeLine{2517 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_FORCE\_RESET()            SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_PWRRST)}}
\DoxyCodeLine{2518 }
\DoxyCodeLine{2519 \textcolor{preprocessor}{\#if defined(DAC1)}}
\DoxyCodeLine{2520 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_DAC1RST)}}
\DoxyCodeLine{2521 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2522 }
\DoxyCodeLine{2523 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_FORCE\_RESET()          SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_OPAMPRST)}}
\DoxyCodeLine{2524 }
\DoxyCodeLine{2525 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_LPTIM1RST)}}
\DoxyCodeLine{2526 }
\DoxyCodeLine{2527 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_FORCE\_RESET()        SET\_BIT(RCC-\/>APB1RSTR2, RCC\_APB1RSTR2\_LPUART1RST)}}
\DoxyCodeLine{2528 }
\DoxyCodeLine{2529 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{2530 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB1RSTR2, RCC\_APB1RSTR2\_SWPMI1RST)}}
\DoxyCodeLine{2531 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2532 }
\DoxyCodeLine{2533 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB1RSTR2, RCC\_APB1RSTR2\_LPTIM2RST)}}
\DoxyCodeLine{2534 }
\DoxyCodeLine{2535 }
\DoxyCodeLine{2536 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1\_RELEASE\_RESET()         do \{ \(\backslash\)}}
\DoxyCodeLine{2537 \textcolor{preprocessor}{                                                 WRITE\_REG(RCC-\/>APB1RSTR1, 0x00000000UL); \(\backslash\)}}
\DoxyCodeLine{2538 \textcolor{preprocessor}{                                                 WRITE\_REG(RCC-\/>APB1RSTR2, 0x00000000UL); \(\backslash\)}}
\DoxyCodeLine{2539 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{2540 }
\DoxyCodeLine{2541 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM2RST)}}
\DoxyCodeLine{2542 }
\DoxyCodeLine{2543 \textcolor{preprocessor}{\#if defined(TIM3)}}
\DoxyCodeLine{2544 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM3RST)}}
\DoxyCodeLine{2545 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2546 }
\DoxyCodeLine{2547 \textcolor{preprocessor}{\#if defined(TIM4)}}
\DoxyCodeLine{2548 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM4RST)}}
\DoxyCodeLine{2549 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2550 }
\DoxyCodeLine{2551 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{2552 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM5RST)}}
\DoxyCodeLine{2553 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2554 }
\DoxyCodeLine{2555 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM6RST)}}
\DoxyCodeLine{2556 }
\DoxyCodeLine{2557 \textcolor{preprocessor}{\#if defined(TIM7)}}
\DoxyCodeLine{2558 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM7RST)}}
\DoxyCodeLine{2559 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2560 }
\DoxyCodeLine{2561 \textcolor{preprocessor}{\#if defined(LCD)}}
\DoxyCodeLine{2562 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LCD\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_LCDRST)}}
\DoxyCodeLine{2563 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LCD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2564 }
\DoxyCodeLine{2565 \textcolor{preprocessor}{\#if defined(SPI2)}}
\DoxyCodeLine{2566 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_SPI2RST)}}
\DoxyCodeLine{2567 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2568 }
\DoxyCodeLine{2569 \textcolor{preprocessor}{\#if defined(SPI3)}}
\DoxyCodeLine{2570 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_SPI3RST)}}
\DoxyCodeLine{2571 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2572 }
\DoxyCodeLine{2573 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_USART2RST)}}
\DoxyCodeLine{2574 }
\DoxyCodeLine{2575 \textcolor{preprocessor}{\#if defined(USART3)}}
\DoxyCodeLine{2576 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_USART3RST)}}
\DoxyCodeLine{2577 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USART3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2578 }
\DoxyCodeLine{2579 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{2580 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_UART4RST)}}
\DoxyCodeLine{2581 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2582 }
\DoxyCodeLine{2583 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{2584 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_UART5RST)}}
\DoxyCodeLine{2585 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2586 }
\DoxyCodeLine{2587 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_I2C1RST)}}
\DoxyCodeLine{2588 }
\DoxyCodeLine{2589 \textcolor{preprocessor}{\#if defined(I2C2)}}
\DoxyCodeLine{2590 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_I2C2RST)}}
\DoxyCodeLine{2591 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2592 }
\DoxyCodeLine{2593 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_I2C3RST)}}
\DoxyCodeLine{2594 }
\DoxyCodeLine{2595 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{2596 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR2, RCC\_APB1RSTR2\_I2C4RST)}}
\DoxyCodeLine{2597 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2598 }
\DoxyCodeLine{2599 \textcolor{preprocessor}{\#if defined(CRS)}}
\DoxyCodeLine{2600 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_CRSRST)}}
\DoxyCodeLine{2601 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2602 }
\DoxyCodeLine{2603 \textcolor{preprocessor}{\#if defined(CAN1)}}
\DoxyCodeLine{2604 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_CAN1RST)}}
\DoxyCodeLine{2605 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2606 }
\DoxyCodeLine{2607 \textcolor{preprocessor}{\#if defined(CAN2)}}
\DoxyCodeLine{2608 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_CAN2RST)}}
\DoxyCodeLine{2609 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2610 }
\DoxyCodeLine{2611 \textcolor{preprocessor}{\#if defined(USB)}}
\DoxyCodeLine{2612 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_USBFSRST)}}
\DoxyCodeLine{2613 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2614 }
\DoxyCodeLine{2615 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_PWRRST)}}
\DoxyCodeLine{2616 }
\DoxyCodeLine{2617 \textcolor{preprocessor}{\#if defined(DAC1)}}
\DoxyCodeLine{2618 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_DAC1RST)}}
\DoxyCodeLine{2619 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2620 }
\DoxyCodeLine{2621 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_OPAMPRST)}}
\DoxyCodeLine{2622 }
\DoxyCodeLine{2623 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_LPTIM1RST)}}
\DoxyCodeLine{2624 }
\DoxyCodeLine{2625 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_RELEASE\_RESET()      CLEAR\_BIT(RCC-\/>APB1RSTR2, RCC\_APB1RSTR2\_LPUART1RST)}}
\DoxyCodeLine{2626 }
\DoxyCodeLine{2627 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{2628 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB1RSTR2, RCC\_APB1RSTR2\_SWPMI1RST)}}
\DoxyCodeLine{2629 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2630 }
\DoxyCodeLine{2631 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB1RSTR2, RCC\_APB1RSTR2\_LPTIM2RST)}}
\DoxyCodeLine{2632 }
\DoxyCodeLine{2641 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB2\_FORCE\_RESET()           WRITE\_REG(RCC-\/>APB2RSTR, 0xFFFFFFFFUL)}}
\DoxyCodeLine{2642 }
\DoxyCodeLine{2643 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SYSCFGRST)}}
\DoxyCodeLine{2644 }
\DoxyCodeLine{2645 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_APB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{2646 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{2647 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_APB2RSTR\_SDMMC1RST */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2648 }
\DoxyCodeLine{2649 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM1RST)}}
\DoxyCodeLine{2650 }
\DoxyCodeLine{2651 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SPI1RST)}}
\DoxyCodeLine{2652 }
\DoxyCodeLine{2653 \textcolor{preprocessor}{\#if defined(TIM8)}}
\DoxyCodeLine{2654 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM8RST)}}
\DoxyCodeLine{2655 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2656 }
\DoxyCodeLine{2657 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_USART1RST)}}
\DoxyCodeLine{2658 }
\DoxyCodeLine{2659 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_FORCE\_RESET()          SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM15RST)}}
\DoxyCodeLine{2660 }
\DoxyCodeLine{2661 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_FORCE\_RESET()          SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM16RST)}}
\DoxyCodeLine{2662 }
\DoxyCodeLine{2663 \textcolor{preprocessor}{\#if defined(TIM17)}}
\DoxyCodeLine{2664 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_FORCE\_RESET()          SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM17RST)}}
\DoxyCodeLine{2665 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM17 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2666 }
\DoxyCodeLine{2667 \textcolor{preprocessor}{\#if defined(SAI1)}}
\DoxyCodeLine{2668 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SAI1RST)}}
\DoxyCodeLine{2669 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2670 }
\DoxyCodeLine{2671 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{2672 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SAI2RST)}}
\DoxyCodeLine{2673 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2674 }
\DoxyCodeLine{2675 \textcolor{preprocessor}{\#if defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{2676 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_DFSDM1RST)}}
\DoxyCodeLine{2677 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Filter0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2678 }
\DoxyCodeLine{2679 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{2680 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_LTDCRST)}}
\DoxyCodeLine{2681 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2682 }
\DoxyCodeLine{2683 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{2684 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_FORCE\_RESET()            SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_DSIRST)}}
\DoxyCodeLine{2685 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2686 }
\DoxyCodeLine{2687 }
\DoxyCodeLine{2688 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB2\_RELEASE\_RESET()         WRITE\_REG(RCC-\/>APB2RSTR, 0x00000000UL)}}
\DoxyCodeLine{2689 }
\DoxyCodeLine{2690 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SYSCFGRST)}}
\DoxyCodeLine{2691 }
\DoxyCodeLine{2692 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_APB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{2693 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SDMMC1RST)}}
\DoxyCodeLine{2694 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_APB2RSTR\_SDMMC1RST */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2695 }
\DoxyCodeLine{2696 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM1RST)}}
\DoxyCodeLine{2697 }
\DoxyCodeLine{2698 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SPI1RST)}}
\DoxyCodeLine{2699 }
\DoxyCodeLine{2700 \textcolor{preprocessor}{\#if defined(TIM8)}}
\DoxyCodeLine{2701 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM8RST)}}
\DoxyCodeLine{2702 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2703 }
\DoxyCodeLine{2704 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_USART1RST)}}
\DoxyCodeLine{2705 }
\DoxyCodeLine{2706 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM15RST)}}
\DoxyCodeLine{2707 }
\DoxyCodeLine{2708 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM16RST)}}
\DoxyCodeLine{2709 }
\DoxyCodeLine{2710 \textcolor{preprocessor}{\#if defined(TIM17)}}
\DoxyCodeLine{2711 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM17RST)}}
\DoxyCodeLine{2712 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM17 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2713 }
\DoxyCodeLine{2714 \textcolor{preprocessor}{\#if defined(SAI1)}}
\DoxyCodeLine{2715 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SAI1RST)}}
\DoxyCodeLine{2716 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2717 }
\DoxyCodeLine{2718 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{2719 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SAI2RST)}}
\DoxyCodeLine{2720 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2721 }
\DoxyCodeLine{2722 \textcolor{preprocessor}{\#if defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{2723 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_DFSDM1RST)}}
\DoxyCodeLine{2724 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Filter0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2725 }
\DoxyCodeLine{2726 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{2727 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_LTDCRST)}}
\DoxyCodeLine{2728 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2729 }
\DoxyCodeLine{2730 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{2731 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_DSIRST)}}
\DoxyCodeLine{2732 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2733 }
\DoxyCodeLine{2747 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA1SMEN)}}
\DoxyCodeLine{2748 }
\DoxyCodeLine{2749 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA2SMEN)}}
\DoxyCodeLine{2750 }
\DoxyCodeLine{2751 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{2752 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_CLK\_SLEEP\_ENABLE()   SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMAMUX1SMEN)}}
\DoxyCodeLine{2753 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2754 }
\DoxyCodeLine{2755 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_FLASHSMEN)}}
\DoxyCodeLine{2756 }
\DoxyCodeLine{2757 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_SRAM1SMEN)}}
\DoxyCodeLine{2758 }
\DoxyCodeLine{2759 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_CRCSMEN)}}
\DoxyCodeLine{2760 }
\DoxyCodeLine{2761 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TSC\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_TSCSMEN)}}
\DoxyCodeLine{2762 }
\DoxyCodeLine{2763 \textcolor{preprocessor}{\#if defined(DMA2D)}}
\DoxyCodeLine{2764 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA2DSMEN)}}
\DoxyCodeLine{2765 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMA2D */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2766 }
\DoxyCodeLine{2767 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{2768 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_GFXMMUSMEN)}}
\DoxyCodeLine{2769 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GFXMMU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2770 }
\DoxyCodeLine{2771 }
\DoxyCodeLine{2772 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA1SMEN)}}
\DoxyCodeLine{2773 }
\DoxyCodeLine{2774 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA2SMEN)}}
\DoxyCodeLine{2775 }
\DoxyCodeLine{2776 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{2777 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_CLK\_SLEEP\_DISABLE()  CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMAMUX1SMEN)}}
\DoxyCodeLine{2778 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2779 }
\DoxyCodeLine{2780 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_FLASHSMEN)}}
\DoxyCodeLine{2781 }
\DoxyCodeLine{2782 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_SRAM1SMEN)}}
\DoxyCodeLine{2783 }
\DoxyCodeLine{2784 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_CRCSMEN)}}
\DoxyCodeLine{2785 }
\DoxyCodeLine{2786 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TSC\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_TSCSMEN)}}
\DoxyCodeLine{2787 }
\DoxyCodeLine{2788 \textcolor{preprocessor}{\#if defined(DMA2D)}}
\DoxyCodeLine{2789 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA2DSMEN)}}
\DoxyCodeLine{2790 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMA2D */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2791 }
\DoxyCodeLine{2792 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{2793 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_GFXMMUSMEN)}}
\DoxyCodeLine{2794 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GFXMMU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2795 }
\DoxyCodeLine{2809 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOASMEN)}}
\DoxyCodeLine{2810 }
\DoxyCodeLine{2811 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOBSMEN)}}
\DoxyCodeLine{2812 }
\DoxyCodeLine{2813 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOCSMEN)}}
\DoxyCodeLine{2814 }
\DoxyCodeLine{2815 \textcolor{preprocessor}{\#if defined(GPIOD)}}
\DoxyCodeLine{2816 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIODSMEN)}}
\DoxyCodeLine{2817 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2818 }
\DoxyCodeLine{2819 \textcolor{preprocessor}{\#if defined(GPIOE)}}
\DoxyCodeLine{2820 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOESMEN)}}
\DoxyCodeLine{2821 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2822 }
\DoxyCodeLine{2823 \textcolor{preprocessor}{\#if defined(GPIOF)}}
\DoxyCodeLine{2824 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOFSMEN)}}
\DoxyCodeLine{2825 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2826 }
\DoxyCodeLine{2827 \textcolor{preprocessor}{\#if defined(GPIOG)}}
\DoxyCodeLine{2828 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOGSMEN)}}
\DoxyCodeLine{2829 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2830 }
\DoxyCodeLine{2831 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOHSMEN)}}
\DoxyCodeLine{2832 }
\DoxyCodeLine{2833 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{2834 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOISMEN)}}
\DoxyCodeLine{2835 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2836 }
\DoxyCodeLine{2837 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SRAM2SMEN)}}
\DoxyCodeLine{2838 }
\DoxyCodeLine{2839 \textcolor{preprocessor}{\#if defined(SRAM3)}}
\DoxyCodeLine{2840 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM3\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SRAM3SMEN)}}
\DoxyCodeLine{2841 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SRAM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2842 }
\DoxyCodeLine{2843 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS)}}
\DoxyCodeLine{2844 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()  SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_OTGFSSMEN)}}
\DoxyCodeLine{2845 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2846 }
\DoxyCodeLine{2847 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_ADCSMEN)}}
\DoxyCodeLine{2848 }
\DoxyCodeLine{2849 \textcolor{preprocessor}{\#if defined(DCMI)}}
\DoxyCodeLine{2850 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DCMISMEN)}}
\DoxyCodeLine{2851 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2852 }
\DoxyCodeLine{2853 \textcolor{preprocessor}{\#if defined(PKA)}}
\DoxyCodeLine{2854 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_PKASMEN)}}
\DoxyCodeLine{2855 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* PKA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2856 }
\DoxyCodeLine{2857 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{2858 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_AESSMEN)}}
\DoxyCodeLine{2859 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2860 }
\DoxyCodeLine{2861 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{2862 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_HASHSMEN)}}
\DoxyCodeLine{2863 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2864 }
\DoxyCodeLine{2865 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_RNGSMEN)}}
\DoxyCodeLine{2866 }
\DoxyCodeLine{2867 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{2868 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPIM\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_OSPIMSMEN)}}
\DoxyCodeLine{2869 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPIM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2870 }
\DoxyCodeLine{2871 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_AHB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{2872 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{2873 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_AHB2SMENR\_SDMMC1SMEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2874 }
\DoxyCodeLine{2875 \textcolor{preprocessor}{\#if defined(SDMMC2)}}
\DoxyCodeLine{2876 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SDMMC2SMEN)}}
\DoxyCodeLine{2877 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2878 }
\DoxyCodeLine{2879 }
\DoxyCodeLine{2880 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOASMEN)}}
\DoxyCodeLine{2881 }
\DoxyCodeLine{2882 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOBSMEN)}}
\DoxyCodeLine{2883 }
\DoxyCodeLine{2884 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOCSMEN)}}
\DoxyCodeLine{2885 }
\DoxyCodeLine{2886 \textcolor{preprocessor}{\#if defined(GPIOD)}}
\DoxyCodeLine{2887 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIODSMEN)}}
\DoxyCodeLine{2888 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2889 }
\DoxyCodeLine{2890 \textcolor{preprocessor}{\#if defined(GPIOE)}}
\DoxyCodeLine{2891 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOESMEN)}}
\DoxyCodeLine{2892 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2893 }
\DoxyCodeLine{2894 \textcolor{preprocessor}{\#if defined(GPIOF)}}
\DoxyCodeLine{2895 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOFSMEN)}}
\DoxyCodeLine{2896 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2897 }
\DoxyCodeLine{2898 \textcolor{preprocessor}{\#if defined(GPIOG)}}
\DoxyCodeLine{2899 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOGSMEN)}}
\DoxyCodeLine{2900 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2901 }
\DoxyCodeLine{2902 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOHSMEN)}}
\DoxyCodeLine{2903 }
\DoxyCodeLine{2904 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{2905 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOISMEN)}}
\DoxyCodeLine{2906 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2907 }
\DoxyCodeLine{2908 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SRAM2SMEN)}}
\DoxyCodeLine{2909 }
\DoxyCodeLine{2910 \textcolor{preprocessor}{\#if defined(SRAM3)}}
\DoxyCodeLine{2911 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM3\_IS\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SRAM3SMEN)}}
\DoxyCodeLine{2912 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SRAM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2913 }
\DoxyCodeLine{2914 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS)}}
\DoxyCodeLine{2915 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE() CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_OTGFSSMEN)}}
\DoxyCodeLine{2916 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2917 }
\DoxyCodeLine{2918 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_ADCSMEN)}}
\DoxyCodeLine{2919 }
\DoxyCodeLine{2920 \textcolor{preprocessor}{\#if defined(DCMI)}}
\DoxyCodeLine{2921 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DCMISMEN)}}
\DoxyCodeLine{2922 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2923 }
\DoxyCodeLine{2924 \textcolor{preprocessor}{\#if defined(PKA)}}
\DoxyCodeLine{2925 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PKA\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_PKASMEN)}}
\DoxyCodeLine{2926 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* PKA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2927 }
\DoxyCodeLine{2928 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{2929 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_AESSMEN)}}
\DoxyCodeLine{2930 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2931 }
\DoxyCodeLine{2932 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{2933 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_HASHSMEN)}}
\DoxyCodeLine{2934 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2935 }
\DoxyCodeLine{2936 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_RNGSMEN)}}
\DoxyCodeLine{2937 }
\DoxyCodeLine{2938 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{2939 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPIM\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_OSPIMSMEN)}}
\DoxyCodeLine{2940 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPIM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2941 }
\DoxyCodeLine{2942 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_AHB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{2943 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{2944 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_AHB2SMENR\_SDMMC1SMEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2945 }
\DoxyCodeLine{2946 \textcolor{preprocessor}{\#if defined(SDMMC2)}}
\DoxyCodeLine{2947 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SDMMC2SMEN)}}
\DoxyCodeLine{2948 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2949 }
\DoxyCodeLine{2963 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{2964 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_QSPISMEN)}}
\DoxyCodeLine{2965 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2966 }
\DoxyCodeLine{2967 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{2968 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_OSPI1SMEN)}}
\DoxyCodeLine{2969 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2970 }
\DoxyCodeLine{2971 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{2972 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_OSPI2SMEN)}}
\DoxyCodeLine{2973 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2974 }
\DoxyCodeLine{2975 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{2976 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_FMCSMEN)}}
\DoxyCodeLine{2977 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2978 }
\DoxyCodeLine{2979 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{2980 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_QSPISMEN)}}
\DoxyCodeLine{2981 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2982 }
\DoxyCodeLine{2983 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{2984 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_OSPI1SMEN)}}
\DoxyCodeLine{2985 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2986 }
\DoxyCodeLine{2987 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{2988 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_OSPI2SMEN)}}
\DoxyCodeLine{2989 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2990 }
\DoxyCodeLine{2991 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{2992 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_FMCSMEN)}}
\DoxyCodeLine{2993 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2994 }
\DoxyCodeLine{3008 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM2SMEN)}}
\DoxyCodeLine{3009 }
\DoxyCodeLine{3010 \textcolor{preprocessor}{\#if defined(TIM3)}}
\DoxyCodeLine{3011 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM3SMEN)}}
\DoxyCodeLine{3012 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3013 }
\DoxyCodeLine{3014 \textcolor{preprocessor}{\#if defined(TIM4)}}
\DoxyCodeLine{3015 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM4SMEN)}}
\DoxyCodeLine{3016 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3017 }
\DoxyCodeLine{3018 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{3019 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM5SMEN)}}
\DoxyCodeLine{3020 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3021 }
\DoxyCodeLine{3022 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM6SMEN)}}
\DoxyCodeLine{3023 }
\DoxyCodeLine{3024 \textcolor{preprocessor}{\#if defined(TIM7)}}
\DoxyCodeLine{3025 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM7SMEN)}}
\DoxyCodeLine{3026 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3027 }
\DoxyCodeLine{3028 \textcolor{preprocessor}{\#if defined(LCD)}}
\DoxyCodeLine{3029 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LCD\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_LCDSMEN)}}
\DoxyCodeLine{3030 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LCD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3031 }
\DoxyCodeLine{3032 \textcolor{preprocessor}{\#if defined(RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{3033 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{3034 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_APB1SMENR1\_RTCAPBSMEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3035 }
\DoxyCodeLine{3036 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_WWDGSMEN)}}
\DoxyCodeLine{3037 }
\DoxyCodeLine{3038 \textcolor{preprocessor}{\#if defined(SPI2)}}
\DoxyCodeLine{3039 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI2SMEN)}}
\DoxyCodeLine{3040 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3041 }
\DoxyCodeLine{3042 \textcolor{preprocessor}{\#if defined(SPI3)}}
\DoxyCodeLine{3043 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI3SMEN)}}
\DoxyCodeLine{3044 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3045 }
\DoxyCodeLine{3046 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART2SMEN)}}
\DoxyCodeLine{3047 }
\DoxyCodeLine{3048 \textcolor{preprocessor}{\#if defined(USART3)}}
\DoxyCodeLine{3049 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART3SMEN)}}
\DoxyCodeLine{3050 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USART3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3051 }
\DoxyCodeLine{3052 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{3053 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART4SMEN)}}
\DoxyCodeLine{3054 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3055 }
\DoxyCodeLine{3056 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{3057 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART5SMEN)}}
\DoxyCodeLine{3058 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3059 }
\DoxyCodeLine{3060 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C1SMEN)}}
\DoxyCodeLine{3061 }
\DoxyCodeLine{3062 \textcolor{preprocessor}{\#if defined(I2C2)}}
\DoxyCodeLine{3063 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C2SMEN)}}
\DoxyCodeLine{3064 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3065 }
\DoxyCodeLine{3066 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C3SMEN)}}
\DoxyCodeLine{3067 }
\DoxyCodeLine{3068 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{3069 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_I2C4SMEN)}}
\DoxyCodeLine{3070 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3071 }
\DoxyCodeLine{3072 \textcolor{preprocessor}{\#if defined(CRS)}}
\DoxyCodeLine{3073 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CRSSMEN)}}
\DoxyCodeLine{3074 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3075 }
\DoxyCodeLine{3076 \textcolor{preprocessor}{\#if defined(CAN1)}}
\DoxyCodeLine{3077 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CAN1SMEN)}}
\DoxyCodeLine{3078 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3079 }
\DoxyCodeLine{3080 \textcolor{preprocessor}{\#if defined(CAN2)}}
\DoxyCodeLine{3081 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CAN2SMEN)}}
\DoxyCodeLine{3082 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3083 }
\DoxyCodeLine{3084 \textcolor{preprocessor}{\#if defined(USB)}}
\DoxyCodeLine{3085 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USBFSSMEN)}}
\DoxyCodeLine{3086 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3087 }
\DoxyCodeLine{3088 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_PWRSMEN)}}
\DoxyCodeLine{3089 }
\DoxyCodeLine{3090 \textcolor{preprocessor}{\#if defined(DAC1)}}
\DoxyCodeLine{3091 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_DAC1SMEN)}}
\DoxyCodeLine{3092 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3093 }
\DoxyCodeLine{3094 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_OPAMPSMEN)}}
\DoxyCodeLine{3095 }
\DoxyCodeLine{3096 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_LPTIM1SMEN)}}
\DoxyCodeLine{3097 }
\DoxyCodeLine{3098 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE()   SET\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_LPUART1SMEN)}}
\DoxyCodeLine{3099 }
\DoxyCodeLine{3100 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{3101 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_SWPMI1SMEN)}}
\DoxyCodeLine{3102 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3103 }
\DoxyCodeLine{3104 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_LPTIM2SMEN)}}
\DoxyCodeLine{3105 }
\DoxyCodeLine{3106 }
\DoxyCodeLine{3107 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM2SMEN)}}
\DoxyCodeLine{3108 }
\DoxyCodeLine{3109 \textcolor{preprocessor}{\#if defined(TIM3)}}
\DoxyCodeLine{3110 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM3SMEN)}}
\DoxyCodeLine{3111 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3112 }
\DoxyCodeLine{3113 \textcolor{preprocessor}{\#if defined(TIM4)}}
\DoxyCodeLine{3114 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM4SMEN)}}
\DoxyCodeLine{3115 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3116 }
\DoxyCodeLine{3117 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{3118 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM5SMEN)}}
\DoxyCodeLine{3119 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3120 }
\DoxyCodeLine{3121 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM6SMEN)}}
\DoxyCodeLine{3122 }
\DoxyCodeLine{3123 \textcolor{preprocessor}{\#if defined(TIM7)}}
\DoxyCodeLine{3124 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM7SMEN)}}
\DoxyCodeLine{3125 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3126 }
\DoxyCodeLine{3127 \textcolor{preprocessor}{\#if defined(LCD)}}
\DoxyCodeLine{3128 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LCD\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_LCDSMEN)}}
\DoxyCodeLine{3129 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LCD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3130 }
\DoxyCodeLine{3131 \textcolor{preprocessor}{\#if defined(RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{3132 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{3133 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_APB1SMENR1\_RTCAPBSMEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3134 }
\DoxyCodeLine{3135 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_WWDGSMEN)}}
\DoxyCodeLine{3136 }
\DoxyCodeLine{3137 \textcolor{preprocessor}{\#if defined(SPI2)}}
\DoxyCodeLine{3138 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI2SMEN)}}
\DoxyCodeLine{3139 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3140 }
\DoxyCodeLine{3141 \textcolor{preprocessor}{\#if defined(SPI3)}}
\DoxyCodeLine{3142 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI3SMEN)}}
\DoxyCodeLine{3143 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3144 }
\DoxyCodeLine{3145 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART2SMEN)}}
\DoxyCodeLine{3146 }
\DoxyCodeLine{3147 \textcolor{preprocessor}{\#if defined(USART3)}}
\DoxyCodeLine{3148 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART3SMEN)}}
\DoxyCodeLine{3149 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USART3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3150 }
\DoxyCodeLine{3151 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{3152 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART4SMEN)}}
\DoxyCodeLine{3153 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3154 }
\DoxyCodeLine{3155 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{3156 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART5SMEN)}}
\DoxyCodeLine{3157 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3158 }
\DoxyCodeLine{3159 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C1SMEN)}}
\DoxyCodeLine{3160 }
\DoxyCodeLine{3161 \textcolor{preprocessor}{\#if defined(I2C2)}}
\DoxyCodeLine{3162 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C2SMEN)}}
\DoxyCodeLine{3163 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3164 }
\DoxyCodeLine{3165 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C3SMEN)}}
\DoxyCodeLine{3166 }
\DoxyCodeLine{3167 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{3168 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_I2C4SMEN)}}
\DoxyCodeLine{3169 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3170 }
\DoxyCodeLine{3171 \textcolor{preprocessor}{\#if defined(CRS)}}
\DoxyCodeLine{3172 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CRSSMEN)}}
\DoxyCodeLine{3173 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3174 }
\DoxyCodeLine{3175 \textcolor{preprocessor}{\#if defined(CAN1)}}
\DoxyCodeLine{3176 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CAN1SMEN)}}
\DoxyCodeLine{3177 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3178 }
\DoxyCodeLine{3179 \textcolor{preprocessor}{\#if defined(CAN2)}}
\DoxyCodeLine{3180 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CAN2SMEN)}}
\DoxyCodeLine{3181 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3182 }
\DoxyCodeLine{3183 \textcolor{preprocessor}{\#if defined(USB)}}
\DoxyCodeLine{3184 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USBFSSMEN)}}
\DoxyCodeLine{3185 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3186 }
\DoxyCodeLine{3187 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_PWRSMEN)}}
\DoxyCodeLine{3188 }
\DoxyCodeLine{3189 \textcolor{preprocessor}{\#if defined(DAC1)}}
\DoxyCodeLine{3190 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_DAC1SMEN)}}
\DoxyCodeLine{3191 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3192 }
\DoxyCodeLine{3193 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_OPAMPSMEN)}}
\DoxyCodeLine{3194 }
\DoxyCodeLine{3195 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_LPTIM1SMEN)}}
\DoxyCodeLine{3196 }
\DoxyCodeLine{3197 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE()  CLEAR\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_LPUART1SMEN)}}
\DoxyCodeLine{3198 }
\DoxyCodeLine{3199 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{3200 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_SWPMI1SMEN)}}
\DoxyCodeLine{3201 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3202 }
\DoxyCodeLine{3203 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_LPTIM2SMEN)}}
\DoxyCodeLine{3204 }
\DoxyCodeLine{3218 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SYSCFGSMEN)}}
\DoxyCodeLine{3219 }
\DoxyCodeLine{3220 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_APB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{3221 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{3222 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_APB2SMENR\_SDMMC1SMEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3223 }
\DoxyCodeLine{3224 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM1SMEN)}}
\DoxyCodeLine{3225 }
\DoxyCodeLine{3226 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SPI1SMEN)}}
\DoxyCodeLine{3227 }
\DoxyCodeLine{3228 \textcolor{preprocessor}{\#if defined(TIM8)}}
\DoxyCodeLine{3229 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM8SMEN)}}
\DoxyCodeLine{3230 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3231 }
\DoxyCodeLine{3232 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_USART1SMEN)}}
\DoxyCodeLine{3233 }
\DoxyCodeLine{3234 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM15SMEN)}}
\DoxyCodeLine{3235 }
\DoxyCodeLine{3236 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM16SMEN)}}
\DoxyCodeLine{3237 }
\DoxyCodeLine{3238 \textcolor{preprocessor}{\#if defined(TIM17)}}
\DoxyCodeLine{3239 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM17SMEN)}}
\DoxyCodeLine{3240 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM17 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3241 }
\DoxyCodeLine{3242 \textcolor{preprocessor}{\#if defined(SAI1)}}
\DoxyCodeLine{3243 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SAI1SMEN)}}
\DoxyCodeLine{3244 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3245 }
\DoxyCodeLine{3246 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{3247 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SAI2SMEN)}}
\DoxyCodeLine{3248 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3249 }
\DoxyCodeLine{3250 \textcolor{preprocessor}{\#if defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{3251 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_DFSDM1SMEN)}}
\DoxyCodeLine{3252 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Filter0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3253 }
\DoxyCodeLine{3254 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{3255 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_LTDCSMEN)}}
\DoxyCodeLine{3256 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3257 }
\DoxyCodeLine{3258 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{3259 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_DSISMEN)}}
\DoxyCodeLine{3260 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3261 }
\DoxyCodeLine{3262 }
\DoxyCodeLine{3263 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SYSCFGSMEN)}}
\DoxyCodeLine{3264 }
\DoxyCodeLine{3265 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_APB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{3266 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{3267 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_APB2SMENR\_SDMMC1SMEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3268 }
\DoxyCodeLine{3269 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM1SMEN)}}
\DoxyCodeLine{3270 }
\DoxyCodeLine{3271 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SPI1SMEN)}}
\DoxyCodeLine{3272 }
\DoxyCodeLine{3273 \textcolor{preprocessor}{\#if defined(TIM8)}}
\DoxyCodeLine{3274 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM8SMEN)}}
\DoxyCodeLine{3275 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3276 }
\DoxyCodeLine{3277 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_USART1SMEN)}}
\DoxyCodeLine{3278 }
\DoxyCodeLine{3279 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM15SMEN)}}
\DoxyCodeLine{3280 }
\DoxyCodeLine{3281 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM16SMEN)}}
\DoxyCodeLine{3282 }
\DoxyCodeLine{3283 \textcolor{preprocessor}{\#if defined(TIM17)}}
\DoxyCodeLine{3284 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM17SMEN)}}
\DoxyCodeLine{3285 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM17 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3286 }
\DoxyCodeLine{3287 \textcolor{preprocessor}{\#if defined(SAI1)}}
\DoxyCodeLine{3288 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SAI1SMEN)}}
\DoxyCodeLine{3289 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3290 }
\DoxyCodeLine{3291 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{3292 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SAI2SMEN)}}
\DoxyCodeLine{3293 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3294 }
\DoxyCodeLine{3295 \textcolor{preprocessor}{\#if defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{3296 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_DFSDM1SMEN)}}
\DoxyCodeLine{3297 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Filter0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3298 }
\DoxyCodeLine{3299 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{3300 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_LTDCSMEN)}}
\DoxyCodeLine{3301 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3302 }
\DoxyCodeLine{3303 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{3304 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_DSISMEN)}}
\DoxyCodeLine{3305 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3306 }
\DoxyCodeLine{3320 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA1SMEN) != 0U)}}
\DoxyCodeLine{3321 }
\DoxyCodeLine{3322 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA2SMEN) != 0U)}}
\DoxyCodeLine{3323 }
\DoxyCodeLine{3324 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{3325 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_SLEEP\_ENABLED() (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMAMUX1SMEN) != 0U)}}
\DoxyCodeLine{3326 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3327 }
\DoxyCodeLine{3328 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_FLASHSMEN) != 0U)}}
\DoxyCodeLine{3329 }
\DoxyCodeLine{3330 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_SRAM1SMEN) != 0U)}}
\DoxyCodeLine{3331 }
\DoxyCodeLine{3332 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_CRCSMEN) != 0U)}}
\DoxyCodeLine{3333 }
\DoxyCodeLine{3334 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TSC\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_TSCSMEN) != 0U)}}
\DoxyCodeLine{3335 }
\DoxyCodeLine{3336 \textcolor{preprocessor}{\#if defined(DMA2D)}}
\DoxyCodeLine{3337 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA2DSMEN) != 0U)}}
\DoxyCodeLine{3338 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMA2D */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3339 }
\DoxyCodeLine{3340 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{3341 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_SLEEP\_ENABLED()  (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_GFXMMUSMEN) != 0U)}}
\DoxyCodeLine{3342 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GFXMMU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3343 }
\DoxyCodeLine{3344 }
\DoxyCodeLine{3345 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA1SMEN) == 0U)}}
\DoxyCodeLine{3346 }
\DoxyCodeLine{3347 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA2SMEN) == 0U)}}
\DoxyCodeLine{3348 }
\DoxyCodeLine{3349 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{3350 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_SLEEP\_DISABLED() (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMAMUX1SMEN) == 0U)}}
\DoxyCodeLine{3351 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3352 }
\DoxyCodeLine{3353 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_FLASHSMEN) == 0U)}}
\DoxyCodeLine{3354 }
\DoxyCodeLine{3355 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_SRAM1SMEN) == 0U)}}
\DoxyCodeLine{3356 }
\DoxyCodeLine{3357 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_CRCSMEN) == 0U)}}
\DoxyCodeLine{3358 }
\DoxyCodeLine{3359 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TSC\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_TSCSMEN) == 0U)}}
\DoxyCodeLine{3360 }
\DoxyCodeLine{3361 \textcolor{preprocessor}{\#if defined(DMA2D)}}
\DoxyCodeLine{3362 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA2DSMEN) == 0U)}}
\DoxyCodeLine{3363 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMA2D */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3364 }
\DoxyCodeLine{3365 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{3366 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_SLEEP\_DISABLED() (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_GFXMMUSMEN) == 0U)}}
\DoxyCodeLine{3367 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GFXMMU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3368 }
\DoxyCodeLine{3382 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOASMEN) != 0U)}}
\DoxyCodeLine{3383 }
\DoxyCodeLine{3384 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOBSMEN) != 0U)}}
\DoxyCodeLine{3385 }
\DoxyCodeLine{3386 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOCSMEN) != 0U)}}
\DoxyCodeLine{3387 }
\DoxyCodeLine{3388 \textcolor{preprocessor}{\#if defined(GPIOD)}}
\DoxyCodeLine{3389 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIODSMEN) != 0U)}}
\DoxyCodeLine{3390 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3391 }
\DoxyCodeLine{3392 \textcolor{preprocessor}{\#if defined(GPIOE)}}
\DoxyCodeLine{3393 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOESMEN) != 0U)}}
\DoxyCodeLine{3394 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3395 }
\DoxyCodeLine{3396 \textcolor{preprocessor}{\#if defined(GPIOF)}}
\DoxyCodeLine{3397 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOFSMEN) != 0U)}}
\DoxyCodeLine{3398 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3399 }
\DoxyCodeLine{3400 \textcolor{preprocessor}{\#if defined(GPIOG)}}
\DoxyCodeLine{3401 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOGSMEN) != 0U)}}
\DoxyCodeLine{3402 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3403 }
\DoxyCodeLine{3404 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOHSMEN) != 0U)}}
\DoxyCodeLine{3405 }
\DoxyCodeLine{3406 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{3407 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOISMEN) != 0U)}}
\DoxyCodeLine{3408 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3409 }
\DoxyCodeLine{3410 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SRAM2SMEN) != 0U)}}
\DoxyCodeLine{3411 }
\DoxyCodeLine{3412 \textcolor{preprocessor}{\#if defined(SRAM3)}}
\DoxyCodeLine{3413 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM3\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SRAM3SMEN) != 0U)}}
\DoxyCodeLine{3414 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SRAM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3415 }
\DoxyCodeLine{3416 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS)}}
\DoxyCodeLine{3417 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_ENABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_OTGFSSMEN) != 0U)}}
\DoxyCodeLine{3418 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3419 }
\DoxyCodeLine{3420 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_ADCSMEN) != 0U)}}
\DoxyCodeLine{3421 }
\DoxyCodeLine{3422 \textcolor{preprocessor}{\#if defined(DCMI)}}
\DoxyCodeLine{3423 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DCMISMEN) != 0U)}}
\DoxyCodeLine{3424 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3425 }
\DoxyCodeLine{3426 \textcolor{preprocessor}{\#if defined(PKA)}}
\DoxyCodeLine{3427 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PKA\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_PKASMEN) != 0U)}}
\DoxyCodeLine{3428 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* PKA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3429 }
\DoxyCodeLine{3430 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{3431 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_AESSMEN) != 0U)}}
\DoxyCodeLine{3432 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3433 }
\DoxyCodeLine{3434 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{3435 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_HASHSMEN) != 0U)}}
\DoxyCodeLine{3436 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3437 }
\DoxyCodeLine{3438 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_RNGSMEN) != 0U)}}
\DoxyCodeLine{3439 }
\DoxyCodeLine{3440 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{3441 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPIM\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_OSPIMSMEN) != 0U)}}
\DoxyCodeLine{3442 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPIM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3443 }
\DoxyCodeLine{3444 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_AHB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{3445 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_ENABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SDMMC1SMEN) != 0U)}}
\DoxyCodeLine{3446 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_AHB2SMENR\_SDMMC1SMEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3447 }
\DoxyCodeLine{3448 \textcolor{preprocessor}{\#if defined(SDMMC2)}}
\DoxyCodeLine{3449 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_SLEEP\_ENABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SDMMC2SMEN) != 0U)}}
\DoxyCodeLine{3450 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3451 }
\DoxyCodeLine{3452 }
\DoxyCodeLine{3453 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOASMEN) == 0U)}}
\DoxyCodeLine{3454 }
\DoxyCodeLine{3455 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOBSMEN) == 0U)}}
\DoxyCodeLine{3456 }
\DoxyCodeLine{3457 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOCSMEN) == 0U)}}
\DoxyCodeLine{3458 }
\DoxyCodeLine{3459 \textcolor{preprocessor}{\#if defined(GPIOD)}}
\DoxyCodeLine{3460 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIODSMEN) == 0U)}}
\DoxyCodeLine{3461 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3462 }
\DoxyCodeLine{3463 \textcolor{preprocessor}{\#if defined(GPIOE)}}
\DoxyCodeLine{3464 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOESMEN) == 0U)}}
\DoxyCodeLine{3465 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3466 }
\DoxyCodeLine{3467 \textcolor{preprocessor}{\#if defined(GPIOF)}}
\DoxyCodeLine{3468 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOFSMEN) == 0U)}}
\DoxyCodeLine{3469 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3470 }
\DoxyCodeLine{3471 \textcolor{preprocessor}{\#if defined(GPIOG)}}
\DoxyCodeLine{3472 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOGSMEN) == 0U)}}
\DoxyCodeLine{3473 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3474 }
\DoxyCodeLine{3475 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOHSMEN) == 0U)}}
\DoxyCodeLine{3476 }
\DoxyCodeLine{3477 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{3478 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOISMEN) == 0U)}}
\DoxyCodeLine{3479 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3480 }
\DoxyCodeLine{3481 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SRAM2SMEN) == 0U)}}
\DoxyCodeLine{3482 }
\DoxyCodeLine{3483 \textcolor{preprocessor}{\#if defined(SRAM3)}}
\DoxyCodeLine{3484 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM3\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SRAM3SMEN) == 0U)}}
\DoxyCodeLine{3485 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SRAM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3486 }
\DoxyCodeLine{3487 \textcolor{preprocessor}{\#if defined(USB\_OTG\_FS)}}
\DoxyCodeLine{3488 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_DISABLED() (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_OTGFSSMEN) == 0U)}}
\DoxyCodeLine{3489 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3490 }
\DoxyCodeLine{3491 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_ADCSMEN) == 0U)}}
\DoxyCodeLine{3492 }
\DoxyCodeLine{3493 \textcolor{preprocessor}{\#if defined(DCMI)}}
\DoxyCodeLine{3494 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DCMISMEN) == 0U)}}
\DoxyCodeLine{3495 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3496 }
\DoxyCodeLine{3497 \textcolor{preprocessor}{\#if defined(PKA)}}
\DoxyCodeLine{3498 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PKA\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_PKASMEN) == 0U)}}
\DoxyCodeLine{3499 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* PKA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3500 }
\DoxyCodeLine{3501 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{3502 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_AESSMEN) == 0U)}}
\DoxyCodeLine{3503 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3504 }
\DoxyCodeLine{3505 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{3506 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_HASHSMEN) == 0U)}}
\DoxyCodeLine{3507 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3508 }
\DoxyCodeLine{3509 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_RNGSMEN) == 0U)}}
\DoxyCodeLine{3510 }
\DoxyCodeLine{3511 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{3512 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPIM\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_OSPIMSMEN) == 0U)}}
\DoxyCodeLine{3513 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPIM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3514 }
\DoxyCodeLine{3515 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_AHB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{3516 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_DISABLED() (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SDMMC1SMEN) == 0U)}}
\DoxyCodeLine{3517 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_AHB2SMENR\_SDMMC1SMEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3518 }
\DoxyCodeLine{3519 \textcolor{preprocessor}{\#if defined(SDMMC2)}}
\DoxyCodeLine{3520 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_SLEEP\_DISABLED() (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SDMMC2SMEN) == 0U)}}
\DoxyCodeLine{3521 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3522 }
\DoxyCodeLine{3536 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{3537 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_QSPISMEN) != 0U)}}
\DoxyCodeLine{3538 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3539 }
\DoxyCodeLine{3540 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{3541 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_OSPI1SMEN) != 0U)}}
\DoxyCodeLine{3542 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3543 }
\DoxyCodeLine{3544 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{3545 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_OSPI2SMEN) != 0U)}}
\DoxyCodeLine{3546 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3547 }
\DoxyCodeLine{3548 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{3549 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_FMCSMEN) != 0U)}}
\DoxyCodeLine{3550 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3551 }
\DoxyCodeLine{3552 }
\DoxyCodeLine{3553 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{3554 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_QSPISMEN) == 0U)}}
\DoxyCodeLine{3555 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3556 }
\DoxyCodeLine{3557 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{3558 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_OSPI1SMEN) == 0U)}}
\DoxyCodeLine{3559 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3560 }
\DoxyCodeLine{3561 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{3562 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_OSPI2SMEN) == 0U)}}
\DoxyCodeLine{3563 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3564 }
\DoxyCodeLine{3565 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{3566 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_FMCSMEN) == 0U)}}
\DoxyCodeLine{3567 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3568 }
\DoxyCodeLine{3582 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM2SMEN) != 0U)}}
\DoxyCodeLine{3583 }
\DoxyCodeLine{3584 \textcolor{preprocessor}{\#if defined(TIM3)}}
\DoxyCodeLine{3585 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM3SMEN) != 0U)}}
\DoxyCodeLine{3586 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3587 }
\DoxyCodeLine{3588 \textcolor{preprocessor}{\#if defined(TIM4)}}
\DoxyCodeLine{3589 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM4SMEN) != 0U)}}
\DoxyCodeLine{3590 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3591 }
\DoxyCodeLine{3592 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{3593 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM5SMEN) != 0U)}}
\DoxyCodeLine{3594 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3595 }
\DoxyCodeLine{3596 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM6SMEN) != 0U)}}
\DoxyCodeLine{3597 }
\DoxyCodeLine{3598 \textcolor{preprocessor}{\#if defined(TIM7)}}
\DoxyCodeLine{3599 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM7SMEN) != 0U)}}
\DoxyCodeLine{3600 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3601 }
\DoxyCodeLine{3602 \textcolor{preprocessor}{\#if defined(LCD)}}
\DoxyCodeLine{3603 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LCD\_IS\_CLK\_SLEEP\_ENABLED()       (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_LCDSMEN) != 0U)}}
\DoxyCodeLine{3604 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LCD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3605 }
\DoxyCodeLine{3606 \textcolor{preprocessor}{\#if defined(RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{3607 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_RTCAPBSMEN) != 0U)}}
\DoxyCodeLine{3608 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_APB1SMENR1\_RTCAPBSMEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3609 }
\DoxyCodeLine{3610 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_WWDGSMEN) != 0U)}}
\DoxyCodeLine{3611 }
\DoxyCodeLine{3612 \textcolor{preprocessor}{\#if defined(SPI2)}}
\DoxyCodeLine{3613 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI2SMEN) != 0U)}}
\DoxyCodeLine{3614 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3615 }
\DoxyCodeLine{3616 \textcolor{preprocessor}{\#if defined(SPI3)}}
\DoxyCodeLine{3617 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI3SMEN) != 0U)}}
\DoxyCodeLine{3618 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3619 }
\DoxyCodeLine{3620 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART2SMEN) != 0U)}}
\DoxyCodeLine{3621 }
\DoxyCodeLine{3622 \textcolor{preprocessor}{\#if defined(USART3)}}
\DoxyCodeLine{3623 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART3SMEN) != 0U)}}
\DoxyCodeLine{3624 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USART3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3625 }
\DoxyCodeLine{3626 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{3627 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART4SMEN) != 0U)}}
\DoxyCodeLine{3628 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3629 }
\DoxyCodeLine{3630 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{3631 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART5SMEN) != 0U)}}
\DoxyCodeLine{3632 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3633 }
\DoxyCodeLine{3634 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C1SMEN) != 0U)}}
\DoxyCodeLine{3635 }
\DoxyCodeLine{3636 \textcolor{preprocessor}{\#if defined(I2C2)}}
\DoxyCodeLine{3637 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C2SMEN) != 0U)}}
\DoxyCodeLine{3638 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3639 }
\DoxyCodeLine{3640 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C3SMEN) != 0U)}}
\DoxyCodeLine{3641 }
\DoxyCodeLine{3642 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{3643 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_I2C4SMEN) != 0U)}}
\DoxyCodeLine{3644 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3645 }
\DoxyCodeLine{3646 \textcolor{preprocessor}{\#if defined(CRS)}}
\DoxyCodeLine{3647 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_IS\_CLK\_SLEEP\_ENABLED()       (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CRSSMEN) != 0U)}}
\DoxyCodeLine{3648 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3649 }
\DoxyCodeLine{3650 \textcolor{preprocessor}{\#if defined(CAN1)}}
\DoxyCodeLine{3651 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CAN1SMEN) != 0U)}}
\DoxyCodeLine{3652 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3653 }
\DoxyCodeLine{3654 \textcolor{preprocessor}{\#if defined(CAN2)}}
\DoxyCodeLine{3655 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CAN2SMEN) != 0U)}}
\DoxyCodeLine{3656 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3657 }
\DoxyCodeLine{3658 \textcolor{preprocessor}{\#if defined(USB)}}
\DoxyCodeLine{3659 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_IS\_CLK\_SLEEP\_ENABLED()       (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USBFSSMEN) != 0U)}}
\DoxyCodeLine{3660 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3661 }
\DoxyCodeLine{3662 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_IS\_CLK\_SLEEP\_ENABLED()       (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_PWRSMEN) != 0U)}}
\DoxyCodeLine{3663 }
\DoxyCodeLine{3664 \textcolor{preprocessor}{\#if defined(DAC1)}}
\DoxyCodeLine{3665 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_DAC1SMEN) != 0U)}}
\DoxyCodeLine{3666 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3667 }
\DoxyCodeLine{3668 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_OPAMPSMEN) != 0U)}}
\DoxyCodeLine{3669 }
\DoxyCodeLine{3670 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_LPTIM1SMEN) != 0U)}}
\DoxyCodeLine{3671 }
\DoxyCodeLine{3672 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_LPUART1SMEN) != 0U)}}
\DoxyCodeLine{3673 }
\DoxyCodeLine{3674 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{3675 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_SWPMI1SMEN) != 0U)}}
\DoxyCodeLine{3676 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3677 }
\DoxyCodeLine{3678 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_LPTIM2SMEN) != 0U)}}
\DoxyCodeLine{3679 }
\DoxyCodeLine{3680 }
\DoxyCodeLine{3681 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM2SMEN) == 0U)}}
\DoxyCodeLine{3682 }
\DoxyCodeLine{3683 \textcolor{preprocessor}{\#if defined(TIM3)}}
\DoxyCodeLine{3684 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM3SMEN) == 0U)}}
\DoxyCodeLine{3685 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3686 }
\DoxyCodeLine{3687 \textcolor{preprocessor}{\#if defined(TIM4)}}
\DoxyCodeLine{3688 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM4SMEN) == 0U)}}
\DoxyCodeLine{3689 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3690 }
\DoxyCodeLine{3691 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{3692 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM5SMEN) == 0U)}}
\DoxyCodeLine{3693 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3694 }
\DoxyCodeLine{3695 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM6SMEN) == 0U)}}
\DoxyCodeLine{3696 }
\DoxyCodeLine{3697 \textcolor{preprocessor}{\#if defined(TIM7)}}
\DoxyCodeLine{3698 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM7SMEN) == 0U)}}
\DoxyCodeLine{3699 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3700 }
\DoxyCodeLine{3701 \textcolor{preprocessor}{\#if defined(LCD)}}
\DoxyCodeLine{3702 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LCD\_IS\_CLK\_SLEEP\_DISABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_LCDSMEN) == 0U)}}
\DoxyCodeLine{3703 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LCD */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3704 }
\DoxyCodeLine{3705 \textcolor{preprocessor}{\#if defined(RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{3706 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_RTCAPBSMEN) == 0U)}}
\DoxyCodeLine{3707 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_APB1SMENR1\_RTCAPBSMEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3708 }
\DoxyCodeLine{3709 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_WWDGSMEN) == 0U)}}
\DoxyCodeLine{3710 }
\DoxyCodeLine{3711 \textcolor{preprocessor}{\#if defined(SPI2)}}
\DoxyCodeLine{3712 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI2SMEN) == 0U)}}
\DoxyCodeLine{3713 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3714 }
\DoxyCodeLine{3715 \textcolor{preprocessor}{\#if defined(SPI3)}}
\DoxyCodeLine{3716 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI3SMEN) == 0U)}}
\DoxyCodeLine{3717 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3718 }
\DoxyCodeLine{3719 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART2SMEN) == 0U)}}
\DoxyCodeLine{3720 }
\DoxyCodeLine{3721 \textcolor{preprocessor}{\#if defined(USART3)}}
\DoxyCodeLine{3722 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART3SMEN) == 0U)}}
\DoxyCodeLine{3723 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USART3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3724 }
\DoxyCodeLine{3725 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{3726 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART4SMEN) == 0U)}}
\DoxyCodeLine{3727 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3728 }
\DoxyCodeLine{3729 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{3730 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART5SMEN) == 0U)}}
\DoxyCodeLine{3731 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3732 }
\DoxyCodeLine{3733 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C1SMEN) == 0U)}}
\DoxyCodeLine{3734 }
\DoxyCodeLine{3735 \textcolor{preprocessor}{\#if defined(I2C2)}}
\DoxyCodeLine{3736 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C2SMEN) == 0U)}}
\DoxyCodeLine{3737 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3738 }
\DoxyCodeLine{3739 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C3SMEN) == 0U)}}
\DoxyCodeLine{3740 }
\DoxyCodeLine{3741 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{3742 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_I2C4SMEN) == 0U)}}
\DoxyCodeLine{3743 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3744 }
\DoxyCodeLine{3745 \textcolor{preprocessor}{\#if defined(CRS)}}
\DoxyCodeLine{3746 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_IS\_CLK\_SLEEP\_DISABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CRSSMEN) == 0U)}}
\DoxyCodeLine{3747 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3748 }
\DoxyCodeLine{3749 \textcolor{preprocessor}{\#if defined(CAN1)}}
\DoxyCodeLine{3750 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CAN1SMEN) == 0U)}}
\DoxyCodeLine{3751 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3752 }
\DoxyCodeLine{3753 \textcolor{preprocessor}{\#if defined(CAN2)}}
\DoxyCodeLine{3754 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CAN2\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CAN2SMEN) == 0U)}}
\DoxyCodeLine{3755 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CAN2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3756 }
\DoxyCodeLine{3757 \textcolor{preprocessor}{\#if defined(USB)}}
\DoxyCodeLine{3758 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_IS\_CLK\_SLEEP\_DISABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USBFSSMEN) == 0U)}}
\DoxyCodeLine{3759 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3760 }
\DoxyCodeLine{3761 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_IS\_CLK\_SLEEP\_DISABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_PWRSMEN) == 0U)}}
\DoxyCodeLine{3762 }
\DoxyCodeLine{3763 \textcolor{preprocessor}{\#if defined(DAC1)}}
\DoxyCodeLine{3764 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_DAC1SMEN) == 0U)}}
\DoxyCodeLine{3765 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3766 }
\DoxyCodeLine{3767 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_OPAMPSMEN) == 0U)}}
\DoxyCodeLine{3768 }
\DoxyCodeLine{3769 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_LPTIM1SMEN) == 0U)}}
\DoxyCodeLine{3770 }
\DoxyCodeLine{3771 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_LPUART1SMEN) == 0U)}}
\DoxyCodeLine{3772 }
\DoxyCodeLine{3773 \textcolor{preprocessor}{\#if defined(SWPMI1)}}
\DoxyCodeLine{3774 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_SWPMI1SMEN) == 0U)}}
\DoxyCodeLine{3775 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SWPMI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3776 }
\DoxyCodeLine{3777 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_LPTIM2SMEN) == 0U)}}
\DoxyCodeLine{3778 }
\DoxyCodeLine{3792 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SYSCFGSMEN) != 0U)}}
\DoxyCodeLine{3793 }
\DoxyCodeLine{3794 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_APB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{3795 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SDMMC1SMEN) != 0U)}}
\DoxyCodeLine{3796 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_APB2SMENR\_SDMMC1SMEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3797 }
\DoxyCodeLine{3798 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM1SMEN) != 0U)}}
\DoxyCodeLine{3799 }
\DoxyCodeLine{3800 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SPI1SMEN) != 0U)}}
\DoxyCodeLine{3801 }
\DoxyCodeLine{3802 \textcolor{preprocessor}{\#if defined(TIM8)}}
\DoxyCodeLine{3803 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM8SMEN) != 0U)}}
\DoxyCodeLine{3804 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3805 }
\DoxyCodeLine{3806 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_USART1SMEN) != 0U)}}
\DoxyCodeLine{3807 }
\DoxyCodeLine{3808 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM15SMEN) != 0U)}}
\DoxyCodeLine{3809 }
\DoxyCodeLine{3810 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM16SMEN) != 0U)}}
\DoxyCodeLine{3811 }
\DoxyCodeLine{3812 \textcolor{preprocessor}{\#if defined(TIM17)}}
\DoxyCodeLine{3813 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM17SMEN) != 0U)}}
\DoxyCodeLine{3814 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM17 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3815 }
\DoxyCodeLine{3816 \textcolor{preprocessor}{\#if defined(SAI1)}}
\DoxyCodeLine{3817 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SAI1SMEN) != 0U)}}
\DoxyCodeLine{3818 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3819 }
\DoxyCodeLine{3820 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{3821 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SAI2SMEN) != 0U)}}
\DoxyCodeLine{3822 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3823 }
\DoxyCodeLine{3824 \textcolor{preprocessor}{\#if defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{3825 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_DFSDM1SMEN) != 0U)}}
\DoxyCodeLine{3826 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Filter0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3827 }
\DoxyCodeLine{3828 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{3829 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_LTDCSMEN) != 0U)}}
\DoxyCodeLine{3830 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3831 }
\DoxyCodeLine{3832 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{3833 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_IS\_CLK\_SLEEP\_ENABLED()       (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_DSISMEN) != 0U)}}
\DoxyCodeLine{3834 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3835 }
\DoxyCodeLine{3836 }
\DoxyCodeLine{3837 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SYSCFGSMEN) == 0U)}}
\DoxyCodeLine{3838 }
\DoxyCodeLine{3839 \textcolor{preprocessor}{\#if defined(SDMMC1) \&\& defined(RCC\_APB2SMENR\_SDMMC1SMEN)}}
\DoxyCodeLine{3840 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SDMMC1SMEN) == 0U)}}
\DoxyCodeLine{3841 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SDMMC1 \&\& RCC\_APB2SMENR\_SDMMC1SMEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3842 }
\DoxyCodeLine{3843 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM1SMEN) == 0U)}}
\DoxyCodeLine{3844 }
\DoxyCodeLine{3845 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SPI1SMEN) == 0U)}}
\DoxyCodeLine{3846 }
\DoxyCodeLine{3847 \textcolor{preprocessor}{\#if defined(TIM8)}}
\DoxyCodeLine{3848 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM8SMEN) == 0U)}}
\DoxyCodeLine{3849 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3850 }
\DoxyCodeLine{3851 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_USART1SMEN) == 0U)}}
\DoxyCodeLine{3852 }
\DoxyCodeLine{3853 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM15SMEN) == 0U)}}
\DoxyCodeLine{3854 }
\DoxyCodeLine{3855 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM16SMEN) == 0U)}}
\DoxyCodeLine{3856 }
\DoxyCodeLine{3857 \textcolor{preprocessor}{\#if defined(TIM17)}}
\DoxyCodeLine{3858 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM17SMEN) == 0U)}}
\DoxyCodeLine{3859 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM17 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3860 }
\DoxyCodeLine{3861 \textcolor{preprocessor}{\#if defined(SAI1)}}
\DoxyCodeLine{3862 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SAI1SMEN) == 0U)}}
\DoxyCodeLine{3863 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3864 }
\DoxyCodeLine{3865 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{3866 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SAI2SMEN) == 0U)}}
\DoxyCodeLine{3867 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3868 }
\DoxyCodeLine{3869 \textcolor{preprocessor}{\#if defined(DFSDM1\_Filter0)}}
\DoxyCodeLine{3870 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_DFSDM1SMEN) == 0U)}}
\DoxyCodeLine{3871 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Filter0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3872 }
\DoxyCodeLine{3873 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{3874 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_LTDCSMEN) == 0U)}}
\DoxyCodeLine{3875 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3876 }
\DoxyCodeLine{3877 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{3878 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_IS\_CLK\_SLEEP\_DISABLED()      (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_DSISMEN) == 0U)}}
\DoxyCodeLine{3879 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3880 }
\DoxyCodeLine{3895 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BACKUPRESET\_FORCE()   SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{3896 }
\DoxyCodeLine{3897 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BACKUPRESET\_RELEASE() CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{3898 }
\DoxyCodeLine{3915 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_ENABLE()         SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{3916 }
\DoxyCodeLine{3917 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_DISABLE()        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{3918 }
\DoxyCodeLine{3939 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_ENABLE()  SET\_BIT(RCC-\/>CR, RCC\_CR\_HSION)}}
\DoxyCodeLine{3940 }
\DoxyCodeLine{3941 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_DISABLE() CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSION)}}
\DoxyCodeLine{3942 }
\DoxyCodeLine{3952 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST(\_\_HSICALIBRATIONVALUE\_\_) \(\backslash\)}}
\DoxyCodeLine{3953 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>ICSCR, RCC\_ICSCR\_HSITRIM, (\_\_HSICALIBRATIONVALUE\_\_) << RCC\_ICSCR\_HSITRIM\_Pos)}}
\DoxyCodeLine{3954 }
\DoxyCodeLine{3962 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSIAUTOMATIC\_START\_ENABLE()   SET\_BIT(RCC-\/>CR, RCC\_CR\_HSIASFS)}}
\DoxyCodeLine{3963 }
\DoxyCodeLine{3964 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSIAUTOMATIC\_START\_DISABLE()  CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSIASFS)}}
\DoxyCodeLine{3965 }
\DoxyCodeLine{3975 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSISTOP\_ENABLE()     SET\_BIT(RCC-\/>CR, RCC\_CR\_HSIKERON)}}
\DoxyCodeLine{3976 }
\DoxyCodeLine{3977 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSISTOP\_DISABLE()    CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSIKERON)}}
\DoxyCodeLine{3978 }
\DoxyCodeLine{3996 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MSI\_ENABLE()  SET\_BIT(RCC-\/>CR, RCC\_CR\_MSION)}}
\DoxyCodeLine{3997 }
\DoxyCodeLine{3998 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MSI\_DISABLE() CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_MSION)}}
\DoxyCodeLine{3999 }
\DoxyCodeLine{4010 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MSI\_CALIBRATIONVALUE\_ADJUST(\_\_MSICALIBRATIONVALUE\_\_) \(\backslash\)}}
\DoxyCodeLine{4011 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>ICSCR, RCC\_ICSCR\_MSITRIM, (\_\_MSICALIBRATIONVALUE\_\_) << RCC\_ICSCR\_MSITRIM\_Pos)}}
\DoxyCodeLine{4012 }
\DoxyCodeLine{4039 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MSI\_RANGE\_CONFIG(\_\_MSIRANGEVALUE\_\_) \(\backslash\)}}
\DoxyCodeLine{4040 \textcolor{preprocessor}{                  do \{                                                         \(\backslash\)}}
\DoxyCodeLine{4041 \textcolor{preprocessor}{                    SET\_BIT(RCC-\/>CR, RCC\_CR\_MSIRGSEL);                         \(\backslash\)}}
\DoxyCodeLine{4042 \textcolor{preprocessor}{                    MODIFY\_REG(RCC-\/>CR, RCC\_CR\_MSIRANGE, (\_\_MSIRANGEVALUE\_\_)); \(\backslash\)}}
\DoxyCodeLine{4043 \textcolor{preprocessor}{                  \} while(0)}}
\DoxyCodeLine{4044 }
\DoxyCodeLine{4056 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MSI\_STANDBY\_RANGE\_CONFIG(\_\_MSIRANGEVALUE\_\_) \(\backslash\)}}
\DoxyCodeLine{4057 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CSR, RCC\_CSR\_MSISRANGE, (\_\_MSIRANGEVALUE\_\_) << 4U)}}
\DoxyCodeLine{4058 }
\DoxyCodeLine{4075 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_MSI\_RANGE()                                              \(\backslash\)}}
\DoxyCodeLine{4076 \textcolor{preprocessor}{                  ((READ\_BIT(RCC-\/>CR, RCC\_CR\_MSIRGSEL) != 0U) ?             \(\backslash\)}}
\DoxyCodeLine{4077 \textcolor{preprocessor}{                   READ\_BIT(RCC-\/>CR, RCC\_CR\_MSIRANGE) :                        \(\backslash\)}}
\DoxyCodeLine{4078 \textcolor{preprocessor}{                   (READ\_BIT(RCC-\/>CSR, RCC\_CSR\_MSISRANGE) >> 4U))}}
\DoxyCodeLine{4079 }
\DoxyCodeLine{4089 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSI\_ENABLE()         SET\_BIT(RCC-\/>CSR, RCC\_CSR\_LSION)}}
\DoxyCodeLine{4090 }
\DoxyCodeLine{4091 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSI\_DISABLE()        CLEAR\_BIT(RCC-\/>CSR, RCC\_CSR\_LSION)}}
\DoxyCodeLine{4092 }
\DoxyCodeLine{4116 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSE\_CONFIG(\_\_STATE\_\_)                      \(\backslash\)}}
\DoxyCodeLine{4117 \textcolor{preprocessor}{                    do \{                                     \(\backslash\)}}
\DoxyCodeLine{4118 \textcolor{preprocessor}{                      if((\_\_STATE\_\_) == RCC\_HSE\_ON)          \(\backslash\)}}
\DoxyCodeLine{4119 \textcolor{preprocessor}{                      \{                                      \(\backslash\)}}
\DoxyCodeLine{4120 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);      \(\backslash\)}}
\DoxyCodeLine{4121 \textcolor{preprocessor}{                      \}                                      \(\backslash\)}}
\DoxyCodeLine{4122 \textcolor{preprocessor}{                      else if((\_\_STATE\_\_) == RCC\_HSE\_BYPASS) \(\backslash\)}}
\DoxyCodeLine{4123 \textcolor{preprocessor}{                      \{                                      \(\backslash\)}}
\DoxyCodeLine{4124 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEBYP);     \(\backslash\)}}
\DoxyCodeLine{4125 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);      \(\backslash\)}}
\DoxyCodeLine{4126 \textcolor{preprocessor}{                      \}                                      \(\backslash\)}}
\DoxyCodeLine{4127 \textcolor{preprocessor}{                      else                                   \(\backslash\)}}
\DoxyCodeLine{4128 \textcolor{preprocessor}{                      \{                                      \(\backslash\)}}
\DoxyCodeLine{4129 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);    \(\backslash\)}}
\DoxyCodeLine{4130 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEBYP);   \(\backslash\)}}
\DoxyCodeLine{4131 \textcolor{preprocessor}{                      \}                                      \(\backslash\)}}
\DoxyCodeLine{4132 \textcolor{preprocessor}{                    \} while(0)}}
\DoxyCodeLine{4133 }
\DoxyCodeLine{4154 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSE\_CONFIG(\_\_STATE\_\_)                        \(\backslash\)}}
\DoxyCodeLine{4155 \textcolor{preprocessor}{                    do \{                                       \(\backslash\)}}
\DoxyCodeLine{4156 \textcolor{preprocessor}{                      if((\_\_STATE\_\_) == RCC\_LSE\_ON)            \(\backslash\)}}
\DoxyCodeLine{4157 \textcolor{preprocessor}{                      \{                                        \(\backslash\)}}
\DoxyCodeLine{4158 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);    \(\backslash\)}}
\DoxyCodeLine{4159 \textcolor{preprocessor}{                      \}                                        \(\backslash\)}}
\DoxyCodeLine{4160 \textcolor{preprocessor}{                      else if((\_\_STATE\_\_) == RCC\_LSE\_BYPASS)   \(\backslash\)}}
\DoxyCodeLine{4161 \textcolor{preprocessor}{                      \{                                        \(\backslash\)}}
\DoxyCodeLine{4162 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP);   \(\backslash\)}}
\DoxyCodeLine{4163 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);    \(\backslash\)}}
\DoxyCodeLine{4164 \textcolor{preprocessor}{                      \}                                        \(\backslash\)}}
\DoxyCodeLine{4165 \textcolor{preprocessor}{                      else                                     \(\backslash\)}}
\DoxyCodeLine{4166 \textcolor{preprocessor}{                      \{                                        \(\backslash\)}}
\DoxyCodeLine{4167 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);  \(\backslash\)}}
\DoxyCodeLine{4168 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP); \(\backslash\)}}
\DoxyCodeLine{4169 \textcolor{preprocessor}{                      \}                                        \(\backslash\)}}
\DoxyCodeLine{4170 \textcolor{preprocessor}{                    \} while(0)}}
\DoxyCodeLine{4171 }
\DoxyCodeLine{4172 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{4173 }
\DoxyCodeLine{4181 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI48\_ENABLE()  SET\_BIT(RCC-\/>CRRCR, RCC\_CRRCR\_HSI48ON)}}
\DoxyCodeLine{4182 }
\DoxyCodeLine{4183 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI48\_DISABLE() CLEAR\_BIT(RCC-\/>CRRCR, RCC\_CRRCR\_HSI48ON)}}
\DoxyCodeLine{4184 }
\DoxyCodeLine{4185 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4186 }
\DoxyCodeLine{4211 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CONFIG(\_\_RTC\_CLKSOURCE\_\_)  \(\backslash\)}}
\DoxyCodeLine{4212 \textcolor{preprocessor}{                  MODIFY\_REG( RCC-\/>BDCR, RCC\_BDCR\_RTCSEL, (\_\_RTC\_CLKSOURCE\_\_))}}
\DoxyCodeLine{4213 }
\DoxyCodeLine{4214 }
\DoxyCodeLine{4222 \textcolor{preprocessor}{\#define  \_\_HAL\_RCC\_GET\_RTC\_SOURCE() (READ\_BIT(RCC-\/>BDCR, RCC\_BDCR\_RTCSEL))}}
\DoxyCodeLine{4223 }
\DoxyCodeLine{4232 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_ENABLE()         SET\_BIT(RCC-\/>CR, RCC\_CR\_PLLON)}}
\DoxyCodeLine{4233 }
\DoxyCodeLine{4234 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_DISABLE()        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_PLLON)}}
\DoxyCodeLine{4235 }
\DoxyCodeLine{4248 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG(\_\_PLLSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{4249 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLLSRC, (\_\_PLLSOURCE\_\_))}}
\DoxyCodeLine{4250 }
\DoxyCodeLine{4262 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_PLLM\_CONFIG(\_\_PLLM\_\_) \(\backslash\)}}
\DoxyCodeLine{4263 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLLM, ((\_\_PLLM\_\_) -\/ 1) << 4U)}}
\DoxyCodeLine{4264 }
\DoxyCodeLine{4304 \textcolor{preprocessor}{\#if defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{4305 }
\DoxyCodeLine{4306 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_CONFIG(\_\_PLLSOURCE\_\_, \_\_PLLM\_\_, \_\_PLLN\_\_, \_\_PLLP\_\_, \_\_PLLQ\_\_,\_\_PLLR\_\_ ) \(\backslash\)}}
\DoxyCodeLine{4307 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>PLLCFGR, \(\backslash\)}}
\DoxyCodeLine{4308 \textcolor{preprocessor}{                             (RCC\_PLLCFGR\_PLLSRC | RCC\_PLLCFGR\_PLLM | RCC\_PLLCFGR\_PLLN | \(\backslash\)}}
\DoxyCodeLine{4309 \textcolor{preprocessor}{                              RCC\_PLLCFGR\_PLLQ | RCC\_PLLCFGR\_PLLR | RCC\_PLLCFGR\_PLLP | RCC\_PLLCFGR\_PLLPDIV), \(\backslash\)}}
\DoxyCodeLine{4310 \textcolor{preprocessor}{                             ((\_\_PLLSOURCE\_\_) | \(\backslash\)}}
\DoxyCodeLine{4311 \textcolor{preprocessor}{                              (((\_\_PLLM\_\_) -\/ 1U) << RCC\_PLLCFGR\_PLLM\_Pos) | \(\backslash\)}}
\DoxyCodeLine{4312 \textcolor{preprocessor}{                              ((\_\_PLLN\_\_) << RCC\_PLLCFGR\_PLLN\_Pos) | \(\backslash\)}}
\DoxyCodeLine{4313 \textcolor{preprocessor}{                              ((((\_\_PLLQ\_\_) >> 1U) -\/ 1U) << RCC\_PLLCFGR\_PLLQ\_Pos) | \(\backslash\)}}
\DoxyCodeLine{4314 \textcolor{preprocessor}{                              ((((\_\_PLLR\_\_) >> 1U) -\/ 1U) << RCC\_PLLCFGR\_PLLR\_Pos) | \(\backslash\)}}
\DoxyCodeLine{4315 \textcolor{preprocessor}{                              ((uint32\_t)(\_\_PLLP\_\_) << RCC\_PLLCFGR\_PLLPDIV\_Pos)))}}
\DoxyCodeLine{4316 }
\DoxyCodeLine{4317 \textcolor{preprocessor}{\#elif defined(RCC\_PLLP\_SUPPORT)}}
\DoxyCodeLine{4318 }
\DoxyCodeLine{4319 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_CONFIG(\_\_PLLSOURCE\_\_, \_\_PLLM\_\_, \_\_PLLN\_\_, \_\_PLLP\_\_, \_\_PLLQ\_\_,\_\_PLLR\_\_ ) \(\backslash\)}}
\DoxyCodeLine{4320 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>PLLCFGR, \(\backslash\)}}
\DoxyCodeLine{4321 \textcolor{preprocessor}{                             (RCC\_PLLCFGR\_PLLSRC | RCC\_PLLCFGR\_PLLM | RCC\_PLLCFGR\_PLLN | \(\backslash\)}}
\DoxyCodeLine{4322 \textcolor{preprocessor}{                              RCC\_PLLCFGR\_PLLQ | RCC\_PLLCFGR\_PLLR | RCC\_PLLCFGR\_PLLP), \(\backslash\)}}
\DoxyCodeLine{4323 \textcolor{preprocessor}{                             ((\_\_PLLSOURCE\_\_) | \(\backslash\)}}
\DoxyCodeLine{4324 \textcolor{preprocessor}{                              (((\_\_PLLM\_\_) -\/ 1U) << RCC\_PLLCFGR\_PLLM\_Pos) | \(\backslash\)}}
\DoxyCodeLine{4325 \textcolor{preprocessor}{                              ((\_\_PLLN\_\_) << RCC\_PLLCFGR\_PLLN\_Pos) | \(\backslash\)}}
\DoxyCodeLine{4326 \textcolor{preprocessor}{                              ((((\_\_PLLQ\_\_) >> 1U) -\/ 1U) << RCC\_PLLCFGR\_PLLQ\_Pos) | \(\backslash\)}}
\DoxyCodeLine{4327 \textcolor{preprocessor}{                              ((((\_\_PLLR\_\_) >> 1U) -\/ 1U) << RCC\_PLLCFGR\_PLLR\_Pos) | \(\backslash\)}}
\DoxyCodeLine{4328 \textcolor{preprocessor}{                              (((\_\_PLLP\_\_) >> 4U) << RCC\_PLLCFGR\_PLLP\_Pos)))}}
\DoxyCodeLine{4329 }
\DoxyCodeLine{4330 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4331 }
\DoxyCodeLine{4332 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_CONFIG(\_\_PLLSOURCE\_\_, \_\_PLLM\_\_, \_\_PLLN\_\_, \_\_PLLQ\_\_,\_\_PLLR\_\_ ) \(\backslash\)}}
\DoxyCodeLine{4333 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>PLLCFGR, \(\backslash\)}}
\DoxyCodeLine{4334 \textcolor{preprocessor}{                             (RCC\_PLLCFGR\_PLLSRC | RCC\_PLLCFGR\_PLLM | RCC\_PLLCFGR\_PLLN | \(\backslash\)}}
\DoxyCodeLine{4335 \textcolor{preprocessor}{                              RCC\_PLLCFGR\_PLLQ | RCC\_PLLCFGR\_PLLR), \(\backslash\)}}
\DoxyCodeLine{4336 \textcolor{preprocessor}{                             ((\_\_PLLSOURCE\_\_) | \(\backslash\)}}
\DoxyCodeLine{4337 \textcolor{preprocessor}{                              (((\_\_PLLM\_\_) -\/ 1U) << RCC\_PLLCFGR\_PLLM\_Pos) | \(\backslash\)}}
\DoxyCodeLine{4338 \textcolor{preprocessor}{                              ((\_\_PLLN\_\_) << RCC\_PLLCFGR\_PLLN\_Pos) | \(\backslash\)}}
\DoxyCodeLine{4339 \textcolor{preprocessor}{                              ((((\_\_PLLQ\_\_) >> 1U) -\/ 1U) << RCC\_PLLCFGR\_PLLQ\_Pos) | \(\backslash\)}}
\DoxyCodeLine{4340 \textcolor{preprocessor}{                              ((((\_\_PLLR\_\_) >> 1U) -\/ 1U) << RCC\_PLLCFGR\_PLLR\_Pos)))}}
\DoxyCodeLine{4341 }
\DoxyCodeLine{4342 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLP\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4343 }
\DoxyCodeLine{4352 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE() (READ\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLLSRC))}}
\DoxyCodeLine{4353 }
\DoxyCodeLine{4368 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLCLKOUT\_ENABLE(\_\_PLLCLOCKOUT\_\_)   SET\_BIT(RCC-\/>PLLCFGR, (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{4369 }
\DoxyCodeLine{4370 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLCLKOUT\_DISABLE(\_\_PLLCLOCKOUT\_\_)  CLEAR\_BIT(RCC-\/>PLLCFGR, (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{4371 }
\DoxyCodeLine{4383 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_PLLCLKOUT\_CONFIG(\_\_PLLCLOCKOUT\_\_)  READ\_BIT(RCC-\/>PLLCFGR, (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{4384 }
\DoxyCodeLine{4395 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCLK\_CONFIG(\_\_SYSCLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{4396 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_SW, (\_\_SYSCLKSOURCE\_\_))}}
\DoxyCodeLine{4397 }
\DoxyCodeLine{4406 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE() (READ\_BIT(RCC-\/>CFGR, RCC\_CFGR\_SWS))}}
\DoxyCodeLine{4407 }
\DoxyCodeLine{4422 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSEDRIVE\_CONFIG(\_\_LSEDRIVE\_\_) \(\backslash\)}}
\DoxyCodeLine{4423 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>BDCR, RCC\_BDCR\_LSEDRV, (\_\_LSEDRIVE\_\_))}}
\DoxyCodeLine{4424 }
\DoxyCodeLine{4433 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WAKEUPSTOP\_CLK\_CONFIG(\_\_STOPWUCLK\_\_) \(\backslash\)}}
\DoxyCodeLine{4434 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_STOPWUCK, (\_\_STOPWUCLK\_\_))}}
\DoxyCodeLine{4435 }
\DoxyCodeLine{4436 }
\DoxyCodeLine{4462 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MCO1\_CONFIG(\_\_MCOCLKSOURCE\_\_, \_\_MCODIV\_\_) \(\backslash\)}}
\DoxyCodeLine{4463 \textcolor{preprocessor}{                 MODIFY\_REG(RCC-\/>CFGR, (RCC\_CFGR\_MCOSEL | RCC\_CFGR\_MCOPRE), ((\_\_MCOCLKSOURCE\_\_) | (\_\_MCODIV\_\_)))}}
\DoxyCodeLine{4464 }
\DoxyCodeLine{4490 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ENABLE\_IT(\_\_INTERRUPT\_\_) SET\_BIT(RCC-\/>CIER, (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{4491 }
\DoxyCodeLine{4512 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DISABLE\_IT(\_\_INTERRUPT\_\_) CLEAR\_BIT(RCC-\/>CIER, (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{4513 }
\DoxyCodeLine{4535 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLEAR\_IT(\_\_INTERRUPT\_\_) WRITE\_REG(RCC-\/>CICR, (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{4536 }
\DoxyCodeLine{4558 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_IT(\_\_INTERRUPT\_\_) (READ\_BIT(RCC-\/>CIFR, (\_\_INTERRUPT\_\_)) == (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{4559 }
\DoxyCodeLine{4565 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS() SET\_BIT(RCC-\/>CSR, RCC\_CSR\_RMVF)}}
\DoxyCodeLine{4566 }
\DoxyCodeLine{4595 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{4596 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_) (((((((\_\_FLAG\_\_) >> 5U) == 1U) ? RCC-\/>CR :                    \(\backslash\)}}
\DoxyCodeLine{4597 \textcolor{preprocessor}{                                        ((((\_\_FLAG\_\_) >> 5U) == 4U) ? RCC-\/>CRRCR :                 \(\backslash\)}}
\DoxyCodeLine{4598 \textcolor{preprocessor}{                                        ((((\_\_FLAG\_\_) >> 5U) == 2U) ? RCC-\/>BDCR :                  \(\backslash\)}}
\DoxyCodeLine{4599 \textcolor{preprocessor}{                                        ((((\_\_FLAG\_\_) >> 5U) == 3U) ? RCC-\/>CSR : RCC-\/>CIFR)))) \&   \(\backslash\)}}
\DoxyCodeLine{4600 \textcolor{preprocessor}{                                          (1U << ((\_\_FLAG\_\_) \& RCC\_FLAG\_MASK))) != 0U) ? 1U : 0U)}}
\DoxyCodeLine{4601 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4602 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_) (((((((\_\_FLAG\_\_) >> 5U) == 1U) ? RCC-\/>CR :                    \(\backslash\)}}
\DoxyCodeLine{4603 \textcolor{preprocessor}{                                        ((((\_\_FLAG\_\_) >> 5U) == 2U) ? RCC-\/>BDCR :                  \(\backslash\)}}
\DoxyCodeLine{4604 \textcolor{preprocessor}{                                        ((((\_\_FLAG\_\_) >> 5U) == 3U) ? RCC-\/>CSR : RCC-\/>CIFR))) \&    \(\backslash\)}}
\DoxyCodeLine{4605 \textcolor{preprocessor}{                                          (1U << ((\_\_FLAG\_\_) \& RCC\_FLAG\_MASK))) != 0U) ? 1U : 0U)}}
\DoxyCodeLine{4606 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4607 }
\DoxyCodeLine{4616 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{4620 \textcolor{comment}{/* Defines used for Flags */}}
\DoxyCodeLine{4621 \textcolor{preprocessor}{\#define CR\_REG\_INDEX              1U}}
\DoxyCodeLine{4622 \textcolor{preprocessor}{\#define BDCR\_REG\_INDEX            2U}}
\DoxyCodeLine{4623 \textcolor{preprocessor}{\#define CSR\_REG\_INDEX             3U}}
\DoxyCodeLine{4624 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{4625 \textcolor{preprocessor}{\#define CRRCR\_REG\_INDEX           4U}}
\DoxyCodeLine{4626 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4627 }
\DoxyCodeLine{4628 \textcolor{preprocessor}{\#define RCC\_FLAG\_MASK             0x1FU}}
\DoxyCodeLine{4629 }
\DoxyCodeLine{4630 \textcolor{comment}{/* Defines Oscillator Masks */}}
\DoxyCodeLine{4631 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{4632 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_ALL          (RCC\_OSCILLATORTYPE\_HSE | RCC\_OSCILLATORTYPE\_HSI | RCC\_OSCILLATORTYPE\_HSI48 | RCC\_OSCILLATORTYPE\_MSI | RCC\_OSCILLATORTYPE\_LSI | RCC\_OSCILLATORTYPE\_LSE)  }}
\DoxyCodeLine{4633 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4634 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_ALL          (RCC\_OSCILLATORTYPE\_HSE | RCC\_OSCILLATORTYPE\_HSI | RCC\_OSCILLATORTYPE\_MSI | RCC\_OSCILLATORTYPE\_LSI | RCC\_OSCILLATORTYPE\_LSE)  }}
\DoxyCodeLine{4635 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4636 }
\DoxyCodeLine{4640 \textcolor{preprocessor}{\#define RCC\_RESET\_FLAG\_OBL             RCC\_CSR\_OBLRSTF    }}
\DoxyCodeLine{4641 \textcolor{preprocessor}{\#define RCC\_RESET\_FLAG\_PIN             RCC\_CSR\_PINRSTF    }}
\DoxyCodeLine{4642 \textcolor{preprocessor}{\#define RCC\_RESET\_FLAG\_PWR             RCC\_CSR\_BORRSTF    }}
\DoxyCodeLine{4643 \textcolor{preprocessor}{\#define RCC\_RESET\_FLAG\_SW              RCC\_CSR\_SFTRSTF    }}
\DoxyCodeLine{4644 \textcolor{preprocessor}{\#define RCC\_RESET\_FLAG\_IWDG            RCC\_CSR\_IWDGRSTF   }}
\DoxyCodeLine{4645 \textcolor{preprocessor}{\#define RCC\_RESET\_FLAG\_WWDG            RCC\_CSR\_WWDGRSTF   }}
\DoxyCodeLine{4646 \textcolor{preprocessor}{\#define RCC\_RESET\_FLAG\_LPWR            RCC\_CSR\_LPWRRSTF   }}
\DoxyCodeLine{4647 \textcolor{preprocessor}{\#define RCC\_RESET\_FLAG\_ALL             (RCC\_RESET\_FLAG\_OBL | RCC\_RESET\_FLAG\_PIN | RCC\_RESET\_FLAG\_PWR | \(\backslash\)}}
\DoxyCodeLine{4648 \textcolor{preprocessor}{                                        RCC\_RESET\_FLAG\_SW | RCC\_RESET\_FLAG\_IWDG | RCC\_RESET\_FLAG\_WWDG | \(\backslash\)}}
\DoxyCodeLine{4649 \textcolor{preprocessor}{                                        RCC\_RESET\_FLAG\_LPWR)}}
\DoxyCodeLine{4658 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{4663 \textcolor{preprocessor}{\#define IS\_RCC\_OSCILLATORTYPE(\_\_OSCILLATOR\_\_)  (((\_\_OSCILLATOR\_\_) == RCC\_OSCILLATORTYPE\_NONE) || \(\backslash\)}}
\DoxyCodeLine{4664 \textcolor{preprocessor}{                                                (((\_\_OSCILLATOR\_\_) \& \string~RCC\_OSCILLATORTYPE\_ALL) == 0x00U))}}
\DoxyCodeLine{4665 }
\DoxyCodeLine{4666 \textcolor{preprocessor}{\#define IS\_RCC\_HSE(\_\_HSE\_\_)  (((\_\_HSE\_\_) == RCC\_HSE\_OFF) || ((\_\_HSE\_\_) == RCC\_HSE\_ON) || \(\backslash\)}}
\DoxyCodeLine{4667 \textcolor{preprocessor}{                              ((\_\_HSE\_\_) == RCC\_HSE\_BYPASS))}}
\DoxyCodeLine{4668 }
\DoxyCodeLine{4669 \textcolor{preprocessor}{\#if defined(RCC\_BDCR\_LSESYSDIS)}}
\DoxyCodeLine{4670 \textcolor{preprocessor}{\#define IS\_RCC\_LSE(\_\_LSE\_\_)  (((\_\_LSE\_\_) == RCC\_LSE\_OFF) || ((\_\_LSE\_\_) == RCC\_LSE\_ON) || ((\_\_LSE\_\_) == RCC\_LSE\_BYPASS\_RTC\_ONLY) || \(\backslash\)}}
\DoxyCodeLine{4671 \textcolor{preprocessor}{                              ((\_\_LSE\_\_) == RCC\_LSE\_ON\_RTC\_ONLY) || ((\_\_LSE\_\_) == RCC\_LSE\_BYPASS))}}
\DoxyCodeLine{4672 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4673 \textcolor{preprocessor}{\#define IS\_RCC\_LSE(\_\_LSE\_\_)  (((\_\_LSE\_\_) == RCC\_LSE\_OFF) || ((\_\_LSE\_\_) == RCC\_LSE\_ON) || \(\backslash\)}}
\DoxyCodeLine{4674 \textcolor{preprocessor}{                              ((\_\_LSE\_\_) == RCC\_LSE\_BYPASS))}}
\DoxyCodeLine{4675 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_BDCR\_LSESYSDIS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4676 }
\DoxyCodeLine{4677 \textcolor{preprocessor}{\#define IS\_RCC\_HSI(\_\_HSI\_\_)  (((\_\_HSI\_\_) == RCC\_HSI\_OFF) || ((\_\_HSI\_\_) == RCC\_HSI\_ON))}}
\DoxyCodeLine{4678 }
\DoxyCodeLine{4679 \textcolor{preprocessor}{\#define IS\_RCC\_HSI\_CALIBRATION\_VALUE(\_\_VALUE\_\_) ((\_\_VALUE\_\_) <= (RCC\_ICSCR\_HSITRIM >> RCC\_ICSCR\_HSITRIM\_Pos))}}
\DoxyCodeLine{4680 }
\DoxyCodeLine{4681 \textcolor{preprocessor}{\#define IS\_RCC\_LSI(\_\_LSI\_\_)  (((\_\_LSI\_\_) == RCC\_LSI\_OFF) || ((\_\_LSI\_\_) == RCC\_LSI\_ON))}}
\DoxyCodeLine{4682 }
\DoxyCodeLine{4683 \textcolor{preprocessor}{\#if defined(RCC\_CSR\_LSIPREDIV)}}
\DoxyCodeLine{4684 \textcolor{preprocessor}{\#define IS\_RCC\_LSIDIV(\_\_LSIDIV\_\_)  (((\_\_LSIDIV\_\_) == RCC\_LSI\_DIV1) || ((\_\_LSIDIV\_\_) == RCC\_LSI\_DIV128))}}
\DoxyCodeLine{4685 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CSR\_LSIPREDIV */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4686 }
\DoxyCodeLine{4687 \textcolor{preprocessor}{\#define IS\_RCC\_MSI(\_\_MSI\_\_)  (((\_\_MSI\_\_) == RCC\_MSI\_OFF) || ((\_\_MSI\_\_) == RCC\_MSI\_ON))}}
\DoxyCodeLine{4688 }
\DoxyCodeLine{4689 \textcolor{preprocessor}{\#define IS\_RCC\_MSICALIBRATION\_VALUE(\_\_VALUE\_\_) ((\_\_VALUE\_\_) <= 255U)}}
\DoxyCodeLine{4690 }
\DoxyCodeLine{4691 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{4692 \textcolor{preprocessor}{\#define IS\_RCC\_HSI48(\_\_HSI48\_\_)  (((\_\_HSI48\_\_) == RCC\_HSI48\_OFF) || ((\_\_HSI48\_\_) == RCC\_HSI48\_ON))}}
\DoxyCodeLine{4693 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4694 }
\DoxyCodeLine{4695 \textcolor{preprocessor}{\#define IS\_RCC\_PLL(\_\_PLL\_\_) (((\_\_PLL\_\_) == RCC\_PLL\_NONE) ||((\_\_PLL\_\_) == RCC\_PLL\_OFF) || \(\backslash\)}}
\DoxyCodeLine{4696 \textcolor{preprocessor}{                             ((\_\_PLL\_\_) == RCC\_PLL\_ON))}}
\DoxyCodeLine{4697 }
\DoxyCodeLine{4698 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_PLLSOURCE\_NONE) || \(\backslash\)}}
\DoxyCodeLine{4699 \textcolor{preprocessor}{                                      ((\_\_SOURCE\_\_) == RCC\_PLLSOURCE\_MSI)  || \(\backslash\)}}
\DoxyCodeLine{4700 \textcolor{preprocessor}{                                      ((\_\_SOURCE\_\_) == RCC\_PLLSOURCE\_HSI)  || \(\backslash\)}}
\DoxyCodeLine{4701 \textcolor{preprocessor}{                                      ((\_\_SOURCE\_\_) == RCC\_PLLSOURCE\_HSE))}}
\DoxyCodeLine{4702 }
\DoxyCodeLine{4703 \textcolor{preprocessor}{\#if defined(RCC\_PLLM\_DIV\_1\_16\_SUPPORT)}}
\DoxyCodeLine{4704 \textcolor{preprocessor}{\#define IS\_RCC\_PLLM\_VALUE(\_\_VALUE\_\_) ((1U <= (\_\_VALUE\_\_)) \&\& ((\_\_VALUE\_\_) <= 16U))}}
\DoxyCodeLine{4705 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4706 \textcolor{preprocessor}{\#define IS\_RCC\_PLLM\_VALUE(\_\_VALUE\_\_) ((1U <= (\_\_VALUE\_\_)) \&\& ((\_\_VALUE\_\_) <= 8U))}}
\DoxyCodeLine{4707 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*RCC\_PLLM\_DIV\_1\_16\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4708 }
\DoxyCodeLine{4709 \textcolor{preprocessor}{\#define IS\_RCC\_PLLN\_VALUE(\_\_VALUE\_\_) ((8U <= (\_\_VALUE\_\_)) \&\& ((\_\_VALUE\_\_) <= 86U))}}
\DoxyCodeLine{4710 }
\DoxyCodeLine{4711 \textcolor{preprocessor}{\#if defined(RCC\_PLLP\_DIV\_2\_31\_SUPPORT)}}
\DoxyCodeLine{4712 \textcolor{preprocessor}{\#define IS\_RCC\_PLLP\_VALUE(\_\_VALUE\_\_) (((\_\_VALUE\_\_) >= 2U) \&\& ((\_\_VALUE\_\_) <= 31U))}}
\DoxyCodeLine{4713 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4714 \textcolor{preprocessor}{\#define IS\_RCC\_PLLP\_VALUE(\_\_VALUE\_\_) (((\_\_VALUE\_\_) == 7U) || ((\_\_VALUE\_\_) == 17U))}}
\DoxyCodeLine{4715 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*RCC\_PLLP\_DIV\_2\_31\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4716 }
\DoxyCodeLine{4717 \textcolor{preprocessor}{\#define IS\_RCC\_PLLQ\_VALUE(\_\_VALUE\_\_) (((\_\_VALUE\_\_) == 2U) || ((\_\_VALUE\_\_) == 4U) || \(\backslash\)}}
\DoxyCodeLine{4718 \textcolor{preprocessor}{                                      ((\_\_VALUE\_\_) == 6U) || ((\_\_VALUE\_\_) == 8U))}}
\DoxyCodeLine{4719 }
\DoxyCodeLine{4720 \textcolor{preprocessor}{\#define IS\_RCC\_PLLR\_VALUE(\_\_VALUE\_\_) (((\_\_VALUE\_\_) == 2U) || ((\_\_VALUE\_\_) == 4U) || \(\backslash\)}}
\DoxyCodeLine{4721 \textcolor{preprocessor}{                                      ((\_\_VALUE\_\_) == 6U) || ((\_\_VALUE\_\_) == 8U))}}
\DoxyCodeLine{4722 }
\DoxyCodeLine{4723 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI1\_SUPPORT)}}
\DoxyCodeLine{4724 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAI1CLOCKOUT\_VALUE(\_\_VALUE\_\_) (((((\_\_VALUE\_\_) \& RCC\_PLLSAI1\_SAI1CLK) == RCC\_PLLSAI1\_SAI1CLK)  || \(\backslash\)}}
\DoxyCodeLine{4725 \textcolor{preprocessor}{                                                  (((\_\_VALUE\_\_) \& RCC\_PLLSAI1\_48M2CLK) == RCC\_PLLSAI1\_48M2CLK)  || \(\backslash\)}}
\DoxyCodeLine{4726 \textcolor{preprocessor}{                                                  (((\_\_VALUE\_\_) \& RCC\_PLLSAI1\_ADC1CLK) == RCC\_PLLSAI1\_ADC1CLK)) \&\& \(\backslash\)}}
\DoxyCodeLine{4727 \textcolor{preprocessor}{                                                 (((\_\_VALUE\_\_) \& \string~(RCC\_PLLSAI1\_SAI1CLK|RCC\_PLLSAI1\_48M2CLK|RCC\_PLLSAI1\_ADC1CLK)) == 0U))}}
\DoxyCodeLine{4728 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI1\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4729 }
\DoxyCodeLine{4730 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAI2\_SUPPORT)}}
\DoxyCodeLine{4731 \textcolor{preprocessor}{\#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)}}
\DoxyCodeLine{4732 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAI2CLOCKOUT\_VALUE(\_\_VALUE\_\_) (((((\_\_VALUE\_\_) \& RCC\_PLLSAI2\_SAI2CLK) == RCC\_PLLSAI2\_SAI2CLK)  || \(\backslash\)}}
\DoxyCodeLine{4733 \textcolor{preprocessor}{                                                  (((\_\_VALUE\_\_) \& RCC\_PLLSAI2\_ADC2CLK) == RCC\_PLLSAI2\_ADC2CLK)) \&\& \(\backslash\)}}
\DoxyCodeLine{4734 \textcolor{preprocessor}{                                                 (((\_\_VALUE\_\_) \& \string~(RCC\_PLLSAI2\_SAI2CLK|RCC\_PLLSAI2\_ADC2CLK)) == 0U))}}
\DoxyCodeLine{4735 \textcolor{preprocessor}{\#elif defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)}}
\DoxyCodeLine{4736 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSAI2CLOCKOUT\_VALUE(\_\_VALUE\_\_) (((((\_\_VALUE\_\_) \& RCC\_PLLSAI2\_SAI2CLK) == RCC\_PLLSAI2\_SAI2CLK)  || \(\backslash\)}}
\DoxyCodeLine{4737 \textcolor{preprocessor}{                                                  (((\_\_VALUE\_\_) \& RCC\_PLLSAI2\_DSICLK)  == RCC\_PLLSAI2\_DSICLK)   || \(\backslash\)}}
\DoxyCodeLine{4738 \textcolor{preprocessor}{                                                  (((\_\_VALUE\_\_) \& RCC\_PLLSAI2\_LTDCCLK) == RCC\_PLLSAI2\_LTDCCLK)) \&\& \(\backslash\)}}
\DoxyCodeLine{4739 \textcolor{preprocessor}{                                                 (((\_\_VALUE\_\_) \& \string~(RCC\_PLLSAI2\_SAI2CLK|RCC\_PLLSAI2\_DSICLK|RCC\_PLLSAI2\_LTDCCLK)) == 0U))}}
\DoxyCodeLine{4740 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4741 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAI2\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4742 }
\DoxyCodeLine{4743 \textcolor{preprocessor}{\#define IS\_RCC\_MSI\_CLOCK\_RANGE(\_\_RANGE\_\_) (((\_\_RANGE\_\_) == RCC\_MSIRANGE\_0)  || \(\backslash\)}}
\DoxyCodeLine{4744 \textcolor{preprocessor}{                                           ((\_\_RANGE\_\_) == RCC\_MSIRANGE\_1)  || \(\backslash\)}}
\DoxyCodeLine{4745 \textcolor{preprocessor}{                                           ((\_\_RANGE\_\_) == RCC\_MSIRANGE\_2)  || \(\backslash\)}}
\DoxyCodeLine{4746 \textcolor{preprocessor}{                                           ((\_\_RANGE\_\_) == RCC\_MSIRANGE\_3)  || \(\backslash\)}}
\DoxyCodeLine{4747 \textcolor{preprocessor}{                                           ((\_\_RANGE\_\_) == RCC\_MSIRANGE\_4)  || \(\backslash\)}}
\DoxyCodeLine{4748 \textcolor{preprocessor}{                                           ((\_\_RANGE\_\_) == RCC\_MSIRANGE\_5)  || \(\backslash\)}}
\DoxyCodeLine{4749 \textcolor{preprocessor}{                                           ((\_\_RANGE\_\_) == RCC\_MSIRANGE\_6)  || \(\backslash\)}}
\DoxyCodeLine{4750 \textcolor{preprocessor}{                                           ((\_\_RANGE\_\_) == RCC\_MSIRANGE\_7)  || \(\backslash\)}}
\DoxyCodeLine{4751 \textcolor{preprocessor}{                                           ((\_\_RANGE\_\_) == RCC\_MSIRANGE\_8)  || \(\backslash\)}}
\DoxyCodeLine{4752 \textcolor{preprocessor}{                                           ((\_\_RANGE\_\_) == RCC\_MSIRANGE\_9)  || \(\backslash\)}}
\DoxyCodeLine{4753 \textcolor{preprocessor}{                                           ((\_\_RANGE\_\_) == RCC\_MSIRANGE\_10) || \(\backslash\)}}
\DoxyCodeLine{4754 \textcolor{preprocessor}{                                           ((\_\_RANGE\_\_) == RCC\_MSIRANGE\_11))}}
\DoxyCodeLine{4755 }
\DoxyCodeLine{4756 \textcolor{preprocessor}{\#define IS\_RCC\_MSI\_STANDBY\_CLOCK\_RANGE(\_\_RANGE\_\_) (((\_\_RANGE\_\_) == RCC\_MSIRANGE\_4)  || \(\backslash\)}}
\DoxyCodeLine{4757 \textcolor{preprocessor}{                                                   ((\_\_RANGE\_\_) == RCC\_MSIRANGE\_5)  || \(\backslash\)}}
\DoxyCodeLine{4758 \textcolor{preprocessor}{                                                   ((\_\_RANGE\_\_) == RCC\_MSIRANGE\_6)  || \(\backslash\)}}
\DoxyCodeLine{4759 \textcolor{preprocessor}{                                                   ((\_\_RANGE\_\_) == RCC\_MSIRANGE\_7))}}
\DoxyCodeLine{4760 }
\DoxyCodeLine{4761 \textcolor{preprocessor}{\#define IS\_RCC\_CLOCKTYPE(\_\_CLK\_\_)  ((1U <= (\_\_CLK\_\_)) \&\& ((\_\_CLK\_\_) <= 15U))}}
\DoxyCodeLine{4762 }
\DoxyCodeLine{4763 \textcolor{preprocessor}{\#define IS\_RCC\_SYSCLKSOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_SYSCLKSOURCE\_MSI) || \(\backslash\)}}
\DoxyCodeLine{4764 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == RCC\_SYSCLKSOURCE\_HSI) || \(\backslash\)}}
\DoxyCodeLine{4765 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == RCC\_SYSCLKSOURCE\_HSE) || \(\backslash\)}}
\DoxyCodeLine{4766 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == RCC\_SYSCLKSOURCE\_PLLCLK))}}
\DoxyCodeLine{4767 }
\DoxyCodeLine{4768 \textcolor{preprocessor}{\#define IS\_RCC\_HCLK(\_\_HCLK\_\_) (((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV1)   || ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV2)   || \(\backslash\)}}
\DoxyCodeLine{4769 \textcolor{preprocessor}{                               ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV4)   || ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV8)   || \(\backslash\)}}
\DoxyCodeLine{4770 \textcolor{preprocessor}{                               ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV16)  || ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV64)  || \(\backslash\)}}
\DoxyCodeLine{4771 \textcolor{preprocessor}{                               ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV128) || ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV256) || \(\backslash\)}}
\DoxyCodeLine{4772 \textcolor{preprocessor}{                               ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV512))}}
\DoxyCodeLine{4773 }
\DoxyCodeLine{4774 \textcolor{preprocessor}{\#define IS\_RCC\_PCLK(\_\_PCLK\_\_) (((\_\_PCLK\_\_) == RCC\_HCLK\_DIV1) || ((\_\_PCLK\_\_) == RCC\_HCLK\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{4775 \textcolor{preprocessor}{                               ((\_\_PCLK\_\_) == RCC\_HCLK\_DIV4) || ((\_\_PCLK\_\_) == RCC\_HCLK\_DIV8) || \(\backslash\)}}
\DoxyCodeLine{4776 \textcolor{preprocessor}{                               ((\_\_PCLK\_\_) == RCC\_HCLK\_DIV16))}}
\DoxyCodeLine{4777 }
\DoxyCodeLine{4778 \textcolor{preprocessor}{\#define IS\_RCC\_RTCCLKSOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_RTCCLKSOURCE\_NONE)   || \(\backslash\)}}
\DoxyCodeLine{4779 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == RCC\_RTCCLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{4780 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == RCC\_RTCCLKSOURCE\_LSI)    || \(\backslash\)}}
\DoxyCodeLine{4781 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == RCC\_RTCCLKSOURCE\_HSE\_DIV32))}}
\DoxyCodeLine{4782 }
\DoxyCodeLine{4783 \textcolor{preprocessor}{\#define IS\_RCC\_MCO(\_\_MCOX\_\_) ((\_\_MCOX\_\_) == RCC\_MCO1)}}
\DoxyCodeLine{4784 }
\DoxyCodeLine{4785 \textcolor{preprocessor}{\#if defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{4786 \textcolor{preprocessor}{\#define IS\_RCC\_MCO1SOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_NOCLOCK) || \(\backslash\)}}
\DoxyCodeLine{4787 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_SYSCLK) || \(\backslash\)}}
\DoxyCodeLine{4788 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_MSI) || \(\backslash\)}}
\DoxyCodeLine{4789 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_HSI) || \(\backslash\)}}
\DoxyCodeLine{4790 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_HSE) || \(\backslash\)}}
\DoxyCodeLine{4791 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_PLLCLK) || \(\backslash\)}}
\DoxyCodeLine{4792 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_LSI) || \(\backslash\)}}
\DoxyCodeLine{4793 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_LSE) || \(\backslash\)}}
\DoxyCodeLine{4794 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_HSI48))}}
\DoxyCodeLine{4795 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4796 \textcolor{preprocessor}{\#define IS\_RCC\_MCO1SOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_NOCLOCK) || \(\backslash\)}}
\DoxyCodeLine{4797 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_SYSCLK) || \(\backslash\)}}
\DoxyCodeLine{4798 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_MSI) || \(\backslash\)}}
\DoxyCodeLine{4799 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_HSI) || \(\backslash\)}}
\DoxyCodeLine{4800 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_HSE) || \(\backslash\)}}
\DoxyCodeLine{4801 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_PLLCLK) || \(\backslash\)}}
\DoxyCodeLine{4802 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_LSI) || \(\backslash\)}}
\DoxyCodeLine{4803 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_LSE))}}
\DoxyCodeLine{4804 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_HSI48\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4805 }
\DoxyCodeLine{4806 \textcolor{preprocessor}{\#define IS\_RCC\_MCODIV(\_\_DIV\_\_) (((\_\_DIV\_\_) == RCC\_MCODIV\_1) || ((\_\_DIV\_\_) == RCC\_MCODIV\_2) || \(\backslash\)}}
\DoxyCodeLine{4807 \textcolor{preprocessor}{                                ((\_\_DIV\_\_) == RCC\_MCODIV\_4) || ((\_\_DIV\_\_) == RCC\_MCODIV\_8) || \(\backslash\)}}
\DoxyCodeLine{4808 \textcolor{preprocessor}{                                ((\_\_DIV\_\_) == RCC\_MCODIV\_16))}}
\DoxyCodeLine{4809 }
\DoxyCodeLine{4810 \textcolor{preprocessor}{\#define IS\_RCC\_LSE\_DRIVE(\_\_DRIVE\_\_) (((\_\_DRIVE\_\_) == RCC\_LSEDRIVE\_LOW)        || \(\backslash\)}}
\DoxyCodeLine{4811 \textcolor{preprocessor}{                                     ((\_\_DRIVE\_\_) == RCC\_LSEDRIVE\_MEDIUMLOW)  || \(\backslash\)}}
\DoxyCodeLine{4812 \textcolor{preprocessor}{                                     ((\_\_DRIVE\_\_) == RCC\_LSEDRIVE\_MEDIUMHIGH) || \(\backslash\)}}
\DoxyCodeLine{4813 \textcolor{preprocessor}{                                     ((\_\_DRIVE\_\_) == RCC\_LSEDRIVE\_HIGH))}}
\DoxyCodeLine{4814 }
\DoxyCodeLine{4815 \textcolor{preprocessor}{\#define IS\_RCC\_STOP\_WAKEUPCLOCK(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_STOP\_WAKEUPCLOCK\_MSI) || \(\backslash\)}}
\DoxyCodeLine{4816 \textcolor{preprocessor}{                                             ((\_\_SOURCE\_\_) == RCC\_STOP\_WAKEUPCLOCK\_HSI))}}
\DoxyCodeLine{4821 \textcolor{comment}{/* Include RCC HAL Extended module */}}
\DoxyCodeLine{4822 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{nucleo-l432kc__wifi_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__rcc__ex_8h}{stm32l4xx\_hal\_rcc\_ex.h}}"{}}}
\DoxyCodeLine{4823 }
\DoxyCodeLine{4824 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{4834 \textcolor{comment}{/* Initialization and de-\/initialization functions  ******************************/}}
\DoxyCodeLine{4835 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{HAL\_RCC\_DeInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{4836 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga9c504088722e03830df6caad932ad06b}{HAL\_RCC\_OscConfig}}(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}} *RCC\_OscInitStruct);}
\DoxyCodeLine{4837 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c___exported___functions___group1_gad0a4b5c7459219fafc15f3f867563ef3}{HAL\_RCC\_ClockConfig}}(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}} *RCC\_ClkInitStruct, uint32\_t FLatency);}
\DoxyCodeLine{4838 }
\DoxyCodeLine{4847 \textcolor{comment}{/* Peripheral Control functions  ************************************************/}}
\DoxyCodeLine{4848 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{HAL\_RCC\_MCOConfig}}(uint32\_t RCC\_MCOx, uint32\_t RCC\_MCOSource, uint32\_t RCC\_MCODiv);}
\DoxyCodeLine{4849 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa0f440ce71c18e95b12b2044cc044bea}{HAL\_RCC\_EnableCSS}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{4850 uint32\_t          \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{4851 uint32\_t          \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{4852 uint32\_t          \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gab3042d8ac5703ac696cabf0ee461c599}{HAL\_RCC\_GetPCLK1Freq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{4853 uint32\_t          \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabbd5f8933a5ee05e4b3384e33026aca1}{HAL\_RCC\_GetPCLK2Freq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{4854 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gae2f9413fc447c2d7d6af3a8669c77b36}{HAL\_RCC\_GetOscConfig}}(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}} *RCC\_OscInitStruct);}
\DoxyCodeLine{4855 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabc95375dfca279d88b9ded9d063d2323}{HAL\_RCC\_GetClockConfig}}(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}} *RCC\_ClkInitStruct, uint32\_t *pFLatency);}
\DoxyCodeLine{4856 \textcolor{comment}{/* CSS NMI IRQ handler */}}
\DoxyCodeLine{4857 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga0c124cf403362750513cae7fb6e6b195}{HAL\_RCC\_NMI\_IRQHandler}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{4858 \textcolor{comment}{/* User Callbacks in non blocking mode (IT mode) */}}
\DoxyCodeLine{4859 \textcolor{keywordtype}{void}              \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa05b9157de5a48617bd06eb6aafa68aa}{HAL\_RCC\_CSSCallback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{4860 }
\DoxyCodeLine{4861 uint32\_t          \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga77803b82af5414509017b2c57e8bc1a2}{HAL\_RCC\_GetResetSource}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{4878 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{4879 \}}
\DoxyCodeLine{4880 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4881 }
\DoxyCodeLine{4882 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L4xx\_HAL\_RCC\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4883 }

\end{DoxyCode}
