# Minimal Makefile for t1_master_assertions using Questasim/ModelSim

.PHONY: all compile simulate clean

all: compile simulate

compile:
	@rm -rf work transcript compile.log sim.log
	vlib work
	vlog -sv +acc -sva -l compile.log \
		../src/hdl_top/master_assertions.sv \
		../../src/hdl_top/tb_master_assertions.sv \
		../src/hdl_top/assertions_master_eval_top.sv

simulate:
	vsim -c -assertdebug -sv_seed random \
		-l sim.log work.assertions_master_eval_top \
		-do "run -all; exit"

clean:
	rm -rf work transcript *.log vsim.wlf

