
;; Function USART_DeInit (USART_DeInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 12
insn_cost 8: 4
insn_cost 9: 0
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 0
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 0
insn_cost 21: 8
insn_cost 22: 4
insn_cost 23: 0
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 0
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 0
insn_cost 35: 8
insn_cost 36: 4
insn_cost 37: 0
insn_cost 39: 4
insn_cost 40: 4
insn_cost 41: 0
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 0
insn_cost 49: 8
insn_cost 50: 4
insn_cost 51: 0
insn_cost 53: 4
insn_cost 54: 4
insn_cost 55: 0
insn_cost 56: 4
insn_cost 57: 4
insn_cost 58: 0
insn_cost 63: 8
insn_cost 64: 4
insn_cost 65: 0
insn_cost 67: 4
insn_cost 68: 4
insn_cost 69: 0
insn_cost 70: 4
insn_cost 71: 4
insn_cost 72: 0
insn_cost 77: 8
insn_cost 78: 4
insn_cost 79: 0
insn_cost 81: 4
insn_cost 82: 4
insn_cost 83: 0
insn_cost 84: 4
insn_cost 85: 4
insn_cost 86: 0
insn_cost 91: 8
insn_cost 92: 4
insn_cost 93: 0
insn_cost 95: 4
insn_cost 96: 4
insn_cost 97: 0
insn_cost 98: 4
insn_cost 99: 4
insn_cost 100: 0
insn_cost 105: 8
insn_cost 106: 4
insn_cost 107: 0
insn_cost 109: 4
insn_cost 110: 4
insn_cost 111: 0
insn_cost 112: 4
insn_cost 113: 4
insn_cost 114: 0

Trying 2 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ USARTx ])
                (reg:SI 135)))
        (set (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ USARTx ])
                (reg:SI 135)))
        (set (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073811456 [0x40011000])))

Trying 7, 2 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ USARTx ])
                (const_int 1073811456 [0x40011000])))
        (set (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0 [ USARTx ])
                (const_int 1073811456 [0x40011000])))
        (set (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 134 [ USARTx ])
    (reg:SI 0 r0 [ USARTx ]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0 [ USARTx ])
        (const_int 1073811456 [0x40011000])))

Trying 8 -> 9:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 135))
        (label_ref 18)
        (pc)))

Trying 2, 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0 [ USARTx ])
                    (reg:SI 135))
                (label_ref 18)
                (pc)))
        (set (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0 [ USARTx ])
                    (reg:SI 135))
                (label_ref 18)
                (pc)))
        (set (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 134 [ USARTx ])
    (reg:SI 0 r0 [ USARTx ]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 0 r0 [ USARTx ])
            (reg:SI 135))
        (label_ref 18)
        (pc)))

Trying 7, 8 -> 9:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073811456 [0x40011000]))
        (label_ref 18)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073811456 [0x40011000])))

Trying 7, 2, 8 -> 9:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0 [ USARTx ])
                    (const_int 1073811456 [0x40011000]))
                (label_ref 18)
                (pc)))
        (set (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0 [ USARTx ])
                    (const_int 1073811456 [0x40011000]))
                (label_ref 18)
                (pc)))
        (set (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 134 [ USARTx ])
    (reg:SI 0 r0 [ USARTx ]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 0 r0 [ USARTx ])
            (const_int 1073811456 [0x40011000]))
        (label_ref 18)
        (pc)))

Trying 8 -> 9:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073811456 [0x40011000]))
        (label_ref 18)
        (pc)))

Trying 11 -> 13:

Trying 12 -> 13:

Trying 12, 11 -> 13:

Trying 14 -> 16:

Trying 15 -> 16:

Trying 15, 14 -> 16:

Trying 21 -> 22:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073759232 [0x40004400])))

Trying 22 -> 23:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 136))
        (label_ref 32)
        (pc)))

Trying 21, 22 -> 23:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073759232 [0x40004400]))
        (label_ref 32)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073759232 [0x40004400])))

Trying 22 -> 23:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073759232 [0x40004400]))
        (label_ref 32)
        (pc)))

Trying 25 -> 27:

Trying 26 -> 27:

Trying 26, 25 -> 27:

Trying 28 -> 30:

Trying 29 -> 30:

Trying 29, 28 -> 30:

Trying 35 -> 36:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073760256 [0x40004800])))

Trying 36 -> 37:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 137))
        (label_ref 46)
        (pc)))

Trying 35, 36 -> 37:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073760256 [0x40004800]))
        (label_ref 46)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073760256 [0x40004800])))

Trying 36 -> 37:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073760256 [0x40004800]))
        (label_ref 46)
        (pc)))

Trying 39 -> 41:

Trying 40 -> 41:

Trying 40, 39 -> 41:

Trying 42 -> 44:

Trying 43 -> 44:

Trying 43, 42 -> 44:

Trying 49 -> 50:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073761280 [0x40004c00])))

Trying 50 -> 51:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 138))
        (label_ref 60)
        (pc)))

Trying 49, 50 -> 51:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073761280 [0x40004c00]))
        (label_ref 60)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073761280 [0x40004c00])))

Trying 50 -> 51:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073761280 [0x40004c00]))
        (label_ref 60)
        (pc)))

Trying 53 -> 55:

Trying 54 -> 55:

Trying 54, 53 -> 55:

Trying 56 -> 58:

Trying 57 -> 58:

Trying 57, 56 -> 58:

Trying 63 -> 64:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073762304 [0x40005000])))

Trying 64 -> 65:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 139))
        (label_ref 74)
        (pc)))

Trying 63, 64 -> 65:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073762304 [0x40005000]))
        (label_ref 74)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073762304 [0x40005000])))

Trying 64 -> 65:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073762304 [0x40005000]))
        (label_ref 74)
        (pc)))

Trying 67 -> 69:

Trying 68 -> 69:

Trying 68, 67 -> 69:

Trying 70 -> 72:

Trying 71 -> 72:

Trying 71, 70 -> 72:

Trying 77 -> 78:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073812480 [0x40011400])))

Trying 78 -> 79:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 140))
        (label_ref 88)
        (pc)))

Trying 77, 78 -> 79:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073812480 [0x40011400]))
        (label_ref 88)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073812480 [0x40011400])))

Trying 78 -> 79:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073812480 [0x40011400]))
        (label_ref 88)
        (pc)))

Trying 81 -> 83:

Trying 82 -> 83:

Trying 82, 81 -> 83:

Trying 84 -> 86:

Trying 85 -> 86:

Trying 85, 84 -> 86:

Trying 91 -> 92:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073772544 [0x40007800])))

Trying 92 -> 93:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 141))
        (label_ref 102)
        (pc)))

Trying 91, 92 -> 93:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073772544 [0x40007800]))
        (label_ref 102)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073772544 [0x40007800])))

Trying 92 -> 93:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073772544 [0x40007800]))
        (label_ref 102)
        (pc)))

Trying 95 -> 97:

Trying 96 -> 97:

Trying 96, 95 -> 97:

Trying 98 -> 100:

Trying 99 -> 100:

Trying 99, 98 -> 100:

Trying 105 -> 106:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073773568 [0x40007c00])))

Trying 106 -> 107:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 142))
        (label_ref:SI 118)
        (pc)))

Trying 105, 106 -> 107:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073773568 [0x40007c00]))
        (label_ref:SI 118)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (reg/v/f:SI 134 [ USARTx ])
        (const_int 1073773568 [0x40007c00])))

Trying 106 -> 107:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ USARTx ])
            (const_int 1073773568 [0x40007c00]))
        (label_ref:SI 118)
        (pc)))

Trying 109 -> 111:

Trying 110 -> 111:

Trying 110, 109 -> 111:

Trying 112 -> 114:

Trying 113 -> 114:

Trying 113, 112 -> 114:


USART_DeInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={33d,17u} r1={33d,16u} r2={17d} r3={17d} r7={1d,18u} r12={16d} r13={1d,34u} r14={9d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={24d,8u} r25={1d,18u} r26={1d,17u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r134={1d,8u,8e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 2075{1922d,145u,8e} in 73{57 regular + 16 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v/f:SI 134 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:188 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 (set (reg:SI 135)
        (const_int 1073811456 [0x40011000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:192 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 135))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:192 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073811456 [0x40011000]))
            (nil))))

(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:192 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  3 [4.4%]  (fallthru)
;; Succ edge  4 [95.6%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [4.4%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 (set (reg:SI 0 r0)
        (const_int 16 [0x10])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:194 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:194 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 13 12 14 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41]  <function_decl 0x55c2c000 RCC_APB2PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:194 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 14 13 15 3 (set (reg:SI 0 r0)
        (const_int 16 [0x10])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:195 709 {*thumb2_movsi_insn}
     (nil))

(insn 15 14 16 3 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:195 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 16 15 18 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41]  <function_decl 0x55c2c000 RCC_APB2PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:195 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 136
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 136
;; live  kill	

;; Pred edge  2 [95.6%] 
(code_label 18 16 19 4 2 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 19 22 4 (set (reg:SI 136)
        (const_int 1073759232 [0x40004400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:197 709 {*thumb2_movsi_insn}
     (nil))

(insn 22 21 23 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 136))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:197 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073759232 [0x40004400]))
            (nil))))

(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 32)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:197 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 32)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  5 [4.4%]  (fallthru)
;; Succ edge  6 [95.6%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  4 [4.4%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 (set (reg:SI 0 r0)
        (const_int 131072 [0x20000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:199 709 {*thumb2_movsi_insn}
     (nil))

(insn 26 25 27 5 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:199 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 27 26 28 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:199 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 5 (set (reg:SI 0 r0)
        (const_int 131072 [0x20000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:200 709 {*thumb2_movsi_insn}
     (nil))

(insn 29 28 30 5 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:200 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 30 29 32 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:200 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(7){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 137
;; live  kill	

;; Pred edge  4 [95.6%] 
(code_label 32 30 33 6 3 "" [1 uses])

(note 33 32 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 35 33 36 6 (set (reg:SI 137)
        (const_int 1073760256 [0x40004800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:202 709 {*thumb2_movsi_insn}
     (nil))

(insn 36 35 37 6 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 137))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:202 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073760256 [0x40004800]))
            (nil))))

(jump_insn 37 36 38 6 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:202 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 46)
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  7 [4.4%]  (fallthru)
;; Succ edge  8 [95.6%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(7){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  6 [4.4%]  (fallthru)
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 7 (set (reg:SI 0 r0)
        (const_int 262144 [0x40000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:204 709 {*thumb2_movsi_insn}
     (nil))

(insn 40 39 41 7 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:204 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 41 40 42 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:204 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 42 41 43 7 (set (reg:SI 0 r0)
        (const_int 262144 [0x40000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:205 709 {*thumb2_movsi_insn}
     (nil))

(insn 43 42 44 7 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:205 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 44 43 46 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:205 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 7 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(7){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 138
;; live  kill	

;; Pred edge  6 [95.6%] 
(code_label 46 44 47 8 4 "" [1 uses])

(note 47 46 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 49 47 50 8 (set (reg:SI 138)
        (const_int 1073761280 [0x40004c00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:207 709 {*thumb2_movsi_insn}
     (nil))

(insn 50 49 51 8 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 138))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:207 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073761280 [0x40004c00]))
            (nil))))

(jump_insn 51 50 52 8 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:207 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 60)
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  9 [4.4%]  (fallthru)
;; Succ edge  10 [95.6%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(7){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  8 [4.4%]  (fallthru)
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 9 (set (reg:SI 0 r0)
        (const_int 524288 [0x80000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:209 709 {*thumb2_movsi_insn}
     (nil))

(insn 54 53 55 9 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:209 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 55 54 56 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:209 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 56 55 57 9 (set (reg:SI 0 r0)
        (const_int 524288 [0x80000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:210 709 {*thumb2_movsi_insn}
     (nil))

(insn 57 56 58 9 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:210 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 58 57 60 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:210 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 9 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u73(7){ }u74(13){ }u75(25){ }u76(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 139
;; live  kill	

;; Pred edge  8 [95.6%] 
(code_label 60 58 61 10 5 "" [1 uses])

(note 61 60 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 63 61 64 10 (set (reg:SI 139)
        (const_int 1073762304 [0x40005000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:212 709 {*thumb2_movsi_insn}
     (nil))

(insn 64 63 65 10 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 139))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:212 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073762304 [0x40005000]))
            (nil))))

(jump_insn 65 64 66 10 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:212 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 74)
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  11 [4.4%]  (fallthru)
;; Succ edge  12 [95.6%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u81(7){ }u82(13){ }u83(25){ }u84(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  10 [4.4%]  (fallthru)
(note 66 65 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 11 (set (reg:SI 0 r0)
        (const_int 1048576 [0x100000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:214 709 {*thumb2_movsi_insn}
     (nil))

(insn 68 67 69 11 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:214 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 69 68 70 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:214 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 70 69 71 11 (set (reg:SI 0 r0)
        (const_int 1048576 [0x100000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:215 709 {*thumb2_movsi_insn}
     (nil))

(insn 71 70 72 11 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:215 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 72 71 74 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:215 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 11 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u91(7){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 140
;; live  kill	

;; Pred edge  10 [95.6%] 
(code_label 74 72 75 12 6 "" [1 uses])

(note 75 74 77 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 77 75 78 12 (set (reg:SI 140)
        (const_int 1073812480 [0x40011400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:217 709 {*thumb2_movsi_insn}
     (nil))

(insn 78 77 79 12 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 140))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:217 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073812480 [0x40011400]))
            (nil))))

(jump_insn 79 78 80 12 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:217 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 88)
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  13 [4.4%]  (fallthru)
;; Succ edge  14 [95.6%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u99(7){ }u100(13){ }u101(25){ }u102(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  12 [4.4%]  (fallthru)
(note 80 79 81 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 13 (set (reg:SI 0 r0)
        (const_int 32 [0x20])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:219 709 {*thumb2_movsi_insn}
     (nil))

(insn 82 81 83 13 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:219 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 83 82 84 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41]  <function_decl 0x55c2c000 RCC_APB2PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:219 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 84 83 85 13 (set (reg:SI 0 r0)
        (const_int 32 [0x20])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:220 709 {*thumb2_movsi_insn}
     (nil))

(insn 85 84 86 13 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:220 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 86 85 88 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41]  <function_decl 0x55c2c000 RCC_APB2PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:220 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 13 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u109(7){ }u110(13){ }u111(25){ }u112(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 141
;; live  kill	

;; Pred edge  12 [95.6%] 
(code_label 88 86 89 14 7 "" [1 uses])

(note 89 88 91 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 91 89 92 14 (set (reg:SI 141)
        (const_int 1073772544 [0x40007800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 92 91 93 14 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 141))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:222 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073772544 [0x40007800]))
            (nil))))

(jump_insn 93 92 94 14 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 102)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:222 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 102)
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  15 [4.4%]  (fallthru)
;; Succ edge  16 [95.6%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u117(7){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  14 [4.4%]  (fallthru)
(note 94 93 95 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 15 (set (reg:SI 0 r0)
        (const_int 1073741824 [0x40000000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:224 709 {*thumb2_movsi_insn}
     (nil))

(insn 96 95 97 15 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:224 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 97 96 98 15 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:224 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 98 97 99 15 (set (reg:SI 0 r0)
        (const_int 1073741824 [0x40000000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:225 709 {*thumb2_movsi_insn}
     (nil))

(insn 99 98 100 15 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:225 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 100 99 102 15 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:225 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 15 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u127(7){ }u128(13){ }u129(25){ }u130(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 142
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  14 [95.6%] 
(code_label 102 100 103 16 8 "" [1 uses])

(note 103 102 105 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 105 103 106 16 (set (reg:SI 142)
        (const_int 1073773568 [0x40007c00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:229 709 {*thumb2_movsi_insn}
     (nil))

(insn 106 105 107 16 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 142))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:229 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ USARTx ])
            (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                    (const_int 1073773568 [0x40007c00]))
                (nil)))))

(jump_insn 107 106 108 16 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 118)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:229 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8987 [0x231b])
            (nil)))
 -> 118)
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  17 [10.1%]  (fallthru)
;; Succ edge  18 [89.9%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u135(7){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  16 [10.1%]  (fallthru)
(note 108 107 109 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 17 (set (reg:SI 0 r0)
        (const_int -2147483648 [0xffffffff80000000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 110 109 111 17 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:231 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 111 110 112 17 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:231 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 112 111 113 17 (set (reg:SI 0 r0)
        (const_int -2147483648 [0xffffffff80000000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 113 112 114 17 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:232 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 114 113 118 17 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:232 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 17 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u145(7){ }u146(13){ }u147(25){ }u148(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  16 [89.9%] 
(code_label 118 114 119 18 1 "" [1 uses])

(note 119 118 0 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 18 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_Init (USART_Init)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 12
insn_cost 8: 4
insn_cost 10: 4
insn_cost 11: 12
insn_cost 12: 4
insn_cost 13: 4
insn_cost 15: 4
insn_cost 16: 12
insn_cost 17: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 12
insn_cost 22: 12
insn_cost 23: 4
insn_cost 25: 12
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 31: 4
insn_cost 32: 12
insn_cost 33: 4
insn_cost 35: 4
insn_cost 36: 12
insn_cost 37: 4
insn_cost 38: 4
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 4
insn_cost 43: 0
insn_cost 45: 8
insn_cost 46: 4
insn_cost 47: 8
insn_cost 50: 12
insn_cost 51: 4
insn_cost 52: 8
insn_cost 54: 4
insn_cost 55: 4
insn_cost 56: 4
insn_cost 57: 4
insn_cost 58: 0
insn_cost 60: 12
insn_cost 65: 12
insn_cost 68: 12
insn_cost 69: 4
insn_cost 70: 4
insn_cost 71: 4
insn_cost 72: 0
insn_cost 75: 4
insn_cost 76: 4
insn_cost 77: 4
insn_cost 78: 4
insn_cost 79: 12
insn_cost 80: 4
insn_cost 81: 80
insn_cost 87: 4
insn_cost 88: 4
insn_cost 89: 4
insn_cost 90: 4
insn_cost 91: 12
insn_cost 92: 4
insn_cost 93: 80
insn_cost 97: 16
insn_cost 98: 16
insn_cost 99: 4
insn_cost 100: 4
insn_cost 101: 4
insn_cost 102: 4
insn_cost 103: 8
insn_cost 104: 8
insn_cost 105: 12
insn_cost 106: 4
insn_cost 107: 4
insn_cost 108: 4
insn_cost 109: 0
insn_cost 111: 4
insn_cost 112: 4
insn_cost 115: 16
insn_cost 116: 4
insn_cost 117: 4
insn_cost 118: 4
insn_cost 123: 4
insn_cost 124: 4
insn_cost 127: 16
insn_cost 128: 4
insn_cost 129: 4
insn_cost 130: 4
insn_cost 133: 4
insn_cost 135: 4

Trying 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:HI 221 [ USARTx_10(D)->CR2 ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16]))
        (set (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:HI 221 [ USARTx_10(D)->CR2 ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16]))
        (set (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:SI 137 [ D.7895 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16])))

Trying 2, 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ D.7895 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16])))
        (set (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ D.7895 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16])))
        (set (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 219 [ USARTx ])
    (reg:SI 0 r0 [ USARTx ]))
Failed to match this instruction:
(set (reg:SI 137 [ D.7895 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16])))

Trying 8 -> 10:
Successfully matched this instruction:
(set (reg/v:SI 139 [ tmpreg ])
    (and:SI (subreg:SI (reg:HI 221 [ USARTx_10(D)->CR2 ]) 0)
        (const_int 53247 [0xcfff])))
deferring deletion of insn with uid = 8.
modifying insn i3    10 r139:SI=r221:HI#0&0xcfff
      REG_DEAD: r221:HI
deferring rescan insn with uid = 10.

Trying 7 -> 10:

Trying 2, 7 -> 10:

Trying 3 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])
            (zero_extend:SI (mem/s:HI (plus:SI (reg:SI 1 r1 [ USART_InitStruct ])
                        (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16])))
        (set (reg/v/f:SI 220 [ USART_InitStruct ])
            (reg:SI 1 r1 [ USART_InitStruct ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])
            (zero_extend:SI (mem/s:HI (plus:SI (reg:SI 1 r1 [ USART_InitStruct ])
                        (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16])))
        (set (reg/v/f:SI 220 [ USART_InitStruct ])
            (reg:SI 1 r1 [ USART_InitStruct ]))
    ])

Trying 10 -> 12:
Failed to match this instruction:
(set (reg:SI 223)
    (ior:SI (and:SI (subreg:SI (reg:HI 221 [ USARTx_10(D)->CR2 ]) 0)
            (const_int 53247 [0xcfff]))
        (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])))

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:SI 223)
    (ior:SI (reg/v:SI 139 [ tmpreg ])
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16]) 0)))

Trying 7, 10 -> 12:

Trying 3, 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:SI 223)
            (ior:SI (reg/v:SI 139 [ tmpreg ])
                (subreg:SI (mem/s:HI (plus:SI (reg:SI 1 r1 [ USART_InitStruct ])
                            (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16]) 0)))
        (set (reg/v/f:SI 220 [ USART_InitStruct ])
            (reg:SI 1 r1 [ USART_InitStruct ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 223)
            (ior:SI (reg/v:SI 139 [ tmpreg ])
                (subreg:SI (mem/s:HI (plus:SI (reg:SI 1 r1 [ USART_InitStruct ])
                            (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16]) 0)))
        (set (reg/v/f:SI 220 [ USART_InitStruct ])
            (reg:SI 1 r1 [ USART_InitStruct ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 220 [ USART_InitStruct ])
    (reg:SI 1 r1 [ USART_InitStruct ]))
Failed to match this instruction:
(set (reg:SI 223)
    (ior:SI (reg/v:SI 139 [ tmpreg ])
        (subreg:SI (mem/s:HI (plus:SI (reg:SI 1 r1 [ USART_InitStruct ])
                    (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16]) 0)))

Trying 11, 10 -> 12:
Failed to match this instruction:
(set (reg:SI 223)
    (ior:SI (and:SI (subreg:SI (reg:HI 221 [ USARTx_10(D)->CR2 ]) 0)
            (const_int 53247 [0xcfff]))
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16]) 0)))
Successfully matched this instruction:
(set (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16])))
Failed to match this instruction:
(set (reg:SI 223)
    (ior:SI (and:SI (subreg:SI (reg:HI 221 [ USARTx_10(D)->CR2 ]) 0)
            (const_int 53247 [0xcfff]))
        (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])))

Trying 12 -> 13:
Successfully matched this instruction:
(set (reg:SI 143 [ D.7898 ])
    (ior:SI (reg/v:SI 139 [ tmpreg ])
        (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])))
deferring deletion of insn with uid = 12.
modifying insn i3    13 r143:SI=r139:SI|r222:SI
      REG_DEAD: r139:SI
      REG_DEAD: r222:SI
deferring rescan insn with uid = 13.

Trying 11 -> 13:
Failed to match this instruction:
(set (reg:SI 143 [ D.7898 ])
    (ior:SI (reg/v:SI 139 [ tmpreg ])
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16]) 0)))

Trying 10 -> 13:
Failed to match this instruction:
(set (reg:SI 143 [ D.7898 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 221 [ USARTx_10(D)->CR2 ]) 0)
            (const_int 53247 [0xcfff]))
        (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])))

Trying 3, 11 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:SI 143 [ D.7898 ])
            (ior:SI (reg/v:SI 139 [ tmpreg ])
                (subreg:SI (mem/s:HI (plus:SI (reg:SI 1 r1 [ USART_InitStruct ])
                            (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16]) 0)))
        (set (reg/v/f:SI 220 [ USART_InitStruct ])
            (reg:SI 1 r1 [ USART_InitStruct ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 143 [ D.7898 ])
            (ior:SI (reg/v:SI 139 [ tmpreg ])
                (subreg:SI (mem/s:HI (plus:SI (reg:SI 1 r1 [ USART_InitStruct ])
                            (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16]) 0)))
        (set (reg/v/f:SI 220 [ USART_InitStruct ])
            (reg:SI 1 r1 [ USART_InitStruct ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 220 [ USART_InitStruct ])
    (reg:SI 1 r1 [ USART_InitStruct ]))
Failed to match this instruction:
(set (reg:SI 143 [ D.7898 ])
    (ior:SI (reg/v:SI 139 [ tmpreg ])
        (subreg:SI (mem/s:HI (plus:SI (reg:SI 1 r1 [ USART_InitStruct ])
                    (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16]) 0)))

Trying 7, 10 -> 13:

Trying 10, 11 -> 13:
Failed to match this instruction:
(set (reg:SI 143 [ D.7898 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 221 [ USARTx_10(D)->CR2 ]) 0)
            (const_int 53247 [0xcfff]))
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16]) 0)))
Successfully matched this instruction:
(set (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16])))
Failed to match this instruction:
(set (reg:SI 143 [ D.7898 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 221 [ USARTx_10(D)->CR2 ]) 0)
            (const_int 53247 [0xcfff]))
        (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])))

Trying 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (reg/v:SI 139 [ tmpreg ])
            (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])) 0))

Trying 11, 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (reg/v:SI 139 [ tmpreg ])
            (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                        (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16]) 0)) 0))
Successfully matched this instruction:
(set (reg:SI 143 [ D.7898 ])
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (reg/v:SI 139 [ tmpreg ])
            (reg:SI 143 [ D.7898 ])) 0))

Trying 10, 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (and:SI (subreg:SI (reg:HI 221 [ USARTx_10(D)->CR2 ]) 0)
                (const_int -12289 [0xffffffffffffcfff]))
            (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])) 0))
Successfully matched this instruction:
(set (reg:SI 143 [ D.7898 ])
    (and:SI (subreg:SI (reg:HI 221 [ USARTx_10(D)->CR2 ]) 0)
        (const_int -12289 [0xffffffffffffcfff])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 143 [ D.7898 ])
            (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])) 0))

Trying 16 -> 17:
Failed to match this instruction:
(set (reg:SI 144 [ D.7899 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])))

Trying 17 -> 19:
Successfully matched this instruction:
(set (reg:SI 226)
    (and:SI (subreg:SI (reg:HI 225 [ USARTx_10(D)->CR1 ]) 0)
        (const_int 59903 [0xe9ff])))
deferring deletion of insn with uid = 17.
modifying insn i3    19 r226:SI=r225:HI#0&0xe9ff
      REG_DEAD: r225:HI
deferring rescan insn with uid = 19.

Trying 16 -> 19:

Trying 19 -> 20:
Successfully matched this instruction:
(set (reg/v:SI 146 [ tmpreg ])
    (and:SI (subreg:SI (reg:HI 225 [ USARTx_10(D)->CR1 ]) 0)
        (const_int 59891 [0xe9f3])))
deferring deletion of insn with uid = 19.
modifying insn i3    20 r146:SI=r225:HI#0&0xe9f3
      REG_DEAD: r225:HI
deferring rescan insn with uid = 20.

Trying 16 -> 20:

Trying 21 -> 23:
Failed to match this instruction:
(set (reg:SI 229)
    (ior:SI (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 8 [0x8])) [5 USART_InitStruct_8(D)->USART_Parity+0 S2 A32]) 0)
        (subreg:SI (reg:HI 228 [ USART_InitStruct_8(D)->USART_WordLength ]) 0)))

Trying 22 -> 23:
Failed to match this instruction:
(set (reg:SI 229)
    (ior:SI (subreg:SI (reg:HI 227 [ USART_InitStruct_8(D)->USART_Parity ]) 0)
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 4 [0x4])) [5 USART_InitStruct_8(D)->USART_WordLength+0 S2 A32]) 0)))

Trying 22, 21 -> 23:
Failed to match this instruction:
(set (reg:SI 229)
    (ior:SI (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 8 [0x8])) [5 USART_InitStruct_8(D)->USART_Parity+0 S2 A32]) 0)
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 4 [0x4])) [5 USART_InitStruct_8(D)->USART_WordLength+0 S2 A32]) 0)))
Successfully matched this instruction:
(set (reg:SI 228 [ USART_InitStruct_8(D)->USART_WordLength ])
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 4 [0x4])) [5 USART_InitStruct_8(D)->USART_WordLength+0 S2 A32])))
Failed to match this instruction:
(set (reg:SI 229)
    (ior:SI (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 8 [0x8])) [5 USART_InitStruct_8(D)->USART_Parity+0 S2 A32]) 0)
        (reg:SI 228 [ USART_InitStruct_8(D)->USART_WordLength ])))

Trying 23 -> 26:
Failed to match this instruction:
(set (reg:SI 232)
    (ior:SI (ior:SI (subreg:SI (reg:HI 227 [ USART_InitStruct_8(D)->USART_Parity ]) 0)
            (subreg:SI (reg:HI 228 [ USART_InitStruct_8(D)->USART_WordLength ]) 0))
        (subreg:SI (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ]) 0)))

Trying 25 -> 26:
Failed to match this instruction:
(set (reg:SI 232)
    (ior:SI (reg:SI 229)
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 10 [0xa])) [5 USART_InitStruct_8(D)->USART_Mode+0 S2 A16]) 0)))

Trying 21, 23 -> 26:
Failed to match this instruction:
(set (reg:SI 232)
    (ior:SI (ior:SI (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                        (const_int 8 [0x8])) [5 USART_InitStruct_8(D)->USART_Parity+0 S2 A32]) 0)
            (subreg:SI (reg:HI 228 [ USART_InitStruct_8(D)->USART_WordLength ]) 0))
        (subreg:SI (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ]) 0)))
Successfully matched this instruction:
(set (reg:SI 229)
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 8 [0x8])) [5 USART_InitStruct_8(D)->USART_Parity+0 S2 A32])))
Failed to match this instruction:
(set (reg:SI 232)
    (ior:SI (ior:SI (reg:SI 229)
            (subreg:SI (reg:HI 228 [ USART_InitStruct_8(D)->USART_WordLength ]) 0))
        (subreg:SI (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ]) 0)))

Trying 22, 23 -> 26:
Failed to match this instruction:
(set (reg:SI 232)
    (ior:SI (ior:SI (subreg:SI (reg:HI 227 [ USART_InitStruct_8(D)->USART_Parity ]) 0)
            (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                        (const_int 4 [0x4])) [5 USART_InitStruct_8(D)->USART_WordLength+0 S2 A32]) 0))
        (subreg:SI (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ]) 0)))
Successfully matched this instruction:
(set (reg:SI 229)
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 4 [0x4])) [5 USART_InitStruct_8(D)->USART_WordLength+0 S2 A32])))
Failed to match this instruction:
(set (reg:SI 232)
    (ior:SI (ior:SI (subreg:SI (reg:HI 227 [ USART_InitStruct_8(D)->USART_Parity ]) 0)
            (reg:SI 229))
        (subreg:SI (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ]) 0)))

Trying 25, 23 -> 26:
Failed to match this instruction:
(set (reg:SI 232)
    (ior:SI (ior:SI (subreg:SI (reg:HI 227 [ USART_InitStruct_8(D)->USART_Parity ]) 0)
            (subreg:SI (reg:HI 228 [ USART_InitStruct_8(D)->USART_WordLength ]) 0))
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 10 [0xa])) [5 USART_InitStruct_8(D)->USART_Mode+0 S2 A16]) 0)))
Successfully matched this instruction:
(set (reg:SI 231 [ USART_InitStruct_8(D)->USART_Mode ])
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 10 [0xa])) [5 USART_InitStruct_8(D)->USART_Mode+0 S2 A16])))
Failed to match this instruction:
(set (reg:SI 232)
    (ior:SI (ior:SI (subreg:SI (reg:HI 227 [ USART_InitStruct_8(D)->USART_Parity ]) 0)
            (subreg:SI (reg:HI 228 [ USART_InitStruct_8(D)->USART_WordLength ]) 0))
        (reg:SI 231 [ USART_InitStruct_8(D)->USART_Mode ])))

Trying 26 -> 27:
Failed to match this instruction:
(set (reg:SI 233)
    (zero_extend:SI (subreg:HI (ior:SI (reg:SI 229)
                (subreg:SI (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ]) 0)) 0)))

Trying 23, 26 -> 27:
Failed to match this instruction:
(set (reg:SI 233)
    (zero_extend:SI (subreg:HI (ior:SI (ior:SI (subreg:SI (reg:HI 227 [ USART_InitStruct_8(D)->USART_Parity ]) 0)
                    (subreg:SI (reg:HI 228 [ USART_InitStruct_8(D)->USART_WordLength ]) 0))
                (subreg:SI (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ]) 0)) 0)))
Successfully matched this instruction:
(set (reg:SI 232)
    (ior:SI (subreg:SI (reg:HI 227 [ USART_InitStruct_8(D)->USART_Parity ]) 0)
        (subreg:SI (reg:HI 228 [ USART_InitStruct_8(D)->USART_WordLength ]) 0)))
Failed to match this instruction:
(set (reg:SI 233)
    (zero_extend:SI (subreg:HI (ior:SI (reg:SI 232)
                (subreg:SI (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ]) 0)) 0)))

Trying 25, 26 -> 27:
Failed to match this instruction:
(set (reg:SI 233)
    (ior:SI (zero_extend:SI (subreg:HI (reg:SI 229) 0))
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 10 [0xa])) [5 USART_InitStruct_8(D)->USART_Mode+0 S2 A16]) 0)))
Successfully matched this instruction:
(set (reg:SI 232)
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 10 [0xa])) [5 USART_InitStruct_8(D)->USART_Mode+0 S2 A16])))
Failed to match this instruction:
(set (reg:SI 233)
    (ior:SI (zero_extend:SI (subreg:HI (reg:SI 229) 0))
        (reg:SI 232)))

Trying 20 -> 28:
Failed to match this instruction:
(set (reg:SI 234)
    (ior:SI (and:SI (subreg:SI (reg:HI 225 [ USARTx_10(D)->CR1 ]) 0)
            (const_int 59891 [0xe9f3]))
        (reg:SI 233)))

Trying 27 -> 28:
Failed to match this instruction:
(set (reg:SI 234)
    (ior:SI (zero_extend:SI (subreg:HI (reg:SI 232) 0))
        (reg/v:SI 146 [ tmpreg ])))

Trying 16, 20 -> 28:

Trying 26, 27 -> 28:
Failed to match this instruction:
(set (reg:SI 234)
    (ior:SI (zero_extend:SI (subreg:HI (ior:SI (reg:SI 229)
                    (subreg:SI (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ]) 0)) 0))
        (reg/v:SI 146 [ tmpreg ])))
Successfully matched this instruction:
(set (reg:SI 233)
    (ior:SI (reg:SI 229)
        (subreg:SI (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ]) 0)))
Failed to match this instruction:
(set (reg:SI 234)
    (ior:SI (zero_extend:SI (subreg:HI (reg:SI 233) 0))
        (reg/v:SI 146 [ tmpreg ])))

Trying 27, 20 -> 28:
Failed to match this instruction:
(set (reg:SI 234)
    (ior:SI (and:SI (subreg:SI (reg:HI 225 [ USARTx_10(D)->CR1 ]) 0)
            (const_int 59891 [0xe9f3]))
        (zero_extend:SI (subreg:HI (reg:SI 232) 0))))
Successfully matched this instruction:
(set (reg:SI 233)
    (zero_extend:SI (subreg:HI (reg:SI 232) 0)))
Failed to match this instruction:
(set (reg:SI 234)
    (ior:SI (and:SI (subreg:SI (reg:HI 225 [ USARTx_10(D)->CR1 ]) 0)
            (const_int 59891 [0xe9f3]))
        (reg:SI 233)))

Trying 28 -> 29:
Successfully matched this instruction:
(set (reg:SI 154 [ D.7898 ])
    (ior:SI (reg:SI 233)
        (reg/v:SI 146 [ tmpreg ])))
deferring deletion of insn with uid = 28.
modifying insn i3    29 r154:SI=r233:SI|r146:SI
      REG_DEAD: r146:SI
      REG_DEAD: r233:SI
deferring rescan insn with uid = 29.

Trying 27 -> 29:
Failed to match this instruction:
(set (reg:SI 154 [ D.7898 ])
    (ior:SI (zero_extend:SI (subreg:HI (reg:SI 232) 0))
        (reg/v:SI 146 [ tmpreg ])))

Trying 20 -> 29:
Failed to match this instruction:
(set (reg:SI 154 [ D.7898 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 225 [ USARTx_10(D)->CR1 ]) 0)
            (const_int 59891 [0xe9f3]))
        (reg:SI 233)))

Trying 26, 27 -> 29:
Failed to match this instruction:
(set (reg:SI 154 [ D.7898 ])
    (ior:SI (zero_extend:SI (subreg:HI (ior:SI (reg:SI 229)
                    (subreg:SI (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ]) 0)) 0))
        (reg/v:SI 146 [ tmpreg ])))
Successfully matched this instruction:
(set (reg:SI 233)
    (ior:SI (reg:SI 229)
        (subreg:SI (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ]) 0)))
Failed to match this instruction:
(set (reg:SI 154 [ D.7898 ])
    (ior:SI (zero_extend:SI (subreg:HI (reg:SI 233) 0))
        (reg/v:SI 146 [ tmpreg ])))

Trying 16, 20 -> 29:

Trying 20, 27 -> 29:
Failed to match this instruction:
(set (reg:SI 154 [ D.7898 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 225 [ USARTx_10(D)->CR1 ]) 0)
            (const_int 59891 [0xe9f3]))
        (zero_extend:SI (subreg:HI (reg:SI 232) 0))))
Successfully matched this instruction:
(set (reg:SI 233)
    (zero_extend:SI (subreg:HI (reg:SI 232) 0)))
Failed to match this instruction:
(set (reg:SI 154 [ D.7898 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 225 [ USARTx_10(D)->CR1 ]) 0)
            (const_int 59891 [0xe9f3]))
        (reg:SI 233)))

Trying 29 -> 31:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 233)
            (reg/v:SI 146 [ tmpreg ])) 0))

Trying 27, 29 -> 31:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 232)
            (reg/v:SI 146 [ tmpreg ])) 0))
Successfully matched this instruction:
(set (reg:SI 154 [ D.7898 ])
    (ior:SI (reg:SI 232)
        (reg/v:SI 146 [ tmpreg ])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])
    (subreg:HI (reg:SI 154 [ D.7898 ]) 0))

Trying 20, 29 -> 31:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])
    (subreg:HI (ior:SI (and:SI (subreg:SI (reg:HI 225 [ USARTx_10(D)->CR1 ]) 0)
                (const_int 59891 [0xe9f3]))
            (reg:SI 233)) 0))
Successfully matched this instruction:
(set (reg:SI 154 [ D.7898 ])
    (and:SI (subreg:SI (reg:HI 225 [ USARTx_10(D)->CR1 ]) 0)
        (const_int 59891 [0xe9f3])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 154 [ D.7898 ])
            (reg:SI 233)) 0))

Trying 32 -> 33:
Failed to match this instruction:
(set (reg:SI 155 [ D.7906 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_10(D)->CR3+0 S2 A16])))

Trying 33 -> 35:
Successfully matched this instruction:
(set (reg/v:SI 157 [ tmpreg ])
    (and:SI (subreg:SI (reg:HI 236 [ USARTx_10(D)->CR3 ]) 0)
        (const_int 64767 [0xfcff])))
deferring deletion of insn with uid = 33.
modifying insn i3    35 r157:SI=r236:HI#0&0xfcff
      REG_DEAD: r236:HI
deferring rescan insn with uid = 35.

Trying 32 -> 35:

Trying 35 -> 37:
Failed to match this instruction:
(set (reg:SI 238)
    (ior:SI (and:SI (subreg:SI (reg:HI 236 [ USARTx_10(D)->CR3 ]) 0)
            (const_int 64767 [0xfcff]))
        (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ])))

Trying 36 -> 37:
Failed to match this instruction:
(set (reg:SI 238)
    (ior:SI (reg/v:SI 157 [ tmpreg ])
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 12 [0xc])) [5 USART_InitStruct_8(D)->USART_HardwareFlowControl+0 S2 A32]) 0)))

Trying 32, 35 -> 37:

Trying 36, 35 -> 37:
Failed to match this instruction:
(set (reg:SI 238)
    (ior:SI (and:SI (subreg:SI (reg:HI 236 [ USARTx_10(D)->CR3 ]) 0)
            (const_int 64767 [0xfcff]))
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 12 [0xc])) [5 USART_InitStruct_8(D)->USART_HardwareFlowControl+0 S2 A32]) 0)))
Successfully matched this instruction:
(set (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ])
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 12 [0xc])) [5 USART_InitStruct_8(D)->USART_HardwareFlowControl+0 S2 A32])))
Failed to match this instruction:
(set (reg:SI 238)
    (ior:SI (and:SI (subreg:SI (reg:HI 236 [ USARTx_10(D)->CR3 ]) 0)
            (const_int 64767 [0xfcff]))
        (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ])))

Trying 37 -> 38:
Successfully matched this instruction:
(set (reg:SI 161 [ D.7898 ])
    (ior:SI (reg/v:SI 157 [ tmpreg ])
        (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ])))
deferring deletion of insn with uid = 37.
modifying insn i3    38 r161:SI=r157:SI|r237:SI
      REG_DEAD: r157:SI
      REG_DEAD: r237:SI
deferring rescan insn with uid = 38.

Trying 36 -> 38:
Failed to match this instruction:
(set (reg:SI 161 [ D.7898 ])
    (ior:SI (reg/v:SI 157 [ tmpreg ])
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 12 [0xc])) [5 USART_InitStruct_8(D)->USART_HardwareFlowControl+0 S2 A32]) 0)))

Trying 35 -> 38:
Failed to match this instruction:
(set (reg:SI 161 [ D.7898 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 236 [ USARTx_10(D)->CR3 ]) 0)
            (const_int 64767 [0xfcff]))
        (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ])))

Trying 32, 35 -> 38:

Trying 35, 36 -> 38:
Failed to match this instruction:
(set (reg:SI 161 [ D.7898 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 236 [ USARTx_10(D)->CR3 ]) 0)
            (const_int 64767 [0xfcff]))
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 12 [0xc])) [5 USART_InitStruct_8(D)->USART_HardwareFlowControl+0 S2 A32]) 0)))
Successfully matched this instruction:
(set (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ])
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 12 [0xc])) [5 USART_InitStruct_8(D)->USART_HardwareFlowControl+0 S2 A32])))
Failed to match this instruction:
(set (reg:SI 161 [ D.7898 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 236 [ USARTx_10(D)->CR3 ]) 0)
            (const_int 64767 [0xfcff]))
        (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ])))

Trying 38 -> 40:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_10(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (reg/v:SI 157 [ tmpreg ])
            (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ])) 0))

Trying 36, 38 -> 40:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_10(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (reg/v:SI 157 [ tmpreg ])
            (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                        (const_int 12 [0xc])) [5 USART_InitStruct_8(D)->USART_HardwareFlowControl+0 S2 A32]) 0)) 0))
Successfully matched this instruction:
(set (reg:SI 161 [ D.7898 ])
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 12 [0xc])) [5 USART_InitStruct_8(D)->USART_HardwareFlowControl+0 S2 A32])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_10(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (reg/v:SI 157 [ tmpreg ])
            (reg:SI 161 [ D.7898 ])) 0))

Trying 35, 38 -> 40:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_10(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (and:SI (subreg:SI (reg:HI 236 [ USARTx_10(D)->CR3 ]) 0)
                (const_int -769 [0xfffffffffffffcff]))
            (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ])) 0))
Successfully matched this instruction:
(set (reg:SI 161 [ D.7898 ])
    (and:SI (subreg:SI (reg:HI 236 [ USARTx_10(D)->CR3 ]) 0)
        (const_int -769 [0xfffffffffffffcff])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_10(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 161 [ D.7898 ])
            (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ])) 0))

Trying 41 -> 42:
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -16 [0xfffffffffffffff0])))
deferring deletion of insn with uid = 41.
modifying insn i3    42 r0:SI=sfp:SI-0x10
deferring rescan insn with uid = 42.

Trying 42 -> 43:

Trying 45 -> 46:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v/f:SI 219 [ USARTx ])
        (const_int 1073812480 [0x40011400])))

Trying 46 -> 47:
Successfully matched this instruction:
(set (reg:SI 242)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (reg:SI 243)))
deferring deletion of insn with uid = 46.
modifying insn i3    47 {r242:SI=r219:SI==r243:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r243:SI
deferring rescan insn with uid = 47.

Trying 45 -> 47:
Failed to match this instruction:
(parallel [
        (set (reg:SI 242)
            (eq:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 1073812480 [0x40011400])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 242)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (const_int 1073812480 [0x40011400])))

Trying 50 -> 51:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v/f:SI 219 [ USARTx ])
        (const_int 1073811456 [0x40011000])))

Trying 51 -> 52:
Successfully matched this instruction:
(set (reg:SI 245)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (reg:SI 246)))
deferring deletion of insn with uid = 51.
modifying insn i3    52 {r245:SI=r219:SI==r246:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r246:SI
deferring rescan insn with uid = 52.

Trying 50 -> 52:
Failed to match this instruction:
(parallel [
        (set (reg:SI 245)
            (eq:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 1073811456 [0x40011000])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 245)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (const_int 1073811456 [0x40011000])))

Trying 47 -> 54:
Successfully matched this instruction:
(set (reg:SI 247)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 243))
        (reg:SI 245)))
deferring deletion of insn with uid = 47.
modifying insn i3    54 {r247:SI=r219:SI==r243:SI|r245:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r243:SI
      REG_DEAD: r245:SI
deferring rescan insn with uid = 54.

Trying 45 -> 54:
Failed to match this instruction:
(parallel [
        (set (reg:SI 247)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073812480 [0x40011400]))
                (reg:SI 245)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 247)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073812480 [0x40011400]))
        (reg:SI 245)))

Trying 52 -> 54:
Failed to match this instruction:
(parallel [
        (set (reg:SI 247)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 243))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 246))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 247)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 243))
        (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 246))))

Trying 50, 52 -> 54:
Failed to match this instruction:
(parallel [
        (set (reg:SI 247)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 243))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073811456 [0x40011000]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 247)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 243))
        (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073811456 [0x40011000]))))
Failed to match this instruction:
(set (reg:SI 245)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (const_int 1073811456 [0x40011000])))

Trying 52, 45 -> 54:
Failed to match this instruction:
(parallel [
        (set (reg:SI 247)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073812480 [0x40011400]))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 246))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 247)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073812480 [0x40011400]))
        (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 246))))
Successfully matched this instruction:
(set (reg:SI 245)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (reg:SI 246)))
Failed to match this instruction:
(set (reg:SI 247)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073812480 [0x40011400]))
        (reg:SI 245)))

Trying 50, 52, 45 -> 54:
Failed to match this instruction:
(parallel [
        (set (reg:SI 247)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073812480 [0x40011400]))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073811456 [0x40011000]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 247)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073812480 [0x40011400]))
        (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073811456 [0x40011000]))))
Failed to match this instruction:
(set (reg:SI 245)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (const_int 1073811456 [0x40011000])))

Trying 54 -> 55:
Successfully matched this instruction:
(set (subreg:SI (reg:QI 248) 0)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 243))
        (reg:SI 245)))
deferring deletion of insn with uid = 54.
modifying insn i3    55 {r248:QI#0=r219:SI==r243:SI|r245:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r245:SI
      REG_DEAD: r243:SI
deferring rescan insn with uid = 55.

Trying 52 -> 55:
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 248) 0)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 243))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 246))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (subreg:SI (reg:QI 248) 0)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 243))
        (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 246))))

Trying 45 -> 55:
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 248) 0)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073812480 [0x40011400]))
                (reg:SI 245)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (subreg:SI (reg:QI 248) 0)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073812480 [0x40011400]))
        (reg:SI 245)))

Trying 50, 52 -> 55:
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 248) 0)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 243))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073811456 [0x40011000]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (subreg:SI (reg:QI 248) 0)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 243))
        (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073811456 [0x40011000]))))
Failed to match this instruction:
(set (reg:SI 245)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (const_int 1073811456 [0x40011000])))

Trying 45, 52 -> 55:
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 248) 0)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073812480 [0x40011400]))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 246))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (subreg:SI (reg:QI 248) 0)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073812480 [0x40011400]))
        (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 246))))
Successfully matched this instruction:
(set (reg:SI 245)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (reg:SI 246)))
Failed to match this instruction:
(set (subreg:SI (reg:QI 248) 0)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073812480 [0x40011400]))
        (reg:SI 245)))

Trying 50, 45, 52 -> 55:
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 248) 0)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073812480 [0x40011400]))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073811456 [0x40011000]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (subreg:SI (reg:QI 248) 0)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073812480 [0x40011400]))
        (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073811456 [0x40011000]))))
Failed to match this instruction:
(set (reg:SI 245)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (const_int 1073811456 [0x40011000])))

Trying 55 -> 56:
Successfully matched this instruction:
(set (reg:SI 249)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 243))
        (reg:SI 245)))
deferring deletion of insn with uid = 55.
modifying insn i3    56 {r249:SI=r219:SI==r243:SI|r245:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r243:SI
      REG_DEAD: r245:SI
deferring rescan insn with uid = 56.

Trying 45 -> 56:
Failed to match this instruction:
(parallel [
        (set (reg:SI 249)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073812480 [0x40011400]))
                (reg:SI 245)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 249)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073812480 [0x40011400]))
        (reg:SI 245)))

Trying 52 -> 56:
Failed to match this instruction:
(parallel [
        (set (reg:SI 249)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 243))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 246))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 249)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 243))
        (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 246))))

Trying 50, 52 -> 56:
Failed to match this instruction:
(parallel [
        (set (reg:SI 249)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 243))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073811456 [0x40011000]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 249)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 243))
        (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073811456 [0x40011000]))))
Failed to match this instruction:
(set (reg:SI 245)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (const_int 1073811456 [0x40011000])))

Trying 52, 45 -> 56:
Failed to match this instruction:
(parallel [
        (set (reg:SI 249)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073812480 [0x40011400]))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 246))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 249)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073812480 [0x40011400]))
        (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (reg:SI 246))))
Successfully matched this instruction:
(set (reg:SI 245)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (reg:SI 246)))
Failed to match this instruction:
(set (reg:SI 249)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073812480 [0x40011400]))
        (reg:SI 245)))

Trying 50, 52, 45 -> 56:
Failed to match this instruction:
(parallel [
        (set (reg:SI 249)
            (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073812480 [0x40011400]))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073811456 [0x40011000]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 249)
    (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073812480 [0x40011400]))
        (eq:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 1073811456 [0x40011000]))))
Failed to match this instruction:
(set (reg:SI 245)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (const_int 1073811456 [0x40011000])))

Trying 56 -> 57:
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                (reg:SI 243))
            (reg:SI 245))
        (const_int 0 [0])))

Trying 45, 56 -> 57:
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 1073812480 [0x40011400]))
            (reg:SI 245))
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:SI 249)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (const_int 1073812480 [0x40011400])))

Trying 52, 56 -> 57:
Failed to match this instruction:
(set (reg:CC_DEQ 24 cc)
    (compare:CC_DEQ (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                (reg:SI 243))
            (eq:SI (reg/v/f:SI 219 [ USARTx ])
                (reg:SI 246)))
        (const_int 0 [0])))
Successfully matched this instruction:
(set (reg:SI 249)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (reg:SI 246)))
Failed to match this instruction:
(set (reg:CC_DEQ 24 cc)
    (compare:CC_DEQ (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                (reg:SI 243))
            (reg:SI 249))
        (const_int 0 [0])))

Trying 52, 45, 56 -> 57:
Failed to match this instruction:
(set (reg:CC_DEQ 24 cc)
    (compare:CC_DEQ (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 1073812480 [0x40011400]))
            (eq:SI (reg/v/f:SI 219 [ USARTx ])
                (reg:SI 246)))
        (const_int 0 [0])))
Successfully matched this instruction:
(set (reg:SI 249)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (reg:SI 246)))
Failed to match this instruction:
(set (reg:CC_DEQ 24 cc)
    (compare:CC_DEQ (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 1073812480 [0x40011400]))
            (reg:SI 249))
        (const_int 0 [0])))

Trying 50, 52, 56 -> 57:
Failed to match this instruction:
(set (reg:CC_DEQ 24 cc)
    (compare:CC_DEQ (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                (reg:SI 243))
            (eq:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 1073811456 [0x40011000])))
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:SI 249)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (const_int 1073811456 [0x40011000])))

Trying 57 -> 58:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 249)
            (const_int 0 [0]))
        (label_ref 63)
        (pc)))
deferring deletion of insn with uid = 57.
modifying insn i3    58 {pc={(r249:SI==0)?L63:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r249:SI
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 58.

Trying 56 -> 58:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                            (reg:SI 243))
                        (reg:SI 245))
                    (const_int 0 [0]))
                (label_ref 63)
                (pc)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 243))
                (reg:SI 245))
            (const_int 0 [0]))
        (label_ref 63)
        (pc)))

Trying 45, 56 -> 58:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                            (const_int 1073812480 [0x40011400]))
                        (reg:SI 245))
                    (const_int 0 [0]))
                (label_ref 63)
                (pc)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073812480 [0x40011400]))
                (reg:SI 245))
            (const_int 0 [0]))
        (label_ref 63)
        (pc)))
Failed to match this instruction:
(set (reg:SI 249)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (const_int 1073812480 [0x40011400])))

Trying 52, 56 -> 58:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                            (reg:SI 243))
                        (eq:SI (reg/v/f:SI 219 [ USARTx ])
                            (reg:SI 246)))
                    (const_int 0 [0]))
                (label_ref 63)
                (pc)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 243))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 246)))
            (const_int 0 [0]))
        (label_ref 63)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 249)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (reg:SI 246)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 243))
                (reg:SI 249))
            (const_int 0 [0]))
        (label_ref 63)
        (pc)))

Trying 52, 45, 56 -> 58:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                            (const_int 1073812480 [0x40011400]))
                        (eq:SI (reg/v/f:SI 219 [ USARTx ])
                            (reg:SI 246)))
                    (const_int 0 [0]))
                (label_ref 63)
                (pc)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073812480 [0x40011400]))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 246)))
            (const_int 0 [0]))
        (label_ref 63)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 249)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (reg:SI 246)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073812480 [0x40011400]))
                (reg:SI 249))
            (const_int 0 [0]))
        (label_ref 63)
        (pc)))

Trying 50, 52, 56 -> 58:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                            (reg:SI 243))
                        (eq:SI (reg/v/f:SI 219 [ USARTx ])
                            (const_int 1073811456 [0x40011000])))
                    (const_int 0 [0]))
                (label_ref 63)
                (pc)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 243))
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (const_int 1073811456 [0x40011000])))
            (const_int 0 [0]))
        (label_ref 63)
        (pc)))
Failed to match this instruction:
(set (reg:SI 249)
    (eq:SI (reg/v/f:SI 219 [ USARTx ])
        (const_int 1073811456 [0x40011000])))

Trying 68 -> 69:
Failed to match this instruction:
(set (reg:SI 165 [ D.7914 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])))

Trying 69 -> 70:
Successfully matched this instruction:
(set (reg:SI 251 [ D.7914 ])
    (sign_extend:SI (reg:HI 250 [ USARTx_10(D)->CR1 ])))
deferring deletion of insn with uid = 69.
modifying insn i3    70 r251:SI=sign_extend(r250:HI)
      REG_DEAD: r250:HI
deferring rescan insn with uid = 70.

Trying 68 -> 70:
Failed to match this instruction:
(set (reg:SI 251 [ D.7914 ])
    (sign_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])))

Trying 70 -> 71:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:SI (and:HI (reg:HI 250 [ USARTx_10(D)->CR1 ])
                (const_int -32768 [0xffffffffffff8000])) 0)
        (const_int 0 [0])))

Trying 68, 70 -> 71:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:SI (and:HI (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                        (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])
                (const_int -32768 [0xffffffffffff8000])) 0)
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:HI 251 [ D.7914 ])
    (and:HI (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])
        (const_int -32768 [0xffffffffffff8000])))

Trying 71 -> 72:
Failed to match this instruction:
(set (pc)
    (if_then_else (ge (reg:SI 251 [ D.7914 ])
            (const_int 0 [0]))
        (label_ref 84)
        (pc)))

Trying 70, 71 -> 72:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (subreg:SI (and:HI (reg:HI 250 [ USARTx_10(D)->CR1 ])
                    (const_int -32768 [0xffffffffffff8000])) 0)
            (const_int 0 [0]))
        (label_ref 84)
        (pc)))

Trying 75 -> 76:
Successfully matched this instruction:
(set (reg:SI 254)
    (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
            (const_int 4 [0x4]))
        (reg/v:SI 135 [ apbclock ])))
deferring deletion of insn with uid = 75.
modifying insn i3    76 r254:SI=r135:SI*0x4+r135:SI
      REG_DEAD: r135:SI
deferring rescan insn with uid = 76.

Trying 76 -> 77:
Failed to match this instruction:
(parallel [
        (set (reg:SI 255)
            (ashift:SI (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
                        (const_int 4 [0x4]))
                    (reg/v:SI 135 [ apbclock ]))
                (const_int 2 [0x2])))
        (set (reg:SI 254)
            (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
                    (const_int 4 [0x4]))
                (reg/v:SI 135 [ apbclock ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 255)
            (ashift:SI (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
                        (const_int 4 [0x4]))
                    (reg/v:SI 135 [ apbclock ]))
                (const_int 2 [0x2])))
        (set (reg:SI 254)
            (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
                    (const_int 4 [0x4]))
                (reg/v:SI 135 [ apbclock ])))
    ])

Trying 77 -> 78:
Successfully matched this instruction:
(set (reg:SI 256)
    (plus:SI (mult:SI (reg:SI 254)
            (const_int 4 [0x4]))
        (reg:SI 254)))
deferring deletion of insn with uid = 77.
modifying insn i3    78 r256:SI=r254:SI*0x4+r254:SI
      REG_DEAD: r254:SI
deferring rescan insn with uid = 78.

Trying 76 -> 78:

Trying 79 -> 80:
Failed to match this instruction:
(set (reg:SI 257)
    (ashift:SI (mem/s:SI (reg/v/f:SI 220 [ USART_InitStruct ]) [4 USART_InitStruct_8(D)->USART_BaudRate+0 S4 A32])
        (const_int 1 [0x1])))

Trying 78 -> 81:
Failed to match this instruction:
(set (reg/v:SI 136 [ integerdivider ])
    (udiv:SI (plus:SI (mult:SI (reg:SI 254)
                (const_int 4 [0x4]))
            (reg:SI 254))
        (reg:SI 257)))

Trying 80 -> 81:
Failed to match this instruction:
(set (reg/v:SI 136 [ integerdivider ])
    (udiv:SI (reg:SI 256)
        (ashift:SI (reg:SI 258 [ USART_InitStruct_8(D)->USART_BaudRate ])
            (const_int 1 [0x1]))))

Trying 76, 78 -> 81:
Failed to match this instruction:
(set (reg/v:SI 136 [ integerdivider ])
    (udiv:SI (mult:SI (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
                    (const_int 4 [0x4]))
                (reg/v:SI 135 [ apbclock ]))
            (const_int 5 [0x5]))
        (reg:SI 257)))
Successfully matched this instruction:
(set (reg:SI 256)
    (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
            (const_int 4 [0x4]))
        (reg/v:SI 135 [ apbclock ])))
Failed to match this instruction:
(set (reg/v:SI 136 [ integerdivider ])
    (udiv:SI (mult:SI (reg:SI 256)
            (const_int 5 [0x5]))
        (reg:SI 257)))

Trying 79, 80 -> 81:
Failed to match this instruction:
(set (reg/v:SI 136 [ integerdivider ])
    (udiv:SI (reg:SI 256)
        (ashift:SI (mem/s:SI (reg/v/f:SI 220 [ USART_InitStruct ]) [4 USART_InitStruct_8(D)->USART_BaudRate+0 S4 A32])
            (const_int 1 [0x1]))))
Failed to match this instruction:
(set (reg:SI 257)
    (ashift:SI (mem/s:SI (reg/v/f:SI 220 [ USART_InitStruct ]) [4 USART_InitStruct_8(D)->USART_BaudRate+0 S4 A32])
        (const_int 1 [0x1])))

Trying 80, 78 -> 81:
Failed to match this instruction:
(set (reg/v:SI 136 [ integerdivider ])
    (udiv:SI (plus:SI (mult:SI (reg:SI 254)
                (const_int 4 [0x4]))
            (reg:SI 254))
        (ashift:SI (reg:SI 258 [ USART_InitStruct_8(D)->USART_BaudRate ])
            (const_int 1 [0x1]))))
Successfully matched this instruction:
(set (reg:SI 257)
    (ashift:SI (reg:SI 258 [ USART_InitStruct_8(D)->USART_BaudRate ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg/v:SI 136 [ integerdivider ])
    (udiv:SI (plus:SI (mult:SI (reg:SI 254)
                (const_int 4 [0x4]))
            (reg:SI 254))
        (reg:SI 257)))

Trying 87 -> 88:
Successfully matched this instruction:
(set (reg:SI 261)
    (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
            (const_int 4 [0x4]))
        (reg/v:SI 135 [ apbclock ])))
deferring deletion of insn with uid = 87.
modifying insn i3    88 r261:SI=r135:SI*0x4+r135:SI
      REG_DEAD: r135:SI
deferring rescan insn with uid = 88.

Trying 88 -> 89:
Failed to match this instruction:
(parallel [
        (set (reg:SI 262)
            (ashift:SI (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
                        (const_int 4 [0x4]))
                    (reg/v:SI 135 [ apbclock ]))
                (const_int 2 [0x2])))
        (set (reg:SI 261)
            (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
                    (const_int 4 [0x4]))
                (reg/v:SI 135 [ apbclock ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 262)
            (ashift:SI (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
                        (const_int 4 [0x4]))
                    (reg/v:SI 135 [ apbclock ]))
                (const_int 2 [0x2])))
        (set (reg:SI 261)
            (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
                    (const_int 4 [0x4]))
                (reg/v:SI 135 [ apbclock ])))
    ])

Trying 89 -> 90:
Successfully matched this instruction:
(set (reg:SI 263)
    (plus:SI (mult:SI (reg:SI 261)
            (const_int 4 [0x4]))
        (reg:SI 261)))
deferring deletion of insn with uid = 89.
modifying insn i3    90 r263:SI=r261:SI*0x4+r261:SI
      REG_DEAD: r261:SI
deferring rescan insn with uid = 90.

Trying 88 -> 90:

Trying 91 -> 92:
Failed to match this instruction:
(set (reg:SI 264)
    (ashift:SI (mem/s:SI (reg/v/f:SI 220 [ USART_InitStruct ]) [4 USART_InitStruct_8(D)->USART_BaudRate+0 S4 A32])
        (const_int 2 [0x2])))

Trying 90 -> 93:
Failed to match this instruction:
(set (reg/v:SI 136 [ integerdivider ])
    (udiv:SI (plus:SI (mult:SI (reg:SI 261)
                (const_int 4 [0x4]))
            (reg:SI 261))
        (reg:SI 264)))

Trying 92 -> 93:
Failed to match this instruction:
(set (reg/v:SI 136 [ integerdivider ])
    (udiv:SI (reg:SI 263)
        (ashift:SI (reg:SI 265 [ USART_InitStruct_8(D)->USART_BaudRate ])
            (const_int 2 [0x2]))))

Trying 88, 90 -> 93:
Failed to match this instruction:
(set (reg/v:SI 136 [ integerdivider ])
    (udiv:SI (mult:SI (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
                    (const_int 4 [0x4]))
                (reg/v:SI 135 [ apbclock ]))
            (const_int 5 [0x5]))
        (reg:SI 264)))
Successfully matched this instruction:
(set (reg:SI 263)
    (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
            (const_int 4 [0x4]))
        (reg/v:SI 135 [ apbclock ])))
Failed to match this instruction:
(set (reg/v:SI 136 [ integerdivider ])
    (udiv:SI (mult:SI (reg:SI 263)
            (const_int 5 [0x5]))
        (reg:SI 264)))

Trying 91, 92 -> 93:
Failed to match this instruction:
(set (reg/v:SI 136 [ integerdivider ])
    (udiv:SI (reg:SI 263)
        (ashift:SI (mem/s:SI (reg/v/f:SI 220 [ USART_InitStruct ]) [4 USART_InitStruct_8(D)->USART_BaudRate+0 S4 A32])
            (const_int 2 [0x2]))))
Failed to match this instruction:
(set (reg:SI 264)
    (ashift:SI (mem/s:SI (reg/v/f:SI 220 [ USART_InitStruct ]) [4 USART_InitStruct_8(D)->USART_BaudRate+0 S4 A32])
        (const_int 2 [0x2])))

Trying 92, 90 -> 93:
Failed to match this instruction:
(set (reg/v:SI 136 [ integerdivider ])
    (udiv:SI (plus:SI (mult:SI (reg:SI 261)
                (const_int 4 [0x4]))
            (reg:SI 261))
        (ashift:SI (reg:SI 265 [ USART_InitStruct_8(D)->USART_BaudRate ])
            (const_int 2 [0x2]))))
Successfully matched this instruction:
(set (reg:SI 264)
    (ashift:SI (reg:SI 265 [ USART_InitStruct_8(D)->USART_BaudRate ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg/v:SI 136 [ integerdivider ])
    (udiv:SI (plus:SI (mult:SI (reg:SI 261)
                (const_int 4 [0x4]))
            (reg:SI 261))
        (reg:SI 264)))

Trying 97 -> 98:
Failed to match this instruction:
(parallel [
        (set (reg:SI 267)
            (subreg:SI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                    (const_int 1374389535 [0x51eb851f])) 4))
        (clobber (scratch:SI))
        (set (reg:SI 268)
            (const_int 1374389535 [0x51eb851f]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 267)
            (subreg:SI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                    (const_int 1374389535 [0x51eb851f])) 4))
        (set (reg:SI 268)
            (const_int 1374389535 [0x51eb851f]))
    ])

Trying 98 -> 99:
Failed to match this instruction:
(set (reg:SI 266)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                (zero_extend:DI (reg:SI 268)))
            (const_int 37 [0x25])) 0))

Trying 97, 98 -> 99:
Failed to match this instruction:
(parallel [
        (set (reg:SI 266)
            (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                        (const_int 1374389535 [0x51eb851f]))
                    (const_int 37 [0x25])) 0))
        (set (reg:SI 268)
            (const_int 1374389535 [0x51eb851f]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 266)
            (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                        (const_int 1374389535 [0x51eb851f]))
                    (const_int 37 [0x25])) 0))
        (set (reg:SI 268)
            (const_int 1374389535 [0x51eb851f]))
    ])
Successfully matched this instruction:
(set (reg:SI 268)
    (const_int 1374389535 [0x51eb851f]))
Failed to match this instruction:
(set (reg:SI 266)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                (const_int 1374389535 [0x51eb851f]))
            (const_int 37 [0x25])) 0))

Trying 98 -> 99:
Failed to match this instruction:
(set (reg:SI 266)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                (const_int 1374389535 [0x51eb851f]))
            (const_int 37 [0x25])) 0))

Trying 99 -> 100:
Failed to match this instruction:
(set (reg/v:SI 174 [ tmpreg ])
    (and:SI (lshiftrt:SI (reg:SI 267)
            (const_int 1 [0x1]))
        (const_int 1073741808 [0x3ffffff0])))

Trying 98, 99 -> 100:
Failed to match this instruction:
(set (reg/v:SI 174 [ tmpreg ])
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                    (zero_extend:DI (reg:SI 268)))
                (const_int 33 [0x21])) 0)
        (const_int 1073741808 [0x3ffffff0])))
Successfully matched this instruction:
(set (reg:DI 266)
    (zero_extend:DI (reg:SI 268)))
Failed to match this instruction:
(set (reg/v:SI 174 [ tmpreg ])
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                    (reg:DI 266))
                (const_int 33 [0x21])) 0)
        (const_int 1073741808 [0x3ffffff0])))

Trying 97, 98, 99 -> 100:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 174 [ tmpreg ])
            (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                            (const_int 1374389535 [0x51eb851f]))
                        (const_int 33 [0x21])) 0)
                (const_int 1073741808 [0x3ffffff0])))
        (set (reg:SI 268)
            (const_int 1374389535 [0x51eb851f]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 174 [ tmpreg ])
            (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                            (const_int 1374389535 [0x51eb851f]))
                        (const_int 33 [0x21])) 0)
                (const_int 1073741808 [0x3ffffff0])))
        (set (reg:SI 268)
            (const_int 1374389535 [0x51eb851f]))
    ])
Successfully matched this instruction:
(set (reg:SI 268)
    (const_int 1374389535 [0x51eb851f]))
Failed to match this instruction:
(set (reg/v:SI 174 [ tmpreg ])
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                    (const_int 1374389535 [0x51eb851f]))
                (const_int 33 [0x21])) 0)
        (const_int 1073741808 [0x3ffffff0])))

Trying 100 -> 101:
Failed to match this instruction:
(parallel [
        (set (reg:SI 269)
            (reg:SI 266))
        (set (reg/v:SI 174 [ tmpreg ])
            (ashift:SI (reg:SI 266)
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 269)
            (reg:SI 266))
        (set (reg/v:SI 174 [ tmpreg ])
            (ashift:SI (reg:SI 266)
                (const_int 4 [0x4])))
    ])

Trying 99, 100 -> 101:
Failed to match this instruction:
(parallel [
        (set (reg:SI 269)
            (lshiftrt:SI (reg:SI 267)
                (const_int 5 [0x5])))
        (set (reg/v:SI 174 [ tmpreg ])
            (and:SI (lshiftrt:SI (reg:SI 267)
                    (const_int 1 [0x1]))
                (const_int 1073741808 [0x3ffffff0])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 269)
            (lshiftrt:SI (reg:SI 267)
                (const_int 5 [0x5])))
        (set (reg/v:SI 174 [ tmpreg ])
            (and:SI (lshiftrt:SI (reg:SI 267)
                    (const_int 1 [0x1]))
                (const_int 1073741808 [0x3ffffff0])))
    ])
Failed to match this instruction:
(set (reg/v:SI 174 [ tmpreg ])
    (and:SI (lshiftrt:SI (reg:SI 267)
            (const_int 1 [0x1]))
        (const_int 1073741808 [0x3ffffff0])))

Trying 98, 99, 100 -> 101:
Failed to match this instruction:
(parallel [
        (set (reg:SI 269)
            (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                        (zero_extend:DI (reg:SI 268)))
                    (const_int 37 [0x25])) 0))
        (set (reg/v:SI 174 [ tmpreg ])
            (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                            (zero_extend:DI (reg:SI 268)))
                        (const_int 33 [0x21])) 0)
                (const_int 1073741808 [0x3ffffff0])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 269)
            (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                        (zero_extend:DI (reg:SI 268)))
                    (const_int 37 [0x25])) 0))
        (set (reg/v:SI 174 [ tmpreg ])
            (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                            (zero_extend:DI (reg:SI 268)))
                        (const_int 33 [0x21])) 0)
                (const_int 1073741808 [0x3ffffff0])))
    ])
Failed to match this instruction:
(set (reg/v:SI 174 [ tmpreg ])
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                    (zero_extend:DI (reg:SI 268)))
                (const_int 33 [0x21])) 0)
        (const_int 1073741808 [0x3ffffff0])))

Trying 101 -> 103:
Failed to match this instruction:
(set (reg:SI 270)
    (mult:SI (lshiftrt:SI (reg/v:SI 174 [ tmpreg ])
            (const_int 4 [0x4]))
        (reg:SI 271)))

Trying 102 -> 103:
Failed to match this instruction:
(set (reg:SI 270)
    (mult:SI (reg:SI 269)
        (const_int 100 [0x64])))

Trying 100, 101 -> 103:
Failed to match this instruction:
(parallel [
        (set (reg:SI 270)
            (mult:SI (reg:SI 266)
                (reg:SI 271)))
        (set (reg/v:SI 174 [ tmpreg ])
            (ashift:SI (reg:SI 266)
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 270)
            (mult:SI (reg:SI 266)
                (reg:SI 271)))
        (set (reg/v:SI 174 [ tmpreg ])
            (ashift:SI (reg:SI 266)
                (const_int 4 [0x4])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 174 [ tmpreg ])
    (ashift:SI (reg:SI 266)
        (const_int 4 [0x4])))
Successfully matched this instruction:
(set (reg:SI 270)
    (mult:SI (reg:SI 266)
        (reg:SI 271)))
deferring deletion of insn with uid = 100.
modifying insn i2   101 r174:SI=r266:SI<<0x4
deferring rescan insn with uid = 101.
modifying insn i3   103 r270:SI=r266:SI*r271:SI
      REG_DEAD: r266:SI
      REG_DEAD: r271:SI
deferring rescan insn with uid = 103.

Trying 99 -> 101:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 174 [ tmpreg ])
            (and:SI (lshiftrt:SI (reg:SI 267)
                    (const_int 1 [0x1]))
                (const_int 1073741808 [0x3ffffff0])))
        (set (reg:SI 266)
            (lshiftrt:SI (reg:SI 267)
                (const_int 5 [0x5])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 174 [ tmpreg ])
            (and:SI (lshiftrt:SI (reg:SI 267)
                    (const_int 1 [0x1]))
                (const_int 1073741808 [0x3ffffff0])))
        (set (reg:SI 266)
            (lshiftrt:SI (reg:SI 267)
                (const_int 5 [0x5])))
    ])

Trying 98, 99 -> 101:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 174 [ tmpreg ])
            (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                            (zero_extend:DI (reg:SI 268)))
                        (const_int 33 [0x21])) 0)
                (const_int 1073741808 [0x3ffffff0])))
        (set (reg:SI 266)
            (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                        (zero_extend:DI (reg:SI 268)))
                    (const_int 37 [0x25])) 0))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 174 [ tmpreg ])
            (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                            (zero_extend:DI (reg:SI 268)))
                        (const_int 33 [0x21])) 0)
                (const_int 1073741808 [0x3ffffff0])))
        (set (reg:SI 266)
            (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                        (zero_extend:DI (reg:SI 268)))
                    (const_int 37 [0x25])) 0))
    ])
Failed to match this instruction:
(set (reg:SI 266)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                (zero_extend:DI (reg:SI 268)))
            (const_int 37 [0x25])) 0))

Trying 97, 98, 99 -> 101:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 174 [ tmpreg ])
            (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                            (const_int 1374389535 [0x51eb851f]))
                        (const_int 33 [0x21])) 0)
                (const_int 1073741808 [0x3ffffff0])))
        (set (reg:SI 266)
            (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                        (const_int 1374389535 [0x51eb851f]))
                    (const_int 37 [0x25])) 0))
        (set (reg:SI 268)
            (const_int 1374389535 [0x51eb851f]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 174 [ tmpreg ])
            (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                            (const_int 1374389535 [0x51eb851f]))
                        (const_int 33 [0x21])) 0)
                (const_int 1073741808 [0x3ffffff0])))
        (set (reg:SI 266)
            (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                        (const_int 1374389535 [0x51eb851f]))
                    (const_int 37 [0x25])) 0))
        (set (reg:SI 268)
            (const_int 1374389535 [0x51eb851f]))
    ])

Trying 102 -> 103:
Failed to match this instruction:
(set (reg:SI 270)
    (mult:SI (reg:SI 266)
        (const_int 100 [0x64])))

Trying 103 -> 104:
Successfully matched this instruction:
(set (reg/v:SI 177 [ fractionaldivider ])
    (minus:SI (reg/v:SI 136 [ integerdivider ])
        (mult:SI (reg:SI 266)
            (reg:SI 271))))
deferring deletion of insn with uid = 103.
modifying insn i3   104 r177:SI=r136:SI-r266:SI*r271:SI
      REG_DEAD: r271:SI
      REG_DEAD: r266:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 104.

Trying 102 -> 104:
Failed to match this instruction:
(set (reg/v:SI 177 [ fractionaldivider ])
    (minus:SI (reg/v:SI 136 [ integerdivider ])
        (mult:SI (reg:SI 266)
            (const_int 100 [0x64]))))

Trying 105 -> 106:
Failed to match this instruction:
(set (reg:SI 178 [ D.7926 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])))

Trying 106 -> 107:
Successfully matched this instruction:
(set (reg:SI 273 [ D.7926 ])
    (sign_extend:SI (reg:HI 272 [ USARTx_10(D)->CR1 ])))
deferring deletion of insn with uid = 106.
modifying insn i3   107 r273:SI=sign_extend(r272:HI)
      REG_DEAD: r272:HI
deferring rescan insn with uid = 107.

Trying 105 -> 107:
Failed to match this instruction:
(set (reg:SI 273 [ D.7926 ])
    (sign_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])))

Trying 107 -> 108:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:SI (and:HI (reg:HI 272 [ USARTx_10(D)->CR1 ])
                (const_int -32768 [0xffffffffffff8000])) 0)
        (const_int 0 [0])))

Trying 105, 107 -> 108:
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:SI (and:HI (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                        (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])
                (const_int -32768 [0xffffffffffff8000])) 0)
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:HI 273 [ D.7926 ])
    (and:HI (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])
        (const_int -32768 [0xffffffffffff8000])))

Trying 108 -> 109:
Failed to match this instruction:
(set (pc)
    (if_then_else (ge (reg:SI 273 [ D.7926 ])
            (const_int 0 [0]))
        (label_ref 121)
        (pc)))

Trying 107, 108 -> 109:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (subreg:SI (and:HI (reg:HI 272 [ USARTx_10(D)->CR1 ])
                    (const_int -32768 [0xffffffffffff8000])) 0)
            (const_int 0 [0]))
        (label_ref 121)
        (pc)))

Trying 111 -> 112:
Failed to match this instruction:
(set (reg:SI 275)
    (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
            (const_int 8 [0x8]))
        (const_int 50 [0x32])))

Trying 112 -> 115:
Failed to match this instruction:
(parallel [
        (set (reg:SI 277)
            (subreg:SI (mult:DI (zero_extend:DI (plus:SI (reg:SI 274)
                            (const_int 50 [0x32])))
                    (zero_extend:DI (reg:SI 268))) 4))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:SI 277)
    (subreg:SI (mult:DI (zero_extend:DI (plus:SI (reg:SI 274)
                    (const_int 50 [0x32])))
            (zero_extend:DI (reg:SI 268))) 4))

Trying 111, 112 -> 115:
Failed to match this instruction:
(parallel [
        (set (reg:SI 277)
            (subreg:SI (mult:DI (zero_extend:DI (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
                                (const_int 8 [0x8]))
                            (const_int 50 [0x32])))
                    (zero_extend:DI (reg:SI 268))) 4))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:SI 277)
    (subreg:SI (mult:DI (zero_extend:DI (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
                        (const_int 8 [0x8]))
                    (const_int 50 [0x32])))
            (zero_extend:DI (reg:SI 268))) 4))
Successfully matched this instruction:
(set (reg:DI 275)
    (zero_extend:DI (reg:SI 268)))
Failed to match this instruction:
(set (reg:SI 277)
    (subreg:SI (mult:DI (zero_extend:DI (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
                        (const_int 8 [0x8]))
                    (const_int 50 [0x32])))
            (reg:DI 275)) 4))

Trying 115 -> 116:
Failed to match this instruction:
(set (reg:SI 276)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 275))
                (zero_extend:DI (reg:SI 268)))
            (const_int 37 [0x25])) 0))

Trying 112, 115 -> 116:
Failed to match this instruction:
(set (reg:SI 276)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (reg:SI 274)
                        (const_int 50 [0x32])))
                (zero_extend:DI (reg:SI 268)))
            (const_int 37 [0x25])) 0))
Successfully matched this instruction:
(set (reg:DI 277)
    (zero_extend:DI (reg:SI 268)))
Failed to match this instruction:
(set (reg:SI 276)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (reg:SI 274)
                        (const_int 50 [0x32])))
                (reg:DI 277))
            (const_int 37 [0x25])) 0))

Trying 111, 112, 115 -> 116:
Failed to match this instruction:
(set (reg:SI 276)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
                            (const_int 8 [0x8]))
                        (const_int 50 [0x32])))
                (zero_extend:DI (reg:SI 268)))
            (const_int 37 [0x25])) 0))
Successfully matched this instruction:
(set (reg:DI 277)
    (zero_extend:DI (reg:SI 268)))
Failed to match this instruction:
(set (reg:SI 276)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
                            (const_int 8 [0x8]))
                        (const_int 50 [0x32])))
                (reg:DI 277))
            (const_int 37 [0x25])) 0))

Trying 115 -> 116:
Failed to match this instruction:
(set (reg:SI 276)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 275))
                (const_int 1374389535 [0x51eb851f]))
            (const_int 37 [0x25])) 0))

Trying 116 -> 117:
Successfully matched this instruction:
(set (reg:SI 279)
    (zero_extract:SI (reg:SI 277)
        (const_int 3 [0x3])
        (const_int 5 [0x5])))
deferring deletion of insn with uid = 116.
modifying insn i3   117 r279:SI=zero_extract(r277:SI,0x3,0x5)
      REG_DEAD: r277:SI
deferring rescan insn with uid = 117.

Trying 115 -> 117:
Failed to match this instruction:
(set (reg:SI 279)
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 275))
                    (zero_extend:DI (reg:SI 268)))
                (const_int 37 [0x25])) 0)
        (const_int 7 [0x7])))

Trying 112, 115 -> 117:
Failed to match this instruction:
(set (reg:SI 279)
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (reg:SI 274)
                            (const_int 50 [0x32])))
                    (zero_extend:DI (reg:SI 268)))
                (const_int 37 [0x25])) 0)
        (const_int 7 [0x7])))
Successfully matched this instruction:
(set (reg:DI 277)
    (zero_extend:DI (reg:SI 268)))
Failed to match this instruction:
(set (reg:SI 279)
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (reg:SI 274)
                            (const_int 50 [0x32])))
                    (reg:DI 277))
                (const_int 37 [0x25])) 0)
        (const_int 7 [0x7])))

Trying 111, 112, 115 -> 117:
Failed to match this instruction:
(set (reg:SI 279)
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
                                (const_int 8 [0x8]))
                            (const_int 50 [0x32])))
                    (zero_extend:DI (reg:SI 268)))
                (const_int 37 [0x25])) 0)
        (const_int 7 [0x7])))
Successfully matched this instruction:
(set (reg:DI 277)
    (zero_extend:DI (reg:SI 268)))
Failed to match this instruction:
(set (reg:SI 279)
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
                                (const_int 8 [0x8]))
                            (const_int 50 [0x32])))
                    (reg:DI 277))
                (const_int 37 [0x25])) 0)
        (const_int 7 [0x7])))

Trying 115 -> 117:
Failed to match this instruction:
(set (reg:SI 279)
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 275))
                    (const_int 1374389535 [0x51eb851f]))
                (const_int 37 [0x25])) 0)
        (const_int 7 [0x7])))

Trying 117 -> 118:
Failed to match this instruction:
(set (reg/v:SI 134 [ tmpreg ])
    (ior:SI (zero_extract:SI (reg:SI 277)
            (const_int 3 [0x3])
            (const_int 5 [0x5]))
        (reg/v:SI 174 [ tmpreg ])))

Trying 115, 117 -> 118:
Failed to match this instruction:
(set (reg/v:SI 134 [ tmpreg ])
    (ior:SI (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 275))
                        (zero_extend:DI (reg:SI 268)))
                    (const_int 37 [0x25])) 0)
            (const_int 7 [0x7]))
        (reg/v:SI 174 [ tmpreg ])))
Failed to match this instruction:
(set (reg:SI 279)
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 275))
                    (zero_extend:DI (reg:SI 268)))
                (const_int 37 [0x25])) 0)
        (const_int 7 [0x7])))

Trying 123 -> 124:
Failed to match this instruction:
(set (reg:SI 281)
    (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
            (const_int 16 [0x10]))
        (const_int 50 [0x32])))

Trying 124 -> 127:
Failed to match this instruction:
(parallel [
        (set (reg:SI 283)
            (subreg:SI (mult:DI (zero_extend:DI (plus:SI (reg:SI 280)
                            (const_int 50 [0x32])))
                    (zero_extend:DI (reg:SI 268))) 4))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:SI 283)
    (subreg:SI (mult:DI (zero_extend:DI (plus:SI (reg:SI 280)
                    (const_int 50 [0x32])))
            (zero_extend:DI (reg:SI 268))) 4))

Trying 123, 124 -> 127:
Failed to match this instruction:
(parallel [
        (set (reg:SI 283)
            (subreg:SI (mult:DI (zero_extend:DI (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
                                (const_int 16 [0x10]))
                            (const_int 50 [0x32])))
                    (zero_extend:DI (reg:SI 268))) 4))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:SI 283)
    (subreg:SI (mult:DI (zero_extend:DI (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
                        (const_int 16 [0x10]))
                    (const_int 50 [0x32])))
            (zero_extend:DI (reg:SI 268))) 4))
Successfully matched this instruction:
(set (reg:DI 281)
    (zero_extend:DI (reg:SI 268)))
Failed to match this instruction:
(set (reg:SI 283)
    (subreg:SI (mult:DI (zero_extend:DI (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
                        (const_int 16 [0x10]))
                    (const_int 50 [0x32])))
            (reg:DI 281)) 4))

Trying 127 -> 128:
Failed to match this instruction:
(set (reg:SI 282)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 281))
                (zero_extend:DI (reg:SI 268)))
            (const_int 37 [0x25])) 0))

Trying 124, 127 -> 128:
Failed to match this instruction:
(set (reg:SI 282)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (reg:SI 280)
                        (const_int 50 [0x32])))
                (zero_extend:DI (reg:SI 268)))
            (const_int 37 [0x25])) 0))
Successfully matched this instruction:
(set (reg:DI 283)
    (zero_extend:DI (reg:SI 268)))
Failed to match this instruction:
(set (reg:SI 282)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (reg:SI 280)
                        (const_int 50 [0x32])))
                (reg:DI 283))
            (const_int 37 [0x25])) 0))

Trying 123, 124, 127 -> 128:
Failed to match this instruction:
(set (reg:SI 282)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
                            (const_int 16 [0x10]))
                        (const_int 50 [0x32])))
                (zero_extend:DI (reg:SI 268)))
            (const_int 37 [0x25])) 0))
Successfully matched this instruction:
(set (reg:DI 283)
    (zero_extend:DI (reg:SI 268)))
Failed to match this instruction:
(set (reg:SI 282)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
                            (const_int 16 [0x10]))
                        (const_int 50 [0x32])))
                (reg:DI 283))
            (const_int 37 [0x25])) 0))

Trying 127 -> 128:
Failed to match this instruction:
(set (reg:SI 282)
    (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 281))
                (const_int 1374389535 [0x51eb851f]))
            (const_int 37 [0x25])) 0))

Trying 128 -> 129:
Successfully matched this instruction:
(set (reg:SI 285)
    (zero_extract:SI (reg:SI 283)
        (const_int 4 [0x4])
        (const_int 5 [0x5])))
deferring deletion of insn with uid = 128.
modifying insn i3   129 r285:SI=zero_extract(r283:SI,0x4,0x5)
      REG_DEAD: r283:SI
deferring rescan insn with uid = 129.

Trying 127 -> 129:
Failed to match this instruction:
(set (reg:SI 285)
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 281))
                    (zero_extend:DI (reg:SI 268)))
                (const_int 37 [0x25])) 0)
        (const_int 15 [0xf])))

Trying 124, 127 -> 129:
Failed to match this instruction:
(set (reg:SI 285)
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (reg:SI 280)
                            (const_int 50 [0x32])))
                    (zero_extend:DI (reg:SI 268)))
                (const_int 37 [0x25])) 0)
        (const_int 15 [0xf])))
Successfully matched this instruction:
(set (reg:DI 283)
    (zero_extend:DI (reg:SI 268)))
Failed to match this instruction:
(set (reg:SI 285)
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (reg:SI 280)
                            (const_int 50 [0x32])))
                    (reg:DI 283))
                (const_int 37 [0x25])) 0)
        (const_int 15 [0xf])))

Trying 123, 124, 127 -> 129:
Failed to match this instruction:
(set (reg:SI 285)
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
                                (const_int 16 [0x10]))
                            (const_int 50 [0x32])))
                    (zero_extend:DI (reg:SI 268)))
                (const_int 37 [0x25])) 0)
        (const_int 15 [0xf])))
Successfully matched this instruction:
(set (reg:DI 283)
    (zero_extend:DI (reg:SI 268)))
Failed to match this instruction:
(set (reg:SI 285)
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (plus:SI (mult:SI (reg/v:SI 177 [ fractionaldivider ])
                                (const_int 16 [0x10]))
                            (const_int 50 [0x32])))
                    (reg:DI 283))
                (const_int 37 [0x25])) 0)
        (const_int 15 [0xf])))

Trying 127 -> 129:
Failed to match this instruction:
(set (reg:SI 285)
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 281))
                    (const_int 1374389535 [0x51eb851f]))
                (const_int 37 [0x25])) 0)
        (const_int 15 [0xf])))

Trying 129 -> 130:
Failed to match this instruction:
(set (reg/v:SI 134 [ tmpreg ])
    (ior:SI (zero_extract:SI (reg:SI 283)
            (const_int 4 [0x4])
            (const_int 5 [0x5]))
        (reg/v:SI 174 [ tmpreg ])))

Trying 127, 129 -> 130:
Failed to match this instruction:
(set (reg/v:SI 134 [ tmpreg ])
    (ior:SI (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 281))
                        (zero_extend:DI (reg:SI 268)))
                    (const_int 37 [0x25])) 0)
            (const_int 15 [0xf]))
        (reg/v:SI 174 [ tmpreg ])))
Failed to match this instruction:
(set (reg:SI 285)
    (and:SI (subreg:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 281))
                    (zero_extend:DI (reg:SI 268)))
                (const_int 37 [0x25])) 0)
        (const_int 15 [0xf])))

Trying 133 -> 135:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
            (const_int 8 [0x8])) [5 USARTx_10(D)->BRR+0 S2 A16])
    (subreg:HI (reg/v:SI 134 [ tmpreg ]) 0))


USART_Init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={2d,1u} r2={2d} r3={2d} r7={1d,11u} r12={1d} r13={1d,12u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={6d,5u} r25={1d,14u,1e} r26={1d,10u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r134={2d,1u} r135={2d,4u,4e} r136={2d,2u,2e} r137={1d,1u} r139={1d,1u} r143={1d,1u} r144={1d,1u,1e} r146={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r161={1d,1u} r165={1d,1u} r174={1d,3u} r177={1d,2u} r178={1d,1u} r188={1d,1u} r219={1d,11u,2e} r220={1d,7u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r242={1d,1u} r243={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r253={1d,1u} r254={1d,2u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r260={1d,1u} r261={1d,2u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,3u} r269={1d,1u,1e} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u,2e} r276={1d,1u} r277={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u,2e} r282={1d,1u} r283={1d,1u} r285={1d,1u} 
;;    total ref usage 381{209d,157u,15e} in 67{66 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 139 143 144 146 154 155 157 161 219 220 221 222 223 225 226 227 228 229 231 232 233 234 236 237 238 240 242 243 245 246 247 248 249
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 137 139 143 144 146 154 155 157 161 219 220 221 222 223 225 226 227 228 229 231 232 233 234 236 237 238 240 242 243 245 246 247 248 249
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 219 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:247 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v/f:SI 220 [ USART_InitStruct ])
        (reg:SI 1 r1 [ USART_InitStruct ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:247 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_InitStruct ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:HI 221 [ USARTx_10(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:269 711 {*thumb2_movhi_insn}
     (nil))

(note 8 7 10 2 NOTE_INSN_DELETED)

(insn 10 8 11 2 (set (reg/v:SI 139 [ tmpreg ])
        (and:SI (subreg:SI (reg:HI 221 [ USARTx_10(D)->CR2 ]) 0)
            (const_int 53247 [0xcfff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:272 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 221 [ USARTx_10(D)->CR2 ])
        (nil)))

(insn 11 10 12 2 (set (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:276 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(note 12 11 13 2 NOTE_INSN_DELETED)

(insn 13 12 15 2 (set (reg:SI 143 [ D.7898 ])
        (ior:SI (reg/v:SI 139 [ tmpreg ])
            (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:279 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ tmpreg ])
        (expr_list:REG_DEAD (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])
            (nil))))

(insn 15 13 16 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 143 [ D.7898 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:279 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ D.7898 ])
        (nil)))

(insn 16 15 17 2 (set (reg:HI 225 [ USARTx_10(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:282 711 {*thumb2_movhi_insn}
     (nil))

(note 17 16 19 2 NOTE_INSN_DELETED)

(note 19 17 20 2 NOTE_INSN_DELETED)

(insn 20 19 21 2 (set (reg/v:SI 146 [ tmpreg ])
        (and:SI (subreg:SI (reg:HI 225 [ USARTx_10(D)->CR1 ]) 0)
            (const_int 59891 [0xe9f3]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:285 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 225 [ USARTx_10(D)->CR1 ])
        (nil)))

(insn 21 20 22 2 (set (reg:HI 227 [ USART_InitStruct_8(D)->USART_Parity ])
        (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 8 [0x8])) [5 USART_InitStruct_8(D)->USART_Parity+0 S2 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 711 {*thumb2_movhi_insn}
     (nil))

(insn 22 21 23 2 (set (reg:HI 228 [ USART_InitStruct_8(D)->USART_WordLength ])
        (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 4 [0x4])) [5 USART_InitStruct_8(D)->USART_WordLength+0 S2 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 711 {*thumb2_movhi_insn}
     (nil))

(insn 23 22 25 2 (set (reg:SI 229)
        (ior:SI (subreg:SI (reg:HI 227 [ USART_InitStruct_8(D)->USART_Parity ]) 0)
            (subreg:SI (reg:HI 228 [ USART_InitStruct_8(D)->USART_WordLength ]) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:HI 228 [ USART_InitStruct_8(D)->USART_WordLength ])
        (expr_list:REG_DEAD (reg:HI 227 [ USART_InitStruct_8(D)->USART_Parity ])
            (nil))))

(insn 25 23 26 2 (set (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ])
        (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 10 [0xa])) [5 USART_InitStruct_8(D)->USART_Mode+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 711 {*thumb2_movhi_insn}
     (nil))

(insn 26 25 27 2 (set (reg:SI 232)
        (ior:SI (reg:SI 229)
            (subreg:SI (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ]) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ])
        (expr_list:REG_DEAD (reg:SI 229)
            (nil))))

(insn 27 26 28 2 (set (reg:SI 233)
        (zero_extend:SI (subreg:HI (reg:SI 232) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(note 28 27 29 2 NOTE_INSN_DELETED)

(insn 29 28 31 2 (set (reg:SI 154 [ D.7898 ])
        (ior:SI (reg:SI 233)
            (reg/v:SI 146 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:295 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 146 [ tmpreg ])
        (expr_list:REG_DEAD (reg:SI 233)
            (nil))))

(insn 31 29 32 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 154 [ D.7898 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:295 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ D.7898 ])
        (nil)))

(insn 32 31 33 2 (set (reg:HI 236 [ USARTx_10(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_10(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:298 711 {*thumb2_movhi_insn}
     (nil))

(note 33 32 35 2 NOTE_INSN_DELETED)

(insn 35 33 36 2 (set (reg/v:SI 157 [ tmpreg ])
        (and:SI (subreg:SI (reg:HI 236 [ USARTx_10(D)->CR3 ]) 0)
            (const_int 64767 [0xfcff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:301 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 236 [ USARTx_10(D)->CR3 ])
        (nil)))

(insn 36 35 37 2 (set (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 12 [0xc])) [5 USART_InitStruct_8(D)->USART_HardwareFlowControl+0 S2 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:305 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(note 37 36 38 2 NOTE_INSN_DELETED)

(insn 38 37 40 2 (set (reg:SI 161 [ D.7898 ])
        (ior:SI (reg/v:SI 157 [ tmpreg ])
            (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:308 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 157 [ tmpreg ])
        (expr_list:REG_DEAD (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ])
            (nil))))

(insn 40 38 41 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_10(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 161 [ D.7898 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:308 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ D.7898 ])
        (nil)))

(note 41 40 42 2 NOTE_INSN_DELETED)

(insn 42 41 43 2 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:312 4 {*arm_addsi3}
     (nil))

(call_insn 43 42 45 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_GetClocksFreq") [flags 0x41]  <function_decl 0x55c25600 RCC_GetClocksFreq>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:312 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 45 43 46 2 (set (reg:SI 243)
        (const_int 1073812480 [0x40011400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 709 {*thumb2_movsi_insn}
     (nil))

(note 46 45 47 2 NOTE_INSN_DELETED)

(note 47 46 50 2 NOTE_INSN_DELETED)

(insn 50 47 51 2 (set (reg:SI 246)
        (const_int 1073811456 [0x40011000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 709 {*thumb2_movsi_insn}
     (nil))

(note 51 50 52 2 NOTE_INSN_DELETED)

(insn 52 51 54 2 (parallel [
            (set (reg:SI 245)
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 246)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 270 {*compare_scc}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 246)
            (nil))))

(note 54 52 55 2 NOTE_INSN_DELETED)

(note 55 54 56 2 NOTE_INSN_DELETED)

(insn 56 55 57 2 (parallel [
            (set (reg:SI 249)
                (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                        (reg:SI 243))
                    (reg:SI 245)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 724 {*thumb2_cond_arith}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 243)
            (expr_list:REG_DEAD (reg:SI 245)
                (nil)))))

(note 57 56 58 2 NOTE_INSN_DELETED)

(jump_insn 58 57 59 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 249)
                        (const_int 0 [0]))
                    (label_ref 63)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 249)
            (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
                (nil))))
 -> 63)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 219 220
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 219 220


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u61(7){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 219 220
;; live  gen 	 135
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 59 58 60 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 63 3 (set (reg/v:SI 135 [ apbclock ])
        (mem/s/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [4 RCC_ClocksStatus.PCLK2_Frequency+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:316 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u66(7){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 219 220
;; live  gen 	 135
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 63 60 64 4 20 "" [1 uses])

(note 64 63 65 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 4 (set (reg/v:SI 135 [ apbclock ])
        (mem/s/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [4 RCC_ClocksStatus.PCLK1_Frequency+0 S4 A64])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:320 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u71(7){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 219
;; lr  def 	 24 [cc] 165 250 251
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220
;; live  gen 	 24 [cc] 165 250 251
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 66 65 67 5 21 "" [0 uses])

(note 67 66 68 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 5 (set (reg:HI 250 [ USARTx_10(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:324 711 {*thumb2_movhi_insn}
     (nil))

(note 69 68 70 5 NOTE_INSN_DELETED)

(insn 70 69 71 5 (set (reg:SI 251 [ D.7914 ])
        (sign_extend:SI (reg:HI 250 [ USARTx_10(D)->CR1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:324 165 {*arm_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 250 [ USARTx_10(D)->CR1 ])
        (nil)))

(insn 71 70 72 5 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 251 [ D.7914 ])
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:324 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 251 [ D.7914 ])
        (nil)))

(jump_insn 72 71 73 5 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 84)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:324 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil)))
 -> 84)
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220


;; Succ edge  6 [27.0%]  (fallthru)
;; Succ edge  7 [73.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u80(7){ }u81(13){ }u82(25){ }u83(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 220
;; lr  def 	 136 253 254 255 256 257 258
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220
;; live  gen 	 136 253 254 255 256 257 258
;; live  kill	

;; Pred edge  5 [27.0%]  (fallthru)
(note 73 72 75 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 75 73 76 6 NOTE_INSN_DELETED)

(insn 76 75 77 6 (set (reg:SI 254)
        (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
                (const_int 4 [0x4]))
            (reg/v:SI 135 [ apbclock ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg/v:SI 135 [ apbclock ])
        (nil)))

(note 77 76 78 6 NOTE_INSN_DELETED)

(insn 78 77 79 6 (set (reg:SI 256)
        (plus:SI (mult:SI (reg:SI 254)
                (const_int 4 [0x4]))
            (reg:SI 254))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 254)
        (nil)))

(insn 79 78 80 6 (set (reg:SI 258 [ USART_InitStruct_8(D)->USART_BaudRate ])
        (mem/s:SI (reg/v/f:SI 220 [ USART_InitStruct ]) [4 USART_InitStruct_8(D)->USART_BaudRate+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 220 [ USART_InitStruct ])
        (nil)))

(insn 80 79 81 6 (set (reg:SI 257)
        (ashift:SI (reg:SI 258 [ USART_InitStruct_8(D)->USART_BaudRate ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 258 [ USART_InitStruct_8(D)->USART_BaudRate ])
        (nil)))

(insn 81 80 84 6 (set (reg/v:SI 136 [ integerdivider ])
        (udiv:SI (reg:SI 256)
            (reg:SI 257))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 133 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 257)
        (expr_list:REG_DEAD (reg:SI 256)
            (nil))))
;; End of basic block 6 -> ( 8)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 219
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 136 219


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u96(7){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 220
;; lr  def 	 136 260 261 262 263 264 265
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220
;; live  gen 	 136 260 261 262 263 264 265
;; live  kill	

;; Pred edge  5 [73.0%] 
(code_label 84 81 85 7 22 "" [1 uses])

(note 85 84 87 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 87 85 88 7 NOTE_INSN_DELETED)

(insn 88 87 89 7 (set (reg:SI 261)
        (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
                (const_int 4 [0x4]))
            (reg/v:SI 135 [ apbclock ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg/v:SI 135 [ apbclock ])
        (nil)))

(note 89 88 90 7 NOTE_INSN_DELETED)

(insn 90 89 91 7 (set (reg:SI 263)
        (plus:SI (mult:SI (reg:SI 261)
                (const_int 4 [0x4]))
            (reg:SI 261))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 261)
        (nil)))

(insn 91 90 92 7 (set (reg:SI 265 [ USART_InitStruct_8(D)->USART_BaudRate ])
        (mem/s:SI (reg/v/f:SI 220 [ USART_InitStruct ]) [4 USART_InitStruct_8(D)->USART_BaudRate+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 220 [ USART_InitStruct ])
        (nil)))

(insn 92 91 93 7 (set (reg:SI 264)
        (ashift:SI (reg:SI 265 [ USART_InitStruct_8(D)->USART_BaudRate ])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 265 [ USART_InitStruct_8(D)->USART_BaudRate ])
        (nil)))

(insn 93 92 94 7 (set (reg/v:SI 136 [ integerdivider ])
        (udiv:SI (reg:SI 263)
            (reg:SI 264))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 133 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 264)
        (expr_list:REG_DEAD (reg:SI 263)
            (nil))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 219
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 136 219


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u112(7){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 219
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 136 219
;; lr  def 	 24 [cc] 174 177 178 266 267 268 269 270 271 272 273
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 136 219
;; live  gen 	 24 [cc] 174 177 178 266 267 268 269 270 271 272 273
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 94 93 95 8 23 "" [0 uses])

(note 95 94 97 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 97 95 98 8 (set (reg:SI 268)
        (const_int 1374389535 [0x51eb851f])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:334 709 {*thumb2_movsi_insn}
     (nil))

(insn 98 97 99 8 (parallel [
            (set (reg:SI 267)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                            (zero_extend:DI (reg:SI 268)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:334 59 {*umulsi3_highpart_v6}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                    (const_int 1374389535 [0x51eb851f]))
                (const_int 32 [0x20])))
        (nil)))

(insn 99 98 100 8 (set (reg:SI 266)
        (lshiftrt:SI (reg:SI 267)
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:334 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 267)
        (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 136 [ integerdivider ])
                (const_int 100 [0x64]))
            (nil))))

(note 100 99 101 8 NOTE_INSN_DELETED)

(insn 101 100 102 8 (set (reg/v:SI 174 [ tmpreg ])
        (ashift:SI (reg:SI 266)
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:337 119 {*arm_shiftsi3}
     (nil))

(insn 102 101 103 8 (set (reg:SI 271)
        (const_int 100 [0x64])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:337 709 {*thumb2_movsi_insn}
     (nil))

(note 103 102 104 8 NOTE_INSN_DELETED)

(insn 104 103 105 8 (set (reg/v:SI 177 [ fractionaldivider ])
        (minus:SI (reg/v:SI 136 [ integerdivider ])
            (mult:SI (reg:SI 266)
                (reg:SI 271)))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:337 47 {*mulsi3subsi}
     (expr_list:REG_DEAD (reg:SI 271)
        (expr_list:REG_DEAD (reg:SI 266)
            (expr_list:REG_DEAD (reg/v:SI 136 [ integerdivider ])
                (nil)))))

(insn 105 104 106 8 (set (reg:HI 272 [ USARTx_10(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:340 711 {*thumb2_movhi_insn}
     (nil))

(note 106 105 107 8 NOTE_INSN_DELETED)

(insn 107 106 108 8 (set (reg:SI 273 [ D.7926 ])
        (sign_extend:SI (reg:HI 272 [ USARTx_10(D)->CR1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:340 165 {*arm_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 272 [ USARTx_10(D)->CR1 ])
        (nil)))

(insn 108 107 109 8 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 273 [ D.7926 ])
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:340 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 273 [ D.7926 ])
        (nil)))

(jump_insn 109 108 110 8 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:340 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8088 [0x1f98])
            (nil)))
 -> 121)
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 174 177 219 268
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 219 268


;; Succ edge  9 [19.1%]  (fallthru)
;; Succ edge  10 [80.9%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u133(7){ }u134(13){ }u135(25){ }u136(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 174 177 219 268
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 268
;; lr  def 	 134 274 275 276 277 279
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 219 268
;; live  gen 	 134 274 275 276 277 279
;; live  kill	

;; Pred edge  8 [19.1%]  (fallthru)
(note 110 109 111 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 9 (set (reg:SI 274)
        (ashift:SI (reg/v:SI 177 [ fractionaldivider ])
            (const_int 3 [0x3]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 177 [ fractionaldivider ])
        (nil)))

(insn 112 111 115 9 (set (reg:SI 275)
        (plus:SI (reg:SI 274)
            (const_int 50 [0x32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 274)
        (nil)))

(insn 115 112 116 9 (parallel [
            (set (reg:SI 277)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 275))
                            (zero_extend:DI (reg:SI 268)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 59 {*umulsi3_highpart_v6}
     (expr_list:REG_DEAD (reg:SI 275)
        (expr_list:REG_DEAD (reg:SI 268)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 275))
                            (const_int 1374389535 [0x51eb851f]))
                        (const_int 32 [0x20])))
                (nil)))))

(note 116 115 117 9 NOTE_INSN_DELETED)

(insn 117 116 118 9 (set (reg:SI 279)
        (zero_extract:SI (reg:SI 277)
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 277)
        (nil)))

(insn 118 117 121 9 (set (reg/v:SI 134 [ tmpreg ])
        (ior:SI (reg:SI 279)
            (reg/v:SI 174 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 279)
        (expr_list:REG_DEAD (reg/v:SI 174 [ tmpreg ])
            (nil))))
;; End of basic block 9 -> ( 11)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 219
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 219


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u147(7){ }u148(13){ }u149(25){ }u150(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 174 177 219 268
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 268
;; lr  def 	 134 280 281 282 283 285
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 219 268
;; live  gen 	 134 280 281 282 283 285
;; live  kill	

;; Pred edge  8 [80.9%] 
(code_label 121 118 122 10 24 "" [1 uses])

(note 122 121 123 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 10 (set (reg:SI 280)
        (ashift:SI (reg/v:SI 177 [ fractionaldivider ])
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 177 [ fractionaldivider ])
        (nil)))

(insn 124 123 127 10 (set (reg:SI 281)
        (plus:SI (reg:SI 280)
            (const_int 50 [0x32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 280)
        (nil)))

(insn 127 124 128 10 (parallel [
            (set (reg:SI 283)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 281))
                            (zero_extend:DI (reg:SI 268)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 59 {*umulsi3_highpart_v6}
     (expr_list:REG_DEAD (reg:SI 281)
        (expr_list:REG_DEAD (reg:SI 268)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 281))
                            (const_int 1374389535 [0x51eb851f]))
                        (const_int 32 [0x20])))
                (nil)))))

(note 128 127 129 10 NOTE_INSN_DELETED)

(insn 129 128 130 10 (set (reg:SI 285)
        (zero_extract:SI (reg:SI 283)
            (const_int 4 [0x4])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 283)
        (nil)))

(insn 130 129 131 10 (set (reg/v:SI 134 [ tmpreg ])
        (ior:SI (reg:SI 285)
            (reg/v:SI 174 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 285)
        (expr_list:REG_DEAD (reg/v:SI 174 [ tmpreg ])
            (nil))))
;; End of basic block 10 -> ( 11)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 219
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 219


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u161(7){ }u162(13){ }u163(25){ }u164(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 219
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 219
;; lr  def 	 188
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 219
;; live  gen 	 188
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 131 130 132 11 25 "" [0 uses])

(note 132 131 133 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 135 11 (set (reg:SI 188 [ D.7898 ])
        (zero_extend:SI (subreg:HI (reg/v:SI 134 [ tmpreg ]) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:350 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpreg ])
        (nil)))

(insn 135 133 0 11 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 8 [0x8])) [5 USARTx_10(D)->BRR+0 S2 A16])
        (subreg/s/u:HI (reg:SI 188 [ D.7898 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:350 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 219 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 188 [ D.7898 ])
            (nil))))
;; End of basic block 11 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 8.
deleting insn with uid = 12.
deleting insn with uid = 17.
deleting insn with uid = 19.
deleting insn with uid = 28.
deleting insn with uid = 33.
deleting insn with uid = 37.
deleting insn with uid = 41.
deleting insn with uid = 46.
deleting insn with uid = 47.
deleting insn with uid = 51.
deleting insn with uid = 54.
deleting insn with uid = 55.
deleting insn with uid = 57.
deleting insn with uid = 69.
deleting insn with uid = 75.
deleting insn with uid = 77.
deleting insn with uid = 87.
deleting insn with uid = 89.
deleting insn with uid = 100.
deleting insn with uid = 103.
deleting insn with uid = 106.
deleting insn with uid = 116.
deleting insn with uid = 128.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 20.
deleting insn with uid = 20.
rescanning insn with uid = 29.
deleting insn with uid = 29.
rescanning insn with uid = 35.
deleting insn with uid = 35.
rescanning insn with uid = 38.
deleting insn with uid = 38.
rescanning insn with uid = 42.
deleting insn with uid = 42.
rescanning insn with uid = 52.
deleting insn with uid = 52.
rescanning insn with uid = 56.
deleting insn with uid = 56.
rescanning insn with uid = 58.
deleting insn with uid = 58.
rescanning insn with uid = 70.
deleting insn with uid = 70.
rescanning insn with uid = 76.
deleting insn with uid = 76.
rescanning insn with uid = 78.
deleting insn with uid = 78.
rescanning insn with uid = 88.
deleting insn with uid = 88.
rescanning insn with uid = 90.
deleting insn with uid = 90.
rescanning insn with uid = 101.
deleting insn with uid = 101.
rescanning insn with uid = 104.
deleting insn with uid = 104.
rescanning insn with uid = 107.
deleting insn with uid = 107.
rescanning insn with uid = 117.
deleting insn with uid = 117.
rescanning insn with uid = 129.
deleting insn with uid = 129.
ending the processing of deferred insns

;; Function USART_StructInit (USART_StructInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 10: 4
insn_cost 13: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 19: 4
insn_cost 22: 4

Trying 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg:SI 0 r0 [ USART_InitStruct ]) [4 USART_InitStruct_1(D)->USART_BaudRate+0 S4 A32])
            (reg:SI 135))
        (set (reg/v/f:SI 134 [ USART_InitStruct ])
            (reg:SI 0 r0 [ USART_InitStruct ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg:SI 0 r0 [ USART_InitStruct ]) [4 USART_InitStruct_1(D)->USART_BaudRate+0 S4 A32])
            (reg:SI 135))
        (set (reg/v/f:SI 134 [ USART_InitStruct ])
            (reg:SI 0 r0 [ USART_InitStruct ]))
    ])

Trying 6 -> 7:
Failed to match this instruction:
(set (mem/s:SI (reg/v/f:SI 134 [ USART_InitStruct ]) [4 USART_InitStruct_1(D)->USART_BaudRate+0 S4 A32])
    (const_int 9600 [0x2580]))

Trying 6, 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg:SI 0 r0 [ USART_InitStruct ]) [4 USART_InitStruct_1(D)->USART_BaudRate+0 S4 A32])
            (const_int 9600 [0x2580]))
        (set (reg/v/f:SI 134 [ USART_InitStruct ])
            (reg:SI 0 r0 [ USART_InitStruct ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:SI (reg:SI 0 r0 [ USART_InitStruct ]) [4 USART_InitStruct_1(D)->USART_BaudRate+0 S4 A32])
            (const_int 9600 [0x2580]))
        (set (reg/v/f:SI 134 [ USART_InitStruct ])
            (reg:SI 0 r0 [ USART_InitStruct ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 134 [ USART_InitStruct ])
    (reg:SI 0 r0 [ USART_InitStruct ]))
Failed to match this instruction:
(set (mem/s:SI (reg:SI 0 r0 [ USART_InitStruct ]) [4 USART_InitStruct_1(D)->USART_BaudRate+0 S4 A32])
    (const_int 9600 [0x2580]))

Trying 8 -> 10:
Failed to match this instruction:
(parallel [
        (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_InitStruct ])
                    (const_int 4 [0x4])) [5 USART_InitStruct_1(D)->USART_WordLength+0 S2 A32])
            (const_int 0 [0]))
        (set (reg:SI 137)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_InitStruct ])
                    (const_int 4 [0x4])) [5 USART_InitStruct_1(D)->USART_WordLength+0 S2 A32])
            (const_int 0 [0]))
        (set (reg:SI 137)
            (const_int 0 [0]))
    ])

Trying 17 -> 19:
Successfully matched this instruction:
(set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_InitStruct ])
            (const_int 10 [0xa])) [5 USART_InitStruct_1(D)->USART_Mode+0 S2 A16])
    (const_int 12 [0xc]))
deferring deletion of insn with uid = 17.
modifying insn i3    19 [r134:SI+0xa]=0xc
deferring rescan insn with uid = 19.


USART_StructInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,6u} r135={1d,1u} r137={1d,4u} r143={1d,1u} 
;;    total ref usage 34{13d,21u,0e} in 9{9 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 137 143
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 137 143
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v/f:SI 134 [ USART_InitStruct ])
        (reg:SI 0 r0 [ USART_InitStruct ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:360 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USART_InitStruct ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 135)
        (const_int 9600 [0x2580])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:362 709 {*thumb2_movsi_insn}
     (nil))

(insn 7 6 8 2 (set (mem/s:SI (reg/v/f:SI 134 [ USART_InitStruct ]) [4 USART_InitStruct_1(D)->USART_BaudRate+0 S4 A32])
        (reg:SI 135)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:362 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))

(insn 8 7 10 2 (set (reg:SI 137)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:363 709 {*thumb2_movsi_insn}
     (nil))

(insn 10 8 13 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_InitStruct ])
                (const_int 4 [0x4])) [5 USART_InitStruct_1(D)->USART_WordLength+0 S2 A32])
        (subreg:HI (reg:SI 137) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:363 711 {*thumb2_movhi_insn}
     (nil))

(insn 13 10 16 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_InitStruct ])
                (const_int 6 [0x6])) [5 USART_InitStruct_1(D)->USART_StopBits+0 S2 A16])
        (subreg:HI (reg:SI 137) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:364 711 {*thumb2_movhi_insn}
     (nil))

(insn 16 13 17 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_InitStruct ])
                (const_int 8 [0x8])) [5 USART_InitStruct_1(D)->USART_Parity+0 S2 A32])
        (subreg:HI (reg:SI 137) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:365 711 {*thumb2_movhi_insn}
     (nil))

(note 17 16 19 2 NOTE_INSN_DELETED)

(insn 19 17 22 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_InitStruct ])
                (const_int 10 [0xa])) [5 USART_InitStruct_1(D)->USART_Mode+0 S2 A16])
        (const_int 12 [0xc])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:366 711 {*thumb2_movhi_insn}
     (nil))

(insn 22 19 0 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_InitStruct ])
                (const_int 12 [0xc])) [5 USART_InitStruct_1(D)->USART_HardwareFlowControl+0 S2 A32])
        (subreg:HI (reg:SI 137) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:367 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ USART_InitStruct ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 17.
rescanning insn with uid = 19.
deleting insn with uid = 19.
ending the processing of deferred insns

;; Function USART_ClockInit (USART_ClockInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 12
insn_cost 8: 4
insn_cost 10: 4
insn_cost 11: 12
insn_cost 12: 12
insn_cost 13: 4
insn_cost 15: 12
insn_cost 16: 4
insn_cost 18: 12
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 24: 4

Trying 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:HI 149 [ USARTx_2(D)->CR2 ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16]))
        (set (reg/v/f:SI 147 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:HI 149 [ USARTx_2(D)->CR2 ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16]))
        (set (reg/v/f:SI 147 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:SI 134 [ D.7882 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 147 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])))

Trying 2, 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7882 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])))
        (set (reg/v/f:SI 147 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7882 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])))
        (set (reg/v/f:SI 147 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 147 [ USARTx ])
    (reg:SI 0 r0 [ USARTx ]))
Failed to match this instruction:
(set (reg:SI 134 [ D.7882 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])))

Trying 8 -> 10:
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmpreg ])
    (and:SI (subreg:SI (reg:HI 149 [ USARTx_2(D)->CR2 ]) 0)
        (const_int 61695 [0xf0ff])))
deferring deletion of insn with uid = 8.
modifying insn i3    10 r136:SI=r149:HI#0&0xf0ff
      REG_DEAD: r149:HI
deferring rescan insn with uid = 10.

Trying 7 -> 10:

Trying 2, 7 -> 10:

Trying 3 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ])
            (mem/s:HI (plus:SI (reg:SI 1 r1 [ USART_ClockInitStruct ])
                    (const_int 2 [0x2])) [5 USART_ClockInitStruct_6(D)->USART_CPOL+0 S2 A16]))
        (set (reg/v/f:SI 148 [ USART_ClockInitStruct ])
            (reg:SI 1 r1 [ USART_ClockInitStruct ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ])
            (mem/s:HI (plus:SI (reg:SI 1 r1 [ USART_ClockInitStruct ])
                    (const_int 2 [0x2])) [5 USART_ClockInitStruct_6(D)->USART_CPOL+0 S2 A16]))
        (set (reg/v/f:SI 148 [ USART_ClockInitStruct ])
            (reg:SI 1 r1 [ USART_ClockInitStruct ]))
    ])

Trying 11 -> 13:
Failed to match this instruction:
(set (reg:SI 152)
    (ior:SI (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                    (const_int 2 [0x2])) [5 USART_ClockInitStruct_6(D)->USART_CPOL+0 S2 A16]) 0)
        (subreg:SI (reg:HI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ]) 0)))

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 152)
    (ior:SI (subreg:SI (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ]) 0)
        (subreg:SI (mem/s:HI (reg/v/f:SI 148 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_6(D)->USART_Clock+0 S2 A16]) 0)))

Trying 3, 11 -> 13:

Trying 12, 11 -> 13:
Failed to match this instruction:
(set (reg:SI 152)
    (ior:SI (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                    (const_int 2 [0x2])) [5 USART_ClockInitStruct_6(D)->USART_CPOL+0 S2 A16]) 0)
        (subreg:SI (mem/s:HI (reg/v/f:SI 148 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_6(D)->USART_Clock+0 S2 A16]) 0)))
Successfully matched this instruction:
(set (reg:SI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ])
    (zero_extend:SI (mem/s:HI (reg/v/f:SI 148 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_6(D)->USART_Clock+0 S2 A16])))
Failed to match this instruction:
(set (reg:SI 152)
    (ior:SI (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                    (const_int 2 [0x2])) [5 USART_ClockInitStruct_6(D)->USART_CPOL+0 S2 A16]) 0)
        (reg:SI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ])))

Trying 13 -> 16:
Failed to match this instruction:
(set (reg:SI 155)
    (ior:SI (ior:SI (subreg:SI (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ]) 0)
            (subreg:SI (reg:HI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ]) 0))
        (subreg:SI (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ]) 0)))

Trying 15 -> 16:
Failed to match this instruction:
(set (reg:SI 155)
    (ior:SI (reg:SI 152)
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                    (const_int 4 [0x4])) [5 USART_ClockInitStruct_6(D)->USART_CPHA+0 S2 A16]) 0)))

Trying 11, 13 -> 16:
Failed to match this instruction:
(set (reg:SI 155)
    (ior:SI (ior:SI (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                        (const_int 2 [0x2])) [5 USART_ClockInitStruct_6(D)->USART_CPOL+0 S2 A16]) 0)
            (subreg:SI (reg:HI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ]) 0))
        (subreg:SI (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ]) 0)))
Successfully matched this instruction:
(set (reg:SI 152)
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                (const_int 2 [0x2])) [5 USART_ClockInitStruct_6(D)->USART_CPOL+0 S2 A16])))
Failed to match this instruction:
(set (reg:SI 155)
    (ior:SI (ior:SI (reg:SI 152)
            (subreg:SI (reg:HI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ]) 0))
        (subreg:SI (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ]) 0)))

Trying 12, 13 -> 16:
Failed to match this instruction:
(set (reg:SI 155)
    (ior:SI (ior:SI (subreg:SI (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ]) 0)
            (subreg:SI (mem/s:HI (reg/v/f:SI 148 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_6(D)->USART_Clock+0 S2 A16]) 0))
        (subreg:SI (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ]) 0)))
Successfully matched this instruction:
(set (reg:SI 152)
    (zero_extend:SI (mem/s:HI (reg/v/f:SI 148 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_6(D)->USART_Clock+0 S2 A16])))
Failed to match this instruction:
(set (reg:SI 155)
    (ior:SI (ior:SI (subreg:SI (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ]) 0)
            (reg:SI 152))
        (subreg:SI (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ]) 0)))

Trying 15, 13 -> 16:
Failed to match this instruction:
(set (reg:SI 155)
    (ior:SI (ior:SI (subreg:SI (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ]) 0)
            (subreg:SI (reg:HI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ]) 0))
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                    (const_int 4 [0x4])) [5 USART_ClockInitStruct_6(D)->USART_CPHA+0 S2 A16]) 0)))
Successfully matched this instruction:
(set (reg:SI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ])
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                (const_int 4 [0x4])) [5 USART_ClockInitStruct_6(D)->USART_CPHA+0 S2 A16])))
Failed to match this instruction:
(set (reg:SI 155)
    (ior:SI (ior:SI (subreg:SI (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ]) 0)
            (subreg:SI (reg:HI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ]) 0))
        (reg:SI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ])))

Trying 16 -> 19:
Failed to match this instruction:
(set (reg:SI 158)
    (ior:SI (ior:SI (reg:SI 152)
            (subreg:SI (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ]) 0))
        (subreg:SI (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ]) 0)))

Trying 18 -> 19:
Failed to match this instruction:
(set (reg:SI 158)
    (ior:SI (reg:SI 155)
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                    (const_int 6 [0x6])) [5 USART_ClockInitStruct_6(D)->USART_LastBit+0 S2 A16]) 0)))

Trying 13, 16 -> 19:
Failed to match this instruction:
(set (reg:SI 158)
    (ior:SI (ior:SI (ior:SI (subreg:SI (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ]) 0)
                (subreg:SI (reg:HI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ]) 0))
            (subreg:SI (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ]) 0))
        (subreg:SI (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ]) 0)))
Successfully matched this instruction:
(set (reg:SI 155)
    (ior:SI (subreg:SI (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ]) 0)
        (subreg:SI (reg:HI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ]) 0)))
Failed to match this instruction:
(set (reg:SI 158)
    (ior:SI (ior:SI (reg:SI 155)
            (subreg:SI (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ]) 0))
        (subreg:SI (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ]) 0)))

Trying 15, 16 -> 19:
Failed to match this instruction:
(set (reg:SI 158)
    (ior:SI (ior:SI (reg:SI 152)
            (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                        (const_int 4 [0x4])) [5 USART_ClockInitStruct_6(D)->USART_CPHA+0 S2 A16]) 0))
        (subreg:SI (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ]) 0)))
Successfully matched this instruction:
(set (reg:SI 155)
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                (const_int 4 [0x4])) [5 USART_ClockInitStruct_6(D)->USART_CPHA+0 S2 A16])))
Failed to match this instruction:
(set (reg:SI 158)
    (ior:SI (ior:SI (reg:SI 152)
            (reg:SI 155))
        (subreg:SI (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ]) 0)))

Trying 18, 16 -> 19:
Failed to match this instruction:
(set (reg:SI 158)
    (ior:SI (ior:SI (reg:SI 152)
            (subreg:SI (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ]) 0))
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                    (const_int 6 [0x6])) [5 USART_ClockInitStruct_6(D)->USART_LastBit+0 S2 A16]) 0)))
Successfully matched this instruction:
(set (reg:SI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ])
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                (const_int 6 [0x6])) [5 USART_ClockInitStruct_6(D)->USART_LastBit+0 S2 A16])))
Failed to match this instruction:
(set (reg:SI 158)
    (ior:SI (ior:SI (reg:SI 152)
            (subreg:SI (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ]) 0))
        (reg:SI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ])))

Trying 19 -> 20:
Failed to match this instruction:
(set (reg:SI 159)
    (zero_extend:SI (subreg:HI (ior:SI (reg:SI 155)
                (subreg:SI (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ]) 0)) 0)))

Trying 16, 19 -> 20:
Failed to match this instruction:
(set (reg:SI 159)
    (zero_extend:SI (subreg:HI (ior:SI (ior:SI (reg:SI 152)
                    (subreg:SI (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ]) 0))
                (subreg:SI (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ]) 0)) 0)))
Successfully matched this instruction:
(set (reg:SI 158)
    (ior:SI (reg:SI 152)
        (subreg:SI (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ]) 0)))
Failed to match this instruction:
(set (reg:SI 159)
    (zero_extend:SI (subreg:HI (ior:SI (reg:SI 158)
                (subreg:SI (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ]) 0)) 0)))

Trying 18, 19 -> 20:
Failed to match this instruction:
(set (reg:SI 159)
    (ior:SI (zero_extend:SI (subreg:HI (reg:SI 155) 0))
        (subreg:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                    (const_int 6 [0x6])) [5 USART_ClockInitStruct_6(D)->USART_LastBit+0 S2 A16]) 0)))
Successfully matched this instruction:
(set (reg:SI 158)
    (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                (const_int 6 [0x6])) [5 USART_ClockInitStruct_6(D)->USART_LastBit+0 S2 A16])))
Failed to match this instruction:
(set (reg:SI 159)
    (ior:SI (zero_extend:SI (subreg:HI (reg:SI 155) 0))
        (reg:SI 158)))

Trying 10 -> 21:
Failed to match this instruction:
(set (reg:SI 160)
    (ior:SI (and:SI (subreg:SI (reg:HI 149 [ USARTx_2(D)->CR2 ]) 0)
            (const_int 61695 [0xf0ff]))
        (reg:SI 159)))

Trying 20 -> 21:
Failed to match this instruction:
(set (reg:SI 160)
    (ior:SI (zero_extend:SI (subreg:HI (reg:SI 158) 0))
        (reg/v:SI 136 [ tmpreg ])))

Trying 7, 10 -> 21:

Trying 19, 20 -> 21:
Failed to match this instruction:
(set (reg:SI 160)
    (ior:SI (zero_extend:SI (subreg:HI (ior:SI (reg:SI 155)
                    (subreg:SI (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ]) 0)) 0))
        (reg/v:SI 136 [ tmpreg ])))
Successfully matched this instruction:
(set (reg:SI 159)
    (ior:SI (reg:SI 155)
        (subreg:SI (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ]) 0)))
Failed to match this instruction:
(set (reg:SI 160)
    (ior:SI (zero_extend:SI (subreg:HI (reg:SI 159) 0))
        (reg/v:SI 136 [ tmpreg ])))

Trying 20, 10 -> 21:
Failed to match this instruction:
(set (reg:SI 160)
    (ior:SI (and:SI (subreg:SI (reg:HI 149 [ USARTx_2(D)->CR2 ]) 0)
            (const_int 61695 [0xf0ff]))
        (zero_extend:SI (subreg:HI (reg:SI 158) 0))))
Successfully matched this instruction:
(set (reg:SI 159)
    (zero_extend:SI (subreg:HI (reg:SI 158) 0)))
Failed to match this instruction:
(set (reg:SI 160)
    (ior:SI (and:SI (subreg:SI (reg:HI 149 [ USARTx_2(D)->CR2 ]) 0)
            (const_int 61695 [0xf0ff]))
        (reg:SI 159)))

Trying 21 -> 22:
Successfully matched this instruction:
(set (reg:SI 146 [ D.7891 ])
    (ior:SI (reg:SI 159)
        (reg/v:SI 136 [ tmpreg ])))
deferring deletion of insn with uid = 21.
modifying insn i3    22 r146:SI=r159:SI|r136:SI
      REG_DEAD: r136:SI
      REG_DEAD: r159:SI
deferring rescan insn with uid = 22.

Trying 20 -> 22:
Failed to match this instruction:
(set (reg:SI 146 [ D.7891 ])
    (ior:SI (zero_extend:SI (subreg:HI (reg:SI 158) 0))
        (reg/v:SI 136 [ tmpreg ])))

Trying 10 -> 22:
Failed to match this instruction:
(set (reg:SI 146 [ D.7891 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 149 [ USARTx_2(D)->CR2 ]) 0)
            (const_int 61695 [0xf0ff]))
        (reg:SI 159)))

Trying 19, 20 -> 22:
Failed to match this instruction:
(set (reg:SI 146 [ D.7891 ])
    (ior:SI (zero_extend:SI (subreg:HI (ior:SI (reg:SI 155)
                    (subreg:SI (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ]) 0)) 0))
        (reg/v:SI 136 [ tmpreg ])))
Successfully matched this instruction:
(set (reg:SI 159)
    (ior:SI (reg:SI 155)
        (subreg:SI (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ]) 0)))
Failed to match this instruction:
(set (reg:SI 146 [ D.7891 ])
    (ior:SI (zero_extend:SI (subreg:HI (reg:SI 159) 0))
        (reg/v:SI 136 [ tmpreg ])))

Trying 7, 10 -> 22:

Trying 10, 20 -> 22:
Failed to match this instruction:
(set (reg:SI 146 [ D.7891 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 149 [ USARTx_2(D)->CR2 ]) 0)
            (const_int 61695 [0xf0ff]))
        (zero_extend:SI (subreg:HI (reg:SI 158) 0))))
Successfully matched this instruction:
(set (reg:SI 159)
    (zero_extend:SI (subreg:HI (reg:SI 158) 0)))
Failed to match this instruction:
(set (reg:SI 146 [ D.7891 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 149 [ USARTx_2(D)->CR2 ]) 0)
            (const_int 61695 [0xf0ff]))
        (reg:SI 159)))

Trying 22 -> 24:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 147 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 159)
            (reg/v:SI 136 [ tmpreg ])) 0))

Trying 20, 22 -> 24:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 147 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 158)
            (reg/v:SI 136 [ tmpreg ])) 0))
Successfully matched this instruction:
(set (reg:SI 146 [ D.7891 ])
    (ior:SI (reg:SI 158)
        (reg/v:SI 136 [ tmpreg ])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 147 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
    (subreg:HI (reg:SI 146 [ D.7891 ]) 0))

Trying 10, 22 -> 24:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 147 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (and:SI (subreg:SI (reg:HI 149 [ USARTx_2(D)->CR2 ]) 0)
                (const_int -3841 [0xfffffffffffff0ff]))
            (reg:SI 159)) 0))
Successfully matched this instruction:
(set (reg:SI 146 [ D.7891 ])
    (and:SI (subreg:SI (reg:HI 149 [ USARTx_2(D)->CR2 ]) 0)
        (const_int -3841 [0xfffffffffffff0ff])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 147 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 146 [ D.7891 ])
            (reg:SI 159)) 0))


USART_ClockInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r136={1d,1u} r146={1d,1u} r147={1d,2u} r148={1d,4u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} 
;;    total ref usage 53{24d,29u,0e} in 14{14 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 136 146 147 148 149 150 151 152 154 155 157 158 159 160
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 136 146 147 148 149 150 151 152 154 155 157 158 159 160
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 147 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:380 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v/f:SI 148 [ USART_ClockInitStruct ])
        (reg:SI 1 r1 [ USART_ClockInitStruct ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:380 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_ClockInitStruct ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:HI 149 [ USARTx_2(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 147 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:390 711 {*thumb2_movhi_insn}
     (nil))

(note 8 7 10 2 NOTE_INSN_DELETED)

(insn 10 8 11 2 (set (reg/v:SI 136 [ tmpreg ])
        (and:SI (subreg:SI (reg:HI 149 [ USARTx_2(D)->CR2 ]) 0)
            (const_int 61695 [0xf0ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:392 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 149 [ USARTx_2(D)->CR2 ])
        (nil)))

(insn 11 10 12 2 (set (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ])
        (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                (const_int 2 [0x2])) [5 USART_ClockInitStruct_6(D)->USART_CPOL+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 711 {*thumb2_movhi_insn}
     (nil))

(insn 12 11 13 2 (set (reg:HI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ])
        (mem/s:HI (reg/v/f:SI 148 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_6(D)->USART_Clock+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 711 {*thumb2_movhi_insn}
     (nil))

(insn 13 12 15 2 (set (reg:SI 152)
        (ior:SI (subreg:SI (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ]) 0)
            (subreg:SI (reg:HI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ]) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:HI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ])
        (expr_list:REG_DEAD (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ])
            (nil))))

(insn 15 13 16 2 (set (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ])
        (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                (const_int 4 [0x4])) [5 USART_ClockInitStruct_6(D)->USART_CPHA+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 711 {*thumb2_movhi_insn}
     (nil))

(insn 16 15 18 2 (set (reg:SI 155)
        (ior:SI (reg:SI 152)
            (subreg:SI (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ]) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ])
        (expr_list:REG_DEAD (reg:SI 152)
            (nil))))

(insn 18 16 19 2 (set (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ])
        (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                (const_int 6 [0x6])) [5 USART_ClockInitStruct_6(D)->USART_LastBit+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 148 [ USART_ClockInitStruct ])
        (nil)))

(insn 19 18 20 2 (set (reg:SI 158)
        (ior:SI (reg:SI 155)
            (subreg:SI (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ]) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ])
        (expr_list:REG_DEAD (reg:SI 155)
            (nil))))

(insn 20 19 21 2 (set (reg:SI 159)
        (zero_extend:SI (subreg:HI (reg:SI 158) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(note 21 20 22 2 NOTE_INSN_DELETED)

(insn 22 21 24 2 (set (reg:SI 146 [ D.7891 ])
        (ior:SI (reg:SI 159)
            (reg/v:SI 136 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:401 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 136 [ tmpreg ])
        (expr_list:REG_DEAD (reg:SI 159)
            (nil))))

(insn 24 22 0 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 147 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 146 [ D.7891 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:401 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 147 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 146 [ D.7891 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 8.
deleting insn with uid = 21.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 22.
deleting insn with uid = 22.
ending the processing of deferred insns

;; Function USART_ClockStructInit (USART_ClockStructInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 8: 4
insn_cost 11: 4
insn_cost 14: 4
insn_cost 17: 4

Trying 2 -> 8:
Failed to match this instruction:
(parallel [
        (set (mem/s:HI (reg:SI 0 r0 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_1(D)->USART_Clock+0 S2 A16])
            (const_int 0 [0]))
        (set (reg/v/f:SI 134 [ USART_ClockInitStruct ])
            (reg:SI 0 r0 [ USART_ClockInitStruct ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:HI (reg:SI 0 r0 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_1(D)->USART_Clock+0 S2 A16])
            (const_int 0 [0]))
        (set (reg/v/f:SI 134 [ USART_ClockInitStruct ])
            (reg:SI 0 r0 [ USART_ClockInitStruct ]))
    ])

Trying 6 -> 8:
Failed to match this instruction:
(parallel [
        (set (mem/s:HI (reg/v/f:SI 134 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_1(D)->USART_Clock+0 S2 A16])
            (const_int 0 [0]))
        (set (reg:SI 136)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:HI (reg/v/f:SI 134 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_1(D)->USART_Clock+0 S2 A16])
            (const_int 0 [0]))
        (set (reg:SI 136)
            (const_int 0 [0]))
    ])

Trying 6, 2 -> 8:
Failed to match this instruction:
(parallel [
        (set (mem/s:HI (reg:SI 0 r0 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_1(D)->USART_Clock+0 S2 A16])
            (const_int 0 [0]))
        (set (reg:SI 136)
            (const_int 0 [0]))
        (set (reg/v/f:SI 134 [ USART_ClockInitStruct ])
            (reg:SI 0 r0 [ USART_ClockInitStruct ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s:HI (reg:SI 0 r0 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_1(D)->USART_Clock+0 S2 A16])
            (const_int 0 [0]))
        (set (reg:SI 136)
            (const_int 0 [0]))
        (set (reg/v/f:SI 134 [ USART_ClockInitStruct ])
            (reg:SI 0 r0 [ USART_ClockInitStruct ]))
    ])


USART_ClockStructInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,4u} r136={1d,4u} 
;;    total ref usage 28{11d,17u,0e} in 6{6 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v/f:SI 134 [ USART_ClockInitStruct ])
        (reg:SI 0 r0 [ USART_ClockInitStruct ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:411 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USART_ClockInitStruct ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 8 2 (set (reg:SI 136)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:413 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 6 11 2 (set (mem/s:HI (reg/v/f:SI 134 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_1(D)->USART_Clock+0 S2 A16])
        (subreg:HI (reg:SI 136) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:413 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 8 14 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_ClockInitStruct ])
                (const_int 2 [0x2])) [5 USART_ClockInitStruct_1(D)->USART_CPOL+0 S2 A16])
        (subreg:HI (reg:SI 136) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:414 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 11 17 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_ClockInitStruct ])
                (const_int 4 [0x4])) [5 USART_ClockInitStruct_1(D)->USART_CPHA+0 S2 A16])
        (subreg:HI (reg:SI 136) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:415 711 {*thumb2_movhi_insn}
     (nil))

(insn 17 14 0 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_ClockInitStruct ])
                (const_int 6 [0x6])) [5 USART_ClockInitStruct_1(D)->USART_LastBit+0 S2 A16])
        (subreg:HI (reg:SI 136) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:416 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ USART_ClockInitStruct ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_Cmd (USART_Cmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 10: 12
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 15: 4
insn_cost 20: 12
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 18)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L18:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 10 -> 11:
Failed to match this instruction:
(set (reg:SI 134 [ D.7877 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])))

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:SI 141)
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]) 0)
            (const_int 57343 [0xdfff]))
        (const_int 8192 [0x2000])))

Trying 10, 11 -> 12:

Trying 12 -> 13:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7878 ])
    (ior:SI (reg:SI 134 [ D.7877 ])
        (const_int 8192 [0x2000])))
deferring deletion of insn with uid = 12.
modifying insn i3    13 r135:SI=r134:SI|0x2000
      REG_DEAD: r134:SI
deferring rescan insn with uid = 13.

Trying 11 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7878 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]) 0)
            (const_int 57343 [0xdfff]))
        (const_int 8192 [0x2000])))

Trying 10, 11 -> 13:

Trying 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 134 [ D.7877 ])
            (const_int 8192 [0x2000])) 0))

Trying 11, 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
    (subreg:HI (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]) 0)
            (const_int 8192 [0x2000])) 0))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7878 ])
    (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]) 0)
        (const_int 8192 [0x2000])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
    (subreg:HI (reg:SI 135 [ D.7878 ]) 0))

Trying 20 -> 21:
Failed to match this instruction:
(set (reg:SI 136 [ D.7880 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])))

Trying 21 -> 22:
Successfully matched this instruction:
(set (reg:SI 144)
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR1 ]) 0)
        (const_int 57343 [0xdfff])))
deferring deletion of insn with uid = 21.
modifying insn i3    22 r144:SI=r143:HI#0&0xdfff
      REG_DEAD: r143:HI
deferring rescan insn with uid = 22.

Trying 20 -> 22:

Trying 22 -> 23:
Successfully matched this instruction:
(set (reg:SI 137 [ D.7881 ])
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR1 ]) 0)
        (const_int 57343 [0xdfff])))
deferring deletion of insn with uid = 22.
modifying insn i3    23 r137:SI=r143:HI#0&0xdfff
      REG_DEAD: r143:HI
deferring rescan insn with uid = 23.

Trying 20 -> 23:

Trying 23 -> 25:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
    (subreg:HI (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR1 ]) 0)
            (const_int -8193 [0xffffffffffffdfff])) 0))

Trying 20, 23 -> 25:


USART_Cmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 56{20d,36u,0e} in 9{9 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 139
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:428 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:433 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:436 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 12 3 (set (reg:SI 134 [ D.7877 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:436 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR1 ])
        (nil)))

(note 12 11 13 3 NOTE_INSN_DELETED)

(insn 13 12 15 3 (set (reg:SI 135 [ D.7878 ])
        (ior:SI (reg:SI 134 [ D.7877 ])
            (const_int 8192 [0x2000]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:436 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7877 ])
        (nil)))

(insn 15 13 18 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7878 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:436 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7878 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 136 137 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 136 137 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 15 19 4 32 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 (set (reg:HI 143 [ USARTx_2(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:441 711 {*thumb2_movhi_insn}
     (nil))

(note 21 20 22 4 NOTE_INSN_DELETED)

(note 22 21 23 4 NOTE_INSN_DELETED)

(insn 23 22 25 4 (set (reg:SI 137 [ D.7881 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR1 ]) 0)
            (const_int 57343 [0xdfff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:441 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR1 ])
        (nil)))

(insn 25 23 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7881 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:441 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7881 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 28 25 29 5 31 "" [0 uses])

(note 29 28 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 12.
deleting insn with uid = 21.
deleting insn with uid = 22.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 23.
deleting insn with uid = 23.
ending the processing of deferred insns

;; Function USART_SetPrescaler (USART_SetPrescaler)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 12
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 12: 4
insn_cost 13: 12
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 18: 4

Trying 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:HI 141 [ USARTx_1(D)->GTPR ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16]))
        (set (reg/v/f:SI 139 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:HI 141 [ USARTx_1(D)->GTPR ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16]))
        (set (reg/v/f:SI 139 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:SI 134 [ D.7870 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])))

Trying 2, 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7870 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])))
        (set (reg/v/f:SI 139 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7870 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])))
        (set (reg/v/f:SI 139 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 139 [ USARTx ])
    (reg:SI 0 r0 [ USARTx ]))
Failed to match this instruction:
(set (reg:SI 134 [ D.7870 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])))

Trying 8 -> 9:
Successfully matched this instruction:
(set (reg:SI 142)
    (and:SI (subreg:SI (reg:HI 141 [ USARTx_1(D)->GTPR ]) 0)
        (const_int 65280 [0xff00])))
deferring deletion of insn with uid = 8.
modifying insn i3     9 r142:SI=r141:HI#0&0xff00
      REG_DEAD: r141:HI
deferring rescan insn with uid = 9.

Trying 7 -> 9:

Trying 2, 7 -> 9:

Trying 9 -> 10:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7871 ])
    (and:SI (subreg:SI (reg:HI 141 [ USARTx_1(D)->GTPR ]) 0)
        (const_int 65280 [0xff00])))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r135:SI=r141:HI#0&0xff00
      REG_DEAD: r141:HI
deferring rescan insn with uid = 10.

Trying 7 -> 10:

Trying 2, 7 -> 10:

Trying 10 -> 12:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
            (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
    (subreg:HI (and:SI (subreg:SI (reg:HI 141 [ USARTx_1(D)->GTPR ]) 0)
            (const_int 65280 [0xff00])) 0))

Trying 7, 10 -> 12:

Trying 13 -> 14:
Failed to match this instruction:
(set (reg:SI 136 [ D.7872 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])))

Trying 3 -> 15:
Successfully matched this instruction:
(set (reg:SI 145)
    (ior:SI (reg:SI 1 r1 [ USART_Prescaler ])
        (reg:SI 136 [ D.7872 ])))
deferring deletion of insn with uid = 3.
modifying insn i3    15 r145:SI=r1:SI|r136:SI
      REG_DEAD: r1:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 15.

Trying 14 -> 15:
Failed to match this instruction:
(set (reg:SI 145)
    (ior:SI (zero_extend:SI (reg:HI 144 [ USARTx_1(D)->GTPR ]))
        (reg:SI 1 r1 [ USART_Prescaler ])))

Trying 13, 14 -> 15:
Failed to match this instruction:
(set (reg:SI 145)
    (ior:SI (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                    (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16]))
        (reg:SI 1 r1 [ USART_Prescaler ])))
Failed to match this instruction:
(set (reg:SI 136 [ D.7872 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])))

Trying 15 -> 16:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7874 ])
    (ior:SI (reg:SI 1 r1 [ USART_Prescaler ])
        (reg:SI 136 [ D.7872 ])))
deferring deletion of insn with uid = 15.
modifying insn i3    16 r138:SI=r1:SI|r136:SI
      REG_DEAD: r136:SI
      REG_DEAD: r1:SI
deferring rescan insn with uid = 16.

Trying 14 -> 16:
Failed to match this instruction:
(set (reg:SI 138 [ D.7874 ])
    (ior:SI (zero_extend:SI (reg:HI 144 [ USARTx_1(D)->GTPR ]))
        (reg:SI 1 r1 [ USART_Prescaler ])))

Trying 13, 14 -> 16:
Failed to match this instruction:
(set (reg:SI 138 [ D.7874 ])
    (ior:SI (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                    (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16]))
        (reg:SI 1 r1 [ USART_Prescaler ])))
Failed to match this instruction:
(set (reg:SI 136 [ D.7872 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])))

Trying 16 -> 18:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
            (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 1 r1 [ USART_Prescaler ])
            (reg:SI 136 [ D.7872 ])) 0))

Trying 14, 16 -> 18:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
            (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 1 r1 [ USART_Prescaler ])
            (subreg:SI (reg:HI 144 [ USARTx_1(D)->GTPR ]) 0)) 0))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7874 ])
    (ior:SI (reg:SI 1 r1 [ USART_Prescaler ])
        (subreg:SI (reg:HI 144 [ USARTx_1(D)->GTPR ]) 0)))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
            (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
    (subreg:HI (reg:SI 138 [ D.7874 ]) 0))


USART_SetPrescaler

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,4u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 42{19d,23u,0e} in 8{8 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 138 139 140 141 142 144 145
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 138 139 140 141 142 144 145
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 139 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:454 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:HI 141 [ USARTx_1(D)->GTPR ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:459 711 {*thumb2_movhi_insn}
     (nil))

(note 8 7 9 2 NOTE_INSN_DELETED)

(note 9 8 10 2 NOTE_INSN_DELETED)

(insn 10 9 12 2 (set (reg:SI 135 [ D.7871 ])
        (and:SI (subreg:SI (reg:HI 141 [ USARTx_1(D)->GTPR ]) 0)
            (const_int 65280 [0xff00]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:459 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 141 [ USARTx_1(D)->GTPR ])
        (nil)))

(insn 12 10 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7871 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:459 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ D.7871 ])
        (nil)))

(insn 13 12 14 2 (set (reg:HI 144 [ USARTx_1(D)->GTPR ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:461 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 13 15 2 (set (reg:SI 136 [ D.7872 ])
        (zero_extend:SI (reg:HI 144 [ USARTx_1(D)->GTPR ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:461 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 144 [ USARTx_1(D)->GTPR ])
        (nil)))

(note 15 14 16 2 NOTE_INSN_DELETED)

(insn 16 15 18 2 (set (reg:SI 138 [ D.7874 ])
        (ior:SI (reg:SI 1 r1 [ USART_Prescaler ])
            (reg:SI 136 [ D.7872 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:461 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ D.7872 ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_Prescaler ])
            (nil))))

(insn 18 16 0 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
        (subreg/s/u:HI (reg:SI 138 [ D.7874 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:461 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 138 [ D.7874 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 15.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 16.
deleting insn with uid = 16.
ending the processing of deferred insns

;; Function USART_OverSampling8Cmd (USART_OverSampling8Cmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 10: 12
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 16: 4
insn_cost 21: 12
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 27: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 10 -> 11:
Failed to match this instruction:
(set (reg:SI 134 [ D.7865 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])))

Trying 11 -> 12:
Successfully matched this instruction:
(set (reg:SI 142)
    (not:SI (ashift:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]) 0)
            (const_int 17 [0x11]))))
deferring deletion of insn with uid = 11.
modifying insn i3    12 r142:SI=!r140:HI#0<<0x11
      REG_DEAD: r140:HI
deferring rescan insn with uid = 12.

Trying 10 -> 12:

Trying 12 -> 13:
Successfully matched this instruction:
(set (reg:SI 141)
    (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]) 0)
        (const_int -32768 [0xffffffffffff8000])))
rejecting combination of insns 12 and 13
original costs 4 + 4 = 8
replacement cost 12

Trying 10, 12 -> 13:

Trying 13 -> 14:
Failed to match this instruction:
(set (reg:SI 135 [ D.7866 ])
    (xor:SI (lshiftrt:SI (reg:SI 142)
            (const_int 17 [0x11]))
        (const_int 65535 [0xffff])))

Trying 12, 13 -> 14:
Failed to match this instruction:
(set (reg:SI 135 [ D.7866 ])
    (xor:SI (and:SI (not:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]) 0))
            (const_int 32767 [0x7fff]))
        (const_int 65535 [0xffff])))
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (not:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]) 0))
        (const_int 32767 [0x7fff])))

Trying 14 -> 16:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
    (subreg:HI (reg:SI 141) 0))

Trying 13, 14 -> 16:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
    (subreg:HI (not:SI (lshiftrt:SI (reg:SI 142)
                (const_int 17 [0x11]))) 0))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7866 ])
    (lshiftrt:SI (reg:SI 142)
        (const_int 17 [0x11])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
    (subreg:HI (not:SI (reg:SI 135 [ D.7866 ])) 0))

Trying 21 -> 22:
Failed to match this instruction:
(set (reg:SI 136 [ D.7868 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])))

Trying 22 -> 23:
Successfully matched this instruction:
(set (reg:SI 146)
    (ashift:SI (subreg:SI (reg:HI 144 [ USARTx_2(D)->CR1 ]) 0)
        (const_int 17 [0x11])))
deferring deletion of insn with uid = 22.
modifying insn i3    23 r146:SI=r144:HI#0<<0x11
      REG_DEAD: r144:HI
deferring rescan insn with uid = 23.

Trying 21 -> 23:

Trying 23 -> 24:
Successfully matched this instruction:
(set (reg:SI 145)
    (and:SI (subreg:SI (reg:HI 144 [ USARTx_2(D)->CR1 ]) 0)
        (const_int 32767 [0x7fff])))
deferring deletion of insn with uid = 23.
modifying insn i3    24 r145:SI=r144:HI#0&0x7fff
      REG_DEAD: r144:HI
deferring rescan insn with uid = 24.

Trying 21 -> 24:

Trying 24 -> 25:
Successfully matched this instruction:
(set (reg:SI 137 [ D.7869 ])
    (and:SI (subreg:SI (reg:HI 144 [ USARTx_2(D)->CR1 ]) 0)
        (const_int 32767 [0x7fff])))
deferring deletion of insn with uid = 24.
modifying insn i3    25 r137:SI=r144:HI#0&0x7fff
      REG_DEAD: r144:HI
deferring rescan insn with uid = 25.

Trying 21 -> 25:

Trying 25 -> 27:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
    (subreg:HI (and:SI (subreg:SI (reg:HI 144 [ USARTx_2(D)->CR1 ]) 0)
            (const_int -32769 [0xffffffffffff7fff])) 0))

Trying 21, 25 -> 27:


USART_OverSampling8Cmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u,1e} r135={1d,1u} r136={1d,1u,1e} r137={1d,1u} r138={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} 
;;    total ref usage 62{22d,38u,2e} in 10{10 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 139
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:475 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:480 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140 141 142
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140 141 142
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:483 711 {*thumb2_movhi_insn}
     (nil))

(note 11 10 12 3 NOTE_INSN_DELETED)

(insn 12 11 13 3 (set (reg:SI 142)
        (not:SI (ashift:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]) 0)
                (const_int 17 [0x11])))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:483 122 {*not_shiftsi}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR1 ])
        (nil)))

(insn 13 12 14 3 (set (reg:SI 141)
        (not:SI (lshiftrt:SI (reg:SI 142)
                (const_int 17 [0x11])))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:483 122 {*not_shiftsi}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (ior:SI (reg:SI 134 [ D.7865 ])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))

(insn 14 13 16 3 (set (reg:SI 135 [ D.7866 ])
        (zero_extend:SI (subreg:HI (reg:SI 141) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:483 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(insn 16 14 19 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7866 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:483 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7866 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 136 137 144 145 146
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 136 137 144 145 146
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 37 "" [1 uses])

(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 4 (set (reg:HI 144 [ USARTx_2(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:488 711 {*thumb2_movhi_insn}
     (nil))

(note 22 21 23 4 NOTE_INSN_DELETED)

(note 23 22 24 4 NOTE_INSN_DELETED)

(note 24 23 25 4 NOTE_INSN_DELETED)

(insn 25 24 27 4 (set (reg:SI 137 [ D.7869 ])
        (and:SI (subreg:SI (reg:HI 144 [ USARTx_2(D)->CR1 ]) 0)
            (const_int 32767 [0x7fff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:488 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 144 [ USARTx_2(D)->CR1 ])
        (nil)))

(insn 27 25 30 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7869 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:488 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7869 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(7){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 30 27 31 5 36 "" [0 uses])

(note 31 30 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 11.
deleting insn with uid = 22.
deleting insn with uid = 23.
deleting insn with uid = 24.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 12.
deleting insn with uid = 12.
rescanning insn with uid = 25.
deleting insn with uid = 25.
ending the processing of deferred insns

;; Function USART_OneBitMethodCmd (USART_OneBitMethodCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 10: 12
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 15: 4
insn_cost 20: 12
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 18)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L18:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 10 -> 11:
Failed to match this instruction:
(set (reg:SI 134 [ D.7858 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])))

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:SI 141)
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 63487 [0xf7ff]))
        (const_int 2048 [0x800])))

Trying 10, 11 -> 12:

Trying 12 -> 13:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7859 ])
    (ior:SI (reg:SI 134 [ D.7858 ])
        (const_int 2048 [0x800])))
deferring deletion of insn with uid = 12.
modifying insn i3    13 r135:SI=r134:SI|0x800
      REG_DEAD: r134:SI
deferring rescan insn with uid = 13.

Trying 11 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7859 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 63487 [0xf7ff]))
        (const_int 2048 [0x800])))

Trying 10, 11 -> 13:

Trying 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 134 [ D.7858 ])
            (const_int 2048 [0x800])) 0))

Trying 11, 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 2048 [0x800])) 0))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7859 ])
    (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 2048 [0x800])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (reg:SI 135 [ D.7859 ]) 0))

Trying 20 -> 21:
Failed to match this instruction:
(set (reg:SI 136 [ D.7861 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])))

Trying 21 -> 22:
Successfully matched this instruction:
(set (reg:SI 144)
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 63487 [0xf7ff])))
deferring deletion of insn with uid = 21.
modifying insn i3    22 r144:SI=r143:HI#0&0xf7ff
      REG_DEAD: r143:HI
deferring rescan insn with uid = 22.

Trying 20 -> 22:

Trying 22 -> 23:
Successfully matched this instruction:
(set (reg:SI 137 [ D.7862 ])
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 63487 [0xf7ff])))
deferring deletion of insn with uid = 22.
modifying insn i3    23 r137:SI=r143:HI#0&0xf7ff
      REG_DEAD: r143:HI
deferring rescan insn with uid = 23.

Trying 20 -> 23:

Trying 23 -> 25:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int -2049 [0xfffffffffffff7ff])) 0))

Trying 20, 23 -> 25:


USART_OneBitMethodCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 56{20d,36u,0e} in 9{9 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 139
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:501 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:506 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:509 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 12 3 (set (reg:SI 134 [ D.7858 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:509 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (nil)))

(note 12 11 13 3 NOTE_INSN_DELETED)

(insn 13 12 15 3 (set (reg:SI 135 [ D.7859 ])
        (ior:SI (reg:SI 134 [ D.7858 ])
            (const_int 2048 [0x800]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:509 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7858 ])
        (nil)))

(insn 15 13 18 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7859 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:509 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7859 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 136 137 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 136 137 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 15 19 4 41 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 (set (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:514 711 {*thumb2_movhi_insn}
     (nil))

(note 21 20 22 4 NOTE_INSN_DELETED)

(note 22 21 23 4 NOTE_INSN_DELETED)

(insn 23 22 25 4 (set (reg:SI 137 [ D.7862 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 63487 [0xf7ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:514 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 25 23 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7862 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:514 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7862 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 28 25 29 5 40 "" [0 uses])

(note 29 28 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 12.
deleting insn with uid = 21.
deleting insn with uid = 22.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 23.
deleting insn with uid = 23.
ending the processing of deferred insns

;; Function USART_SendData (USART_SendData)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 11: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:SI 138)
    (ashift:SI (reg:SI 1 r1 [ Data ])
        (const_int 23 [0x17])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 r138:SI=r1:SI<<0x17
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (reg:SI 137)
    (and:SI (reg:SI 1 r1 [ Data ])
        (const_int 511 [0x1ff])))
deferring deletion of insn with uid = 7.
modifying insn i3     8 r137:SI=r1:SI&0x1ff
      REG_DEAD: r1:SI
deferring rescan insn with uid = 8.

Trying 8 -> 9:
Successfully matched this instruction:
(set (reg:SI 134 [ D.7855 ])
    (and:SI (reg:SI 1 r1 [ Data ])
        (const_int 511 [0x1ff])))
deferring deletion of insn with uid = 8.
modifying insn i3     9 r134:SI=r1:SI&0x1ff
      REG_DEAD: r1:SI
deferring rescan insn with uid = 9.

Trying 2 -> 11:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
            (const_int 4 [0x4])) [5 USARTx_3(D)->DR+0 S2 A16])
    (subreg:HI (reg:SI 134 [ D.7855 ]) 0))

Trying 9 -> 11:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 135 [ USARTx ])
            (const_int 4 [0x4])) [5 USARTx_3(D)->DR+0 S2 A16])
    (subreg:HI (and:SI (reg:SI 1 r1 [ Data ])
            (const_int -65025 [0xffffffffffff01ff])) 0))

Trying 9, 2 -> 11:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
            (const_int 4 [0x4])) [5 USARTx_3(D)->DR+0 S2 A16])
    (subreg:HI (and:SI (reg:SI 1 r1 [ Data ])
            (const_int -65025 [0xffffffffffff01ff])) 0))
Successfully matched this instruction:
(set (reg:SI 134 [ D.7855 ])
    (and:SI (reg:SI 1 r1 [ Data ])
        (const_int -65025 [0xffffffffffff01ff])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
            (const_int 4 [0x4])) [5 USARTx_3(D)->DR+0 S2 A16])
    (subreg:HI (reg:SI 134 [ D.7855 ]) 0))


USART_SendData

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u,1e} r137={1d,1u} r138={1d,1u} 
;;    total ref usage 30{14d,15u,1e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 135 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:558 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(note 8 7 9 2 NOTE_INSN_DELETED)

(insn 9 8 11 2 (set (reg:SI 134 [ D.7855 ])
        (and:SI (reg:SI 1 r1 [ Data ])
            (const_int 511 [0x1ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:564 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Data ])
        (nil)))

(insn 11 9 0 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 135 [ USARTx ])
                (const_int 4 [0x4])) [5 USARTx_3(D)->DR+0 S2 A16])
        (subreg/s/u:HI (reg:SI 134 [ D.7855 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:564 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7855 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 8.
rescanning insn with uid = 9.
deleting insn with uid = 9.
ending the processing of deferred insns

;; Function USART_ReceiveData (USART_ReceiveData)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 12
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 15: 4
insn_cost 18: 0

Trying 2 -> 6:
Failed to match this instruction:
(set (reg:HI 138 [ USARTx_1(D)->DR ])
    (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
            (const_int 4 [0x4])) [5 USARTx_1(D)->DR+0 S2 A16]))

Trying 6 -> 7:
Failed to match this instruction:
(set (reg:SI 134 [ D.7853 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 137 [ USARTx ])
                (const_int 4 [0x4])) [5 USARTx_1(D)->DR+0 S2 A16])))

Trying 2, 6 -> 7:
Failed to match this instruction:
(set (reg:SI 134 [ D.7853 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                (const_int 4 [0x4])) [5 USARTx_1(D)->DR+0 S2 A16])))
Failed to match this instruction:
(set (reg:HI 138 [ USARTx_1(D)->DR ])
    (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
            (const_int 4 [0x4])) [5 USARTx_1(D)->DR+0 S2 A16]))

Trying 7 -> 8:
Successfully matched this instruction:
(set (reg:SI 141)
    (ashift:SI (subreg:SI (reg:HI 138 [ USARTx_1(D)->DR ]) 0)
        (const_int 23 [0x17])))
deferring deletion of insn with uid = 7.
modifying insn i3     8 r141:SI=r138:HI#0<<0x17
      REG_DEAD: r138:HI
deferring rescan insn with uid = 8.

Trying 6 -> 8:

Trying 2, 6 -> 8:

Trying 8 -> 9:
Successfully matched this instruction:
(set (reg:SI 140)
    (and:SI (subreg:SI (reg:HI 138 [ USARTx_1(D)->DR ]) 0)
        (const_int 511 [0x1ff])))
deferring deletion of insn with uid = 8.
modifying insn i3     9 r140:SI=r138:HI#0&0x1ff
      REG_DEAD: r138:HI
deferring rescan insn with uid = 9.

Trying 6 -> 9:

Trying 2, 6 -> 9:

Trying 9 -> 10:
Successfully matched this instruction:
(set (reg:SI 142)
    (and:SI (subreg:SI (reg:HI 138 [ USARTx_1(D)->DR ]) 0)
        (const_int 511 [0x1ff])))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r142:SI=r138:HI#0&0x1ff
      REG_DEAD: r138:HI
deferring rescan insn with uid = 10.

Trying 6 -> 10:

Trying 2, 6 -> 10:

Trying 10 -> 15:
Successfully matched this instruction:
(set (reg/i:SI 0 r0)
    (and:SI (subreg:SI (reg:HI 138 [ USARTx_1(D)->DR ]) 0)
        (const_int 511 [0x1ff])))
deferring deletion of insn with uid = 10.
modifying insn i3    15 r0:SI=r138:HI#0&0x1ff
      REG_DEAD: r138:HI
deferring rescan insn with uid = 15.

Trying 6 -> 15:

Trying 2, 6 -> 15:

Trying 15 -> 18:
Failed to match this instruction:
(parallel [
        (use (and:SI (subreg:SI (reg:HI 138 [ USARTx_1(D)->DR ]) 0)
                (const_int 511 [0x1ff])))
        (set (reg/i:SI 0 r0)
            (and:SI (subreg:SI (reg:HI 138 [ USARTx_1(D)->DR ]) 0)
                (const_int 511 [0x1ff])))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (subreg:SI (reg:HI 138 [ USARTx_1(D)->DR ]) 0)
                (const_int 511 [0x1ff])))
        (set (reg/i:SI 0 r0)
            (and:SI (subreg:SI (reg:HI 138 [ USARTx_1(D)->DR ]) 0)
                (const_int 511 [0x1ff])))
    ])

Trying 6, 15 -> 18:


USART_ReceiveData

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u,1e} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 34{16d,17u,1e} in 4{4 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 134 137 138 140 141 142
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 134 137 138 140 141 142
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v/f:SI 137 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:574 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:HI 138 [ USARTx_1(D)->DR ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 137 [ USARTx ])
                (const_int 4 [0x4])) [5 USARTx_1(D)->DR+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:579 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 137 [ USARTx ])
        (nil)))

(note 7 6 8 2 NOTE_INSN_DELETED)

(note 8 7 9 2 NOTE_INSN_DELETED)

(note 9 8 10 2 NOTE_INSN_DELETED)

(note 10 9 15 2 NOTE_INSN_DELETED)

(insn 15 10 18 2 (set (reg/i:SI 0 r0)
        (and:SI (subreg:SI (reg:HI 138 [ USARTx_1(D)->DR ]) 0)
            (const_int 511 [0x1ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:580 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 138 [ USARTx_1(D)->DR ])
        (nil)))

(insn 18 15 0 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:580 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 10.
rescanning insn with uid = 15.
deleting insn with uid = 15.
ending the processing of deferred insns

;; Function USART_SetAddress (USART_SetAddress)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 12
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 12: 4
insn_cost 13: 12
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 18: 4

Trying 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:HI 141 [ USARTx_1(D)->CR2 ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16]))
        (set (reg/v/f:SI 139 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:HI 141 [ USARTx_1(D)->CR2 ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16]))
        (set (reg/v/f:SI 139 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:SI 134 [ D.7847 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])))

Trying 2, 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7847 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])))
        (set (reg/v/f:SI 139 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7847 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])))
        (set (reg/v/f:SI 139 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 139 [ USARTx ])
    (reg:SI 0 r0 [ USARTx ]))
Failed to match this instruction:
(set (reg:SI 134 [ D.7847 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])))

Trying 8 -> 9:
Successfully matched this instruction:
(set (reg:SI 142)
    (and:SI (subreg:SI (reg:HI 141 [ USARTx_1(D)->CR2 ]) 0)
        (const_int 65520 [0xfff0])))
deferring deletion of insn with uid = 8.
modifying insn i3     9 r142:SI=r141:HI#0&0xfff0
      REG_DEAD: r141:HI
deferring rescan insn with uid = 9.

Trying 7 -> 9:

Trying 2, 7 -> 9:

Trying 9 -> 10:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7848 ])
    (and:SI (subreg:SI (reg:HI 141 [ USARTx_1(D)->CR2 ]) 0)
        (const_int 65520 [0xfff0])))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r135:SI=r141:HI#0&0xfff0
      REG_DEAD: r141:HI
deferring rescan insn with uid = 10.

Trying 7 -> 10:

Trying 2, 7 -> 10:

Trying 10 -> 12:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
    (subreg:HI (and:SI (subreg:SI (reg:HI 141 [ USARTx_1(D)->CR2 ]) 0)
            (const_int -16 [0xfffffffffffffff0])) 0))

Trying 7, 10 -> 12:

Trying 13 -> 14:
Failed to match this instruction:
(set (reg:SI 136 [ D.7849 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])))

Trying 3 -> 15:
Successfully matched this instruction:
(set (reg:SI 145)
    (ior:SI (reg:SI 1 r1 [ USART_Address ])
        (reg:SI 136 [ D.7849 ])))
deferring deletion of insn with uid = 3.
modifying insn i3    15 r145:SI=r1:SI|r136:SI
      REG_DEAD: r1:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 15.

Trying 14 -> 15:
Failed to match this instruction:
(set (reg:SI 145)
    (ior:SI (zero_extend:SI (reg:HI 144 [ USARTx_1(D)->CR2 ]))
        (reg:SI 1 r1 [ USART_Address ])))

Trying 13, 14 -> 15:
Failed to match this instruction:
(set (reg:SI 145)
    (ior:SI (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                    (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16]))
        (reg:SI 1 r1 [ USART_Address ])))
Failed to match this instruction:
(set (reg:SI 136 [ D.7849 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])))

Trying 15 -> 16:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7851 ])
    (ior:SI (reg:SI 1 r1 [ USART_Address ])
        (reg:SI 136 [ D.7849 ])))
deferring deletion of insn with uid = 15.
modifying insn i3    16 r138:SI=r1:SI|r136:SI
      REG_DEAD: r136:SI
      REG_DEAD: r1:SI
deferring rescan insn with uid = 16.

Trying 14 -> 16:
Failed to match this instruction:
(set (reg:SI 138 [ D.7851 ])
    (ior:SI (zero_extend:SI (reg:HI 144 [ USARTx_1(D)->CR2 ]))
        (reg:SI 1 r1 [ USART_Address ])))

Trying 13, 14 -> 16:
Failed to match this instruction:
(set (reg:SI 138 [ D.7851 ])
    (ior:SI (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                    (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16]))
        (reg:SI 1 r1 [ USART_Address ])))
Failed to match this instruction:
(set (reg:SI 136 [ D.7849 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])))

Trying 16 -> 18:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 1 r1 [ USART_Address ])
            (reg:SI 136 [ D.7849 ])) 0))

Trying 14, 16 -> 18:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 1 r1 [ USART_Address ])
            (subreg:SI (reg:HI 144 [ USARTx_1(D)->CR2 ]) 0)) 0))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7851 ])
    (ior:SI (reg:SI 1 r1 [ USART_Address ])
        (subreg:SI (reg:HI 144 [ USARTx_1(D)->CR2 ]) 0)))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
    (subreg:HI (reg:SI 138 [ D.7851 ]) 0))


USART_SetAddress

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,4u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 42{19d,23u,0e} in 8{8 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 138 139 140 141 142 144 145
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 138 139 140 141 142 144 145
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 139 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:626 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:HI 141 [ USARTx_1(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:632 711 {*thumb2_movhi_insn}
     (nil))

(note 8 7 9 2 NOTE_INSN_DELETED)

(note 9 8 10 2 NOTE_INSN_DELETED)

(insn 10 9 12 2 (set (reg:SI 135 [ D.7848 ])
        (and:SI (subreg:SI (reg:HI 141 [ USARTx_1(D)->CR2 ]) 0)
            (const_int 65520 [0xfff0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:632 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 141 [ USARTx_1(D)->CR2 ])
        (nil)))

(insn 12 10 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7848 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:632 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ D.7848 ])
        (nil)))

(insn 13 12 14 2 (set (reg:HI 144 [ USARTx_1(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:634 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 13 15 2 (set (reg:SI 136 [ D.7849 ])
        (zero_extend:SI (reg:HI 144 [ USARTx_1(D)->CR2 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:634 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 144 [ USARTx_1(D)->CR2 ])
        (nil)))

(note 15 14 16 2 NOTE_INSN_DELETED)

(insn 16 15 18 2 (set (reg:SI 138 [ D.7851 ])
        (ior:SI (reg:SI 1 r1 [ USART_Address ])
            (reg:SI 136 [ D.7849 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:634 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ D.7849 ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_Address ])
            (nil))))

(insn 18 16 0 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 138 [ D.7851 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:634 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 138 [ D.7851 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 15.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 16.
deleting insn with uid = 16.
ending the processing of deferred insns

;; Function USART_ReceiverWakeUpCmd (USART_ReceiverWakeUpCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 10: 12
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 15: 4
insn_cost 20: 12
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 18)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L18:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 10 -> 11:
Failed to match this instruction:
(set (reg:SI 134 [ D.7842 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])))

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:SI 141)
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]) 0)
            (const_int 65533 [0xfffd]))
        (const_int 2 [0x2])))

Trying 10, 11 -> 12:

Trying 12 -> 13:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7843 ])
    (ior:SI (reg:SI 134 [ D.7842 ])
        (const_int 2 [0x2])))
deferring deletion of insn with uid = 12.
modifying insn i3    13 r135:SI=r134:SI|0x2
      REG_DEAD: r134:SI
deferring rescan insn with uid = 13.

Trying 11 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7843 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]) 0)
            (const_int 65533 [0xfffd]))
        (const_int 2 [0x2])))

Trying 10, 11 -> 13:

Trying 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 134 [ D.7842 ])
            (const_int 2 [0x2])) 0))

Trying 11, 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
    (subreg:HI (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]) 0)
            (const_int 2 [0x2])) 0))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7843 ])
    (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]) 0)
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
    (subreg:HI (reg:SI 135 [ D.7843 ]) 0))

Trying 20 -> 21:
Failed to match this instruction:
(set (reg:SI 136 [ D.7845 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])))

Trying 21 -> 22:
Successfully matched this instruction:
(set (reg:SI 144)
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR1 ]) 0)
        (const_int 65533 [0xfffd])))
deferring deletion of insn with uid = 21.
modifying insn i3    22 r144:SI=r143:HI#0&0xfffd
      REG_DEAD: r143:HI
deferring rescan insn with uid = 22.

Trying 20 -> 22:

Trying 22 -> 23:
Successfully matched this instruction:
(set (reg:SI 137 [ D.7846 ])
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR1 ]) 0)
        (const_int 65533 [0xfffd])))
deferring deletion of insn with uid = 22.
modifying insn i3    23 r137:SI=r143:HI#0&0xfffd
      REG_DEAD: r143:HI
deferring rescan insn with uid = 23.

Trying 20 -> 23:

Trying 23 -> 25:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
    (subreg:HI (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR1 ]) 0)
            (const_int -3 [0xfffffffffffffffd])) 0))

Trying 20, 23 -> 25:


USART_ReceiverWakeUpCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 56{20d,36u,0e} in 9{9 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 139
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:646 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:651 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:654 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 12 3 (set (reg:SI 134 [ D.7842 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:654 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR1 ])
        (nil)))

(note 12 11 13 3 NOTE_INSN_DELETED)

(insn 13 12 15 3 (set (reg:SI 135 [ D.7843 ])
        (ior:SI (reg:SI 134 [ D.7842 ])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:654 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7842 ])
        (nil)))

(insn 15 13 18 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7843 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:654 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7843 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 136 137 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 136 137 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 15 19 4 48 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 (set (reg:HI 143 [ USARTx_2(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:659 711 {*thumb2_movhi_insn}
     (nil))

(note 21 20 22 4 NOTE_INSN_DELETED)

(note 22 21 23 4 NOTE_INSN_DELETED)

(insn 23 22 25 4 (set (reg:SI 137 [ D.7846 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR1 ]) 0)
            (const_int 65533 [0xfffd]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:659 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR1 ])
        (nil)))

(insn 25 23 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7846 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:659 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7846 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 28 25 29 5 47 "" [0 uses])

(note 29 28 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 12.
deleting insn with uid = 21.
deleting insn with uid = 22.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 23.
deleting insn with uid = 23.
ending the processing of deferred insns

;; Function USART_WakeUpConfig (USART_WakeUpConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 12
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 12: 4
insn_cost 13: 12
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 18: 4

Trying 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:HI 140 [ USARTx_1(D)->CR1 ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16]))
        (set (reg/v/f:SI 138 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:HI 140 [ USARTx_1(D)->CR1 ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16]))
        (set (reg/v/f:SI 138 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:SI 134 [ D.7836 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])))

Trying 2, 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7836 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])))
        (set (reg/v/f:SI 138 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7836 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])))
        (set (reg/v/f:SI 138 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 138 [ USARTx ])
    (reg:SI 0 r0 [ USARTx ]))
Failed to match this instruction:
(set (reg:SI 134 [ D.7836 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])))

Trying 8 -> 9:
Successfully matched this instruction:
(set (reg:SI 141)
    (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR1 ]) 0)
        (const_int 63487 [0xf7ff])))
deferring deletion of insn with uid = 8.
modifying insn i3     9 r141:SI=r140:HI#0&0xf7ff
      REG_DEAD: r140:HI
deferring rescan insn with uid = 9.

Trying 7 -> 9:

Trying 2, 7 -> 9:

Trying 9 -> 10:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7837 ])
    (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR1 ]) 0)
        (const_int 63487 [0xf7ff])))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r135:SI=r140:HI#0&0xf7ff
      REG_DEAD: r140:HI
deferring rescan insn with uid = 10.

Trying 7 -> 10:

Trying 2, 7 -> 10:

Trying 10 -> 12:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
    (subreg:HI (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR1 ]) 0)
            (const_int -2049 [0xfffffffffffff7ff])) 0))

Trying 7, 10 -> 12:

Trying 13 -> 14:
Failed to match this instruction:
(set (reg:SI 136 [ D.7838 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])))

Trying 3 -> 15:
Successfully matched this instruction:
(set (reg:SI 144)
    (ior:SI (reg:SI 1 r1 [ USART_WakeUp ])
        (reg:SI 136 [ D.7838 ])))
deferring deletion of insn with uid = 3.
modifying insn i3    15 r144:SI=r1:SI|r136:SI
      REG_DEAD: r1:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 15.

Trying 14 -> 15:
Failed to match this instruction:
(set (reg:SI 144)
    (ior:SI (zero_extend:SI (reg:HI 143 [ USARTx_1(D)->CR1 ]))
        (reg:SI 1 r1 [ USART_WakeUp ])))

Trying 13, 14 -> 15:
Failed to match this instruction:
(set (reg:SI 144)
    (ior:SI (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                    (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16]))
        (reg:SI 1 r1 [ USART_WakeUp ])))
Failed to match this instruction:
(set (reg:SI 136 [ D.7838 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])))

Trying 15 -> 16:
Successfully matched this instruction:
(set (reg:SI 137 [ D.7839 ])
    (ior:SI (reg:SI 1 r1 [ USART_WakeUp ])
        (reg:SI 136 [ D.7838 ])))
deferring deletion of insn with uid = 15.
modifying insn i3    16 r137:SI=r1:SI|r136:SI
      REG_DEAD: r136:SI
      REG_DEAD: r1:SI
deferring rescan insn with uid = 16.

Trying 14 -> 16:
Failed to match this instruction:
(set (reg:SI 137 [ D.7839 ])
    (ior:SI (zero_extend:SI (reg:HI 143 [ USARTx_1(D)->CR1 ]))
        (reg:SI 1 r1 [ USART_WakeUp ])))

Trying 13, 14 -> 16:
Failed to match this instruction:
(set (reg:SI 137 [ D.7839 ])
    (ior:SI (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                    (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16]))
        (reg:SI 1 r1 [ USART_WakeUp ])))
Failed to match this instruction:
(set (reg:SI 136 [ D.7838 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])))

Trying 16 -> 18:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 1 r1 [ USART_WakeUp ])
            (reg:SI 136 [ D.7838 ])) 0))

Trying 14, 16 -> 18:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 1 r1 [ USART_WakeUp ])
            (subreg:SI (reg:HI 143 [ USARTx_1(D)->CR1 ]) 0)) 0))
Successfully matched this instruction:
(set (reg:SI 137 [ D.7839 ])
    (ior:SI (reg:SI 1 r1 [ USART_WakeUp ])
        (subreg:SI (reg:HI 143 [ USARTx_1(D)->CR1 ]) 0)))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
    (subreg:HI (reg:SI 137 [ D.7839 ]) 0))


USART_WakeUpConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 42{19d,23u,0e} in 8{8 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137 138 139 140 141 143 144
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 137 138 139 140 141 143 144
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:673 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:HI 140 [ USARTx_1(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:678 711 {*thumb2_movhi_insn}
     (nil))

(note 8 7 9 2 NOTE_INSN_DELETED)

(note 9 8 10 2 NOTE_INSN_DELETED)

(insn 10 9 12 2 (set (reg:SI 135 [ D.7837 ])
        (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR1 ]) 0)
            (const_int 63487 [0xf7ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:678 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_1(D)->CR1 ])
        (nil)))

(insn 12 10 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7837 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:678 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ D.7837 ])
        (nil)))

(insn 13 12 14 2 (set (reg:HI 143 [ USARTx_1(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:679 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 13 15 2 (set (reg:SI 136 [ D.7838 ])
        (zero_extend:SI (reg:HI 143 [ USARTx_1(D)->CR1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:679 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_1(D)->CR1 ])
        (nil)))

(note 15 14 16 2 NOTE_INSN_DELETED)

(insn 16 15 18 2 (set (reg:SI 137 [ D.7839 ])
        (ior:SI (reg:SI 1 r1 [ USART_WakeUp ])
            (reg:SI 136 [ D.7838 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:679 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ D.7838 ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_WakeUp ])
            (nil))))

(insn 18 16 0 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7839 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:679 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7839 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 15.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 16.
deleting insn with uid = 16.
ending the processing of deferred insns

;; Function USART_LINBreakDetectLengthConfig (USART_LINBreakDetectLengthConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 12
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 12: 4
insn_cost 13: 12
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 18: 4

Trying 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:HI 140 [ USARTx_1(D)->CR2 ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16]))
        (set (reg/v/f:SI 138 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:HI 140 [ USARTx_1(D)->CR2 ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16]))
        (set (reg/v/f:SI 138 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:SI 134 [ D.7832 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])))

Trying 2, 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7832 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])))
        (set (reg/v/f:SI 138 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7832 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])))
        (set (reg/v/f:SI 138 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 138 [ USARTx ])
    (reg:SI 0 r0 [ USARTx ]))
Failed to match this instruction:
(set (reg:SI 134 [ D.7832 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])))

Trying 8 -> 9:
Successfully matched this instruction:
(set (reg:SI 141)
    (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR2 ]) 0)
        (const_int 65503 [0xffdf])))
deferring deletion of insn with uid = 8.
modifying insn i3     9 r141:SI=r140:HI#0&0xffdf
      REG_DEAD: r140:HI
deferring rescan insn with uid = 9.

Trying 7 -> 9:

Trying 2, 7 -> 9:

Trying 9 -> 10:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7833 ])
    (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR2 ]) 0)
        (const_int 65503 [0xffdf])))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r135:SI=r140:HI#0&0xffdf
      REG_DEAD: r140:HI
deferring rescan insn with uid = 10.

Trying 7 -> 10:

Trying 2, 7 -> 10:

Trying 10 -> 12:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
    (subreg:HI (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR2 ]) 0)
            (const_int -33 [0xffffffffffffffdf])) 0))

Trying 7, 10 -> 12:

Trying 13 -> 14:
Failed to match this instruction:
(set (reg:SI 136 [ D.7834 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])))

Trying 3 -> 15:
Successfully matched this instruction:
(set (reg:SI 144)
    (ior:SI (reg:SI 1 r1 [ USART_LINBreakDetectLength ])
        (reg:SI 136 [ D.7834 ])))
deferring deletion of insn with uid = 3.
modifying insn i3    15 r144:SI=r1:SI|r136:SI
      REG_DEAD: r1:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 15.

Trying 14 -> 15:
Failed to match this instruction:
(set (reg:SI 144)
    (ior:SI (zero_extend:SI (reg:HI 143 [ USARTx_1(D)->CR2 ]))
        (reg:SI 1 r1 [ USART_LINBreakDetectLength ])))

Trying 13, 14 -> 15:
Failed to match this instruction:
(set (reg:SI 144)
    (ior:SI (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                    (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16]))
        (reg:SI 1 r1 [ USART_LINBreakDetectLength ])))
Failed to match this instruction:
(set (reg:SI 136 [ D.7834 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])))

Trying 15 -> 16:
Successfully matched this instruction:
(set (reg:SI 137 [ D.7835 ])
    (ior:SI (reg:SI 1 r1 [ USART_LINBreakDetectLength ])
        (reg:SI 136 [ D.7834 ])))
deferring deletion of insn with uid = 15.
modifying insn i3    16 r137:SI=r1:SI|r136:SI
      REG_DEAD: r136:SI
      REG_DEAD: r1:SI
deferring rescan insn with uid = 16.

Trying 14 -> 16:
Failed to match this instruction:
(set (reg:SI 137 [ D.7835 ])
    (ior:SI (zero_extend:SI (reg:HI 143 [ USARTx_1(D)->CR2 ]))
        (reg:SI 1 r1 [ USART_LINBreakDetectLength ])))

Trying 13, 14 -> 16:
Failed to match this instruction:
(set (reg:SI 137 [ D.7835 ])
    (ior:SI (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                    (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16]))
        (reg:SI 1 r1 [ USART_LINBreakDetectLength ])))
Failed to match this instruction:
(set (reg:SI 136 [ D.7834 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])))

Trying 16 -> 18:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 1 r1 [ USART_LINBreakDetectLength ])
            (reg:SI 136 [ D.7834 ])) 0))

Trying 14, 16 -> 18:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 1 r1 [ USART_LINBreakDetectLength ])
            (subreg:SI (reg:HI 143 [ USARTx_1(D)->CR2 ]) 0)) 0))
Successfully matched this instruction:
(set (reg:SI 137 [ D.7835 ])
    (ior:SI (reg:SI 1 r1 [ USART_LINBreakDetectLength ])
        (subreg:SI (reg:HI 143 [ USARTx_1(D)->CR2 ]) 0)))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
    (subreg:HI (reg:SI 137 [ D.7835 ]) 0))


USART_LINBreakDetectLengthConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 42{19d,23u,0e} in 8{8 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137 138 139 140 141 143 144
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 137 138 139 140 141 143 144
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:742 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:HI 140 [ USARTx_1(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:747 711 {*thumb2_movhi_insn}
     (nil))

(note 8 7 9 2 NOTE_INSN_DELETED)

(note 9 8 10 2 NOTE_INSN_DELETED)

(insn 10 9 12 2 (set (reg:SI 135 [ D.7833 ])
        (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR2 ]) 0)
            (const_int 65503 [0xffdf]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:747 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_1(D)->CR2 ])
        (nil)))

(insn 12 10 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7833 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:747 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ D.7833 ])
        (nil)))

(insn 13 12 14 2 (set (reg:HI 143 [ USARTx_1(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:748 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 13 15 2 (set (reg:SI 136 [ D.7834 ])
        (zero_extend:SI (reg:HI 143 [ USARTx_1(D)->CR2 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:748 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_1(D)->CR2 ])
        (nil)))

(note 15 14 16 2 NOTE_INSN_DELETED)

(insn 16 15 18 2 (set (reg:SI 137 [ D.7835 ])
        (ior:SI (reg:SI 1 r1 [ USART_LINBreakDetectLength ])
            (reg:SI 136 [ D.7834 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:748 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ D.7834 ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_LINBreakDetectLength ])
            (nil))))

(insn 18 16 0 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7835 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:748 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7835 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 15.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 16.
deleting insn with uid = 16.
ending the processing of deferred insns

;; Function USART_LINCmd (USART_LINCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 10: 12
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 15: 4
insn_cost 20: 12
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 18)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L18:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 10 -> 11:
Failed to match this instruction:
(set (reg:SI 134 [ D.7827 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])))

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:SI 141)
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR2 ]) 0)
            (const_int 49151 [0xbfff]))
        (const_int 16384 [0x4000])))

Trying 10, 11 -> 12:

Trying 12 -> 13:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7828 ])
    (ior:SI (reg:SI 134 [ D.7827 ])
        (const_int 16384 [0x4000])))
deferring deletion of insn with uid = 12.
modifying insn i3    13 r135:SI=r134:SI|0x4000
      REG_DEAD: r134:SI
deferring rescan insn with uid = 13.

Trying 11 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7828 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR2 ]) 0)
            (const_int 49151 [0xbfff]))
        (const_int 16384 [0x4000])))

Trying 10, 11 -> 13:

Trying 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 134 [ D.7827 ])
            (const_int 16384 [0x4000])) 0))

Trying 11, 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
    (subreg:HI (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR2 ]) 0)
            (const_int 16384 [0x4000])) 0))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7828 ])
    (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR2 ]) 0)
        (const_int 16384 [0x4000])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
    (subreg:HI (reg:SI 135 [ D.7828 ]) 0))

Trying 20 -> 21:
Failed to match this instruction:
(set (reg:SI 136 [ D.7830 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])))

Trying 21 -> 22:
Successfully matched this instruction:
(set (reg:SI 144)
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR2 ]) 0)
        (const_int 49151 [0xbfff])))
deferring deletion of insn with uid = 21.
modifying insn i3    22 r144:SI=r143:HI#0&0xbfff
      REG_DEAD: r143:HI
deferring rescan insn with uid = 22.

Trying 20 -> 22:

Trying 22 -> 23:
Successfully matched this instruction:
(set (reg:SI 137 [ D.7831 ])
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR2 ]) 0)
        (const_int 49151 [0xbfff])))
deferring deletion of insn with uid = 22.
modifying insn i3    23 r137:SI=r143:HI#0&0xbfff
      REG_DEAD: r143:HI
deferring rescan insn with uid = 23.

Trying 20 -> 23:

Trying 23 -> 25:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
    (subreg:HI (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR2 ]) 0)
            (const_int -16385 [0xffffffffffffbfff])) 0))

Trying 20, 23 -> 25:


USART_LINCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 56{20d,36u,0e} in 9{9 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 139
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:760 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:765 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:768 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 12 3 (set (reg:SI 134 [ D.7827 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR2 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:768 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR2 ])
        (nil)))

(note 12 11 13 3 NOTE_INSN_DELETED)

(insn 13 12 15 3 (set (reg:SI 135 [ D.7828 ])
        (ior:SI (reg:SI 134 [ D.7827 ])
            (const_int 16384 [0x4000]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:768 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7827 ])
        (nil)))

(insn 15 13 18 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7828 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:768 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7828 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 136 137 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 136 137 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 15 19 4 54 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 (set (reg:HI 143 [ USARTx_2(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:773 711 {*thumb2_movhi_insn}
     (nil))

(note 21 20 22 4 NOTE_INSN_DELETED)

(note 22 21 23 4 NOTE_INSN_DELETED)

(insn 23 22 25 4 (set (reg:SI 137 [ D.7831 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR2 ]) 0)
            (const_int 49151 [0xbfff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:773 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR2 ])
        (nil)))

(insn 25 23 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7831 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:773 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7831 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 28 25 29 5 53 "" [0 uses])

(note 29 28 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 12.
deleting insn with uid = 21.
deleting insn with uid = 22.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 23.
deleting insn with uid = 23.
ending the processing of deferred insns

;; Function USART_SendBreak (USART_SendBreak)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 12
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 11: 4

Trying 2 -> 6:
Failed to match this instruction:
(parallel [
        (set (reg:HI 137 [ USARTx_1(D)->CR1 ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16]))
        (set (reg/v/f:SI 136 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:HI 137 [ USARTx_1(D)->CR1 ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16]))
        (set (reg/v/f:SI 136 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])

Trying 6 -> 7:
Failed to match this instruction:
(set (reg:SI 134 [ D.7823 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 136 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])))

Trying 2, 6 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7823 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])))
        (set (reg/v/f:SI 136 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7823 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])))
        (set (reg/v/f:SI 136 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 136 [ USARTx ])
    (reg:SI 0 r0 [ USARTx ]))
Failed to match this instruction:
(set (reg:SI 134 [ D.7823 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])))

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:SI 138)
    (ior:SI (and:SI (subreg:SI (reg:HI 137 [ USARTx_1(D)->CR1 ]) 0)
            (const_int 65534 [0xfffe]))
        (const_int 1 [0x1])))

Trying 6, 7 -> 8:

Trying 8 -> 9:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7824 ])
    (ior:SI (reg:SI 134 [ D.7823 ])
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 8.
modifying insn i3     9 r135:SI=r134:SI|0x1
      REG_DEAD: r134:SI
deferring rescan insn with uid = 9.

Trying 7 -> 9:
Failed to match this instruction:
(set (reg:SI 135 [ D.7824 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 137 [ USARTx_1(D)->CR1 ]) 0)
            (const_int 65534 [0xfffe]))
        (const_int 1 [0x1])))

Trying 6, 7 -> 9:

Trying 9 -> 11:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 136 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 134 [ D.7823 ])
            (const_int 1 [0x1])) 0))

Trying 7, 9 -> 11:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 136 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
    (subreg:HI (ior:SI (subreg:SI (reg:HI 137 [ USARTx_1(D)->CR1 ]) 0)
            (const_int 1 [0x1])) 0))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7824 ])
    (ior:SI (subreg:SI (reg:HI 137 [ USARTx_1(D)->CR1 ]) 0)
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 136 [ USARTx ])
            (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
    (subreg:HI (reg:SI 135 [ D.7824 ]) 0))


USART_SendBreak

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,2u} r137={1d,1u} r138={1d,1u} 
;;    total ref usage 29{14d,15u,0e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137 138
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (reg/v/f:SI 136 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:784 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:HI 137 [ USARTx_1(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 136 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:789 711 {*thumb2_movhi_insn}
     (nil))

(insn 7 6 8 2 (set (reg:SI 134 [ D.7823 ])
        (zero_extend:SI (reg:HI 137 [ USARTx_1(D)->CR1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:789 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 137 [ USARTx_1(D)->CR1 ])
        (nil)))

(note 8 7 9 2 NOTE_INSN_DELETED)

(insn 9 8 11 2 (set (reg:SI 135 [ D.7824 ])
        (ior:SI (reg:SI 134 [ D.7823 ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:789 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7823 ])
        (nil)))

(insn 11 9 0 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 136 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7824 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:789 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 136 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7824 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 8.
rescanning insn with uid = 9.
deleting insn with uid = 9.
ending the processing of deferred insns

;; Function USART_HalfDuplexCmd (USART_HalfDuplexCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 10: 12
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 15: 4
insn_cost 20: 12
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 18)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L18:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 10 -> 11:
Failed to match this instruction:
(set (reg:SI 134 [ D.7818 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])))

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:SI 141)
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 65527 [0xfff7]))
        (const_int 8 [0x8])))

Trying 10, 11 -> 12:

Trying 12 -> 13:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7819 ])
    (ior:SI (reg:SI 134 [ D.7818 ])
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 12.
modifying insn i3    13 r135:SI=r134:SI|0x8
      REG_DEAD: r134:SI
deferring rescan insn with uid = 13.

Trying 11 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7819 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 65527 [0xfff7]))
        (const_int 8 [0x8])))

Trying 10, 11 -> 13:

Trying 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 134 [ D.7818 ])
            (const_int 8 [0x8])) 0))

Trying 11, 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 8 [0x8])) 0))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7819 ])
    (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (reg:SI 135 [ D.7819 ]) 0))

Trying 20 -> 21:
Failed to match this instruction:
(set (reg:SI 136 [ D.7821 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])))

Trying 21 -> 22:
Successfully matched this instruction:
(set (reg:SI 144)
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 65527 [0xfff7])))
deferring deletion of insn with uid = 21.
modifying insn i3    22 r144:SI=r143:HI#0&0xfff7
      REG_DEAD: r143:HI
deferring rescan insn with uid = 22.

Trying 20 -> 22:

Trying 22 -> 23:
Successfully matched this instruction:
(set (reg:SI 137 [ D.7822 ])
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 65527 [0xfff7])))
deferring deletion of insn with uid = 22.
modifying insn i3    23 r137:SI=r143:HI#0&0xfff7
      REG_DEAD: r143:HI
deferring rescan insn with uid = 23.

Trying 20 -> 23:

Trying 23 -> 25:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int -9 [0xfffffffffffffff7])) 0))

Trying 20, 23 -> 25:


USART_HalfDuplexCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 56{20d,36u,0e} in 9{9 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 139
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:837 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:842 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:845 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 12 3 (set (reg:SI 134 [ D.7818 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:845 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (nil)))

(note 12 11 13 3 NOTE_INSN_DELETED)

(insn 13 12 15 3 (set (reg:SI 135 [ D.7819 ])
        (ior:SI (reg:SI 134 [ D.7818 ])
            (const_int 8 [0x8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:845 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7818 ])
        (nil)))

(insn 15 13 18 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7819 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:845 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7819 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 136 137 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 136 137 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 15 19 4 59 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 (set (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:850 711 {*thumb2_movhi_insn}
     (nil))

(note 21 20 22 4 NOTE_INSN_DELETED)

(note 22 21 23 4 NOTE_INSN_DELETED)

(insn 23 22 25 4 (set (reg:SI 137 [ D.7822 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 65527 [0xfff7]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:850 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 25 23 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7822 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:850 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7822 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 28 25 29 5 58 "" [0 uses])

(note 29 28 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 12.
deleting insn with uid = 21.
deleting insn with uid = 22.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 23.
deleting insn with uid = 23.
ending the processing of deferred insns

;; Function USART_SetGuardTime (USART_SetGuardTime)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 12
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 12: 4
insn_cost 13: 12
insn_cost 14: 4
insn_cost 15: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 20: 4

Trying 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:HI 142 [ USARTx_1(D)->GTPR ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16]))
        (set (reg/v/f:SI 140 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:HI 142 [ USARTx_1(D)->GTPR ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16]))
        (set (reg/v/f:SI 140 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:SI 134 [ D.7810 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])))

Trying 2, 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7810 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])))
        (set (reg/v/f:SI 140 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7810 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])))
        (set (reg/v/f:SI 140 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 140 [ USARTx ])
    (reg:SI 0 r0 [ USARTx ]))
Failed to match this instruction:
(set (reg:SI 134 [ D.7810 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])))

Trying 8 -> 9:
Successfully matched this instruction:
(set (reg:SI 143 [ D.7810 ])
    (zero_extend:SI (subreg:QI (reg:HI 142 [ USARTx_1(D)->GTPR ]) 0)))
deferring deletion of insn with uid = 8.
modifying insn i3     9 r143:SI=zero_extend(r142:HI#0)
      REG_DEAD: r142:HI
deferring rescan insn with uid = 9.

Trying 7 -> 9:

Trying 2, 7 -> 9:

Trying 9 -> 10:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7811 ])
    (zero_extend:SI (subreg:QI (reg:HI 142 [ USARTx_1(D)->GTPR ]) 0)))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r135:SI=zero_extend(r142:HI#0)
      REG_DEAD: r142:HI
deferring rescan insn with uid = 10.

Trying 7 -> 10:

Trying 2, 7 -> 10:

Trying 10 -> 12:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
            (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
    (zero_extend:HI (subreg:QI (reg:HI 142 [ USARTx_1(D)->GTPR ]) 0)))

Trying 7, 10 -> 12:

Trying 13 -> 14:
Failed to match this instruction:
(set (reg:SI 136 [ D.7812 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])))

Trying 3 -> 15:
Successfully matched this instruction:
(set (reg:SI 146)
    (ashift:SI (reg:SI 1 r1 [ USART_GuardTime ])
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 3.
modifying insn i3    15 r146:SI=r1:SI<<0x8
      REG_DEAD: r1:SI
deferring rescan insn with uid = 15.

Trying 14 -> 17:
Failed to match this instruction:
(set (reg:SI 148)
    (ior:SI (zero_extend:SI (reg:HI 145 [ USARTx_1(D)->GTPR ]))
        (reg:SI 146)))

Trying 15 -> 17:
Successfully matched this instruction:
(set (reg:SI 148)
    (ior:SI (ashift:SI (reg:SI 1 r1 [ USART_GuardTime ])
            (const_int 8 [0x8]))
        (reg:SI 136 [ D.7812 ])))
deferring deletion of insn with uid = 15.
modifying insn i3    17 r148:SI=r1:SI<<0x8|r136:SI
      REG_DEAD: r1:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 17.

Trying 14 -> 17:
Failed to match this instruction:
(set (reg:SI 148)
    (ior:SI (ashift:SI (reg:SI 1 r1 [ USART_GuardTime ])
            (const_int 8 [0x8]))
        (zero_extend:SI (reg:HI 145 [ USARTx_1(D)->GTPR ]))))

Trying 13, 14 -> 17:
Failed to match this instruction:
(set (reg:SI 148)
    (ior:SI (ashift:SI (reg:SI 1 r1 [ USART_GuardTime ])
            (const_int 8 [0x8]))
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
                    (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16]))))
Failed to match this instruction:
(set (reg:SI 136 [ D.7812 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])))

Trying 17 -> 18:
Successfully matched this instruction:
(set (reg:SI 139 [ D.7815 ])
    (ior:SI (ashift:SI (reg:SI 1 r1 [ USART_GuardTime ])
            (const_int 8 [0x8]))
        (reg:SI 136 [ D.7812 ])))
deferring deletion of insn with uid = 17.
modifying insn i3    18 r139:SI=r1:SI<<0x8|r136:SI
      REG_DEAD: r136:SI
      REG_DEAD: r1:SI
deferring rescan insn with uid = 18.

Trying 14 -> 18:
Failed to match this instruction:
(set (reg:SI 139 [ D.7815 ])
    (ior:SI (ashift:SI (reg:SI 1 r1 [ USART_GuardTime ])
            (const_int 8 [0x8]))
        (zero_extend:SI (reg:HI 145 [ USARTx_1(D)->GTPR ]))))

Trying 13, 14 -> 18:
Failed to match this instruction:
(set (reg:SI 139 [ D.7815 ])
    (ior:SI (ashift:SI (reg:SI 1 r1 [ USART_GuardTime ])
            (const_int 8 [0x8]))
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
                    (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16]))))
Failed to match this instruction:
(set (reg:SI 136 [ D.7812 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])))

Trying 18 -> 20:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
            (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
    (subreg:HI (ior:SI (ashift:SI (reg:SI 1 r1 [ USART_GuardTime ])
                (const_int 8 [0x8]))
            (reg:SI 136 [ D.7812 ])) 0))

Trying 14, 18 -> 20:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
            (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
    (subreg:HI (ior:SI (ashift:SI (reg:SI 1 r1 [ USART_GuardTime ])
                (const_int 8 [0x8]))
            (subreg:SI (reg:HI 145 [ USARTx_1(D)->GTPR ]) 0)) 0))
Successfully matched this instruction:
(set (reg:SI 139 [ D.7815 ])
    (ashift:SI (reg:SI 1 r1 [ USART_GuardTime ])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
            (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 139 [ D.7815 ])
            (subreg:SI (reg:HI 145 [ USARTx_1(D)->GTPR ]) 0)) 0))


USART_SetGuardTime

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,4u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r148={1d,1u} 
;;    total ref usage 44{20d,24u,0e} in 8{8 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 139 140 141 142 143 145 146 148
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 139 140 141 142 143 145 146 148
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 140 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:921 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:HI 142 [ USARTx_1(D)->GTPR ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:926 711 {*thumb2_movhi_insn}
     (nil))

(note 8 7 9 2 NOTE_INSN_DELETED)

(note 9 8 10 2 NOTE_INSN_DELETED)

(insn 10 9 12 2 (set (reg:SI 135 [ D.7811 ])
        (zero_extend:SI (subreg:QI (reg:HI 142 [ USARTx_1(D)->GTPR ]) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:926 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:HI 142 [ USARTx_1(D)->GTPR ])
        (nil)))

(insn 12 10 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7811 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:926 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ D.7811 ])
        (nil)))

(insn 13 12 14 2 (set (reg:HI 145 [ USARTx_1(D)->GTPR ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:928 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 13 15 2 (set (reg:SI 136 [ D.7812 ])
        (zero_extend:SI (reg:HI 145 [ USARTx_1(D)->GTPR ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:928 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 145 [ USARTx_1(D)->GTPR ])
        (nil)))

(note 15 14 17 2 NOTE_INSN_DELETED)

(note 17 15 18 2 NOTE_INSN_DELETED)

(insn 18 17 20 2 (set (reg:SI 139 [ D.7815 ])
        (ior:SI (ashift:SI (reg:SI 1 r1 [ USART_GuardTime ])
                (const_int 8 [0x8]))
            (reg:SI 136 [ D.7812 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:928 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 136 [ D.7812 ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_GuardTime ])
            (nil))))

(insn 20 18 0 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
        (subreg/s/u:HI (reg:SI 139 [ D.7815 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:928 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 140 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 139 [ D.7815 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 15.
deleting insn with uid = 17.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 18.
deleting insn with uid = 18.
ending the processing of deferred insns

;; Function USART_SmartCardCmd (USART_SmartCardCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 10: 12
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 15: 4
insn_cost 20: 12
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 18)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L18:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 10 -> 11:
Failed to match this instruction:
(set (reg:SI 134 [ D.7805 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])))

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:SI 141)
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 65503 [0xffdf]))
        (const_int 32 [0x20])))

Trying 10, 11 -> 12:

Trying 12 -> 13:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7806 ])
    (ior:SI (reg:SI 134 [ D.7805 ])
        (const_int 32 [0x20])))
deferring deletion of insn with uid = 12.
modifying insn i3    13 r135:SI=r134:SI|0x20
      REG_DEAD: r134:SI
deferring rescan insn with uid = 13.

Trying 11 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7806 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 65503 [0xffdf]))
        (const_int 32 [0x20])))

Trying 10, 11 -> 13:

Trying 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 134 [ D.7805 ])
            (const_int 32 [0x20])) 0))

Trying 11, 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 32 [0x20])) 0))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7806 ])
    (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 32 [0x20])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (reg:SI 135 [ D.7806 ]) 0))

Trying 20 -> 21:
Failed to match this instruction:
(set (reg:SI 136 [ D.7808 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])))

Trying 21 -> 22:
Successfully matched this instruction:
(set (reg:SI 144)
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 65503 [0xffdf])))
deferring deletion of insn with uid = 21.
modifying insn i3    22 r144:SI=r143:HI#0&0xffdf
      REG_DEAD: r143:HI
deferring rescan insn with uid = 22.

Trying 20 -> 22:

Trying 22 -> 23:
Successfully matched this instruction:
(set (reg:SI 137 [ D.7809 ])
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 65503 [0xffdf])))
deferring deletion of insn with uid = 22.
modifying insn i3    23 r137:SI=r143:HI#0&0xffdf
      REG_DEAD: r143:HI
deferring rescan insn with uid = 23.

Trying 20 -> 23:

Trying 23 -> 25:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int -33 [0xffffffffffffffdf])) 0))

Trying 20, 23 -> 25:


USART_SmartCardCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 56{20d,36u,0e} in 9{9 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 139
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:940 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:944 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:947 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 12 3 (set (reg:SI 134 [ D.7805 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:947 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (nil)))

(note 12 11 13 3 NOTE_INSN_DELETED)

(insn 13 12 15 3 (set (reg:SI 135 [ D.7806 ])
        (ior:SI (reg:SI 134 [ D.7805 ])
            (const_int 32 [0x20]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:947 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7805 ])
        (nil)))

(insn 15 13 18 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7806 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:947 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7806 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 136 137 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 136 137 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 15 19 4 64 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 (set (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:952 711 {*thumb2_movhi_insn}
     (nil))

(note 21 20 22 4 NOTE_INSN_DELETED)

(note 22 21 23 4 NOTE_INSN_DELETED)

(insn 23 22 25 4 (set (reg:SI 137 [ D.7809 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 65503 [0xffdf]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:952 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 25 23 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7809 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:952 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7809 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 28 25 29 5 63 "" [0 uses])

(note 29 28 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 12.
deleting insn with uid = 21.
deleting insn with uid = 22.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 23.
deleting insn with uid = 23.
ending the processing of deferred insns

;; Function USART_SmartCardNACKCmd (USART_SmartCardNACKCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 10: 12
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 15: 4
insn_cost 20: 12
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 18)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L18:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 10 -> 11:
Failed to match this instruction:
(set (reg:SI 134 [ D.7798 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])))

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:SI 141)
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 65519 [0xffef]))
        (const_int 16 [0x10])))

Trying 10, 11 -> 12:

Trying 12 -> 13:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7799 ])
    (ior:SI (reg:SI 134 [ D.7798 ])
        (const_int 16 [0x10])))
deferring deletion of insn with uid = 12.
modifying insn i3    13 r135:SI=r134:SI|0x10
      REG_DEAD: r134:SI
deferring rescan insn with uid = 13.

Trying 11 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7799 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 65519 [0xffef]))
        (const_int 16 [0x10])))

Trying 10, 11 -> 13:

Trying 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 134 [ D.7798 ])
            (const_int 16 [0x10])) 0))

Trying 11, 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 16 [0x10])) 0))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7799 ])
    (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 16 [0x10])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (reg:SI 135 [ D.7799 ]) 0))

Trying 20 -> 21:
Failed to match this instruction:
(set (reg:SI 136 [ D.7801 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])))

Trying 21 -> 22:
Successfully matched this instruction:
(set (reg:SI 144)
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 65519 [0xffef])))
deferring deletion of insn with uid = 21.
modifying insn i3    22 r144:SI=r143:HI#0&0xffef
      REG_DEAD: r143:HI
deferring rescan insn with uid = 22.

Trying 20 -> 22:

Trying 22 -> 23:
Successfully matched this instruction:
(set (reg:SI 137 [ D.7802 ])
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 65519 [0xffef])))
deferring deletion of insn with uid = 22.
modifying insn i3    23 r137:SI=r143:HI#0&0xffef
      REG_DEAD: r143:HI
deferring rescan insn with uid = 23.

Trying 20 -> 23:

Trying 23 -> 25:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int -17 [0xffffffffffffffef])) 0))

Trying 20, 23 -> 25:


USART_SmartCardNACKCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 56{20d,36u,0e} in 9{9 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 139
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:965 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:969 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:972 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 12 3 (set (reg:SI 134 [ D.7798 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:972 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (nil)))

(note 12 11 13 3 NOTE_INSN_DELETED)

(insn 13 12 15 3 (set (reg:SI 135 [ D.7799 ])
        (ior:SI (reg:SI 134 [ D.7798 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:972 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7798 ])
        (nil)))

(insn 15 13 18 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7799 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:972 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7799 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 136 137 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 136 137 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 15 19 4 68 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 (set (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:977 711 {*thumb2_movhi_insn}
     (nil))

(note 21 20 22 4 NOTE_INSN_DELETED)

(note 22 21 23 4 NOTE_INSN_DELETED)

(insn 23 22 25 4 (set (reg:SI 137 [ D.7802 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 65519 [0xffef]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:977 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 25 23 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7802 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:977 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7802 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 28 25 29 5 67 "" [0 uses])

(note 29 28 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 12.
deleting insn with uid = 21.
deleting insn with uid = 22.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 23.
deleting insn with uid = 23.
ending the processing of deferred insns

;; Function USART_IrDAConfig (USART_IrDAConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 12
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 12: 4
insn_cost 13: 12
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 18: 4

Trying 2 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:HI 140 [ USARTx_1(D)->CR3 ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16]))
        (set (reg/v/f:SI 138 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:HI 140 [ USARTx_1(D)->CR3 ])
            (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                    (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16]))
        (set (reg/v/f:SI 138 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:SI 134 [ D.7792 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])))

Trying 2, 7 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7792 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])))
        (set (reg/v/f:SI 138 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ D.7792 ])
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                        (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])))
        (set (reg/v/f:SI 138 [ USARTx ])
            (reg:SI 0 r0 [ USARTx ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 138 [ USARTx ])
    (reg:SI 0 r0 [ USARTx ]))
Failed to match this instruction:
(set (reg:SI 134 [ D.7792 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg:SI 0 r0 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])))

Trying 8 -> 9:
Successfully matched this instruction:
(set (reg:SI 141)
    (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR3 ]) 0)
        (const_int 65531 [0xfffb])))
deferring deletion of insn with uid = 8.
modifying insn i3     9 r141:SI=r140:HI#0&0xfffb
      REG_DEAD: r140:HI
deferring rescan insn with uid = 9.

Trying 7 -> 9:

Trying 2, 7 -> 9:

Trying 9 -> 10:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7793 ])
    (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR3 ]) 0)
        (const_int 65531 [0xfffb])))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r135:SI=r140:HI#0&0xfffb
      REG_DEAD: r140:HI
deferring rescan insn with uid = 10.

Trying 7 -> 10:

Trying 2, 7 -> 10:

Trying 10 -> 12:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])
    (subreg:HI (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR3 ]) 0)
            (const_int -5 [0xfffffffffffffffb])) 0))

Trying 7, 10 -> 12:

Trying 13 -> 14:
Failed to match this instruction:
(set (reg:SI 136 [ D.7794 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])))

Trying 3 -> 15:
Successfully matched this instruction:
(set (reg:SI 144)
    (ior:SI (reg:SI 1 r1 [ USART_IrDAMode ])
        (reg:SI 136 [ D.7794 ])))
deferring deletion of insn with uid = 3.
modifying insn i3    15 r144:SI=r1:SI|r136:SI
      REG_DEAD: r1:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 15.

Trying 14 -> 15:
Failed to match this instruction:
(set (reg:SI 144)
    (ior:SI (zero_extend:SI (reg:HI 143 [ USARTx_1(D)->CR3 ]))
        (reg:SI 1 r1 [ USART_IrDAMode ])))

Trying 13, 14 -> 15:
Failed to match this instruction:
(set (reg:SI 144)
    (ior:SI (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                    (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16]))
        (reg:SI 1 r1 [ USART_IrDAMode ])))
Failed to match this instruction:
(set (reg:SI 136 [ D.7794 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])))

Trying 15 -> 16:
Successfully matched this instruction:
(set (reg:SI 137 [ D.7795 ])
    (ior:SI (reg:SI 1 r1 [ USART_IrDAMode ])
        (reg:SI 136 [ D.7794 ])))
deferring deletion of insn with uid = 15.
modifying insn i3    16 r137:SI=r1:SI|r136:SI
      REG_DEAD: r136:SI
      REG_DEAD: r1:SI
deferring rescan insn with uid = 16.

Trying 14 -> 16:
Failed to match this instruction:
(set (reg:SI 137 [ D.7795 ])
    (ior:SI (zero_extend:SI (reg:HI 143 [ USARTx_1(D)->CR3 ]))
        (reg:SI 1 r1 [ USART_IrDAMode ])))

Trying 13, 14 -> 16:
Failed to match this instruction:
(set (reg:SI 137 [ D.7795 ])
    (ior:SI (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                    (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16]))
        (reg:SI 1 r1 [ USART_IrDAMode ])))
Failed to match this instruction:
(set (reg:SI 136 [ D.7794 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])))

Trying 16 -> 18:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 1 r1 [ USART_IrDAMode ])
            (reg:SI 136 [ D.7794 ])) 0))

Trying 14, 16 -> 18:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 1 r1 [ USART_IrDAMode ])
            (subreg:SI (reg:HI 143 [ USARTx_1(D)->CR3 ]) 0)) 0))
Successfully matched this instruction:
(set (reg:SI 137 [ D.7795 ])
    (ior:SI (reg:SI 1 r1 [ USART_IrDAMode ])
        (subreg:SI (reg:HI 143 [ USARTx_1(D)->CR3 ]) 0)))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])
    (subreg:HI (reg:SI 137 [ D.7795 ]) 0))


USART_IrDAConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 42{19d,23u,0e} in 8{8 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137 138 139 140 141 143 144
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 137 138 139 140 141 143 144
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1036 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:HI 140 [ USARTx_1(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1041 711 {*thumb2_movhi_insn}
     (nil))

(note 8 7 9 2 NOTE_INSN_DELETED)

(note 9 8 10 2 NOTE_INSN_DELETED)

(insn 10 9 12 2 (set (reg:SI 135 [ D.7793 ])
        (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR3 ]) 0)
            (const_int 65531 [0xfffb]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1041 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_1(D)->CR3 ])
        (nil)))

(insn 12 10 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7793 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1041 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ D.7793 ])
        (nil)))

(insn 13 12 14 2 (set (reg:HI 143 [ USARTx_1(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1042 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 13 15 2 (set (reg:SI 136 [ D.7794 ])
        (zero_extend:SI (reg:HI 143 [ USARTx_1(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1042 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_1(D)->CR3 ])
        (nil)))

(note 15 14 16 2 NOTE_INSN_DELETED)

(insn 16 15 18 2 (set (reg:SI 137 [ D.7795 ])
        (ior:SI (reg:SI 1 r1 [ USART_IrDAMode ])
            (reg:SI 136 [ D.7794 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1042 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ D.7794 ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_IrDAMode ])
            (nil))))

(insn 18 16 0 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7795 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1042 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7795 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 15.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 16.
deleting insn with uid = 16.
ending the processing of deferred insns

;; Function USART_IrDACmd (USART_IrDACmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 10: 12
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 15: 4
insn_cost 20: 12
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 1 r1 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 cc:CC=cmp(r1:SI,0)
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 1 r1 [ NewState ])
            (const_int 0 [0]))
        (label_ref 18)
        (pc)))
deferring deletion of insn with uid = 7.
modifying insn i3     8 {pc={(r1:SI==0)?L18:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r1:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 8.

Trying 10 -> 11:
Failed to match this instruction:
(set (reg:SI 134 [ D.7787 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])))

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:SI 141)
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 65533 [0xfffd]))
        (const_int 2 [0x2])))

Trying 10, 11 -> 12:

Trying 12 -> 13:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7788 ])
    (ior:SI (reg:SI 134 [ D.7787 ])
        (const_int 2 [0x2])))
deferring deletion of insn with uid = 12.
modifying insn i3    13 r135:SI=r134:SI|0x2
      REG_DEAD: r134:SI
deferring rescan insn with uid = 13.

Trying 11 -> 13:
Failed to match this instruction:
(set (reg:SI 135 [ D.7788 ])
    (ior:SI (and:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 65533 [0xfffd]))
        (const_int 2 [0x2])))

Trying 10, 11 -> 13:

Trying 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 134 [ D.7787 ])
            (const_int 2 [0x2])) 0))

Trying 11, 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 2 [0x2])) 0))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7788 ])
    (ior:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (reg:SI 135 [ D.7788 ]) 0))

Trying 20 -> 21:
Failed to match this instruction:
(set (reg:SI 136 [ D.7790 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])))

Trying 21 -> 22:
Successfully matched this instruction:
(set (reg:SI 144)
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 65533 [0xfffd])))
deferring deletion of insn with uid = 21.
modifying insn i3    22 r144:SI=r143:HI#0&0xfffd
      REG_DEAD: r143:HI
deferring rescan insn with uid = 22.

Trying 20 -> 22:

Trying 22 -> 23:
Successfully matched this instruction:
(set (reg:SI 137 [ D.7791 ])
    (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
        (const_int 65533 [0xfffd])))
deferring deletion of insn with uid = 22.
modifying insn i3    23 r137:SI=r143:HI#0&0xfffd
      REG_DEAD: r143:HI
deferring rescan insn with uid = 23.

Trying 20 -> 23:

Trying 23 -> 25:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int -3 [0xfffffffffffffffd])) 0))

Trying 20, 23 -> 25:


USART_IrDACmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 56{20d,36u,0e} in 9{9 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 139
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1054 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(jump_insn 8 7 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1059 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140 141
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1062 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 12 3 (set (reg:SI 134 [ D.7787 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1062 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (nil)))

(note 12 11 13 3 NOTE_INSN_DELETED)

(insn 13 12 15 3 (set (reg:SI 135 [ D.7788 ])
        (ior:SI (reg:SI 134 [ D.7787 ])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1062 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7787 ])
        (nil)))

(insn 15 13 18 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7788 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1062 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7788 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 136 137 143 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 136 137 143 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 15 19 4 73 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 (set (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1067 711 {*thumb2_movhi_insn}
     (nil))

(note 21 20 22 4 NOTE_INSN_DELETED)

(note 22 21 23 4 NOTE_INSN_DELETED)

(insn 23 22 25 4 (set (reg:SI 137 [ D.7791 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 65533 [0xfffd]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1067 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 25 23 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7791 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1067 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7791 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 28 25 29 5 72 "" [0 uses])

(note 29 28 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 12.
deleting insn with uid = 21.
deleting insn with uid = 22.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 23.
deleting insn with uid = 23.
ending the processing of deferred insns

;; Function USART_DMACmd (USART_DMACmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 4
insn_cost 9: 0
insn_cost 11: 12
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 16: 4
insn_cost 21: 12
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 28: 4

Trying 4 -> 8:
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 2 r2 [ NewState ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 4.
modifying insn i3     8 cc:CC=cmp(r2:SI,0)
      REG_DEAD: r2:SI
deferring rescan insn with uid = 8.

Trying 8 -> 9:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 2 r2 [ NewState ])
            (const_int 0 [0]))
        (label_ref 19)
        (pc)))
deferring deletion of insn with uid = 8.
modifying insn i3     9 {pc={(r2:SI==0)?L19:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r2:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 9.

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:SI 134 [ D.7779 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])))

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 143)
    (ior:SI (zero_extend:SI (reg:HI 142 [ USARTx_2(D)->CR3 ]))
        (reg/v:SI 140 [ USART_DMAReq ])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(set (reg:SI 143)
    (ior:SI (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                    (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16]))
        (reg/v:SI 140 [ USART_DMAReq ])))
Failed to match this instruction:
(set (reg:SI 134 [ D.7779 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])))

Trying 13 -> 14:
Successfully matched this instruction:
(set (reg:SI 135 [ D.7780 ])
    (ior:SI (reg/v:SI 140 [ USART_DMAReq ])
        (reg:SI 134 [ D.7779 ])))
deferring deletion of insn with uid = 13.
modifying insn i3    14 r135:SI=r140:SI|r134:SI
      REG_DEAD: r134:SI
      REG_DEAD: r140:SI
deferring rescan insn with uid = 14.

Trying 12 -> 14:
Failed to match this instruction:
(set (reg:SI 135 [ D.7780 ])
    (ior:SI (zero_extend:SI (reg:HI 142 [ USARTx_2(D)->CR3 ]))
        (reg/v:SI 140 [ USART_DMAReq ])))

Trying 11, 12 -> 14:
Failed to match this instruction:
(set (reg:SI 135 [ D.7780 ])
    (ior:SI (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                    (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16]))
        (reg/v:SI 140 [ USART_DMAReq ])))
Failed to match this instruction:
(set (reg:SI 134 [ D.7779 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])))

Trying 14 -> 16:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (reg/v:SI 140 [ USART_DMAReq ])
            (reg:SI 134 [ D.7779 ])) 0))

Trying 12, 14 -> 16:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (ior:SI (reg/v:SI 140 [ USART_DMAReq ])
            (subreg:SI (reg:HI 142 [ USARTx_2(D)->CR3 ]) 0)) 0))
Successfully matched this instruction:
(set (reg:SI 135 [ D.7780 ])
    (ior:SI (reg/v:SI 140 [ USART_DMAReq ])
        (subreg:SI (reg:HI 142 [ USARTx_2(D)->CR3 ]) 0)))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (reg:SI 135 [ D.7780 ]) 0))

Trying 21 -> 22:
Failed to match this instruction:
(set (reg:SI 136 [ D.7782 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])))

Trying 22 -> 25:
Failed to match this instruction:
(set (reg:SI 148)
    (zero_extend:SI (subreg:HI (and:SI (reg:SI 146)
                (subreg:SI (reg:HI 145 [ USARTx_2(D)->CR3 ]) 0)) 0)))

Trying 23 -> 25:
Successfully matched this instruction:
(set (reg:SI 148)
    (and:SI (not:SI (reg/v:SI 140 [ USART_DMAReq ]))
        (reg:SI 136 [ D.7782 ])))
deferring deletion of insn with uid = 23.
modifying insn i3    25 r148:SI=!r140:SI&r136:SI
      REG_DEAD: r140:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 25.

Trying 22 -> 25:
Failed to match this instruction:
(set (reg:SI 148)
    (zero_extend:SI (subreg:HI (and:SI (not:SI (reg/v:SI 140 [ USART_DMAReq ]))
                (subreg:SI (reg:HI 145 [ USARTx_2(D)->CR3 ]) 0)) 0)))

Trying 21, 22 -> 25:

Trying 25 -> 26:
Successfully matched this instruction:
(set (reg:SI 138 [ D.7784 ])
    (and:SI (not:SI (reg/v:SI 140 [ USART_DMAReq ]))
        (reg:SI 136 [ D.7782 ])))
deferring deletion of insn with uid = 25.
modifying insn i3    26 r138:SI=!r140:SI&r136:SI
      REG_DEAD: r136:SI
      REG_DEAD: r140:SI
deferring rescan insn with uid = 26.

Trying 22 -> 26:
Failed to match this instruction:
(set (reg:SI 138 [ D.7784 ])
    (zero_extend:SI (subreg:HI (and:SI (not:SI (reg/v:SI 140 [ USART_DMAReq ]))
                (subreg:SI (reg:HI 145 [ USARTx_2(D)->CR3 ]) 0)) 0)))

Trying 21, 22 -> 26:

Trying 26 -> 28:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (and:SI (not:SI (reg/v:SI 140 [ USART_DMAReq ]))
            (reg:SI 136 [ D.7782 ])) 0))

Trying 22, 26 -> 28:
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (and:SI (not:SI (reg/v:SI 140 [ USART_DMAReq ]))
            (subreg:SI (reg:HI 145 [ USARTx_2(D)->CR3 ]) 0)) 0))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7784 ])
    (not:SI (reg/v:SI 140 [ USART_DMAReq ])))
Failed to match this instruction:
(set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
            (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
    (subreg:HI (and:SI (reg:SI 138 [ D.7784 ])
            (subreg:SI (reg:HI 145 [ USARTx_2(D)->CR3 ]) 0)) 0))


USART_DMACmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,4u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r148={1d,1u} 
;;    total ref usage 62{22d,40u,0e} in 11{11 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140 141
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140 141
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 (set (reg/v/f:SI 139 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1100 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 140 [ USART_DMAReq ])
        (reg:SI 1 r1 [ USART_DMAReq ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1100 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_DMAReq ])
        (nil)))

(note 4 3 5 2 NOTE_INSN_DELETED)

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 9 2 NOTE_INSN_DELETED)

(jump_insn 9 8 10 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 2 r2 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1106 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 2 r2 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 134 135 142 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; live  gen 	 134 135 142 143
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 (set (reg:HI 142 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1110 711 {*thumb2_movhi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 134 [ D.7779 ])
        (zero_extend:SI (reg:HI 142 [ USARTx_2(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1110 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 142 [ USARTx_2(D)->CR3 ])
        (nil)))

(note 13 12 14 3 NOTE_INSN_DELETED)

(insn 14 13 16 3 (set (reg:SI 135 [ D.7780 ])
        (ior:SI (reg/v:SI 140 [ USART_DMAReq ])
            (reg:SI 134 [ D.7779 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1110 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7779 ])
        (expr_list:REG_DEAD (reg/v:SI 140 [ USART_DMAReq ])
            (nil))))

(insn 16 14 19 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7780 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1110 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7780 ])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 136 138 145 146 148
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; live  gen 	 136 138 145 146 148
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 16 20 4 77 "" [1 uses])

(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 4 (set (reg:HI 145 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1116 711 {*thumb2_movhi_insn}
     (nil))

(insn 22 21 23 4 (set (reg:SI 136 [ D.7782 ])
        (zero_extend:SI (reg:HI 145 [ USARTx_2(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1116 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 145 [ USARTx_2(D)->CR3 ])
        (nil)))

(note 23 22 25 4 NOTE_INSN_DELETED)

(note 25 23 26 4 NOTE_INSN_DELETED)

(insn 26 25 28 4 (set (reg:SI 138 [ D.7784 ])
        (and:SI (not:SI (reg/v:SI 140 [ USART_DMAReq ]))
            (reg:SI 136 [ D.7782 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1116 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 136 [ D.7782 ])
        (expr_list:REG_DEAD (reg/v:SI 140 [ USART_DMAReq ])
            (nil))))

(insn 28 26 31 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 138 [ D.7784 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1116 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 138 [ D.7784 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(7){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 31 28 32 5 76 "" [0 uses])

(note 32 31 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 4.
deleting insn with uid = 8.
deleting insn with uid = 13.
deleting insn with uid = 23.
deleting insn with uid = 25.
rescanning insn with uid = 9.
deleting insn with uid = 9.
rescanning insn with uid = 14.
deleting insn with uid = 14.
rescanning insn with uid = 26.
deleting insn with uid = 26.
ending the processing of deferred insns

;; Function USART_ITConfig (USART_ITConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 0
insn_cost 18: 4
insn_cost 23: 4
insn_cost 24: 0
insn_cost 26: 4
insn_cost 31: 4
insn_cost 34: 4
insn_cost 35: 0
insn_cost 38: 12
insn_cost 39: 4
insn_cost 40: 4
insn_cost 46: 12
insn_cost 47: 4
insn_cost 48: 4
insn_cost 49: 4

Trying 3 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg:SI 153 [ USART_IT ])
            (zero_extend:SI (reg:QI 1 r1 [ USART_IT ])))
        (set (reg/v:SI 151 [ USART_IT ])
            (reg:SI 1 r1 [ USART_IT ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 153 [ USART_IT ])
            (zero_extend:SI (reg:QI 1 r1 [ USART_IT ])))
        (set (reg/v:SI 151 [ USART_IT ])
            (reg:SI 1 r1 [ USART_IT ]))
    ])

Trying 9 -> 10:
Successfully matched this instruction:
(set (reg:SI 154)
    (zero_extract:SI (reg/v:SI 151 [ USART_IT ])
        (const_int 3 [0x3])
        (const_int 5 [0x5])))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r154:SI=zero_extract(r151:SI,0x3,0x5)
deferring rescan insn with uid = 10.

Trying 3 -> 10:
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (zero_extract:SI (reg:SI 1 r1 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
        (set (reg/v:SI 151 [ USART_IT ])
            (reg:SI 1 r1 [ USART_IT ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (zero_extract:SI (reg:SI 1 r1 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
        (set (reg/v:SI 151 [ USART_IT ])
            (reg:SI 1 r1 [ USART_IT ]))
    ])

Trying 10 -> 11:
Successfully matched this instruction:
(set (reg/v:SI 138 [ usartreg ])
    (zero_extract:SI (reg/v:SI 151 [ USART_IT ])
        (const_int 3 [0x3])
        (const_int 5 [0x5])))
deferring deletion of insn with uid = 10.
modifying insn i3    11 r138:SI=zero_extract(r151:SI,0x3,0x5)
deferring rescan insn with uid = 11.

Trying 3 -> 11:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 138 [ usartreg ])
            (zero_extract:SI (reg:SI 1 r1 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
        (set (reg/v:SI 151 [ USART_IT ])
            (reg:SI 1 r1 [ USART_IT ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 138 [ usartreg ])
            (zero_extract:SI (reg:SI 1 r1 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
        (set (reg/v:SI 151 [ USART_IT ])
            (reg:SI 1 r1 [ USART_IT ]))
    ])

Trying 12 -> 14:
Failed to match this instruction:
(set (reg/v:SI 142 [ itmask ])
    (ashift:SI (reg:SI 156)
        (and:SI (reg/v:SI 151 [ USART_IT ])
            (const_int 31 [0x1f]))))

Trying 13 -> 14:
Failed to match this instruction:
(set (reg/v:SI 142 [ itmask ])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 155)))

Trying 13, 12 -> 14:
Failed to match this instruction:
(set (reg/v:SI 142 [ itmask ])
    (ashift:SI (const_int 1 [0x1])
        (and:SI (reg/v:SI 151 [ USART_IT ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 156)
    (and:SI (reg/v:SI 151 [ USART_IT ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg/v:SI 142 [ itmask ])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 156)))

Trying 11 -> 15:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (zero_extract:SI (reg/v:SI 151 [ USART_IT ])
                    (const_int 3 [0x3])
                    (const_int 5 [0x5]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 138 [ usartreg ])
            (zero_extract:SI (reg/v:SI 151 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (zero_extract:SI (reg/v:SI 151 [ USART_IT ])
                    (const_int 3 [0x3])
                    (const_int 5 [0x5]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 138 [ usartreg ])
            (zero_extract:SI (reg/v:SI 151 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
    ])

Trying 3, 11 -> 15:

Trying 15 -> 16:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 138 [ usartreg ])
            (const_int 1 [0x1]))
        (label_ref 21)
        (pc)))

Trying 11, 15 -> 16:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (zero_extract:SI (reg/v:SI 151 [ USART_IT ])
                        (const_int 3 [0x3])
                        (const_int 5 [0x5]))
                    (const_int 1 [0x1]))
                (label_ref 21)
                (pc)))
        (set (reg/v:SI 138 [ usartreg ])
            (zero_extract:SI (reg/v:SI 151 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (zero_extract:SI (reg/v:SI 151 [ USART_IT ])
                        (const_int 3 [0x3])
                        (const_int 5 [0x5]))
                    (const_int 1 [0x1]))
                (label_ref 21)
                (pc)))
        (set (reg/v:SI 138 [ usartreg ])
            (zero_extract:SI (reg/v:SI 151 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 138 [ usartreg ])
    (zero_extract:SI (reg/v:SI 151 [ USART_IT ])
        (const_int 3 [0x3])
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (reg/v:SI 151 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5]))
            (const_int 1 [0x1]))
        (label_ref 21)
        (pc)))

Trying 23 -> 24:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 138 [ usartreg ])
            (const_int 2 [0x2]))
        (label_ref 29)
        (pc)))

Trying 34 -> 35:
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 152 [ NewState ])
            (const_int 0 [0]))
        (label_ref 43)
        (pc)))
deferring deletion of insn with uid = 34.
modifying insn i3    35 {pc={(r152:SI==0)?L43:pc};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r152:SI
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 35.

Trying 38 -> 39:
Failed to match this instruction:
(set (reg:SI 145 [ D.7772 ])
    (ior:SI (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_21+0 S4 A32])
        (reg/v:SI 142 [ itmask ])))

Trying 39 -> 40:
Failed to match this instruction:
(set (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_21+0 S4 A32])
    (ior:SI (reg:SI 144 [ D.7771 ])
        (reg/v:SI 142 [ itmask ])))

Trying 38, 39 -> 40:
Failed to match this instruction:
(set (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_21+0 S4 A32])
    (ior:SI (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_21+0 S4 A32])
        (reg/v:SI 142 [ itmask ])))
Failed to match this instruction:
(set (reg:SI 145 [ D.7772 ])
    (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_21+0 S4 A32]))

Trying 46 -> 48:
Failed to match this instruction:
(set (reg:SI 149 [ D.7776 ])
    (and:SI (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_25+0 S4 A32])
        (reg:SI 157)))

Trying 47 -> 48:
Successfully matched this instruction:
(set (reg:SI 149 [ D.7776 ])
    (and:SI (not:SI (reg/v:SI 142 [ itmask ]))
        (reg:SI 147 [ D.7774 ])))
deferring deletion of insn with uid = 47.
modifying insn i3    48 r149:SI=!r142:SI&r147:SI
      REG_DEAD: r142:SI
      REG_DEAD: r147:SI
deferring rescan insn with uid = 48.

Trying 46 -> 48:
Failed to match this instruction:
(set (reg:SI 149 [ D.7776 ])
    (and:SI (not:SI (reg/v:SI 142 [ itmask ]))
        (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_25+0 S4 A32])))

Trying 48 -> 49:
Failed to match this instruction:
(set (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_25+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 142 [ itmask ]))
        (reg:SI 147 [ D.7774 ])))

Trying 46, 48 -> 49:
Failed to match this instruction:
(set (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_25+0 S4 A32])
    (and:SI (not:SI (reg/v:SI 142 [ itmask ]))
        (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_25+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 149 [ D.7776 ])
    (not:SI (reg/v:SI 142 [ itmask ])))
Failed to match this instruction:
(set (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_25+0 S4 A32])
    (and:SI (reg:SI 149 [ D.7776 ])
        (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_25+0 S4 A32])))


USART_ITConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d,1u} r24={3d,3u} r25={1d,10u} r26={1d,9u} r134={3d,4u} r138={1d,2u} r142={1d,2u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,3u} r151={1d,2u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 99{29d,69u,1e} in 21{21 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 142 150 151 152 153 154 155 156
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 142 150 151 152 153 154 155 156
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 (set (reg/v/f:SI 150 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1232 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 151 [ USART_IT ])
        (reg:SI 1 r1 [ USART_IT ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1232 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_IT ])
        (nil)))

(insn 4 3 5 2 (set (reg/v:SI 152 [ NewState ])
        (reg:SI 2 r2 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1232 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ NewState ])
        (nil)))

(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 5 10 2 NOTE_INSN_DELETED)

(note 10 9 11 2 NOTE_INSN_DELETED)

(insn 11 10 12 2 (set (reg/v:SI 138 [ usartreg ])
        (zero_extract:SI (reg/v:SI 151 [ USART_IT ])
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1249 131 {extzv_t2}
     (nil))

(insn 12 11 13 2 (set (reg:SI 155)
        (and:SI (reg/v:SI 151 [ USART_IT ])
            (const_int 31 [0x1f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1252 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 151 [ USART_IT ])
        (nil)))

(insn 13 12 14 2 (set (reg:SI 156)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1253 709 {*thumb2_movsi_insn}
     (nil))

(insn 14 13 15 2 (set (reg/v:SI 142 [ itmask ])
        (ashift:SI (reg:SI 156)
            (reg:SI 155))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1253 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:SI 155)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 155))
                (nil)))))

(insn 15 14 16 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ usartreg ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1255 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 21)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1255 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 21)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 150 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 150 152


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(7){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; live  gen 	 134
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 21 3 (set (reg/v:SI 134 [ usartxbase ])
        (plus:SI (reg/v/f:SI 150 [ USARTx ])
            (const_int 12 [0xc]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1257 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 150 [ USARTx ])
        (nil)))
;; End of basic block 3 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 150 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc]
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 150 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 21 18 22 4 81 "" [1 uses])

(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ usartreg ])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1259 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 138 [ usartreg ])
        (nil)))

(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1259 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 29)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  6 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; live  gen 	 134
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 29 5 (set (reg/v:SI 134 [ usartxbase ])
        (plus:SI (reg/v/f:SI 150 [ USARTx ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1261 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 150 [ USARTx ])
        (nil)))
;; End of basic block 5 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(7){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; live  gen 	 134
;; live  kill	

;; Pred edge  4 [72.0%] 
(code_label 29 26 30 6 83 "" [1 uses])

(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 32 6 (set (reg/v:SI 134 [ usartxbase ])
        (plus:SI (reg/v/f:SI 150 [ USARTx ])
            (const_int 20 [0x14]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1265 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 150 [ USARTx ])
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(7){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc]
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 32 31 33 7 82 "" [0 uses])

(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 34 33 35 7 NOTE_INSN_DELETED)

(jump_insn 35 34 36 7 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 152 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 43)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1267 748 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg/v:SI 152 [ NewState ])
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 43)
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142


;; Succ edge  8 [39.0%]  (fallthru)
;; Succ edge  9 [61.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(7){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 142
;; lr  def 	 144 145
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; live  gen 	 144 145
;; live  kill	

;; Pred edge  7 [39.0%]  (fallthru)
(note 36 35 38 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 38 36 39 8 (set (reg:SI 144 [ D.7771 ])
        (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_21+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1269 709 {*thumb2_movsi_insn}
     (nil))

(insn 39 38 40 8 (set (reg:SI 145 [ D.7772 ])
        (ior:SI (reg:SI 144 [ D.7771 ])
            (reg/v:SI 142 [ itmask ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1269 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ D.7771 ])
        (expr_list:REG_DEAD (reg/v:SI 142 [ itmask ])
            (nil))))

(insn 40 39 43 8 (set (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_21+0 S4 A32])
        (reg:SI 145 [ D.7772 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1269 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ D.7772 ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ usartxbase ])
            (nil))))
;; End of basic block 8 -> ( 10)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u52(7){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 142
;; lr  def 	 147 149 157
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; live  gen 	 147 149 157
;; live  kill	

;; Pred edge  7 [61.0%] 
(code_label 43 40 44 9 84 "" [1 uses])

(note 44 43 46 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 46 44 47 9 (set (reg:SI 147 [ D.7774 ])
        (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_25+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1273 709 {*thumb2_movsi_insn}
     (nil))

(note 47 46 48 9 NOTE_INSN_DELETED)

(insn 48 47 49 9 (set (reg:SI 149 [ D.7776 ])
        (and:SI (not:SI (reg/v:SI 142 [ itmask ]))
            (reg:SI 147 [ D.7774 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1273 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 142 [ itmask ])
        (expr_list:REG_DEAD (reg:SI 147 [ D.7774 ])
            (nil))))

(insn 49 48 52 9 (set (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_25+0 S4 A32])
        (reg:SI 149 [ D.7776 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1273 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ D.7776 ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ usartxbase ])
            (nil))))
;; End of basic block 9 -> ( 10)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u62(7){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 52 49 53 10 80 "" [0 uses])

(note 53 52 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 10 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 9.
deleting insn with uid = 10.
deleting insn with uid = 34.
deleting insn with uid = 47.
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 35.
deleting insn with uid = 35.
rescanning insn with uid = 48.
deleting insn with uid = 48.
ending the processing of deferred insns

;; Function USART_GetFlagStatus (USART_GetFlagStatus)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 12
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 8
insn_cost 13: 4
insn_cost 14: 4
insn_cost 19: 4
insn_cost 22: 0

Trying 2 -> 7:
Failed to match this instruction:
(set (reg:HI 140 [ USARTx_3(D)->SR ])
    (mem/s/v:HI (reg:SI 0 r0 [ USARTx ]) [5 USARTx_3(D)->SR+0 S2 A16]))

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:SI 134 [ D.7749 ])
    (zero_extend:SI (mem/s/v:HI (reg/v/f:SI 138 [ USARTx ]) [5 USARTx_3(D)->SR+0 S2 A16])))

Trying 2, 7 -> 8:
Failed to match this instruction:
(set (reg:SI 134 [ D.7749 ])
    (zero_extend:SI (mem/s/v:HI (reg:SI 0 r0 [ USARTx ]) [5 USARTx_3(D)->SR+0 S2 A16])))
Failed to match this instruction:
(set (reg:HI 140 [ USARTx_3(D)->SR ])
    (mem/s/v:HI (reg:SI 0 r0 [ USARTx ]) [5 USARTx_3(D)->SR+0 S2 A16]))

Trying 3 -> 9:
Successfully matched this instruction:
(set (reg:SI 142)
    (and:SI (reg:SI 1 r1 [ USART_FLAG ])
        (reg:SI 134 [ D.7749 ])))
deferring deletion of insn with uid = 3.
modifying insn i3     9 r142:SI=r1:SI&r134:SI
      REG_DEAD: r1:SI
      REG_DEAD: r134:SI
deferring rescan insn with uid = 9.

Trying 8 -> 9:
Successfully matched this instruction:
(set (reg:SI 142)
    (and:SI (reg:SI 1 r1 [ USART_FLAG ])
        (subreg:SI (reg:HI 140 [ USARTx_3(D)->SR ]) 0)))
deferring deletion of insn with uid = 8.
modifying insn i3     9 r142:SI=r1:SI&r140:HI#0
      REG_DEAD: r140:HI
      REG_DEAD: r1:SI
deferring rescan insn with uid = 9.

Trying 7 -> 9:

Trying 2, 7 -> 9:

Trying 9 -> 10:
Successfully matched this instruction:
(set (reg:SI 143)
    (and:SI (reg:SI 1 r1 [ USART_FLAG ])
        (subreg:SI (reg:HI 140 [ USARTx_3(D)->SR ]) 0)))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r143:SI=r1:SI&r140:HI#0
      REG_DEAD: r1:SI
      REG_DEAD: r140:HI
deferring rescan insn with uid = 10.

Trying 7 -> 10:

Trying 2, 7 -> 10:

Trying 10 -> 11:
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg:SI 1 r1 [ USART_FLAG ])
            (subreg:SI (reg:HI 140 [ USARTx_3(D)->SR ]) 0))
        (const_int 0 [0])))
Successfully matched this instruction:
(set (reg:SI 144)
    (ne:SI (reg:CC_NOOV 24 cc)
        (const_int 0 [0])))
deferring deletion of insn with uid = 10.
modifying other_insn    12 r144:SI=cc:CC_NOOV!=0
      REG_DEAD: cc:CC
deferring rescan insn with uid = 12.
modifying insn i3    11 {cc:CC_NOOV=cmp(r1:SI&r140:HI#0,0);clobber scratch;}
      REG_DEAD: r140:HI
      REG_DEAD: r1:SI
deferring rescan insn with uid = 11.

Trying 7 -> 11:

Trying 2, 7 -> 11:

Trying 11 -> 12:
Failed to match this instruction:
(set (reg:SI 144)
    (ne:SI (and:SI (reg:SI 1 r1 [ USART_FLAG ])
            (subreg:SI (reg:HI 140 [ USARTx_3(D)->SR ]) 0))
        (const_int 0 [0])))

Trying 7, 11 -> 12:

Trying 2, 7, 11 -> 12:

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:QI 141)
    (ne:QI (reg:CC_NOOV 24 cc)
        (const_int 0 [0])))

Trying 11, 12 -> 13:
Failed to match this instruction:
(set (reg:QI 141)
    (ne:QI (and:SI (reg:SI 1 r1 [ USART_FLAG ])
            (subreg:SI (reg:HI 140 [ USARTx_3(D)->SR ]) 0))
        (const_int 0 [0])))
Successfully matched this instruction:
(set (reg:SI 144)
    (and:SI (reg:SI 1 r1 [ USART_FLAG ])
        (subreg:SI (reg:HI 140 [ USARTx_3(D)->SR ]) 0)))
Failed to match this instruction:
(set (reg:QI 141)
    (ne:QI (reg:SI 144)
        (const_int 0 [0])))

Trying 7, 11, 12 -> 13:

Trying 13 -> 14:
Successfully matched this instruction:
(set (reg:SI 145)
    (reg:SI 144))
deferring deletion of insn with uid = 13.
modifying insn i3    14 r145:SI=r144:SI
      REG_DEAD: r144:SI
deferring rescan insn with uid = 14.

Trying 12 -> 14:
Successfully matched this instruction:
(set (reg:SI 145)
    (ne:SI (reg:CC_NOOV 24 cc)
        (const_int 0 [0])))
deferring deletion of insn with uid = 12.
modifying insn i3    14 r145:SI=cc:CC_NOOV!=0
      REG_DEAD: cc:CC
deferring rescan insn with uid = 14.

Trying 11 -> 14:
Failed to match this instruction:
(set (reg:SI 145)
    (ne:SI (and:SI (reg:SI 1 r1 [ USART_FLAG ])
            (subreg:SI (reg:HI 140 [ USARTx_3(D)->SR ]) 0))
        (const_int 0 [0])))

Trying 7, 11 -> 14:

Trying 2, 7, 11 -> 14:

Trying 14 -> 19:
Successfully matched this instruction:
(set (reg/i:SI 0 r0)
    (ne:SI (reg:CC_NOOV 24 cc)
        (const_int 0 [0])))
deferring deletion of insn with uid = 14.
modifying insn i3    19 r0:SI=cc:CC_NOOV!=0
      REG_DEAD: cc:CC
deferring rescan insn with uid = 19.

Trying 11 -> 19:
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (ne:SI (and:SI (reg:SI 1 r1 [ USART_FLAG ])
            (subreg:SI (reg:HI 140 [ USARTx_3(D)->SR ]) 0))
        (const_int 0 [0])))

Trying 7, 11 -> 19:

Trying 2, 7, 11 -> 19:

Trying 19 -> 22:
Failed to match this instruction:
(parallel [
        (use (ne:SI (reg:CC_NOOV 24 cc)
                (const_int 0 [0])))
        (set (reg/i:SI 0 r0)
            (ne:SI (reg:CC_NOOV 24 cc)
                (const_int 0 [0])))
    ])
Failed to match this instruction:
(parallel [
        (use (ne:SI (reg:CC_NOOV 24 cc)
                (const_int 0 [0])))
        (set (reg/i:SI 0 r0)
            (ne:SI (reg:CC_NOOV 24 cc)
                (const_int 0 [0])))
    ])

Trying 11, 19 -> 22:
Failed to match this instruction:
(parallel [
        (use (ne:SI (and:SI (reg:SI 1 r1 [ USART_FLAG ])
                    (subreg:SI (reg:HI 140 [ USARTx_3(D)->SR ]) 0))
                (const_int 0 [0])))
        (set (reg/i:SI 0 r0)
            (ne:SI (and:SI (reg:SI 1 r1 [ USART_FLAG ])
                    (subreg:SI (reg:HI 140 [ USARTx_3(D)->SR ]) 0))
                (const_int 0 [0])))
    ])
Failed to match this instruction:
(parallel [
        (use (ne:SI (and:SI (reg:SI 1 r1 [ USART_FLAG ])
                    (subreg:SI (reg:HI 140 [ USARTx_3(D)->SR ]) 0))
                (const_int 0 [0])))
        (set (reg/i:SI 0 r0)
            (ne:SI (and:SI (reg:SI 1 r1 [ USART_FLAG ])
                    (subreg:SI (reg:HI 140 [ USARTx_3(D)->SR ]) 0))
                (const_int 0 [0])))
    ])

Trying 7, 11, 19 -> 22:


USART_GetFlagStatus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r24={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 42{20d,22u,0e} in 5{5 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 24 [cc] 134 138 139 140 141 142 143 144 145
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 134 138 139 140 141 142 143 144 145
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1296 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:HI 140 [ USARTx_3(D)->SR ])
        (mem/s/v:HI (reg/v/f:SI 138 [ USARTx ]) [5 USARTx_3(D)->SR+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1308 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (nil)))

(note 8 7 9 2 NOTE_INSN_DELETED)

(note 9 8 10 2 NOTE_INSN_DELETED)

(note 10 9 11 2 NOTE_INSN_DELETED)

(insn 11 10 12 2 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 1 r1 [ USART_FLAG ])
                        (subreg:SI (reg:HI 140 [ USARTx_3(D)->SR ]) 0))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1310 72 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_3(D)->SR ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_FLAG ])
            (nil))))

(note 12 11 13 2 NOTE_INSN_DELETED)

(note 13 12 14 2 NOTE_INSN_DELETED)

(note 14 13 19 2 NOTE_INSN_DELETED)

(insn 19 14 22 2 (set (reg/i:SI 0 r0)
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1317 713 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 22 19 0 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1317 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 10.
deleting insn with uid = 12.
deleting insn with uid = 13.
deleting insn with uid = 14.
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 19.
deleting insn with uid = 19.
ending the processing of deferred insns

;; Function USART_ClearFlag (USART_ClearFlag)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 10: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:SI 137)
    (not:SI (reg:SI 1 r1 [ USART_FLAG ])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 r137:SI=!r1:SI
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Failed to match this instruction:
(set (reg:SI 134 [ D.7746 ])
    (zero_extend:SI (subreg:HI (not:SI (reg:SI 1 r1 [ USART_FLAG ])) 0)))

Trying 2 -> 10:
Failed to match this instruction:
(set (mem/s/v:HI (reg:SI 0 r0 [ USARTx ]) [5 USARTx_5(D)->SR+0 S2 A16])
    (subreg:HI (reg:SI 134 [ D.7746 ]) 0))

Trying 8 -> 10:
Failed to match this instruction:
(set (mem/s/v:HI (reg/v/f:SI 135 [ USARTx ]) [5 USARTx_5(D)->SR+0 S2 A16])
    (subreg:HI (reg:SI 137) 0))

Trying 7, 8 -> 10:
Failed to match this instruction:
(set (mem/s/v:HI (reg/v/f:SI 135 [ USARTx ]) [5 USARTx_5(D)->SR+0 S2 A16])
    (subreg:HI (not:SI (reg:SI 1 r1 [ USART_FLAG ])) 0))
Successfully matched this instruction:
(set (reg:SI 134 [ D.7746 ])
    (not:SI (reg:SI 1 r1 [ USART_FLAG ])))
Failed to match this instruction:
(set (mem/s/v:HI (reg/v/f:SI 135 [ USARTx ]) [5 USARTx_5(D)->SR+0 S2 A16])
    (subreg:HI (reg:SI 134 [ D.7746 ]) 0))

Trying 8, 2 -> 10:
Failed to match this instruction:
(set (mem/s/v:HI (reg:SI 0 r0 [ USARTx ]) [5 USARTx_5(D)->SR+0 S2 A16])
    (subreg:HI (reg:SI 137) 0))


USART_ClearFlag

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} 
;;    total ref usage 27{13d,14u,0e} in 4{4 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 135 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1345 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:SI 137)
        (not:SI (reg:SI 1 r1 [ USART_FLAG ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1356 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_FLAG ])
        (nil)))

(insn 8 7 10 2 (set (reg:SI 134 [ D.7746 ])
        (zero_extend:SI (subreg:HI (reg:SI 137) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1356 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(insn 10 8 0 2 (set (mem/s/v:HI (reg/v/f:SI 135 [ USARTx ]) [5 USARTx_5(D)->SR+0 S2 A16])
        (subreg/s/u:HI (reg:SI 134 [ D.7746 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1356 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7746 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
rescanning insn with uid = 7.
deleting insn with uid = 7.
ending the processing of deferred insns

;; Function USART_GetITStatus (USART_GetITStatus)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 0
insn_cost 16: 12
insn_cost 17: 4
insn_cost 18: 4
insn_cost 23: 4
insn_cost 24: 0
insn_cost 26: 12
insn_cost 27: 4
insn_cost 28: 4
insn_cost 33: 12
insn_cost 34: 4
insn_cost 35: 4
insn_cost 38: 4
insn_cost 39: 4
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 12
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 8
insn_cost 47: 4
insn_cost 48: 4
insn_cost 49: 8
insn_cost 51: 4
insn_cost 52: 4
insn_cost 57: 4
insn_cost 60: 0

Trying 3 -> 7:
Failed to match this instruction:
(parallel [
        (set (reg:SI 162 [ USART_IT ])
            (zero_extend:SI (reg:QI 1 r1 [ USART_IT ])))
        (set (reg/v:SI 161 [ USART_IT ])
            (reg:SI 1 r1 [ USART_IT ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 162 [ USART_IT ])
            (zero_extend:SI (reg:QI 1 r1 [ USART_IT ])))
        (set (reg/v:SI 161 [ USART_IT ])
            (reg:SI 1 r1 [ USART_IT ]))
    ])

Trying 7 -> 8:
Successfully matched this instruction:
(set (reg:SI 163)
    (zero_extract:SI (reg/v:SI 161 [ USART_IT ])
        (const_int 3 [0x3])
        (const_int 5 [0x5])))
deferring deletion of insn with uid = 7.
modifying insn i3     8 r163:SI=zero_extract(r161:SI,0x3,0x5)
deferring rescan insn with uid = 8.

Trying 3 -> 8:
Failed to match this instruction:
(parallel [
        (set (reg:SI 163)
            (zero_extract:SI (reg:SI 1 r1 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
        (set (reg/v:SI 161 [ USART_IT ])
            (reg:SI 1 r1 [ USART_IT ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 163)
            (zero_extract:SI (reg:SI 1 r1 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
        (set (reg/v:SI 161 [ USART_IT ])
            (reg:SI 1 r1 [ USART_IT ]))
    ])

Trying 8 -> 9:
Successfully matched this instruction:
(set (reg/v:SI 137 [ usartreg ])
    (zero_extract:SI (reg/v:SI 161 [ USART_IT ])
        (const_int 3 [0x3])
        (const_int 5 [0x5])))
deferring deletion of insn with uid = 8.
modifying insn i3     9 r137:SI=zero_extract(r161:SI,0x3,0x5)
deferring rescan insn with uid = 9.

Trying 3 -> 9:
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 137 [ usartreg ])
            (zero_extract:SI (reg:SI 1 r1 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
        (set (reg/v:SI 161 [ USART_IT ])
            (reg:SI 1 r1 [ USART_IT ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 137 [ usartreg ])
            (zero_extract:SI (reg:SI 1 r1 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
        (set (reg/v:SI 161 [ USART_IT ])
            (reg:SI 1 r1 [ USART_IT ]))
    ])

Trying 10 -> 12:
Failed to match this instruction:
(set (reg/v:SI 141 [ itmask ])
    (ashift:SI (reg:SI 164)
        (and:SI (reg/v:SI 161 [ USART_IT ])
            (const_int 31 [0x1f]))))

Trying 11 -> 12:
Failed to match this instruction:
(set (reg/v:SI 141 [ itmask ])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 140 [ itmask.0 ])))

Trying 11, 10 -> 12:
Failed to match this instruction:
(set (reg/v:SI 141 [ itmask ])
    (ashift:SI (const_int 1 [0x1])
        (and:SI (reg/v:SI 161 [ USART_IT ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 164)
    (and:SI (reg/v:SI 161 [ USART_IT ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg/v:SI 141 [ itmask ])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 164)))

Trying 9 -> 13:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (zero_extract:SI (reg/v:SI 161 [ USART_IT ])
                    (const_int 3 [0x3])
                    (const_int 5 [0x5]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 137 [ usartreg ])
            (zero_extract:SI (reg/v:SI 161 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (zero_extract:SI (reg/v:SI 161 [ USART_IT ])
                    (const_int 3 [0x3])
                    (const_int 5 [0x5]))
                (const_int 1 [0x1])))
        (set (reg/v:SI 137 [ usartreg ])
            (zero_extract:SI (reg/v:SI 161 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
    ])

Trying 3, 9 -> 13:

Trying 13 -> 14:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 137 [ usartreg ])
            (const_int 1 [0x1]))
        (label_ref 21)
        (pc)))

Trying 9, 13 -> 14:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (zero_extract:SI (reg/v:SI 161 [ USART_IT ])
                        (const_int 3 [0x3])
                        (const_int 5 [0x5]))
                    (const_int 1 [0x1]))
                (label_ref 21)
                (pc)))
        (set (reg/v:SI 137 [ usartreg ])
            (zero_extract:SI (reg/v:SI 161 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (zero_extract:SI (reg/v:SI 161 [ USART_IT ])
                        (const_int 3 [0x3])
                        (const_int 5 [0x5]))
                    (const_int 1 [0x1]))
                (label_ref 21)
                (pc)))
        (set (reg/v:SI 137 [ usartreg ])
            (zero_extract:SI (reg/v:SI 161 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 137 [ usartreg ])
    (zero_extract:SI (reg/v:SI 161 [ USART_IT ])
        (const_int 3 [0x3])
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (reg/v:SI 161 [ USART_IT ])
                (const_int 3 [0x3])
                (const_int 5 [0x5]))
            (const_int 1 [0x1]))
        (label_ref 21)
        (pc)))

Trying 16 -> 17:
Failed to match this instruction:
(set (reg:SI 142 [ D.7720 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_15(D)->CR1+0 S2 A16])))

Trying 17 -> 18:
Failed to match this instruction:
(set (reg/v:SI 134 [ itmask ])
    (zero_extend:SI (subreg:HI (and:SI (reg/v:SI 141 [ itmask ])
                (subreg:SI (reg:HI 165 [ USARTx_15(D)->CR1 ]) 0)) 0)))

Trying 16, 17 -> 18:

Trying 23 -> 24:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 137 [ usartreg ])
            (const_int 2 [0x2]))
        (label_ref 31)
        (pc)))

Trying 26 -> 27:
Failed to match this instruction:
(set (reg:SI 144 [ D.7725 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_15(D)->CR2+0 S2 A16])))

Trying 27 -> 28:
Failed to match this instruction:
(set (reg/v:SI 134 [ itmask ])
    (zero_extend:SI (subreg:HI (and:SI (reg/v:SI 141 [ itmask ])
                (subreg:SI (reg:HI 166 [ USARTx_15(D)->CR2 ]) 0)) 0)))

Trying 26, 27 -> 28:

Trying 33 -> 34:
Failed to match this instruction:
(set (reg:SI 146 [ D.7728 ])
    (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_15(D)->CR3+0 S2 A16])))

Trying 34 -> 35:
Failed to match this instruction:
(set (reg/v:SI 134 [ itmask ])
    (zero_extend:SI (subreg:HI (and:SI (reg/v:SI 141 [ itmask ])
                (subreg:SI (reg:HI 167 [ USARTx_15(D)->CR3 ]) 0)) 0)))

Trying 33, 34 -> 35:

Trying 38 -> 39:
Successfully matched this instruction:
(set (reg:SI 150 [ bitpos.1 ])
    (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 38.
modifying insn i3    39 r150:SI=r161:SI 0>>0x8
      REG_DEAD: r161:SI
deferring rescan insn with uid = 39.

Trying 39 -> 41:
Failed to match this instruction:
(set (reg/v:SI 151 [ bitpos ])
    (ashift:SI (reg:SI 169)
        (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
            (const_int 8 [0x8]))))

Trying 40 -> 41:
Failed to match this instruction:
(set (reg/v:SI 151 [ bitpos ])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 150 [ bitpos.1 ])))

Trying 40, 39 -> 41:
Failed to match this instruction:
(set (reg/v:SI 151 [ bitpos ])
    (ashift:SI (const_int 1 [0x1])
        (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
            (const_int 8 [0x8]))))
Successfully matched this instruction:
(set (reg:SI 169)
    (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg/v:SI 151 [ bitpos ])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 169)))

Trying 42 -> 43:
Failed to match this instruction:
(set (reg:SI 152 [ D.7732 ])
    (zero_extend:SI (mem/s/v:HI (reg/v/f:SI 160 [ USARTx ]) [5 USARTx_15(D)->SR+0 S2 A16])))

Trying 44 -> 45:
Successfully matched this instruction:
(set (reg:SI 173)
    (ne:SI (reg/v:SI 134 [ itmask ])
        (const_int 0 [0])))
deferring deletion of insn with uid = 44.
modifying insn i3    45 {r173:SI=r134:SI!=0;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r134:SI
deferring rescan insn with uid = 45.

Trying 41 -> 47:
Failed to match this instruction:
(set (reg:SI 174)
    (and:SI (ashift:SI (reg:SI 169)
            (reg:SI 150 [ bitpos.1 ]))
        (reg:SI 152 [ D.7732 ])))

Trying 43 -> 47:
Failed to match this instruction:
(set (reg:SI 174)
    (zero_extend:SI (subreg:HI (and:SI (reg/v:SI 151 [ bitpos ])
                (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)))

Trying 39, 41 -> 47:
Failed to match this instruction:
(set (reg:SI 174)
    (and:SI (ashift:SI (reg:SI 169)
            (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
                (const_int 8 [0x8])))
        (reg:SI 152 [ D.7732 ])))
Successfully matched this instruction:
(set (reg/v:SI 151 [ bitpos ])
    (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 174)
    (and:SI (ashift:SI (reg:SI 169)
            (reg/v:SI 151 [ bitpos ]))
        (reg:SI 152 [ D.7732 ])))

Trying 40, 41 -> 47:
Failed to match this instruction:
(set (reg:SI 174)
    (and:SI (ashift:SI (const_int 1 [0x1])
            (reg:SI 150 [ bitpos.1 ]))
        (reg:SI 152 [ D.7732 ])))
Failed to match this instruction:
(set (reg/v:SI 151 [ bitpos ])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 150 [ bitpos.1 ])))

Trying 42, 43 -> 47:

Trying 43, 41 -> 47:
Failed to match this instruction:
(set (reg:SI 174)
    (zero_extend:SI (subreg:HI (and:SI (ashift:SI (reg:SI 169)
                    (reg:SI 150 [ bitpos.1 ]))
                (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)))
Successfully matched this instruction:
(set (reg:SI 152 [ D.7732 ])
    (ashift:SI (reg:SI 169)
        (reg:SI 150 [ bitpos.1 ])))
Failed to match this instruction:
(set (reg:SI 174)
    (zero_extend:SI (subreg:HI (and:SI (reg:SI 152 [ D.7732 ])
                (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)))

Trying 40, 39, 41 -> 47:
Failed to match this instruction:
(set (reg:SI 174)
    (and:SI (ashift:SI (const_int 1 [0x1])
            (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
                (const_int 8 [0x8])))
        (reg:SI 152 [ D.7732 ])))
Successfully matched this instruction:
(set (reg/v:SI 151 [ bitpos ])
    (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 174)
    (and:SI (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 151 [ bitpos ]))
        (reg:SI 152 [ D.7732 ])))

Trying 40, 43, 41 -> 47:
Failed to match this instruction:
(set (reg:SI 174)
    (zero_extend:SI (subreg:HI (and:SI (ashift:SI (const_int 1 [0x1])
                    (reg:SI 150 [ bitpos.1 ]))
                (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)))
Failed to match this instruction:
(set (reg:SI 152 [ D.7732 ])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 150 [ bitpos.1 ])))

Trying 41 -> 47:
Failed to match this instruction:
(set (reg:SI 174)
    (and:SI (ashift:SI (const_int 1 [0x1])
            (reg:SI 150 [ bitpos.1 ]))
        (reg:SI 152 [ D.7732 ])))

Trying 47 -> 48:
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg/v:SI 151 [ bitpos ])
            (reg:SI 152 [ D.7732 ]))
        (const_int 0 [0])))
Successfully matched this instruction:
(set (reg:SI 176)
    (ne:SI (reg:CC_NOOV 24 cc)
        (const_int 0 [0])))
deferring deletion of insn with uid = 47.
modifying other_insn    49 r176:SI=cc:CC_NOOV!=0
      REG_DEAD: cc:CC
deferring rescan insn with uid = 49.
modifying insn i3    48 {cc:CC_NOOV=cmp(r151:SI&r152:SI,0);clobber scratch;}
      REG_DEAD: r151:SI
      REG_DEAD: r152:SI
deferring rescan insn with uid = 48.

Trying 43 -> 48:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (subreg:HI (and:SI (reg/v:SI 151 [ bitpos ])
                        (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)
                (const_int 0 [0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:HI (and:SI (reg/v:SI 151 [ bitpos ])
                (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)
        (const_int 0 [0])))

Trying 41 -> 48:
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (ashift:SI (reg:SI 169)
                        (reg:SI 150 [ bitpos.1 ]))
                    (reg:SI 152 [ D.7732 ]))
                (const_int 0 [0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (ashift:SI (reg:SI 169)
                (reg:SI 150 [ bitpos.1 ]))
            (reg:SI 152 [ D.7732 ]))
        (const_int 0 [0])))

Trying 42, 43 -> 48:
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (zero_extend:SI (mem/s/v:HI (reg/v/f:SI 160 [ USARTx ]) [5 USARTx_15(D)->SR+0 S2 A16]))
                    (reg/v:SI 151 [ bitpos ]))
                (const_int 0 [0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (zero_extend:SI (mem/s/v:HI (reg/v/f:SI 160 [ USARTx ]) [5 USARTx_15(D)->SR+0 S2 A16]))
            (reg/v:SI 151 [ bitpos ]))
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:SI 152 [ D.7732 ])
    (and:SI (zero_extend:SI (mem/s/v:HI (reg/v/f:SI 160 [ USARTx ]) [5 USARTx_15(D)->SR+0 S2 A16]))
        (reg/v:SI 151 [ bitpos ])))

Trying 39, 41 -> 48:
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (ashift:SI (reg:SI 169)
                        (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
                            (const_int 8 [0x8])))
                    (reg:SI 152 [ D.7732 ]))
                (const_int 0 [0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (ashift:SI (reg:SI 169)
                (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
                    (const_int 8 [0x8])))
            (reg:SI 152 [ D.7732 ]))
        (const_int 0 [0])))

Trying 40, 41 -> 48:
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (reg:SI 152 [ D.7732 ])
                    (const_int 1 [0x1])
                    (reg:SI 150 [ bitpos.1 ]))
                (const_int 0 [0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 152 [ D.7732 ])
            (const_int 1 [0x1])
            (reg:SI 150 [ bitpos.1 ]))
        (const_int 0 [0])))

Trying 41, 43 -> 48:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (subreg:HI (and:SI (ashift:SI (reg:SI 169)
                            (reg:SI 150 [ bitpos.1 ]))
                        (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)
                (const_int 0 [0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:HI (and:SI (ashift:SI (reg:SI 169)
                    (reg:SI 150 [ bitpos.1 ]))
                (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)
        (const_int 0 [0])))
Successfully matched this instruction:
(set (reg:SI 152 [ D.7732 ])
    (ashift:SI (reg:SI 169)
        (reg:SI 150 [ bitpos.1 ])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:HI (and:SI (reg:SI 152 [ D.7732 ])
                (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)
        (const_int 0 [0])))

Trying 39, 41, 43 -> 48:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (subreg:HI (and:SI (ashift:SI (reg:SI 169)
                            (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
                                (const_int 8 [0x8])))
                        (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)
                (const_int 0 [0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:HI (and:SI (ashift:SI (reg:SI 169)
                    (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
                        (const_int 8 [0x8])))
                (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)
        (const_int 0 [0])))
Successfully matched this instruction:
(set (reg:SI 152 [ D.7732 ])
    (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:HI (and:SI (ashift:SI (reg:SI 169)
                    (reg:SI 152 [ D.7732 ]))
                (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)
        (const_int 0 [0])))

Trying 40, 41, 43 -> 48:
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (subreg:HI (and:SI (ashift:SI (const_int 1 [0x1])
                            (reg:SI 150 [ bitpos.1 ]))
                        (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)
                (const_int 0 [0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:HI (and:SI (ashift:SI (const_int 1 [0x1])
                    (reg:SI 150 [ bitpos.1 ]))
                (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:SI 152 [ D.7732 ])
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 150 [ bitpos.1 ])))

Trying 40, 39, 41 -> 48:
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (reg:SI 152 [ D.7732 ])
                    (const_int 1 [0x1])
                    (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
                        (const_int 8 [0x8])))
                (const_int 0 [0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 152 [ D.7732 ])
            (const_int 1 [0x1])
            (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
                (const_int 8 [0x8])))
        (const_int 0 [0])))
Successfully matched this instruction:
(set (reg/v:SI 151 [ bitpos ])
    (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 152 [ D.7732 ])
            (const_int 1 [0x1])
            (reg/v:SI 151 [ bitpos ]))
        (const_int 0 [0])))

Trying 41 -> 48:
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (reg:SI 152 [ D.7732 ])
                    (const_int 1 [0x1])
                    (reg:SI 150 [ bitpos.1 ]))
                (const_int 0 [0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 152 [ D.7732 ])
            (const_int 1 [0x1])
            (reg:SI 150 [ bitpos.1 ]))
        (const_int 0 [0])))

Trying 48 -> 49:
Failed to match this instruction:
(set (reg:SI 176)
    (ne:SI (and:SI (reg/v:SI 151 [ bitpos ])
            (reg:SI 152 [ D.7732 ]))
        (const_int 0 [0])))

Trying 43, 48 -> 49:
Failed to match this instruction:
(set (reg:SI 176)
    (ne:SI (subreg:HI (and:SI (reg/v:SI 151 [ bitpos ])
                (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)
        (const_int 0 [0])))

Trying 41, 48 -> 49:
Failed to match this instruction:
(set (reg:SI 176)
    (ne:SI (and:SI (ashift:SI (reg:SI 169)
                (reg:SI 150 [ bitpos.1 ]))
            (reg:SI 152 [ D.7732 ]))
        (const_int 0 [0])))

Trying 42, 43, 48 -> 49:

Trying 41, 43, 48 -> 49:
Failed to match this instruction:
(set (reg:SI 176)
    (ne:SI (subreg:HI (and:SI (ashift:SI (reg:SI 169)
                    (reg:SI 150 [ bitpos.1 ]))
                (subreg:SI (reg:HI 170 [ USARTx_15(D)->SR ]) 0)) 0)
        (const_int 0 [0])))

Trying 39, 41, 48 -> 49:
Failed to match this instruction:
(set (reg:SI 176)
    (ne:SI (and:SI (ashift:SI (reg:SI 169)
                (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
                    (const_int 8 [0x8])))
            (reg:SI 152 [ D.7732 ]))
        (const_int 0 [0])))

Trying 40, 41, 48 -> 49:
Failed to match this instruction:
(set (reg:SI 176)
    (zero_extract:SI (reg:SI 152 [ D.7732 ])
        (const_int 1 [0x1])
        (reg:SI 150 [ bitpos.1 ])))

Trying 45 -> 51:
Successfully matched this instruction:
(set (reg:SI 177)
    (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
            (const_int 0 [0]))
        (reg:SI 176)))
deferring deletion of insn with uid = 45.
modifying insn i3    51 {r177:SI=r134:SI!=0&r176:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r134:SI
      REG_DEAD: r176:SI
deferring rescan insn with uid = 51.

Trying 49 -> 51:
Failed to match this instruction:
(parallel [
        (set (reg:SI 177)
            (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (ne:SI (reg:CC_NOOV 24 cc)
                    (const_int 0 [0]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 177)
    (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
            (const_int 0 [0]))
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))))

Trying 48, 49 -> 51:

Trying 43, 48, 49 -> 51:

Trying 41, 48, 49 -> 51:

Trying 51 -> 52:
Successfully matched this instruction:
(set (reg:SI 178)
    (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
            (const_int 0 [0]))
        (reg:SI 176)))
deferring deletion of insn with uid = 51.
modifying insn i3    52 {r178:SI=r134:SI!=0&r176:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r176:SI
      REG_DEAD: r134:SI
deferring rescan insn with uid = 52.

Trying 49 -> 52:
Failed to match this instruction:
(parallel [
        (set (reg:SI 178)
            (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (ne:SI (reg:CC_NOOV 24 cc)
                    (const_int 0 [0]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 178)
    (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
            (const_int 0 [0]))
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))))

Trying 48, 49 -> 52:

Trying 43, 48, 49 -> 52:

Trying 41, 48, 49 -> 52:

Trying 52 -> 57:
Successfully matched this instruction:
(parallel [
        (set (reg/i:SI 0 r0)
            (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (reg:SI 176)))
        (clobber (reg:CC 24 cc))
    ])
deferring deletion of insn with uid = 52.
modifying insn i3    57 {r0:SI=r134:SI!=0&r176:SI;clobber cc:CC;}
      REG_DEAD: r134:SI
      REG_DEAD: r176:SI
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 57.

Trying 49 -> 57:
Failed to match this instruction:
(parallel [
        (set (reg/i:SI 0 r0)
            (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (ne:SI (reg:CC_NOOV 24 cc)
                    (const_int 0 [0]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
            (const_int 0 [0]))
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))))

Trying 48, 49 -> 57:

Trying 43, 48, 49 -> 57:

Trying 41, 48, 49 -> 57:

Trying 57 -> 60:
Failed to match this instruction:
(parallel [
        (use (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (reg:SI 176)))
        (set (reg/i:SI 0 r0)
            (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (reg:SI 176)))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (reg:SI 176)))
        (set (reg/i:SI 0 r0)
            (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (reg:SI 176)))
    ])

Trying 49, 57 -> 60:
Failed to match this instruction:
(parallel [
        (use (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (ne:SI (reg:CC_NOOV 24 cc)
                    (const_int 0 [0]))))
        (set (reg/i:SI 0 r0)
            (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (ne:SI (reg:CC_NOOV 24 cc)
                    (const_int 0 [0]))))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (ne:SI (reg:CC_NOOV 24 cc)
                    (const_int 0 [0]))))
        (set (reg/i:SI 0 r0)
            (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (ne:SI (reg:CC_NOOV 24 cc)
                    (const_int 0 [0]))))
    ])

Trying 48, 49, 57 -> 60:
Failed to match this instruction:
(parallel [
        (use (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (ne:SI (and:SI (reg/v:SI 151 [ bitpos ])
                        (reg:SI 152 [ D.7732 ]))
                    (const_int 0 [0]))))
        (set (reg/i:SI 0 r0)
            (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (ne:SI (and:SI (reg/v:SI 151 [ bitpos ])
                        (reg:SI 152 [ D.7732 ]))
                    (const_int 0 [0]))))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (ne:SI (and:SI (reg/v:SI 151 [ bitpos ])
                        (reg:SI 152 [ D.7732 ]))
                    (const_int 0 [0]))))
        (set (reg/i:SI 0 r0)
            (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                    (const_int 0 [0]))
                (ne:SI (and:SI (reg/v:SI 151 [ bitpos ])
                        (reg:SI 152 [ D.7732 ]))
                    (const_int 0 [0]))))
    ])


USART_GetITStatus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d,1u} r24={4d,4u} r25={1d,7u} r26={1d,6u} r134={3d,1u} r137={1d,2u} r140={1d,1u,1e} r141={1d,3u} r142={1d,1u} r144={1d,1u} r146={1d,1u} r150={1d,1u,1e} r151={1d,1u} r152={1d,1u} r160={1d,4u} r161={1d,3u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} 
;;    total ref usage 114{42d,70u,2e} in 28{28 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 140 141 160 161 162 163 164
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 140 141 160 161 162 163 164
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 160 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1379 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 161 [ USART_IT ])
        (reg:SI 1 r1 [ USART_IT ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1379 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_IT ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(note 8 7 9 2 NOTE_INSN_DELETED)

(insn 9 8 10 2 (set (reg/v:SI 137 [ usartreg ])
        (zero_extract:SI (reg/v:SI 161 [ USART_IT ])
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1393 131 {extzv_t2}
     (nil))

(insn 10 9 11 2 (set (reg:SI 140 [ itmask.0 ])
        (and:SI (reg/v:SI 161 [ USART_IT ])
            (const_int 31 [0x1f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1395 69 {*arm_andsi3_insn}
     (nil))

(insn 11 10 12 2 (set (reg:SI 164)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1396 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 2 (set (reg/v:SI 141 [ itmask ])
        (ashift:SI (reg:SI 164)
            (reg:SI 140 [ itmask.0 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1396 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg:SI 140 [ itmask.0 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 140 [ itmask.0 ]))
                (nil)))))

(insn 13 12 14 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ usartreg ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1398 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 21)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1398 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 21)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 160 161


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 141 160
;; lr  def 	 134 142 165
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; live  gen 	 134 142 165
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 3 (set (reg:HI 165 [ USARTx_15(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_15(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1400 711 {*thumb2_movhi_insn}
     (nil))

(insn 17 16 18 3 (set (reg:SI 142 [ D.7720 ])
        (zero_extend:SI (reg:HI 165 [ USARTx_15(D)->CR1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1400 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 165 [ USARTx_15(D)->CR1 ])
        (nil)))

(insn 18 17 21 3 (set (reg/v:SI 134 [ itmask ])
        (and:SI (reg/v:SI 141 [ itmask ])
            (reg:SI 142 [ D.7720 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1400 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ D.7720 ])
        (expr_list:REG_DEAD (reg/v:SI 141 [ itmask ])
            (nil))))
;; End of basic block 3 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(7){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 160 161
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 21 18 22 4 92 "" [1 uses])

(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ usartreg ])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1402 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 137 [ usartreg ])
        (nil)))

(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1402 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 31)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  6 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(7){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 141 160
;; lr  def 	 134 144 166
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; live  gen 	 134 144 166
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 (set (reg:HI 166 [ USARTx_15(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_15(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1404 711 {*thumb2_movhi_insn}
     (nil))

(insn 27 26 28 5 (set (reg:SI 144 [ D.7725 ])
        (zero_extend:SI (reg:HI 166 [ USARTx_15(D)->CR2 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1404 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 166 [ USARTx_15(D)->CR2 ])
        (nil)))

(insn 28 27 31 5 (set (reg/v:SI 134 [ itmask ])
        (and:SI (reg/v:SI 141 [ itmask ])
            (reg:SI 144 [ D.7725 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1404 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ D.7725 ])
        (expr_list:REG_DEAD (reg/v:SI 141 [ itmask ])
            (nil))))
;; End of basic block 5 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(7){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 141 160
;; lr  def 	 134 146 167
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; live  gen 	 134 146 167
;; live  kill	

;; Pred edge  4 [72.0%] 
(code_label 31 28 32 6 94 "" [1 uses])

(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 6 (set (reg:HI 167 [ USARTx_15(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_15(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1408 711 {*thumb2_movhi_insn}
     (nil))

(insn 34 33 35 6 (set (reg:SI 146 [ D.7728 ])
        (zero_extend:SI (reg:HI 167 [ USARTx_15(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1408 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 167 [ USARTx_15(D)->CR3 ])
        (nil)))

(insn 35 34 36 6 (set (reg/v:SI 134 [ itmask ])
        (and:SI (reg/v:SI 141 [ itmask ])
            (reg:SI 146 [ D.7728 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1408 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ D.7728 ])
        (expr_list:REG_DEAD (reg/v:SI 141 [ itmask ])
            (nil))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(7){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 160 161
;; lr  def 	 0 [r0] 24 [cc] 150 151 152 168 169 170 173 174 176 177 178
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; live  gen 	 0 [r0] 24 [cc] 150 151 152 168 169 170 173 174 176 177 178
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 36 35 37 7 93 "" [0 uses])

(note 37 36 38 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 38 37 39 7 NOTE_INSN_DELETED)

(insn 39 38 40 7 (set (reg:SI 150 [ bitpos.1 ])
        (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
            (const_int 8 [0x8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1411 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 161 [ USART_IT ])
        (nil)))

(insn 40 39 41 7 (set (reg:SI 169)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1412 709 {*thumb2_movsi_insn}
     (nil))

(insn 41 40 42 7 (set (reg/v:SI 151 [ bitpos ])
        (ashift:SI (reg:SI 169)
            (reg:SI 150 [ bitpos.1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1412 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg:SI 150 [ bitpos.1 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 150 [ bitpos.1 ]))
                (nil)))))

(insn 42 41 43 7 (set (reg:HI 170 [ USARTx_15(D)->SR ])
        (mem/s/v:HI (reg/v/f:SI 160 [ USARTx ]) [5 USARTx_15(D)->SR+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1413 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 160 [ USARTx ])
        (nil)))

(insn 43 42 44 7 (set (reg:SI 152 [ D.7732 ])
        (zero_extend:SI (reg:HI 170 [ USARTx_15(D)->SR ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1413 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 170 [ USARTx_15(D)->SR ])
        (nil)))

(note 44 43 45 7 NOTE_INSN_DELETED)

(note 45 44 47 7 NOTE_INSN_DELETED)

(note 47 45 48 7 NOTE_INSN_DELETED)

(insn 48 47 49 7 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 151 [ bitpos ])
                        (reg:SI 152 [ D.7732 ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1414 72 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg/v:SI 151 [ bitpos ])
        (expr_list:REG_DEAD (reg:SI 152 [ D.7732 ])
            (nil))))

(insn 49 48 51 7 (set (reg:SI 176)
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1414 713 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(note 51 49 52 7 NOTE_INSN_DELETED)

(note 52 51 57 7 NOTE_INSN_DELETED)

(insn 57 52 60 7 (parallel [
            (set (reg/i:SI 0 r0)
                (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                        (const_int 0 [0]))
                    (reg:SI 176)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1424 724 {*thumb2_cond_arith}
     (expr_list:REG_DEAD (reg/v:SI 134 [ itmask ])
        (expr_list:REG_DEAD (reg:SI 176)
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 60 57 0 7 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1424 -1
     (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 8.
deleting insn with uid = 38.
deleting insn with uid = 44.
deleting insn with uid = 45.
deleting insn with uid = 47.
deleting insn with uid = 51.
deleting insn with uid = 52.
rescanning insn with uid = 9.
deleting insn with uid = 9.
rescanning insn with uid = 39.
deleting insn with uid = 39.
rescanning insn with uid = 48.
deleting insn with uid = 48.
verify found no changes in insn with uid = 49.
rescanning insn with uid = 57.
deleting insn with uid = 57.
ending the processing of deferred insns

;; Function USART_ClearITPendingBit (USART_ClearITPendingBit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 15: 4

Trying 3 -> 7:
Successfully matched this instruction:
(set (reg:SI 141)
    (lshiftrt:SI (reg:SI 1 r1 [ USART_IT ])
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 3.
modifying insn i3     7 r141:SI=r1:SI 0>>0x8
      REG_DEAD: r1:SI
deferring rescan insn with uid = 7.

Trying 7 -> 8:
Successfully matched this instruction:
(set (reg:SI 142)
    (lshiftrt:SI (reg:SI 1 r1 [ USART_IT ])
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 7.
modifying insn i3     8 r142:SI=r1:SI 0>>0x8
      REG_DEAD: r1:SI
deferring rescan insn with uid = 8.

Trying 8 -> 10:
Failed to match this instruction:
(set (reg:SI 143)
    (ashift:SI (reg:SI 144)
        (lshiftrt:SI (reg:SI 1 r1 [ USART_IT ])
            (const_int 8 [0x8]))))

Trying 9 -> 10:
Failed to match this instruction:
(set (reg:SI 143)
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 142)))

Trying 9, 8 -> 10:
Failed to match this instruction:
(set (reg:SI 143)
    (ashift:SI (const_int 1 [0x1])
        (lshiftrt:SI (reg:SI 1 r1 [ USART_IT ])
            (const_int 8 [0x8]))))
Successfully matched this instruction:
(set (reg:SI 144)
    (lshiftrt:SI (reg:SI 1 r1 [ USART_IT ])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 143)
    (ashift:SI (const_int 1 [0x1])
        (reg:SI 144)))

Trying 10 -> 12:
Failed to match this instruction:
(set (reg:SI 146)
    (not:SI (ashift:SI (reg:SI 144)
            (reg:SI 142))))

Trying 8, 10 -> 12:
Failed to match this instruction:
(set (reg:SI 146)
    (not:SI (ashift:SI (reg:SI 144)
            (lshiftrt:SI (reg:SI 1 r1 [ USART_IT ])
                (const_int 8 [0x8])))))
Successfully matched this instruction:
(set (reg:SI 143)
    (lshiftrt:SI (reg:SI 1 r1 [ USART_IT ])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 146)
    (not:SI (ashift:SI (reg:SI 144)
            (reg:SI 143))))

Trying 9, 10 -> 12:
Failed to match this instruction:
(set (reg:SI 146)
    (rotate:SI (const_int -2 [0xfffffffffffffffe])
        (reg:SI 142)))
Successfully matched this instruction:
(set (reg:SI 143)
    (const_int -2 [0xfffffffffffffffe]))
Failed to match this instruction:
(set (reg:SI 146)
    (rotate:SI (reg:SI 143)
        (reg:SI 142)))

Trying 9, 8, 10 -> 12:
Failed to match this instruction:
(set (reg:SI 146)
    (rotate:SI (const_int -2 [0xfffffffffffffffe])
        (lshiftrt:SI (reg:SI 1 r1 [ USART_IT ])
            (const_int 8 [0x8]))))
Successfully matched this instruction:
(set (reg:SI 143)
    (lshiftrt:SI (reg:SI 1 r1 [ USART_IT ])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 146)
    (rotate:SI (const_int -2 [0xfffffffffffffffe])
        (reg:SI 143)))

Trying 10 -> 12:
Failed to match this instruction:
(set (reg:SI 146)
    (rotate:SI (const_int -2 [0xfffffffffffffffe])
        (reg:SI 142)))

Trying 12 -> 13:
Failed to match this instruction:
(set (reg:SI 138 [ D.7711 ])
    (zero_extend:SI (subreg:HI (not:SI (reg:SI 143)) 0)))

Trying 10, 12 -> 13:
Failed to match this instruction:
(set (reg:SI 138 [ D.7711 ])
    (zero_extend:SI (subreg:HI (not:SI (ashift:SI (reg:SI 144)
                    (reg:SI 142))) 0)))
Successfully matched this instruction:
(set (reg:SI 146)
    (ashift:SI (reg:SI 144)
        (reg:SI 142)))
Failed to match this instruction:
(set (reg:SI 138 [ D.7711 ])
    (zero_extend:SI (subreg:HI (not:SI (reg:SI 146)) 0)))

Trying 9, 10, 12 -> 13:
Failed to match this instruction:
(set (reg:SI 138 [ D.7711 ])
    (zero_extend:SI (subreg:HI (rotate:SI (const_int -2 [0xfffffffffffffffe])
                (reg:SI 142)) 0)))
Failed to match this instruction:
(set (reg:SI 146)
    (rotate:SI (const_int -2 [0xfffffffffffffffe])
        (reg:SI 142)))

Trying 2 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (reg:SI 0 r0 [ USARTx ]) [5 USARTx_9(D)->SR+0 S2 A16])
    (subreg:HI (reg:SI 138 [ D.7711 ]) 0))

Trying 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (reg/v/f:SI 139 [ USARTx ]) [5 USARTx_9(D)->SR+0 S2 A16])
    (subreg:HI (reg:SI 146) 0))

Trying 12, 13 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (reg/v/f:SI 139 [ USARTx ]) [5 USARTx_9(D)->SR+0 S2 A16])
    (subreg:HI (not:SI (reg:SI 143)) 0))
Successfully matched this instruction:
(set (reg:SI 138 [ D.7711 ])
    (not:SI (reg:SI 143)))
Failed to match this instruction:
(set (mem/s/v:HI (reg/v/f:SI 139 [ USARTx ]) [5 USARTx_9(D)->SR+0 S2 A16])
    (subreg:HI (reg:SI 138 [ D.7711 ]) 0))

Trying 13, 2 -> 15:
Failed to match this instruction:
(set (mem/s/v:HI (reg:SI 0 r0 [ USARTx ]) [5 USARTx_9(D)->SR+0 S2 A16])
    (subreg:HI (reg:SI 146) 0))


USART_ClearITPendingBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u,1e} r143={1d,1u} r144={1d,1u} r146={1d,1u} 
;;    total ref usage 36{17d,18u,1e} in 7{7 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 139 140 141 142 143 144 146
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138 139 140 141 142 143 144 146
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (reg/v/f:SI 139 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1453 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(note 3 2 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(insn 8 7 9 2 (set (reg:SI 142)
        (lshiftrt:SI (reg:SI 1 r1 [ USART_IT ])
            (const_int 8 [0x8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1466 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_IT ])
        (nil)))

(insn 9 8 10 2 (set (reg:SI 144)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1466 709 {*thumb2_movsi_insn}
     (nil))

(insn 10 9 12 2 (set (reg:SI 143)
        (ashift:SI (reg:SI 144)
            (reg:SI 142))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1466 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg:SI 142)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 142))
                (nil)))))

(insn 12 10 13 2 (set (reg:SI 146)
        (not:SI (reg:SI 143))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1467 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(insn 13 12 15 2 (set (reg:SI 138 [ D.7711 ])
        (zero_extend:SI (subreg:HI (reg:SI 146) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1467 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 15 13 0 2 (set (mem/s/v:HI (reg/v/f:SI 139 [ USARTx ]) [5 USARTx_9(D)->SR+0 S2 A16])
        (subreg/s/u:HI (reg:SI 138 [ D.7711 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1467 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 138 [ D.7711 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 7.
rescanning insn with uid = 8.
deleting insn with uid = 8.
ending the processing of deferred insns

;; Combiner totals: 795 attempts, 743 substitutions (60 requiring new space),
;; 133 successes.
