{

  // 1) List all of your SystemVerilog source files (use globs)

  "sources": [

    "/duts/**/*.sv",

    "/intf/**/*.sv",

    "/uvc/**/*.svh",

    "/trans/**/*.svh",

    "/sim/**/*.sv",

    "/test/**/*.svh",

    "/top/*.sv",            // top-level module

    "/package/*.sv"       // any OVC packages

  ],



  // 2) If you have any nested config files you want to pull in (optional)

  "include": [

    // e.g. "../common/.hdl_checker.config"

  ],



  // 3) Per-language flags (override defaults if needed)

  "systemverilog": {

    "flags": {

      "single":       ["-2005", "-assert"],   // example: enable asserts

      "dependencies": [],

      "global":       ["-I./package"]         // add your package dir to include path

    }

  }

}


