#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x126ef9e70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x126edd340 .scope module, "systolic" "systolic" 3 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "sys_data_in_11";
    .port_info 3 /INPUT 32 "sys_data_in_21";
    .port_info 4 /INPUT 32 "sys_data_in_31";
    .port_info 5 /INPUT 32 "sys_data_in_41";
    .port_info 6 /INPUT 1 "sys_start_1";
    .port_info 7 /INPUT 1 "sys_start_2";
    .port_info 8 /INPUT 1 "sys_start_3";
    .port_info 9 /INPUT 1 "sys_start_4";
    .port_info 10 /OUTPUT 32 "sys_data_out_41";
    .port_info 11 /OUTPUT 32 "sys_data_out_42";
    .port_info 12 /OUTPUT 32 "sys_data_out_43";
    .port_info 13 /OUTPUT 32 "sys_data_out_44";
    .port_info 14 /OUTPUT 1 "sys_valid_out_41";
    .port_info 15 /OUTPUT 1 "sys_valid_out_42";
    .port_info 16 /OUTPUT 1 "sys_valid_out_43";
    .port_info 17 /OUTPUT 1 "sys_valid_out_44";
    .port_info 18 /INPUT 32 "sys_weight_in_11";
    .port_info 19 /INPUT 32 "sys_weight_in_12";
    .port_info 20 /INPUT 32 "sys_weight_in_13";
    .port_info 21 /INPUT 32 "sys_weight_in_14";
    .port_info 22 /INPUT 1 "sys_accept_w_1";
    .port_info 23 /INPUT 1 "sys_accept_w_2";
    .port_info 24 /INPUT 1 "sys_accept_w_3";
    .port_info 25 /INPUT 1 "sys_accept_w_4";
    .port_info 26 /INPUT 1 "sys_switch_in";
    .port_info 27 /INPUT 32 "ub_rd_col_size_in";
    .port_info 28 /INPUT 1 "ub_rd_col_size_valid_in";
P_0x126eb58e0 .param/l "SYSTOLIC_ARRAY_WIDTH" 0 3 6, +C4<00000000000000000000000000000100>;
L_0x127c8eb50 .functor BUFZ 32, v0x127c588a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x127c8ec00 .functor BUFZ 32, v0x127c5ddd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x127c8ecb0 .functor BUFZ 32, v0x127c632e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x127c8ed60 .functor BUFZ 32, v0x127c687f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x127c8ee10 .functor BUFZ 1, v0x127c58b80_0, C4<0>, C4<0>, C4<0>;
L_0x127c8eeb0 .functor BUFZ 1, v0x127c5e090_0, C4<0>, C4<0>, C4<0>;
L_0x127c8ef20 .functor BUFZ 1, v0x127c635a0_0, C4<0>, C4<0>, C4<0>;
L_0x127c8efd0 .functor BUFZ 1, v0x127c68ab0_0, C4<0>, C4<0>, C4<0>;
o0x128050f40 .functor BUFZ 1, C4<z>; HiZ drive
v0x127c69040_0 .net "clk", 0 0, o0x128050f40;  0 drivers
L_0x118008010 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x127c42e00_0 .net "pe_enabled", 3 0, L_0x118008010;  1 drivers
v0x127c692e0_0 .net "pe_input_out_11", 31 0, v0x127c186d0_0;  1 drivers
v0x127c69370_0 .net "pe_input_out_12", 31 0, v0x127c1dcb0_0;  1 drivers
v0x127c69400_0 .net "pe_input_out_13", 31 0, v0x127c23210_0;  1 drivers
v0x127c69490_0 .net "pe_input_out_21", 31 0, v0x127c2dc70_0;  1 drivers
v0x127c69520_0 .net "pe_input_out_22", 31 0, v0x127c33200_0;  1 drivers
v0x127c695b0_0 .net "pe_input_out_23", 31 0, v0x127c38730_0;  1 drivers
v0x127c69640_0 .net "pe_input_out_31", 31 0, v0x127c43250_0;  1 drivers
v0x127c69750_0 .net "pe_input_out_32", 31 0, v0x127c48820_0;  1 drivers
v0x127c697e0_0 .net "pe_input_out_33", 31 0, v0x127c4dd50_0;  1 drivers
v0x127c69870_0 .net "pe_input_out_41", 31 0, v0x127c58730_0;  1 drivers
v0x127c69910_0 .net "pe_input_out_42", 31 0, v0x127c5dc70_0;  1 drivers
v0x127c699b0_0 .net "pe_input_out_43", 31 0, v0x127c63180_0;  1 drivers
v0x127c69a50_0 .net "pe_psum_out_11", 31 0, v0x127c18830_0;  1 drivers
v0x127c69af0_0 .net "pe_psum_out_12", 31 0, v0x127c1dde0_0;  1 drivers
v0x127c69b90_0 .net "pe_psum_out_13", 31 0, v0x127c23330_0;  1 drivers
v0x127c69d20_0 .net "pe_psum_out_14", 31 0, v0x127c28860_0;  1 drivers
v0x127c69db0_0 .net "pe_psum_out_21", 31 0, v0x127c2dde0_0;  1 drivers
v0x127c69e40_0 .net "pe_psum_out_22", 31 0, v0x127c33370_0;  1 drivers
v0x127c69ed0_0 .net "pe_psum_out_23", 31 0, v0x127c388a0_0;  1 drivers
v0x127c69f70_0 .net "pe_psum_out_24", 31 0, v0x127c3ddd0_0;  1 drivers
v0x127c6a010_0 .net "pe_psum_out_31", 31 0, v0x127c433b0_0;  1 drivers
v0x127c6a0b0_0 .net "pe_psum_out_32", 31 0, v0x127c48980_0;  1 drivers
v0x127c6a150_0 .net "pe_psum_out_33", 31 0, v0x127c4deb0_0;  1 drivers
v0x127c6a1f0_0 .net "pe_psum_out_34", 31 0, v0x127c533e0_0;  1 drivers
v0x127c6a290_0 .net "pe_psum_out_41", 31 0, v0x127c588a0_0;  1 drivers
v0x127c6a350_0 .net "pe_psum_out_42", 31 0, v0x127c5ddd0_0;  1 drivers
v0x127c6a3e0_0 .net "pe_psum_out_43", 31 0, v0x127c632e0_0;  1 drivers
v0x127c6a470_0 .net "pe_psum_out_44", 31 0, v0x127c687f0_0;  1 drivers
v0x127c6a500_0 .net "pe_switch_out_11", 0 0, v0x127c189f0_0;  1 drivers
v0x127c6a590_0 .net "pe_switch_out_12", 0 0, v0x127c1dfb0_0;  1 drivers
v0x127c6a620_0 .net "pe_switch_out_13", 0 0, v0x127c23500_0;  1 drivers
v0x127c69c20_0 .net "pe_switch_out_14", 0 0, v0x127c28a30_0;  1 drivers
v0x127c6a8b0_0 .net "pe_switch_out_21", 0 0, v0x127c2df80_0;  1 drivers
v0x127c6a980_0 .net "pe_switch_out_22", 0 0, v0x127c33510_0;  1 drivers
v0x127c6aa50_0 .net "pe_switch_out_23", 0 0, v0x127c38a40_0;  1 drivers
v0x127c6ab20_0 .net "pe_switch_out_24", 0 0, v0x127c3df70_0;  1 drivers
v0x127c6abf0_0 .net "pe_switch_out_31", 0 0, v0x127c43550_0;  1 drivers
v0x127c6acc0_0 .net "pe_switch_out_32", 0 0, v0x127c48b20_0;  1 drivers
v0x127c6ad90_0 .net "pe_switch_out_33", 0 0, v0x127c4e050_0;  1 drivers
v0x127c6ae60_0 .net "pe_switch_out_34", 0 0, v0x127c53580_0;  1 drivers
v0x127c6af30_0 .net "pe_switch_out_41", 0 0, v0x127c58a60_0;  1 drivers
v0x127c6afc0_0 .net "pe_switch_out_42", 0 0, v0x127c5df70_0;  1 drivers
v0x127c6b050_0 .net "pe_switch_out_43", 0 0, v0x127c63480_0;  1 drivers
v0x127c6b0e0_0 .net "pe_switch_out_44", 0 0, v0x127c68990_0;  1 drivers
v0x127c6b170_0 .net "pe_valid_out_11", 0 0, v0x127c18b30_0;  1 drivers
v0x127c6b240_0 .net "pe_valid_out_12", 0 0, v0x127c1e0d0_0;  1 drivers
v0x127c6b310_0 .net "pe_valid_out_13", 0 0, v0x127c23620_0;  1 drivers
v0x127c6b3e0_0 .net "pe_valid_out_14", 0 0, v0x127c28b50_0;  1 drivers
v0x127c6b470_0 .net "pe_valid_out_21", 0 0, v0x127c2e0c0_0;  1 drivers
v0x127c6b540_0 .net "pe_valid_out_22", 0 0, v0x127c33630_0;  1 drivers
v0x127c6b610_0 .net "pe_valid_out_23", 0 0, v0x127c38b60_0;  1 drivers
v0x127c6b6e0_0 .net "pe_valid_out_24", 0 0, v0x127c3e090_0;  1 drivers
v0x127c6b770_0 .net "pe_valid_out_31", 0 0, v0x127c43670_0;  1 drivers
v0x127c6b840_0 .net "pe_valid_out_32", 0 0, v0x127c48c40_0;  1 drivers
v0x127c6b910_0 .net "pe_valid_out_33", 0 0, v0x127c4e170_0;  1 drivers
v0x127c6b9e0_0 .net "pe_valid_out_34", 0 0, v0x127c536a0_0;  1 drivers
v0x127c6ba70_0 .net "pe_valid_out_41", 0 0, v0x127c58b80_0;  1 drivers
v0x127c6bb40_0 .net "pe_valid_out_42", 0 0, v0x127c5e090_0;  1 drivers
v0x127c6bc10_0 .net "pe_valid_out_43", 0 0, v0x127c635a0_0;  1 drivers
v0x127c6bce0_0 .net "pe_valid_out_44", 0 0, v0x127c68ab0_0;  1 drivers
v0x127c6bd70_0 .net "pe_weight_out_11", 31 0, v0x127c18c80_0;  1 drivers
v0x127c6be40_0 .net "pe_weight_out_12", 31 0, v0x127c1e1f0_0;  1 drivers
v0x127c6bf10_0 .net "pe_weight_out_13", 31 0, v0x127c23740_0;  1 drivers
v0x127c6a6f0_0 .net "pe_weight_out_14", 31 0, v0x127c28c70_0;  1 drivers
v0x127c6a7c0_0 .net "pe_weight_out_21", 31 0, v0x127c2e200_0;  1 drivers
v0x127c6bfa0_0 .net "pe_weight_out_22", 31 0, v0x127c33770_0;  1 drivers
v0x127c6c070_0 .net "pe_weight_out_23", 31 0, v0x127c38ca0_0;  1 drivers
v0x127c6c140_0 .net "pe_weight_out_24", 31 0, v0x127c3e1d0_0;  1 drivers
v0x127c6c210_0 .net "pe_weight_out_31", 31 0, v0x127c437b0_0;  1 drivers
v0x127c6c2e0_0 .net "pe_weight_out_32", 31 0, v0x127c48d60_0;  1 drivers
v0x127c6c3b0_0 .net "pe_weight_out_33", 31 0, v0x127c4e290_0;  1 drivers
v0x127c6c480_0 .net "pe_weight_out_34", 31 0, v0x127c537c0_0;  1 drivers
o0x128051150 .functor BUFZ 1, C4<z>; HiZ drive
v0x127c6c550_0 .net "rst", 0 0, o0x128051150;  0 drivers
o0x128050f70 .functor BUFZ 1, C4<z>; HiZ drive
v0x127c438d0_0 .net "sys_accept_w_1", 0 0, o0x128050f70;  0 drivers
o0x128052350 .functor BUFZ 1, C4<z>; HiZ drive
v0x127c6c860_0 .net "sys_accept_w_2", 0 0, o0x128052350;  0 drivers
o0x1280536a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x127c6c970_0 .net "sys_accept_w_3", 0 0, o0x1280536a0;  0 drivers
o0x1280549f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x127c6ca80_0 .net "sys_accept_w_4", 0 0, o0x1280549f0;  0 drivers
o0x128050be0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127c6cb90_0 .net "sys_data_in_11", 31 0, o0x128050be0;  0 drivers
o0x1280559e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127c6cc20_0 .net "sys_data_in_21", 31 0, o0x1280559e0;  0 drivers
o0x12805a540 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127c6ccb0_0 .net "sys_data_in_31", 31 0, o0x12805a540;  0 drivers
o0x12805f0a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127c6cd40_0 .net "sys_data_in_41", 31 0, o0x12805f0a0;  0 drivers
v0x127c6cdd0_0 .net "sys_data_out_41", 31 0, L_0x127c8eb50;  1 drivers
v0x127c6ce60_0 .net "sys_data_out_42", 31 0, L_0x127c8ec00;  1 drivers
v0x127c6cef0_0 .net "sys_data_out_43", 31 0, L_0x127c8ecb0;  1 drivers
v0x127c6cf80_0 .net "sys_data_out_44", 31 0, L_0x127c8ed60;  1 drivers
o0x128051090 .functor BUFZ 1, C4<z>; HiZ drive
v0x127c6d010_0 .net "sys_start_1", 0 0, o0x128051090;  0 drivers
o0x128055e00 .functor BUFZ 1, C4<z>; HiZ drive
v0x127c6d0a0_0 .net "sys_start_2", 0 0, o0x128055e00;  0 drivers
o0x12805a960 .functor BUFZ 1, C4<z>; HiZ drive
v0x127c6d130_0 .net "sys_start_3", 0 0, o0x12805a960;  0 drivers
o0x12805f4c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x127c6d1c0_0 .net "sys_start_4", 0 0, o0x12805f4c0;  0 drivers
o0x128051030 .functor BUFZ 1, C4<z>; HiZ drive
v0x127c6d250_0 .net "sys_switch_in", 0 0, o0x128051030;  0 drivers
v0x127c6d2e0_0 .net "sys_valid_out_41", 0 0, L_0x127c8ee10;  1 drivers
v0x127c6d370_0 .net "sys_valid_out_42", 0 0, L_0x127c8eeb0;  1 drivers
v0x127c6d400_0 .net "sys_valid_out_43", 0 0, L_0x127c8ef20;  1 drivers
v0x127c6d490_0 .net "sys_valid_out_44", 0 0, L_0x127c8efd0;  1 drivers
o0x1280510f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127c6d520_0 .net "sys_weight_in_11", 31 0, o0x1280510f0;  0 drivers
o0x128052470 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127c6d5b0_0 .net "sys_weight_in_12", 31 0, o0x128052470;  0 drivers
o0x1280537c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127c6d640_0 .net "sys_weight_in_13", 31 0, o0x1280537c0;  0 drivers
o0x128054b10 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127c6d6d0_0 .net "sys_weight_in_14", 31 0, o0x128054b10;  0 drivers
o0x128063210 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x127c6d760_0 .net "ub_rd_col_size_in", 31 0, o0x128063210;  0 drivers
o0x128063240 .functor BUFZ 1, C4<z>; HiZ drive
v0x127c6d7f0_0 .net "ub_rd_col_size_valid_in", 0 0, o0x128063240;  0 drivers
L_0x127c6fb30 .part L_0x118008010, 0, 1;
L_0x127c71d40 .part L_0x118008010, 1, 1;
L_0x127c73e40 .part L_0x118008010, 2, 1;
L_0x127c75da0 .part L_0x118008010, 3, 1;
L_0x127c77e90 .part L_0x118008010, 0, 1;
L_0x127c79f90 .part L_0x118008010, 1, 1;
L_0x127c7c080 .part L_0x118008010, 2, 1;
L_0x127c7e1f0 .part L_0x118008010, 3, 1;
L_0x127c802e0 .part L_0x118008010, 0, 1;
L_0x127c823e0 .part L_0x118008010, 1, 1;
L_0x127c844d0 .part L_0x118008010, 2, 1;
L_0x127c865c0 .part L_0x118008010, 3, 1;
L_0x127c886b0 .part L_0x118008010, 0, 1;
L_0x127c8a7b0 .part L_0x118008010, 1, 1;
L_0x127c8c8a0 .part L_0x118008010, 2, 1;
L_0x127c8eab0 .part L_0x118008010, 3, 1;
S_0x12798cc90 .scope module, "pe11" "pe" 3 150, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x126e22c10 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c182a0_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c18350_0 .net "mac_out", 31 0, v0x127c16f30_0;  1 drivers
v0x127c183f0_0 .net "mult_out", 31 0, v0x127c17ea0_0;  1 drivers
v0x127c184e0_0 .net "pe_accept_w_in", 0 0, o0x128050f70;  alias, 0 drivers
v0x127c18570_0 .net "pe_enabled", 0 0, L_0x127c6fb30;  1 drivers
v0x127c18640_0 .net "pe_input_in", 31 0, o0x128050be0;  alias, 0 drivers
v0x127c186d0_0 .var "pe_input_out", 31 0;
L_0x118008568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c18770_0 .net "pe_psum_in", 31 0, L_0x118008568;  1 drivers
v0x127c18830_0 .var "pe_psum_out", 31 0;
v0x127c18950_0 .net "pe_switch_in", 0 0, o0x128051030;  alias, 0 drivers
v0x127c189f0_0 .var "pe_switch_out", 0 0;
v0x127c18a90_0 .net "pe_valid_in", 0 0, o0x128051090;  alias, 0 drivers
v0x127c18b30_0 .var "pe_valid_out", 0 0;
v0x127c18bd0_0 .net "pe_weight_in", 31 0, o0x1280510f0;  alias, 0 drivers
v0x127c18c80_0 .var "pe_weight_out", 31 0;
v0x127c18d30_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c18dd0_0 .var "weight_reg_active", 31 0;
v0x127c18f60_0 .var "weight_reg_inactive", 31 0;
E_0x126e27310 .event posedge, v0x127c18d30_0, v0x127c182a0_0;
S_0x1279704c0 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12798cc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x126eeedd0 .param/str "FORMAT" 0 5 2, "FP32";
P_0x126eeee10 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x126eeee50 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x126eeee90 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c16100_0 .net "a", 31 0, v0x127c17ea0_0;  alias, 1 drivers
v0x127c161c0_0 .net "a_exp", 7 0, L_0x127c6da10;  1 drivers
v0x127c16260_0 .net "a_inf", 0 0, L_0x127c6ec20;  1 drivers
v0x127c162f0_0 .net "a_mant", 22 0, L_0x127c6db30;  1 drivers
v0x127c16380_0 .var "a_mant_ext", 23 0;
v0x127c16450_0 .net "a_nan", 0 0, L_0x127c6e280;  1 drivers
v0x127c164e0_0 .net "a_sign", 0 0, L_0x127c6d970;  1 drivers
v0x127c16580_0 .net "a_zero", 0 0, L_0x127c6f240;  1 drivers
v0x127c16620_0 .net "b", 31 0, L_0x118008568;  alias, 1 drivers
v0x127c16730_0 .net "b_exp", 7 0, L_0x127c6dcd0;  1 drivers
v0x127c167e0_0 .net "b_inf", 0 0, L_0x127c6f030;  1 drivers
v0x127c16880_0 .net "b_mant", 22 0, L_0x127c6dda0;  1 drivers
v0x127c16930_0 .var "b_mant_ext", 23 0;
v0x127c169e0_0 .net "b_nan", 0 0, L_0x127c6e740;  1 drivers
v0x127c16a80_0 .net "b_sign", 0 0, L_0x127c6dbf0;  1 drivers
v0x127c16b20_0 .net "b_zero", 0 0, L_0x127c6fa40;  1 drivers
v0x127c16bc0_0 .var "exp_diff", 7 0;
v0x127c16d50_0 .var/i "i", 31 0;
v0x127c16de0_0 .var "larger_exp", 7 0;
v0x127c16e90_0 .var "normalize_done", 0 0;
v0x127c16f30_0 .var "result", 31 0;
v0x127c16fe0_0 .var "result_exp", 7 0;
v0x127c17090_0 .var "result_sign", 0 0;
v0x127c17130_0 .var "sum_mant", 24 0;
L_0x127c6d970 .part v0x127c17ea0_0, 31, 1;
L_0x127c6da10 .part v0x127c17ea0_0, 23, 8;
L_0x127c6db30 .part v0x127c17ea0_0, 0, 23;
L_0x127c6dbf0 .part L_0x118008568, 31, 1;
L_0x127c6dcd0 .part L_0x118008568, 23, 8;
L_0x127c6dda0 .part L_0x118008568, 0, 23;
S_0x127953cf0 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x1279704c0;
 .timescale -9 -12;
L_0x127c6e280 .functor AND 1, L_0x127c6dee0, L_0x127c6e140, C4<1>, C4<1>;
L_0x127c6e740 .functor AND 1, L_0x127c6e3b0, L_0x127c6e620, C4<1>, C4<1>;
L_0x127c6ec20 .functor AND 1, L_0x127c6e830, L_0x127c6eab0, C4<1>, C4<1>;
L_0x127c6f030 .functor AND 1, L_0x127c6ecd0, L_0x127c6ef10, C4<1>, C4<1>;
L_0x127c6f240 .functor AND 1, L_0x127c6f120, L_0x127c6f3d0, C4<1>, C4<1>;
L_0x127c6fa40 .functor AND 1, L_0x127c6f6f0, L_0x127c6f960, C4<1>, C4<1>;
v0x126e2de70_0 .net *"_ivl_10", 31 0, L_0x127c6e000;  1 drivers
L_0x1180080a0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c14770_0 .net *"_ivl_13", 8 0, L_0x1180080a0;  1 drivers
L_0x1180080e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c14830_0 .net/2u *"_ivl_14", 31 0, L_0x1180080e8;  1 drivers
v0x127c148e0_0 .net *"_ivl_16", 0 0, L_0x127c6e140;  1 drivers
L_0x118008130 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c14970_0 .net/2u *"_ivl_20", 7 0, L_0x118008130;  1 drivers
v0x127c14a40_0 .net *"_ivl_22", 0 0, L_0x127c6e3b0;  1 drivers
v0x127c14ae0_0 .net *"_ivl_24", 31 0, L_0x127c6e4d0;  1 drivers
L_0x118008178 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c14b90_0 .net *"_ivl_27", 8 0, L_0x118008178;  1 drivers
L_0x1180081c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c14c40_0 .net/2u *"_ivl_28", 31 0, L_0x1180081c0;  1 drivers
v0x127c14d50_0 .net *"_ivl_30", 0 0, L_0x127c6e620;  1 drivers
L_0x118008208 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c14df0_0 .net/2u *"_ivl_34", 7 0, L_0x118008208;  1 drivers
v0x127c14ea0_0 .net *"_ivl_36", 0 0, L_0x127c6e830;  1 drivers
v0x127c14f40_0 .net *"_ivl_38", 31 0, L_0x127c6e950;  1 drivers
L_0x118008250 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c14ff0_0 .net *"_ivl_41", 8 0, L_0x118008250;  1 drivers
L_0x118008298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c150a0_0 .net/2u *"_ivl_42", 31 0, L_0x118008298;  1 drivers
v0x127c15150_0 .net *"_ivl_44", 0 0, L_0x127c6eab0;  1 drivers
L_0x1180082e0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c151f0_0 .net/2u *"_ivl_48", 7 0, L_0x1180082e0;  1 drivers
v0x127c15380_0 .net *"_ivl_50", 0 0, L_0x127c6ecd0;  1 drivers
v0x127c15410_0 .net *"_ivl_52", 31 0, L_0x127c6edb0;  1 drivers
L_0x118008328 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c154b0_0 .net *"_ivl_55", 8 0, L_0x118008328;  1 drivers
L_0x118008370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c15560_0 .net/2u *"_ivl_56", 31 0, L_0x118008370;  1 drivers
v0x127c15610_0 .net *"_ivl_58", 0 0, L_0x127c6ef10;  1 drivers
L_0x118008058 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c156b0_0 .net/2u *"_ivl_6", 7 0, L_0x118008058;  1 drivers
L_0x1180083b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c15760_0 .net/2u *"_ivl_62", 7 0, L_0x1180083b8;  1 drivers
v0x127c15810_0 .net *"_ivl_64", 0 0, L_0x127c6f120;  1 drivers
v0x127c158b0_0 .net *"_ivl_66", 31 0, L_0x127c6f2b0;  1 drivers
L_0x118008400 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c15960_0 .net *"_ivl_69", 8 0, L_0x118008400;  1 drivers
L_0x118008448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c15a10_0 .net/2u *"_ivl_70", 31 0, L_0x118008448;  1 drivers
v0x127c15ac0_0 .net *"_ivl_72", 0 0, L_0x127c6f3d0;  1 drivers
L_0x118008490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c15b60_0 .net/2u *"_ivl_76", 7 0, L_0x118008490;  1 drivers
v0x127c15c10_0 .net *"_ivl_78", 0 0, L_0x127c6f6f0;  1 drivers
v0x127c15cb0_0 .net *"_ivl_8", 0 0, L_0x127c6dee0;  1 drivers
v0x127c15d50_0 .net *"_ivl_80", 31 0, L_0x127c6f790;  1 drivers
L_0x1180084d8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c152a0_0 .net *"_ivl_83", 8 0, L_0x1180084d8;  1 drivers
L_0x118008520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c15fe0_0 .net/2u *"_ivl_84", 31 0, L_0x118008520;  1 drivers
v0x127c16070_0 .net *"_ivl_86", 0 0, L_0x127c6f960;  1 drivers
E_0x126e23810/0 .event anyedge, v0x127c16450_0, v0x127c169e0_0, v0x127c16260_0, v0x127c167e0_0;
E_0x126e23810/1 .event anyedge, v0x127c164e0_0, v0x127c16a80_0, v0x127c16580_0, v0x127c16b20_0;
E_0x126e23810/2 .event anyedge, v0x127c16620_0, v0x127c16100_0, v0x127c161c0_0, v0x127c162f0_0;
E_0x126e23810/3 .event anyedge, v0x127c16730_0, v0x127c16880_0, v0x127c17130_0, v0x127c17130_0;
E_0x126e23810/4 .event anyedge, v0x127c17130_0;
E_0x126e23810 .event/or E_0x126e23810/0, E_0x126e23810/1, E_0x126e23810/2, E_0x126e23810/3, E_0x126e23810/4;
L_0x127c6dee0 .cmp/eq 8, L_0x127c6da10, L_0x118008058;
L_0x127c6e000 .concat [ 23 9 0 0], L_0x127c6db30, L_0x1180080a0;
L_0x127c6e140 .cmp/ne 32, L_0x127c6e000, L_0x1180080e8;
L_0x127c6e3b0 .cmp/eq 8, L_0x127c6dcd0, L_0x118008130;
L_0x127c6e4d0 .concat [ 23 9 0 0], L_0x127c6dda0, L_0x118008178;
L_0x127c6e620 .cmp/ne 32, L_0x127c6e4d0, L_0x1180081c0;
L_0x127c6e830 .cmp/eq 8, L_0x127c6da10, L_0x118008208;
L_0x127c6e950 .concat [ 23 9 0 0], L_0x127c6db30, L_0x118008250;
L_0x127c6eab0 .cmp/eq 32, L_0x127c6e950, L_0x118008298;
L_0x127c6ecd0 .cmp/eq 8, L_0x127c6dcd0, L_0x1180082e0;
L_0x127c6edb0 .concat [ 23 9 0 0], L_0x127c6dda0, L_0x118008328;
L_0x127c6ef10 .cmp/eq 32, L_0x127c6edb0, L_0x118008370;
L_0x127c6f120 .cmp/eq 8, L_0x127c6da10, L_0x1180083b8;
L_0x127c6f2b0 .concat [ 23 9 0 0], L_0x127c6db30, L_0x118008400;
L_0x127c6f3d0 .cmp/eq 32, L_0x127c6f2b0, L_0x118008448;
L_0x127c6f6f0 .cmp/eq 8, L_0x127c6dcd0, L_0x118008490;
L_0x127c6f790 .concat [ 23 9 0 0], L_0x127c6dda0, L_0x1180084d8;
L_0x127c6f960 .cmp/eq 32, L_0x127c6f790, L_0x118008520;
S_0x127c17230 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12798cc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c17400 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c17440 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c17480 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c174c0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c17730_0 .net "a", 31 0, o0x128050be0;  alias, 0 drivers
v0x127c177f0_0 .var "a_e", 9 0;
v0x127c178a0_0 .var "a_m", 23 0;
v0x127c17960_0 .var "a_s", 0 0;
v0x127c17a00_0 .net "b", 31 0, v0x127c18dd0_0;  1 drivers
v0x127c17af0_0 .var "b_e", 9 0;
v0x127c17ba0_0 .var "b_m", 23 0;
v0x127c17c50_0 .var "b_s", 0 0;
v0x127c17cf0_0 .var "guard_bit", 0 0;
v0x127c17e00_0 .var "product", 49 0;
v0x127c17ea0_0 .var "result", 31 0;
v0x127c17f60_0 .var "round_bit", 0 0;
v0x127c17ff0_0 .var "sticky", 0 0;
v0x127c18080_0 .var "z_e", 9 0;
v0x127c18110_0 .var "z_m", 23 0;
v0x127c181b0_0 .var "z_s", 0 0;
E_0x127c176e0/0 .event anyedge, v0x127c17730_0, v0x127c17a00_0, v0x127c177f0_0, v0x127c178a0_0;
E_0x127c176e0/1 .event anyedge, v0x127c17af0_0, v0x127c17ba0_0, v0x127c17960_0, v0x127c17c50_0;
E_0x127c176e0/2 .event anyedge, v0x127c17e00_0, v0x127c18080_0, v0x127c18110_0, v0x127c17cf0_0;
E_0x127c176e0/3 .event anyedge, v0x127c17ff0_0, v0x127c17f60_0, v0x127c181b0_0;
E_0x127c176e0 .event/or E_0x127c176e0/0, E_0x127c176e0/1, E_0x127c176e0/2, E_0x127c176e0/3;
S_0x127c190c0 .scope module, "pe12" "pe" 3 171, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c19290 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c1d840_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c1d8e0_0 .net "mac_out", 31 0, v0x127c1c500_0;  1 drivers
v0x127c1d990_0 .net "mult_out", 31 0, v0x127c1d440_0;  1 drivers
v0x127c1da80_0 .net "pe_accept_w_in", 0 0, o0x128052350;  alias, 0 drivers
v0x127c1db10_0 .net "pe_enabled", 0 0, L_0x127c71d40;  1 drivers
v0x127c1dbe0_0 .net "pe_input_in", 31 0, v0x127c186d0_0;  alias, 1 drivers
v0x127c1dcb0_0 .var "pe_input_out", 31 0;
L_0x118008ac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1dd40_0 .net "pe_psum_in", 31 0, L_0x118008ac0;  1 drivers
v0x127c1dde0_0 .var "pe_psum_out", 31 0;
v0x127c1df00_0 .net "pe_switch_in", 0 0, v0x127c189f0_0;  alias, 1 drivers
v0x127c1dfb0_0 .var "pe_switch_out", 0 0;
v0x127c1e040_0 .net "pe_valid_in", 0 0, v0x127c18b30_0;  alias, 1 drivers
v0x127c1e0d0_0 .var "pe_valid_out", 0 0;
v0x127c1e160_0 .net "pe_weight_in", 31 0, o0x128052470;  alias, 0 drivers
v0x127c1e1f0_0 .var "pe_weight_out", 31 0;
v0x127c1e2a0_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c1e350_0 .var "weight_reg_active", 31 0;
v0x127c1e500_0 .var "weight_reg_inactive", 31 0;
S_0x127c19570 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c190c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c19740 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c19780 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c197c0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c19800 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c1b6d0_0 .net "a", 31 0, v0x127c1d440_0;  alias, 1 drivers
v0x127c1b790_0 .net "a_exp", 7 0, L_0x127c6fcb0;  1 drivers
v0x127c1b830_0 .net "a_inf", 0 0, L_0x127c70d90;  1 drivers
v0x127c1b8c0_0 .net "a_mant", 22 0, L_0x127c6fdd0;  1 drivers
v0x127c1b950_0 .var "a_mant_ext", 23 0;
v0x127c1ba20_0 .net "a_nan", 0 0, L_0x127c70490;  1 drivers
v0x127c1bab0_0 .net "a_sign", 0 0, L_0x127c6fc10;  1 drivers
v0x127c1bb50_0 .net "a_zero", 0 0, L_0x127c71530;  1 drivers
v0x127c1bbf0_0 .net "b", 31 0, L_0x118008ac0;  alias, 1 drivers
v0x127c1bd00_0 .net "b_exp", 7 0, L_0x127c6ff50;  1 drivers
v0x127c1bdb0_0 .net "b_inf", 0 0, L_0x127c711c0;  1 drivers
v0x127c1be50_0 .net "b_mant", 22 0, L_0x127c6fff0;  1 drivers
v0x127c1bf00_0 .var "b_mant_ext", 23 0;
v0x127c1bfb0_0 .net "b_nan", 0 0, L_0x127c70910;  1 drivers
v0x127c1c050_0 .net "b_sign", 0 0, L_0x127c6fe70;  1 drivers
v0x127c1c0f0_0 .net "b_zero", 0 0, L_0x127c71c50;  1 drivers
v0x127c1c190_0 .var "exp_diff", 7 0;
v0x127c1c320_0 .var/i "i", 31 0;
v0x127c1c3b0_0 .var "larger_exp", 7 0;
v0x127c1c460_0 .var "normalize_done", 0 0;
v0x127c1c500_0 .var "result", 31 0;
v0x127c1c5b0_0 .var "result_exp", 7 0;
v0x127c1c660_0 .var "result_sign", 0 0;
v0x127c1c700_0 .var "sum_mant", 24 0;
L_0x127c6fc10 .part v0x127c1d440_0, 31, 1;
L_0x127c6fcb0 .part v0x127c1d440_0, 23, 8;
L_0x127c6fdd0 .part v0x127c1d440_0, 0, 23;
L_0x127c6fe70 .part L_0x118008ac0, 31, 1;
L_0x127c6ff50 .part L_0x118008ac0, 23, 8;
L_0x127c6fff0 .part L_0x118008ac0, 0, 23;
S_0x127c19a20 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c19570;
 .timescale -9 -12;
L_0x127c70490 .functor AND 1, L_0x127c70130, L_0x127c70370, C4<1>, C4<1>;
L_0x127c70910 .functor AND 1, L_0x127c70580, L_0x127c707f0, C4<1>, C4<1>;
L_0x127c70d90 .functor AND 1, L_0x127c70a00, L_0x127c70c00, C4<1>, C4<1>;
L_0x127c711c0 .functor AND 1, L_0x127c70e40, L_0x127c710a0, C4<1>, C4<1>;
L_0x127c71530 .functor AND 1, L_0x127c6f5f0, L_0x127c716c0, C4<1>, C4<1>;
L_0x127c71c50 .functor AND 1, L_0x127c718a0, L_0x127c71b70, C4<1>, C4<1>;
v0x127c19cd0_0 .net *"_ivl_10", 31 0, L_0x127c70250;  1 drivers
L_0x1180085f8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c19d90_0 .net *"_ivl_13", 8 0, L_0x1180085f8;  1 drivers
L_0x118008640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c19e30_0 .net/2u *"_ivl_14", 31 0, L_0x118008640;  1 drivers
v0x127c19ec0_0 .net *"_ivl_16", 0 0, L_0x127c70370;  1 drivers
L_0x118008688 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c19f50_0 .net/2u *"_ivl_20", 7 0, L_0x118008688;  1 drivers
v0x127c1a020_0 .net *"_ivl_22", 0 0, L_0x127c70580;  1 drivers
v0x127c1a0b0_0 .net *"_ivl_24", 31 0, L_0x127c706a0;  1 drivers
L_0x1180086d0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1a160_0 .net *"_ivl_27", 8 0, L_0x1180086d0;  1 drivers
L_0x118008718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1a210_0 .net/2u *"_ivl_28", 31 0, L_0x118008718;  1 drivers
v0x127c1a320_0 .net *"_ivl_30", 0 0, L_0x127c707f0;  1 drivers
L_0x118008760 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c1a3c0_0 .net/2u *"_ivl_34", 7 0, L_0x118008760;  1 drivers
v0x127c1a470_0 .net *"_ivl_36", 0 0, L_0x127c70a00;  1 drivers
v0x127c1a510_0 .net *"_ivl_38", 31 0, L_0x127c70b20;  1 drivers
L_0x1180087a8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1a5c0_0 .net *"_ivl_41", 8 0, L_0x1180087a8;  1 drivers
L_0x1180087f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1a670_0 .net/2u *"_ivl_42", 31 0, L_0x1180087f0;  1 drivers
v0x127c1a720_0 .net *"_ivl_44", 0 0, L_0x127c70c00;  1 drivers
L_0x118008838 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c1a7c0_0 .net/2u *"_ivl_48", 7 0, L_0x118008838;  1 drivers
v0x127c1a950_0 .net *"_ivl_50", 0 0, L_0x127c70e40;  1 drivers
v0x127c1a9e0_0 .net *"_ivl_52", 31 0, L_0x127c70f40;  1 drivers
L_0x118008880 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1aa80_0 .net *"_ivl_55", 8 0, L_0x118008880;  1 drivers
L_0x1180088c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1ab30_0 .net/2u *"_ivl_56", 31 0, L_0x1180088c8;  1 drivers
v0x127c1abe0_0 .net *"_ivl_58", 0 0, L_0x127c710a0;  1 drivers
L_0x1180085b0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c1ac80_0 .net/2u *"_ivl_6", 7 0, L_0x1180085b0;  1 drivers
L_0x118008910 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c1ad30_0 .net/2u *"_ivl_62", 7 0, L_0x118008910;  1 drivers
v0x127c1ade0_0 .net *"_ivl_64", 0 0, L_0x127c6f5f0;  1 drivers
v0x127c1ae80_0 .net *"_ivl_66", 31 0, L_0x127c715a0;  1 drivers
L_0x118008958 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1af30_0 .net *"_ivl_69", 8 0, L_0x118008958;  1 drivers
L_0x1180089a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1afe0_0 .net/2u *"_ivl_70", 31 0, L_0x1180089a0;  1 drivers
v0x127c1b090_0 .net *"_ivl_72", 0 0, L_0x127c716c0;  1 drivers
L_0x1180089e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c1b130_0 .net/2u *"_ivl_76", 7 0, L_0x1180089e8;  1 drivers
v0x127c1b1e0_0 .net *"_ivl_78", 0 0, L_0x127c718a0;  1 drivers
v0x127c1b280_0 .net *"_ivl_8", 0 0, L_0x127c70130;  1 drivers
v0x127c1b320_0 .net *"_ivl_80", 31 0, L_0x127c719c0;  1 drivers
L_0x118008a30 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1a870_0 .net *"_ivl_83", 8 0, L_0x118008a30;  1 drivers
L_0x118008a78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1b5b0_0 .net/2u *"_ivl_84", 31 0, L_0x118008a78;  1 drivers
v0x127c1b640_0 .net *"_ivl_86", 0 0, L_0x127c71b70;  1 drivers
E_0x127c19bf0/0 .event anyedge, v0x127c1ba20_0, v0x127c1bfb0_0, v0x127c1b830_0, v0x127c1bdb0_0;
E_0x127c19bf0/1 .event anyedge, v0x127c1bab0_0, v0x127c1c050_0, v0x127c1bb50_0, v0x127c1c0f0_0;
E_0x127c19bf0/2 .event anyedge, v0x127c1bbf0_0, v0x127c1b6d0_0, v0x127c1b790_0, v0x127c1b8c0_0;
E_0x127c19bf0/3 .event anyedge, v0x127c1bd00_0, v0x127c1be50_0, v0x127c1c700_0, v0x127c1c700_0;
E_0x127c19bf0/4 .event anyedge, v0x127c1c700_0;
E_0x127c19bf0 .event/or E_0x127c19bf0/0, E_0x127c19bf0/1, E_0x127c19bf0/2, E_0x127c19bf0/3, E_0x127c19bf0/4;
L_0x127c70130 .cmp/eq 8, L_0x127c6fcb0, L_0x1180085b0;
L_0x127c70250 .concat [ 23 9 0 0], L_0x127c6fdd0, L_0x1180085f8;
L_0x127c70370 .cmp/ne 32, L_0x127c70250, L_0x118008640;
L_0x127c70580 .cmp/eq 8, L_0x127c6ff50, L_0x118008688;
L_0x127c706a0 .concat [ 23 9 0 0], L_0x127c6fff0, L_0x1180086d0;
L_0x127c707f0 .cmp/ne 32, L_0x127c706a0, L_0x118008718;
L_0x127c70a00 .cmp/eq 8, L_0x127c6fcb0, L_0x118008760;
L_0x127c70b20 .concat [ 23 9 0 0], L_0x127c6fdd0, L_0x1180087a8;
L_0x127c70c00 .cmp/eq 32, L_0x127c70b20, L_0x1180087f0;
L_0x127c70e40 .cmp/eq 8, L_0x127c6ff50, L_0x118008838;
L_0x127c70f40 .concat [ 23 9 0 0], L_0x127c6fff0, L_0x118008880;
L_0x127c710a0 .cmp/eq 32, L_0x127c70f40, L_0x1180088c8;
L_0x127c6f5f0 .cmp/eq 8, L_0x127c6fcb0, L_0x118008910;
L_0x127c715a0 .concat [ 23 9 0 0], L_0x127c6fdd0, L_0x118008958;
L_0x127c716c0 .cmp/eq 32, L_0x127c715a0, L_0x1180089a0;
L_0x127c718a0 .cmp/eq 8, L_0x127c6ff50, L_0x1180089e8;
L_0x127c719c0 .concat [ 23 9 0 0], L_0x127c6fff0, L_0x118008a30;
L_0x127c71b70 .cmp/eq 32, L_0x127c719c0, L_0x118008a78;
S_0x127c1c800 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c190c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c1c970 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c1c9b0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c1c9f0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c1ca30 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c1ccd0_0 .net "a", 31 0, v0x127c186d0_0;  alias, 1 drivers
v0x127c1cda0_0 .var "a_e", 9 0;
v0x127c1ce40_0 .var "a_m", 23 0;
v0x127c1cf00_0 .var "a_s", 0 0;
v0x127c1cfa0_0 .net "b", 31 0, v0x127c1e350_0;  1 drivers
v0x127c1d090_0 .var "b_e", 9 0;
v0x127c1d140_0 .var "b_m", 23 0;
v0x127c1d1f0_0 .var "b_s", 0 0;
v0x127c1d290_0 .var "guard_bit", 0 0;
v0x127c1d3a0_0 .var "product", 49 0;
v0x127c1d440_0 .var "result", 31 0;
v0x127c1d500_0 .var "round_bit", 0 0;
v0x127c1d590_0 .var "sticky", 0 0;
v0x127c1d620_0 .var "z_e", 9 0;
v0x127c1d6b0_0 .var "z_m", 23 0;
v0x127c1d750_0 .var "z_s", 0 0;
E_0x127c1cc80/0 .event anyedge, v0x127c186d0_0, v0x127c1cfa0_0, v0x127c1cda0_0, v0x127c1ce40_0;
E_0x127c1cc80/1 .event anyedge, v0x127c1d090_0, v0x127c1d140_0, v0x127c1cf00_0, v0x127c1d1f0_0;
E_0x127c1cc80/2 .event anyedge, v0x127c1d3a0_0, v0x127c1d620_0, v0x127c1d6b0_0, v0x127c1d290_0;
E_0x127c1cc80/3 .event anyedge, v0x127c1d590_0, v0x127c1d500_0, v0x127c1d750_0;
E_0x127c1cc80 .event/or E_0x127c1cc80/0, E_0x127c1cc80/1, E_0x127c1cc80/2, E_0x127c1cc80/3;
S_0x127c1e670 .scope module, "pe13" "pe" 3 192, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c193b0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c22d80_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c22e60_0 .net "mac_out", 31 0, v0x127c21a40_0;  1 drivers
v0x127c22ef0_0 .net "mult_out", 31 0, v0x127c22980_0;  1 drivers
v0x127c22fe0_0 .net "pe_accept_w_in", 0 0, o0x1280536a0;  alias, 0 drivers
v0x127c23070_0 .net "pe_enabled", 0 0, L_0x127c73e40;  1 drivers
v0x127c23140_0 .net "pe_input_in", 31 0, v0x127c1dcb0_0;  alias, 1 drivers
v0x127c23210_0 .var "pe_input_out", 31 0;
L_0x118009018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c232a0_0 .net "pe_psum_in", 31 0, L_0x118009018;  1 drivers
v0x127c23330_0 .var "pe_psum_out", 31 0;
v0x127c23450_0 .net "pe_switch_in", 0 0, v0x127c1dfb0_0;  alias, 1 drivers
v0x127c23500_0 .var "pe_switch_out", 0 0;
v0x127c23590_0 .net "pe_valid_in", 0 0, v0x127c1e0d0_0;  alias, 1 drivers
v0x127c23620_0 .var "pe_valid_out", 0 0;
v0x127c236b0_0 .net "pe_weight_in", 31 0, o0x1280537c0;  alias, 0 drivers
v0x127c23740_0 .var "pe_weight_out", 31 0;
v0x127c237f0_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c238c0_0 .var "weight_reg_active", 31 0;
v0x127c23a70_0 .var "weight_reg_inactive", 31 0;
S_0x127c1ead0 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c1e670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c1ec90 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c1ecd0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c1ed10 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c1ed50 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c20c10_0 .net "a", 31 0, v0x127c22980_0;  alias, 1 drivers
v0x127c20cd0_0 .net "a_exp", 7 0, L_0x127c71e80;  1 drivers
v0x127c20d70_0 .net "a_inf", 0 0, L_0x127c72f90;  1 drivers
v0x127c20e00_0 .net "a_mant", 22 0, L_0x127c71fa0;  1 drivers
v0x127c20e90_0 .var "a_mant_ext", 23 0;
v0x127c20f60_0 .net "a_nan", 0 0, L_0x127c72690;  1 drivers
v0x127c20ff0_0 .net "a_sign", 0 0, L_0x127c71de0;  1 drivers
v0x127c21090_0 .net "a_zero", 0 0, L_0x127c735d0;  1 drivers
v0x127c21130_0 .net "b", 31 0, L_0x118009018;  alias, 1 drivers
v0x127c21240_0 .net "b_exp", 7 0, L_0x127c72120;  1 drivers
v0x127c212f0_0 .net "b_inf", 0 0, L_0x127c733c0;  1 drivers
v0x127c21390_0 .net "b_mant", 22 0, L_0x127c721f0;  1 drivers
v0x127c21440_0 .var "b_mant_ext", 23 0;
v0x127c214f0_0 .net "b_nan", 0 0, L_0x127c72b10;  1 drivers
v0x127c21590_0 .net "b_sign", 0 0, L_0x127c72040;  1 drivers
v0x127c21630_0 .net "b_zero", 0 0, L_0x127c73d50;  1 drivers
v0x127c216d0_0 .var "exp_diff", 7 0;
v0x127c21860_0 .var/i "i", 31 0;
v0x127c218f0_0 .var "larger_exp", 7 0;
v0x127c219a0_0 .var "normalize_done", 0 0;
v0x127c21a40_0 .var "result", 31 0;
v0x127c21af0_0 .var "result_exp", 7 0;
v0x127c21ba0_0 .var "result_sign", 0 0;
v0x127c21c40_0 .var "sum_mant", 24 0;
L_0x127c71de0 .part v0x127c22980_0, 31, 1;
L_0x127c71e80 .part v0x127c22980_0, 23, 8;
L_0x127c71fa0 .part v0x127c22980_0, 0, 23;
L_0x127c72040 .part L_0x118009018, 31, 1;
L_0x127c72120 .part L_0x118009018, 23, 8;
L_0x127c721f0 .part L_0x118009018, 0, 23;
S_0x127c1ef60 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c1ead0;
 .timescale -9 -12;
L_0x127c72690 .functor AND 1, L_0x127c72330, L_0x127c72570, C4<1>, C4<1>;
L_0x127c72b10 .functor AND 1, L_0x127c72780, L_0x127c729f0, C4<1>, C4<1>;
L_0x127c72f90 .functor AND 1, L_0x127c72c00, L_0x127c72e00, C4<1>, C4<1>;
L_0x127c733c0 .functor AND 1, L_0x127c73040, L_0x127c732a0, C4<1>, C4<1>;
L_0x127c735d0 .functor AND 1, L_0x127c734b0, L_0x127c73760, C4<1>, C4<1>;
L_0x127c73d50 .functor AND 1, L_0x127c73980, L_0x127c73c70, C4<1>, C4<1>;
v0x127c1f210_0 .net *"_ivl_10", 31 0, L_0x127c72450;  1 drivers
L_0x118008b50 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1f2d0_0 .net *"_ivl_13", 8 0, L_0x118008b50;  1 drivers
L_0x118008b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1f370_0 .net/2u *"_ivl_14", 31 0, L_0x118008b98;  1 drivers
v0x127c1f400_0 .net *"_ivl_16", 0 0, L_0x127c72570;  1 drivers
L_0x118008be0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c1f490_0 .net/2u *"_ivl_20", 7 0, L_0x118008be0;  1 drivers
v0x127c1f560_0 .net *"_ivl_22", 0 0, L_0x127c72780;  1 drivers
v0x127c1f5f0_0 .net *"_ivl_24", 31 0, L_0x127c728a0;  1 drivers
L_0x118008c28 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1f6a0_0 .net *"_ivl_27", 8 0, L_0x118008c28;  1 drivers
L_0x118008c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1f750_0 .net/2u *"_ivl_28", 31 0, L_0x118008c70;  1 drivers
v0x127c1f860_0 .net *"_ivl_30", 0 0, L_0x127c729f0;  1 drivers
L_0x118008cb8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c1f900_0 .net/2u *"_ivl_34", 7 0, L_0x118008cb8;  1 drivers
v0x127c1f9b0_0 .net *"_ivl_36", 0 0, L_0x127c72c00;  1 drivers
v0x127c1fa50_0 .net *"_ivl_38", 31 0, L_0x127c72d20;  1 drivers
L_0x118008d00 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1fb00_0 .net *"_ivl_41", 8 0, L_0x118008d00;  1 drivers
L_0x118008d48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1fbb0_0 .net/2u *"_ivl_42", 31 0, L_0x118008d48;  1 drivers
v0x127c1fc60_0 .net *"_ivl_44", 0 0, L_0x127c72e00;  1 drivers
L_0x118008d90 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c1fd00_0 .net/2u *"_ivl_48", 7 0, L_0x118008d90;  1 drivers
v0x127c1fe90_0 .net *"_ivl_50", 0 0, L_0x127c73040;  1 drivers
v0x127c1ff20_0 .net *"_ivl_52", 31 0, L_0x127c73140;  1 drivers
L_0x118008dd8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1ffc0_0 .net *"_ivl_55", 8 0, L_0x118008dd8;  1 drivers
L_0x118008e20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c20070_0 .net/2u *"_ivl_56", 31 0, L_0x118008e20;  1 drivers
v0x127c20120_0 .net *"_ivl_58", 0 0, L_0x127c732a0;  1 drivers
L_0x118008b08 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c201c0_0 .net/2u *"_ivl_6", 7 0, L_0x118008b08;  1 drivers
L_0x118008e68 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c20270_0 .net/2u *"_ivl_62", 7 0, L_0x118008e68;  1 drivers
v0x127c20320_0 .net *"_ivl_64", 0 0, L_0x127c734b0;  1 drivers
v0x127c203c0_0 .net *"_ivl_66", 31 0, L_0x127c73640;  1 drivers
L_0x118008eb0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c20470_0 .net *"_ivl_69", 8 0, L_0x118008eb0;  1 drivers
L_0x118008ef8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c20520_0 .net/2u *"_ivl_70", 31 0, L_0x118008ef8;  1 drivers
v0x127c205d0_0 .net *"_ivl_72", 0 0, L_0x127c73760;  1 drivers
L_0x118008f40 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c20670_0 .net/2u *"_ivl_76", 7 0, L_0x118008f40;  1 drivers
v0x127c20720_0 .net *"_ivl_78", 0 0, L_0x127c73980;  1 drivers
v0x127c207c0_0 .net *"_ivl_8", 0 0, L_0x127c72330;  1 drivers
v0x127c20860_0 .net *"_ivl_80", 31 0, L_0x127c73aa0;  1 drivers
L_0x118008f88 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c1fdb0_0 .net *"_ivl_83", 8 0, L_0x118008f88;  1 drivers
L_0x118008fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c20af0_0 .net/2u *"_ivl_84", 31 0, L_0x118008fd0;  1 drivers
v0x127c20b80_0 .net *"_ivl_86", 0 0, L_0x127c73c70;  1 drivers
E_0x127c1f130/0 .event anyedge, v0x127c20f60_0, v0x127c214f0_0, v0x127c20d70_0, v0x127c212f0_0;
E_0x127c1f130/1 .event anyedge, v0x127c20ff0_0, v0x127c21590_0, v0x127c21090_0, v0x127c21630_0;
E_0x127c1f130/2 .event anyedge, v0x127c21130_0, v0x127c20c10_0, v0x127c20cd0_0, v0x127c20e00_0;
E_0x127c1f130/3 .event anyedge, v0x127c21240_0, v0x127c21390_0, v0x127c21c40_0, v0x127c21c40_0;
E_0x127c1f130/4 .event anyedge, v0x127c21c40_0;
E_0x127c1f130 .event/or E_0x127c1f130/0, E_0x127c1f130/1, E_0x127c1f130/2, E_0x127c1f130/3, E_0x127c1f130/4;
L_0x127c72330 .cmp/eq 8, L_0x127c71e80, L_0x118008b08;
L_0x127c72450 .concat [ 23 9 0 0], L_0x127c71fa0, L_0x118008b50;
L_0x127c72570 .cmp/ne 32, L_0x127c72450, L_0x118008b98;
L_0x127c72780 .cmp/eq 8, L_0x127c72120, L_0x118008be0;
L_0x127c728a0 .concat [ 23 9 0 0], L_0x127c721f0, L_0x118008c28;
L_0x127c729f0 .cmp/ne 32, L_0x127c728a0, L_0x118008c70;
L_0x127c72c00 .cmp/eq 8, L_0x127c71e80, L_0x118008cb8;
L_0x127c72d20 .concat [ 23 9 0 0], L_0x127c71fa0, L_0x118008d00;
L_0x127c72e00 .cmp/eq 32, L_0x127c72d20, L_0x118008d48;
L_0x127c73040 .cmp/eq 8, L_0x127c72120, L_0x118008d90;
L_0x127c73140 .concat [ 23 9 0 0], L_0x127c721f0, L_0x118008dd8;
L_0x127c732a0 .cmp/eq 32, L_0x127c73140, L_0x118008e20;
L_0x127c734b0 .cmp/eq 8, L_0x127c71e80, L_0x118008e68;
L_0x127c73640 .concat [ 23 9 0 0], L_0x127c71fa0, L_0x118008eb0;
L_0x127c73760 .cmp/eq 32, L_0x127c73640, L_0x118008ef8;
L_0x127c73980 .cmp/eq 8, L_0x127c72120, L_0x118008f40;
L_0x127c73aa0 .concat [ 23 9 0 0], L_0x127c721f0, L_0x118008f88;
L_0x127c73c70 .cmp/eq 32, L_0x127c73aa0, L_0x118008fd0;
S_0x127c21d40 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c1e670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c21eb0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c21ef0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c21f30 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c21f70 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c22210_0 .net "a", 31 0, v0x127c1dcb0_0;  alias, 1 drivers
v0x127c222e0_0 .var "a_e", 9 0;
v0x127c22380_0 .var "a_m", 23 0;
v0x127c22440_0 .var "a_s", 0 0;
v0x127c224e0_0 .net "b", 31 0, v0x127c238c0_0;  1 drivers
v0x127c225d0_0 .var "b_e", 9 0;
v0x127c22680_0 .var "b_m", 23 0;
v0x127c22730_0 .var "b_s", 0 0;
v0x127c227d0_0 .var "guard_bit", 0 0;
v0x127c228e0_0 .var "product", 49 0;
v0x127c22980_0 .var "result", 31 0;
v0x127c22a40_0 .var "round_bit", 0 0;
v0x127c22ad0_0 .var "sticky", 0 0;
v0x127c22b60_0 .var "z_e", 9 0;
v0x127c22bf0_0 .var "z_m", 23 0;
v0x127c22c90_0 .var "z_s", 0 0;
E_0x127c221c0/0 .event anyedge, v0x127c1dcb0_0, v0x127c224e0_0, v0x127c222e0_0, v0x127c22380_0;
E_0x127c221c0/1 .event anyedge, v0x127c225d0_0, v0x127c22680_0, v0x127c22440_0, v0x127c22730_0;
E_0x127c221c0/2 .event anyedge, v0x127c228e0_0, v0x127c22b60_0, v0x127c22bf0_0, v0x127c227d0_0;
E_0x127c221c0/3 .event anyedge, v0x127c22ad0_0, v0x127c22a40_0, v0x127c22c90_0;
E_0x127c221c0 .event/or E_0x127c221c0/0, E_0x127c221c0/1, E_0x127c221c0/2, E_0x127c221c0/3;
S_0x127c23bd0 .scope module, "pe14" "pe" 3 213, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c23d90 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c282d0_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c28370_0 .net "mac_out", 31 0, v0x127c26f90_0;  1 drivers
v0x127c28410_0 .net "mult_out", 31 0, v0x127c27ed0_0;  1 drivers
v0x127c28500_0 .net "pe_accept_w_in", 0 0, o0x1280549f0;  alias, 0 drivers
v0x127c28590_0 .net "pe_enabled", 0 0, L_0x127c75da0;  1 drivers
v0x127c28660_0 .net "pe_input_in", 31 0, v0x127c23210_0;  alias, 1 drivers
v0x127c28730_0 .var "pe_input_out", 31 0;
L_0x118009570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c287c0_0 .net "pe_psum_in", 31 0, L_0x118009570;  1 drivers
v0x127c28860_0 .var "pe_psum_out", 31 0;
v0x127c28980_0 .net "pe_switch_in", 0 0, v0x127c23500_0;  alias, 1 drivers
v0x127c28a30_0 .var "pe_switch_out", 0 0;
v0x127c28ac0_0 .net "pe_valid_in", 0 0, v0x127c23620_0;  alias, 1 drivers
v0x127c28b50_0 .var "pe_valid_out", 0 0;
v0x127c28be0_0 .net "pe_weight_in", 31 0, o0x128054b10;  alias, 0 drivers
v0x127c28c70_0 .var "pe_weight_out", 31 0;
v0x127c28d20_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c28db0_0 .var "weight_reg_active", 31 0;
v0x127c28f70_0 .var "weight_reg_inactive", 31 0;
S_0x127c24000 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c23bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c241d0 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c24210 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c24250 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c24290 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c26160_0 .net "a", 31 0, v0x127c27ed0_0;  alias, 1 drivers
v0x127c26220_0 .net "a_exp", 7 0, L_0x127c74000;  1 drivers
v0x127c262c0_0 .net "a_inf", 0 0, L_0x127c74ef0;  1 drivers
v0x127c26350_0 .net "a_mant", 22 0, L_0x127c74120;  1 drivers
v0x127c263e0_0 .var "a_mant_ext", 23 0;
v0x127c264b0_0 .net "a_nan", 0 0, L_0x127c747f0;  1 drivers
v0x127c26540_0 .net "a_sign", 0 0, L_0x127c73f60;  1 drivers
v0x127c265e0_0 .net "a_zero", 0 0, L_0x127c75530;  1 drivers
v0x127c26680_0 .net "b", 31 0, L_0x118009570;  alias, 1 drivers
v0x127c26790_0 .net "b_exp", 7 0, L_0x127c742a0;  1 drivers
v0x127c26840_0 .net "b_inf", 0 0, L_0x127c75320;  1 drivers
v0x127c268e0_0 .net "b_mant", 22 0, L_0x127c74370;  1 drivers
v0x127c26990_0 .var "b_mant_ext", 23 0;
v0x127c26a40_0 .net "b_nan", 0 0, L_0x127c74c70;  1 drivers
v0x127c26ae0_0 .net "b_sign", 0 0, L_0x127c741c0;  1 drivers
v0x127c26b80_0 .net "b_zero", 0 0, L_0x127c75cb0;  1 drivers
v0x127c26c20_0 .var "exp_diff", 7 0;
v0x127c26db0_0 .var/i "i", 31 0;
v0x127c26e40_0 .var "larger_exp", 7 0;
v0x127c26ef0_0 .var "normalize_done", 0 0;
v0x127c26f90_0 .var "result", 31 0;
v0x127c27040_0 .var "result_exp", 7 0;
v0x127c270f0_0 .var "result_sign", 0 0;
v0x127c27190_0 .var "sum_mant", 24 0;
L_0x127c73f60 .part v0x127c27ed0_0, 31, 1;
L_0x127c74000 .part v0x127c27ed0_0, 23, 8;
L_0x127c74120 .part v0x127c27ed0_0, 0, 23;
L_0x127c741c0 .part L_0x118009570, 31, 1;
L_0x127c742a0 .part L_0x118009570, 23, 8;
L_0x127c74370 .part L_0x118009570, 0, 23;
S_0x127c244b0 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c24000;
 .timescale -9 -12;
L_0x127c747f0 .functor AND 1, L_0x127c74490, L_0x127c746d0, C4<1>, C4<1>;
L_0x127c74c70 .functor AND 1, L_0x127c748e0, L_0x127c74b50, C4<1>, C4<1>;
L_0x127c74ef0 .functor AND 1, L_0x127c712b0, L_0x127c74d60, C4<1>, C4<1>;
L_0x127c75320 .functor AND 1, L_0x127c74fa0, L_0x127c75200, C4<1>, C4<1>;
L_0x127c75530 .functor AND 1, L_0x127c75410, L_0x127c756c0, C4<1>, C4<1>;
L_0x127c75cb0 .functor AND 1, L_0x127c758e0, L_0x127c75bd0, C4<1>, C4<1>;
v0x127c24760_0 .net *"_ivl_10", 31 0, L_0x127c745b0;  1 drivers
L_0x1180090a8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c24820_0 .net *"_ivl_13", 8 0, L_0x1180090a8;  1 drivers
L_0x1180090f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c248c0_0 .net/2u *"_ivl_14", 31 0, L_0x1180090f0;  1 drivers
v0x127c24950_0 .net *"_ivl_16", 0 0, L_0x127c746d0;  1 drivers
L_0x118009138 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c249e0_0 .net/2u *"_ivl_20", 7 0, L_0x118009138;  1 drivers
v0x127c24ab0_0 .net *"_ivl_22", 0 0, L_0x127c748e0;  1 drivers
v0x127c24b40_0 .net *"_ivl_24", 31 0, L_0x127c74a00;  1 drivers
L_0x118009180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c24bf0_0 .net *"_ivl_27", 8 0, L_0x118009180;  1 drivers
L_0x1180091c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c24ca0_0 .net/2u *"_ivl_28", 31 0, L_0x1180091c8;  1 drivers
v0x127c24db0_0 .net *"_ivl_30", 0 0, L_0x127c74b50;  1 drivers
L_0x118009210 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c24e50_0 .net/2u *"_ivl_34", 7 0, L_0x118009210;  1 drivers
v0x127c24f00_0 .net *"_ivl_36", 0 0, L_0x127c712b0;  1 drivers
v0x127c24fa0_0 .net *"_ivl_38", 31 0, L_0x127c713d0;  1 drivers
L_0x118009258 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c25050_0 .net *"_ivl_41", 8 0, L_0x118009258;  1 drivers
L_0x1180092a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c25100_0 .net/2u *"_ivl_42", 31 0, L_0x1180092a0;  1 drivers
v0x127c251b0_0 .net *"_ivl_44", 0 0, L_0x127c74d60;  1 drivers
L_0x1180092e8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c25250_0 .net/2u *"_ivl_48", 7 0, L_0x1180092e8;  1 drivers
v0x127c253e0_0 .net *"_ivl_50", 0 0, L_0x127c74fa0;  1 drivers
v0x127c25470_0 .net *"_ivl_52", 31 0, L_0x127c750a0;  1 drivers
L_0x118009330 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c25510_0 .net *"_ivl_55", 8 0, L_0x118009330;  1 drivers
L_0x118009378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c255c0_0 .net/2u *"_ivl_56", 31 0, L_0x118009378;  1 drivers
v0x127c25670_0 .net *"_ivl_58", 0 0, L_0x127c75200;  1 drivers
L_0x118009060 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c25710_0 .net/2u *"_ivl_6", 7 0, L_0x118009060;  1 drivers
L_0x1180093c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c257c0_0 .net/2u *"_ivl_62", 7 0, L_0x1180093c0;  1 drivers
v0x127c25870_0 .net *"_ivl_64", 0 0, L_0x127c75410;  1 drivers
v0x127c25910_0 .net *"_ivl_66", 31 0, L_0x127c755a0;  1 drivers
L_0x118009408 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c259c0_0 .net *"_ivl_69", 8 0, L_0x118009408;  1 drivers
L_0x118009450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c25a70_0 .net/2u *"_ivl_70", 31 0, L_0x118009450;  1 drivers
v0x127c25b20_0 .net *"_ivl_72", 0 0, L_0x127c756c0;  1 drivers
L_0x118009498 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c25bc0_0 .net/2u *"_ivl_76", 7 0, L_0x118009498;  1 drivers
v0x127c25c70_0 .net *"_ivl_78", 0 0, L_0x127c758e0;  1 drivers
v0x127c25d10_0 .net *"_ivl_8", 0 0, L_0x127c74490;  1 drivers
v0x127c25db0_0 .net *"_ivl_80", 31 0, L_0x127c75a00;  1 drivers
L_0x1180094e0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c25300_0 .net *"_ivl_83", 8 0, L_0x1180094e0;  1 drivers
L_0x118009528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c26040_0 .net/2u *"_ivl_84", 31 0, L_0x118009528;  1 drivers
v0x127c260d0_0 .net *"_ivl_86", 0 0, L_0x127c75bd0;  1 drivers
E_0x127c24680/0 .event anyedge, v0x127c264b0_0, v0x127c26a40_0, v0x127c262c0_0, v0x127c26840_0;
E_0x127c24680/1 .event anyedge, v0x127c26540_0, v0x127c26ae0_0, v0x127c265e0_0, v0x127c26b80_0;
E_0x127c24680/2 .event anyedge, v0x127c26680_0, v0x127c26160_0, v0x127c26220_0, v0x127c26350_0;
E_0x127c24680/3 .event anyedge, v0x127c26790_0, v0x127c268e0_0, v0x127c27190_0, v0x127c27190_0;
E_0x127c24680/4 .event anyedge, v0x127c27190_0;
E_0x127c24680 .event/or E_0x127c24680/0, E_0x127c24680/1, E_0x127c24680/2, E_0x127c24680/3, E_0x127c24680/4;
L_0x127c74490 .cmp/eq 8, L_0x127c74000, L_0x118009060;
L_0x127c745b0 .concat [ 23 9 0 0], L_0x127c74120, L_0x1180090a8;
L_0x127c746d0 .cmp/ne 32, L_0x127c745b0, L_0x1180090f0;
L_0x127c748e0 .cmp/eq 8, L_0x127c742a0, L_0x118009138;
L_0x127c74a00 .concat [ 23 9 0 0], L_0x127c74370, L_0x118009180;
L_0x127c74b50 .cmp/ne 32, L_0x127c74a00, L_0x1180091c8;
L_0x127c712b0 .cmp/eq 8, L_0x127c74000, L_0x118009210;
L_0x127c713d0 .concat [ 23 9 0 0], L_0x127c74120, L_0x118009258;
L_0x127c74d60 .cmp/eq 32, L_0x127c713d0, L_0x1180092a0;
L_0x127c74fa0 .cmp/eq 8, L_0x127c742a0, L_0x1180092e8;
L_0x127c750a0 .concat [ 23 9 0 0], L_0x127c74370, L_0x118009330;
L_0x127c75200 .cmp/eq 32, L_0x127c750a0, L_0x118009378;
L_0x127c75410 .cmp/eq 8, L_0x127c74000, L_0x1180093c0;
L_0x127c755a0 .concat [ 23 9 0 0], L_0x127c74120, L_0x118009408;
L_0x127c756c0 .cmp/eq 32, L_0x127c755a0, L_0x118009450;
L_0x127c758e0 .cmp/eq 8, L_0x127c742a0, L_0x118009498;
L_0x127c75a00 .concat [ 23 9 0 0], L_0x127c74370, L_0x1180094e0;
L_0x127c75bd0 .cmp/eq 32, L_0x127c75a00, L_0x118009528;
S_0x127c27290 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c23bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c27400 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c27440 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c27480 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c274c0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c27760_0 .net "a", 31 0, v0x127c23210_0;  alias, 1 drivers
v0x127c27830_0 .var "a_e", 9 0;
v0x127c278d0_0 .var "a_m", 23 0;
v0x127c27990_0 .var "a_s", 0 0;
v0x127c27a30_0 .net "b", 31 0, v0x127c28db0_0;  1 drivers
v0x127c27b20_0 .var "b_e", 9 0;
v0x127c27bd0_0 .var "b_m", 23 0;
v0x127c27c80_0 .var "b_s", 0 0;
v0x127c27d20_0 .var "guard_bit", 0 0;
v0x127c27e30_0 .var "product", 49 0;
v0x127c27ed0_0 .var "result", 31 0;
v0x127c27f90_0 .var "round_bit", 0 0;
v0x127c28020_0 .var "sticky", 0 0;
v0x127c280b0_0 .var "z_e", 9 0;
v0x127c28140_0 .var "z_m", 23 0;
v0x127c281e0_0 .var "z_s", 0 0;
E_0x127c27710/0 .event anyedge, v0x127c23210_0, v0x127c27a30_0, v0x127c27830_0, v0x127c278d0_0;
E_0x127c27710/1 .event anyedge, v0x127c27b20_0, v0x127c27bd0_0, v0x127c27990_0, v0x127c27c80_0;
E_0x127c27710/2 .event anyedge, v0x127c27e30_0, v0x127c280b0_0, v0x127c28140_0, v0x127c27d20_0;
E_0x127c27710/3 .event anyedge, v0x127c28020_0, v0x127c27f90_0, v0x127c281e0_0;
E_0x127c27710 .event/or E_0x127c27710/0, E_0x127c27710/1, E_0x127c27710/2, E_0x127c27710/3;
S_0x127c290e0 .scope module, "pe21" "pe" 3 236, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c1e910 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c2d800_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c2d920_0 .net "mac_out", 31 0, v0x127c2c4c0_0;  1 drivers
v0x127c2d9b0_0 .net "mult_out", 31 0, v0x127c2d400_0;  1 drivers
v0x127c2da80_0 .net "pe_accept_w_in", 0 0, o0x128050f70;  alias, 0 drivers
v0x127c2db10_0 .net "pe_enabled", 0 0, L_0x127c77e90;  1 drivers
v0x127c2dbe0_0 .net "pe_input_in", 31 0, o0x1280559e0;  alias, 0 drivers
v0x127c2dc70_0 .var "pe_input_out", 31 0;
v0x127c2dd00_0 .net "pe_psum_in", 31 0, v0x127c18830_0;  alias, 1 drivers
v0x127c2dde0_0 .var "pe_psum_out", 31 0;
v0x127c2def0_0 .net "pe_switch_in", 0 0, v0x127c189f0_0;  alias, 1 drivers
v0x127c2df80_0 .var "pe_switch_out", 0 0;
v0x127c2e020_0 .net "pe_valid_in", 0 0, o0x128055e00;  alias, 0 drivers
v0x127c2e0c0_0 .var "pe_valid_out", 0 0;
v0x127c2e160_0 .net "pe_weight_in", 31 0, v0x127c18c80_0;  alias, 1 drivers
v0x127c2e200_0 .var "pe_weight_out", 31 0;
v0x127c2e2a0_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c2e3b0_0 .var "weight_reg_active", 31 0;
v0x127c2e540_0 .var "weight_reg_inactive", 31 0;
S_0x127c29560 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c290e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c29720 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c29760 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c297a0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c297e0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c2b690_0 .net "a", 31 0, v0x127c2d400_0;  alias, 1 drivers
v0x127c2b750_0 .net "a_exp", 7 0, L_0x127c75ee0;  1 drivers
v0x127c2b7f0_0 .net "a_inf", 0 0, L_0x127c76fe0;  1 drivers
v0x127c2b880_0 .net "a_mant", 22 0, L_0x127c76000;  1 drivers
v0x127c2b910_0 .var "a_mant_ext", 23 0;
v0x127c2b9e0_0 .net "a_nan", 0 0, L_0x127c766e0;  1 drivers
v0x127c2ba70_0 .net "a_sign", 0 0, L_0x127c75e40;  1 drivers
v0x127c2bb10_0 .net "a_zero", 0 0, L_0x127c77620;  1 drivers
v0x127c2bbb0_0 .net "b", 31 0, v0x127c18830_0;  alias, 1 drivers
v0x127c2bce0_0 .net "b_exp", 7 0, L_0x127c761c0;  1 drivers
v0x127c2bd70_0 .net "b_inf", 0 0, L_0x127c77410;  1 drivers
v0x127c2be00_0 .net "b_mant", 22 0, L_0x127c76280;  1 drivers
v0x127c2be90_0 .var "b_mant_ext", 23 0;
v0x127c2bf30_0 .net "b_nan", 0 0, L_0x127c76b60;  1 drivers
v0x127c2bfd0_0 .net "b_sign", 0 0, L_0x127c760a0;  1 drivers
v0x127c2c070_0 .net "b_zero", 0 0, L_0x127c77da0;  1 drivers
v0x127c2c110_0 .var "exp_diff", 7 0;
v0x127c2c2c0_0 .var/i "i", 31 0;
v0x127c2c370_0 .var "larger_exp", 7 0;
v0x127c2c420_0 .var "normalize_done", 0 0;
v0x127c2c4c0_0 .var "result", 31 0;
v0x127c2c570_0 .var "result_exp", 7 0;
v0x127c2c620_0 .var "result_sign", 0 0;
v0x127c2c6c0_0 .var "sum_mant", 24 0;
L_0x127c75e40 .part v0x127c2d400_0, 31, 1;
L_0x127c75ee0 .part v0x127c2d400_0, 23, 8;
L_0x127c76000 .part v0x127c2d400_0, 0, 23;
L_0x127c760a0 .part v0x127c18830_0, 31, 1;
L_0x127c761c0 .part v0x127c18830_0, 23, 8;
L_0x127c76280 .part v0x127c18830_0, 0, 23;
S_0x127c299f0 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c29560;
 .timescale -9 -12;
L_0x127c766e0 .functor AND 1, L_0x127c76340, L_0x127c765a0, C4<1>, C4<1>;
L_0x127c76b60 .functor AND 1, L_0x127c767d0, L_0x127c76a40, C4<1>, C4<1>;
L_0x127c76fe0 .functor AND 1, L_0x127c76c50, L_0x127c76e50, C4<1>, C4<1>;
L_0x127c77410 .functor AND 1, L_0x127c77090, L_0x127c772f0, C4<1>, C4<1>;
L_0x127c77620 .functor AND 1, L_0x127c77500, L_0x127c777b0, C4<1>, C4<1>;
L_0x127c77da0 .functor AND 1, L_0x127c779d0, L_0x127c77cc0, C4<1>, C4<1>;
v0x127c29c90_0 .net *"_ivl_10", 31 0, L_0x127c76480;  1 drivers
L_0x118009600 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c29d50_0 .net *"_ivl_13", 8 0, L_0x118009600;  1 drivers
L_0x118009648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c29df0_0 .net/2u *"_ivl_14", 31 0, L_0x118009648;  1 drivers
v0x127c29e80_0 .net *"_ivl_16", 0 0, L_0x127c765a0;  1 drivers
L_0x118009690 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c29f10_0 .net/2u *"_ivl_20", 7 0, L_0x118009690;  1 drivers
v0x127c29fe0_0 .net *"_ivl_22", 0 0, L_0x127c767d0;  1 drivers
v0x127c2a070_0 .net *"_ivl_24", 31 0, L_0x127c768f0;  1 drivers
L_0x1180096d8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2a120_0 .net *"_ivl_27", 8 0, L_0x1180096d8;  1 drivers
L_0x118009720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2a1d0_0 .net/2u *"_ivl_28", 31 0, L_0x118009720;  1 drivers
v0x127c2a2e0_0 .net *"_ivl_30", 0 0, L_0x127c76a40;  1 drivers
L_0x118009768 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c2a380_0 .net/2u *"_ivl_34", 7 0, L_0x118009768;  1 drivers
v0x127c2a430_0 .net *"_ivl_36", 0 0, L_0x127c76c50;  1 drivers
v0x127c2a4d0_0 .net *"_ivl_38", 31 0, L_0x127c76d70;  1 drivers
L_0x1180097b0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2a580_0 .net *"_ivl_41", 8 0, L_0x1180097b0;  1 drivers
L_0x1180097f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2a630_0 .net/2u *"_ivl_42", 31 0, L_0x1180097f8;  1 drivers
v0x127c2a6e0_0 .net *"_ivl_44", 0 0, L_0x127c76e50;  1 drivers
L_0x118009840 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c2a780_0 .net/2u *"_ivl_48", 7 0, L_0x118009840;  1 drivers
v0x127c2a910_0 .net *"_ivl_50", 0 0, L_0x127c77090;  1 drivers
v0x127c2a9a0_0 .net *"_ivl_52", 31 0, L_0x127c77190;  1 drivers
L_0x118009888 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2aa40_0 .net *"_ivl_55", 8 0, L_0x118009888;  1 drivers
L_0x1180098d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2aaf0_0 .net/2u *"_ivl_56", 31 0, L_0x1180098d0;  1 drivers
v0x127c2aba0_0 .net *"_ivl_58", 0 0, L_0x127c772f0;  1 drivers
L_0x1180095b8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c2ac40_0 .net/2u *"_ivl_6", 7 0, L_0x1180095b8;  1 drivers
L_0x118009918 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c2acf0_0 .net/2u *"_ivl_62", 7 0, L_0x118009918;  1 drivers
v0x127c2ada0_0 .net *"_ivl_64", 0 0, L_0x127c77500;  1 drivers
v0x127c2ae40_0 .net *"_ivl_66", 31 0, L_0x127c77690;  1 drivers
L_0x118009960 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2aef0_0 .net *"_ivl_69", 8 0, L_0x118009960;  1 drivers
L_0x1180099a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2afa0_0 .net/2u *"_ivl_70", 31 0, L_0x1180099a8;  1 drivers
v0x127c2b050_0 .net *"_ivl_72", 0 0, L_0x127c777b0;  1 drivers
L_0x1180099f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c2b0f0_0 .net/2u *"_ivl_76", 7 0, L_0x1180099f0;  1 drivers
v0x127c2b1a0_0 .net *"_ivl_78", 0 0, L_0x127c779d0;  1 drivers
v0x127c2b240_0 .net *"_ivl_8", 0 0, L_0x127c76340;  1 drivers
v0x127c2b2e0_0 .net *"_ivl_80", 31 0, L_0x127c77af0;  1 drivers
L_0x118009a38 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2a830_0 .net *"_ivl_83", 8 0, L_0x118009a38;  1 drivers
L_0x118009a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2b570_0 .net/2u *"_ivl_84", 31 0, L_0x118009a80;  1 drivers
v0x127c2b600_0 .net *"_ivl_86", 0 0, L_0x127c77cc0;  1 drivers
E_0x127c29bb0/0 .event anyedge, v0x127c2b9e0_0, v0x127c2bf30_0, v0x127c2b7f0_0, v0x127c2bd70_0;
E_0x127c29bb0/1 .event anyedge, v0x127c2ba70_0, v0x127c2bfd0_0, v0x127c2bb10_0, v0x127c2c070_0;
E_0x127c29bb0/2 .event anyedge, v0x127c18830_0, v0x127c2b690_0, v0x127c2b750_0, v0x127c2b880_0;
E_0x127c29bb0/3 .event anyedge, v0x127c2bce0_0, v0x127c2be00_0, v0x127c2c6c0_0, v0x127c2c6c0_0;
E_0x127c29bb0/4 .event anyedge, v0x127c2c6c0_0;
E_0x127c29bb0 .event/or E_0x127c29bb0/0, E_0x127c29bb0/1, E_0x127c29bb0/2, E_0x127c29bb0/3, E_0x127c29bb0/4;
L_0x127c76340 .cmp/eq 8, L_0x127c75ee0, L_0x1180095b8;
L_0x127c76480 .concat [ 23 9 0 0], L_0x127c76000, L_0x118009600;
L_0x127c765a0 .cmp/ne 32, L_0x127c76480, L_0x118009648;
L_0x127c767d0 .cmp/eq 8, L_0x127c761c0, L_0x118009690;
L_0x127c768f0 .concat [ 23 9 0 0], L_0x127c76280, L_0x1180096d8;
L_0x127c76a40 .cmp/ne 32, L_0x127c768f0, L_0x118009720;
L_0x127c76c50 .cmp/eq 8, L_0x127c75ee0, L_0x118009768;
L_0x127c76d70 .concat [ 23 9 0 0], L_0x127c76000, L_0x1180097b0;
L_0x127c76e50 .cmp/eq 32, L_0x127c76d70, L_0x1180097f8;
L_0x127c77090 .cmp/eq 8, L_0x127c761c0, L_0x118009840;
L_0x127c77190 .concat [ 23 9 0 0], L_0x127c76280, L_0x118009888;
L_0x127c772f0 .cmp/eq 32, L_0x127c77190, L_0x1180098d0;
L_0x127c77500 .cmp/eq 8, L_0x127c75ee0, L_0x118009918;
L_0x127c77690 .concat [ 23 9 0 0], L_0x127c76000, L_0x118009960;
L_0x127c777b0 .cmp/eq 32, L_0x127c77690, L_0x1180099a8;
L_0x127c779d0 .cmp/eq 8, L_0x127c761c0, L_0x1180099f0;
L_0x127c77af0 .concat [ 23 9 0 0], L_0x127c76280, L_0x118009a38;
L_0x127c77cc0 .cmp/eq 32, L_0x127c77af0, L_0x118009a80;
S_0x127c2c7c0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c290e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c2c930 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c2c970 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c2c9b0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c2c9f0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c2cc90_0 .net "a", 31 0, o0x1280559e0;  alias, 0 drivers
v0x127c2cd50_0 .var "a_e", 9 0;
v0x127c2ce00_0 .var "a_m", 23 0;
v0x127c2cec0_0 .var "a_s", 0 0;
v0x127c2cf60_0 .net "b", 31 0, v0x127c2e3b0_0;  1 drivers
v0x127c2d050_0 .var "b_e", 9 0;
v0x127c2d100_0 .var "b_m", 23 0;
v0x127c2d1b0_0 .var "b_s", 0 0;
v0x127c2d250_0 .var "guard_bit", 0 0;
v0x127c2d360_0 .var "product", 49 0;
v0x127c2d400_0 .var "result", 31 0;
v0x127c2d4c0_0 .var "round_bit", 0 0;
v0x127c2d550_0 .var "sticky", 0 0;
v0x127c2d5e0_0 .var "z_e", 9 0;
v0x127c2d670_0 .var "z_m", 23 0;
v0x127c2d710_0 .var "z_s", 0 0;
E_0x127c2cc40/0 .event anyedge, v0x127c2cc90_0, v0x127c2cf60_0, v0x127c2cd50_0, v0x127c2ce00_0;
E_0x127c2cc40/1 .event anyedge, v0x127c2d050_0, v0x127c2d100_0, v0x127c2cec0_0, v0x127c2d1b0_0;
E_0x127c2cc40/2 .event anyedge, v0x127c2d360_0, v0x127c2d5e0_0, v0x127c2d670_0, v0x127c2d250_0;
E_0x127c2cc40/3 .event anyedge, v0x127c2d550_0, v0x127c2d4c0_0, v0x127c2d710_0;
E_0x127c2cc40 .event/or E_0x127c2cc40/0, E_0x127c2cc40/1, E_0x127c2cc40/2, E_0x127c2cc40/3;
S_0x127c2e6a0 .scope module, "pe22" "pe" 3 257, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c2e860 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c32da0_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c32e40_0 .net "mac_out", 31 0, v0x127c31a60_0;  1 drivers
v0x127c32ee0_0 .net "mult_out", 31 0, v0x127c329a0_0;  1 drivers
v0x127c32fd0_0 .net "pe_accept_w_in", 0 0, o0x128052350;  alias, 0 drivers
v0x127c33060_0 .net "pe_enabled", 0 0, L_0x127c79f90;  1 drivers
v0x127c33130_0 .net "pe_input_in", 31 0, v0x127c2dc70_0;  alias, 1 drivers
v0x127c33200_0 .var "pe_input_out", 31 0;
v0x127c33290_0 .net "pe_psum_in", 31 0, v0x127c1dde0_0;  alias, 1 drivers
v0x127c33370_0 .var "pe_psum_out", 31 0;
v0x127c33480_0 .net "pe_switch_in", 0 0, v0x127c1dfb0_0;  alias, 1 drivers
v0x127c33510_0 .var "pe_switch_out", 0 0;
v0x127c335a0_0 .net "pe_valid_in", 0 0, v0x127c2e0c0_0;  alias, 1 drivers
v0x127c33630_0 .var "pe_valid_out", 0 0;
v0x127c336c0_0 .net "pe_weight_in", 31 0, v0x127c1e1f0_0;  alias, 1 drivers
v0x127c33770_0 .var "pe_weight_out", 31 0;
v0x127c33810_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c338a0_0 .var "weight_reg_active", 31 0;
v0x127c33a60_0 .var "weight_reg_inactive", 31 0;
S_0x127c2ead0 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c2e6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c2eca0 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c2ece0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c2ed20 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c2ed60 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c30c30_0 .net "a", 31 0, v0x127c329a0_0;  alias, 1 drivers
v0x127c30cf0_0 .net "a_exp", 7 0, L_0x127c78000;  1 drivers
v0x127c30d90_0 .net "a_inf", 0 0, L_0x127c790e0;  1 drivers
v0x127c30e20_0 .net "a_mant", 22 0, L_0x127c78120;  1 drivers
v0x127c30eb0_0 .var "a_mant_ext", 23 0;
v0x127c30f80_0 .net "a_nan", 0 0, L_0x127c787e0;  1 drivers
v0x127c31010_0 .net "a_sign", 0 0, L_0x127c77f60;  1 drivers
v0x127c310b0_0 .net "a_zero", 0 0, L_0x127c79720;  1 drivers
v0x127c31150_0 .net "b", 31 0, v0x127c1dde0_0;  alias, 1 drivers
v0x127c31280_0 .net "b_exp", 7 0, L_0x127c782e0;  1 drivers
v0x127c31310_0 .net "b_inf", 0 0, L_0x127c79510;  1 drivers
v0x127c313a0_0 .net "b_mant", 22 0, L_0x127c78380;  1 drivers
v0x127c31430_0 .var "b_mant_ext", 23 0;
v0x127c314d0_0 .net "b_nan", 0 0, L_0x127c78c60;  1 drivers
v0x127c31570_0 .net "b_sign", 0 0, L_0x127c781c0;  1 drivers
v0x127c31610_0 .net "b_zero", 0 0, L_0x127c79ea0;  1 drivers
v0x127c316b0_0 .var "exp_diff", 7 0;
v0x127c31860_0 .var/i "i", 31 0;
v0x127c31910_0 .var "larger_exp", 7 0;
v0x127c319c0_0 .var "normalize_done", 0 0;
v0x127c31a60_0 .var "result", 31 0;
v0x127c31b10_0 .var "result_exp", 7 0;
v0x127c31bc0_0 .var "result_sign", 0 0;
v0x127c31c60_0 .var "sum_mant", 24 0;
L_0x127c77f60 .part v0x127c329a0_0, 31, 1;
L_0x127c78000 .part v0x127c329a0_0, 23, 8;
L_0x127c78120 .part v0x127c329a0_0, 0, 23;
L_0x127c781c0 .part v0x127c1dde0_0, 31, 1;
L_0x127c782e0 .part v0x127c1dde0_0, 23, 8;
L_0x127c78380 .part v0x127c1dde0_0, 0, 23;
S_0x127c2ef80 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c2ead0;
 .timescale -9 -12;
L_0x127c787e0 .functor AND 1, L_0x127c78440, L_0x127c786a0, C4<1>, C4<1>;
L_0x127c78c60 .functor AND 1, L_0x127c788d0, L_0x127c78b40, C4<1>, C4<1>;
L_0x127c790e0 .functor AND 1, L_0x127c78d50, L_0x127c78f50, C4<1>, C4<1>;
L_0x127c79510 .functor AND 1, L_0x127c79190, L_0x127c793f0, C4<1>, C4<1>;
L_0x127c79720 .functor AND 1, L_0x127c79600, L_0x127c798b0, C4<1>, C4<1>;
L_0x127c79ea0 .functor AND 1, L_0x127c79ad0, L_0x127c79dc0, C4<1>, C4<1>;
v0x127c2f230_0 .net *"_ivl_10", 31 0, L_0x127c78580;  1 drivers
L_0x118009b10 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2f2f0_0 .net *"_ivl_13", 8 0, L_0x118009b10;  1 drivers
L_0x118009b58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2f390_0 .net/2u *"_ivl_14", 31 0, L_0x118009b58;  1 drivers
v0x127c2f420_0 .net *"_ivl_16", 0 0, L_0x127c786a0;  1 drivers
L_0x118009ba0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c2f4b0_0 .net/2u *"_ivl_20", 7 0, L_0x118009ba0;  1 drivers
v0x127c2f580_0 .net *"_ivl_22", 0 0, L_0x127c788d0;  1 drivers
v0x127c2f610_0 .net *"_ivl_24", 31 0, L_0x127c789f0;  1 drivers
L_0x118009be8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2f6c0_0 .net *"_ivl_27", 8 0, L_0x118009be8;  1 drivers
L_0x118009c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2f770_0 .net/2u *"_ivl_28", 31 0, L_0x118009c30;  1 drivers
v0x127c2f880_0 .net *"_ivl_30", 0 0, L_0x127c78b40;  1 drivers
L_0x118009c78 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c2f920_0 .net/2u *"_ivl_34", 7 0, L_0x118009c78;  1 drivers
v0x127c2f9d0_0 .net *"_ivl_36", 0 0, L_0x127c78d50;  1 drivers
v0x127c2fa70_0 .net *"_ivl_38", 31 0, L_0x127c78e70;  1 drivers
L_0x118009cc0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2fb20_0 .net *"_ivl_41", 8 0, L_0x118009cc0;  1 drivers
L_0x118009d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2fbd0_0 .net/2u *"_ivl_42", 31 0, L_0x118009d08;  1 drivers
v0x127c2fc80_0 .net *"_ivl_44", 0 0, L_0x127c78f50;  1 drivers
L_0x118009d50 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c2fd20_0 .net/2u *"_ivl_48", 7 0, L_0x118009d50;  1 drivers
v0x127c2feb0_0 .net *"_ivl_50", 0 0, L_0x127c79190;  1 drivers
v0x127c2ff40_0 .net *"_ivl_52", 31 0, L_0x127c79290;  1 drivers
L_0x118009d98 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2ffe0_0 .net *"_ivl_55", 8 0, L_0x118009d98;  1 drivers
L_0x118009de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c30090_0 .net/2u *"_ivl_56", 31 0, L_0x118009de0;  1 drivers
v0x127c30140_0 .net *"_ivl_58", 0 0, L_0x127c793f0;  1 drivers
L_0x118009ac8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c301e0_0 .net/2u *"_ivl_6", 7 0, L_0x118009ac8;  1 drivers
L_0x118009e28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c30290_0 .net/2u *"_ivl_62", 7 0, L_0x118009e28;  1 drivers
v0x127c30340_0 .net *"_ivl_64", 0 0, L_0x127c79600;  1 drivers
v0x127c303e0_0 .net *"_ivl_66", 31 0, L_0x127c79790;  1 drivers
L_0x118009e70 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c30490_0 .net *"_ivl_69", 8 0, L_0x118009e70;  1 drivers
L_0x118009eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c30540_0 .net/2u *"_ivl_70", 31 0, L_0x118009eb8;  1 drivers
v0x127c305f0_0 .net *"_ivl_72", 0 0, L_0x127c798b0;  1 drivers
L_0x118009f00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c30690_0 .net/2u *"_ivl_76", 7 0, L_0x118009f00;  1 drivers
v0x127c30740_0 .net *"_ivl_78", 0 0, L_0x127c79ad0;  1 drivers
v0x127c307e0_0 .net *"_ivl_8", 0 0, L_0x127c78440;  1 drivers
v0x127c30880_0 .net *"_ivl_80", 31 0, L_0x127c79bf0;  1 drivers
L_0x118009f48 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c2fdd0_0 .net *"_ivl_83", 8 0, L_0x118009f48;  1 drivers
L_0x118009f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c30b10_0 .net/2u *"_ivl_84", 31 0, L_0x118009f90;  1 drivers
v0x127c30ba0_0 .net *"_ivl_86", 0 0, L_0x127c79dc0;  1 drivers
E_0x127c2f150/0 .event anyedge, v0x127c30f80_0, v0x127c314d0_0, v0x127c30d90_0, v0x127c31310_0;
E_0x127c2f150/1 .event anyedge, v0x127c31010_0, v0x127c31570_0, v0x127c310b0_0, v0x127c31610_0;
E_0x127c2f150/2 .event anyedge, v0x127c1dde0_0, v0x127c30c30_0, v0x127c30cf0_0, v0x127c30e20_0;
E_0x127c2f150/3 .event anyedge, v0x127c31280_0, v0x127c313a0_0, v0x127c31c60_0, v0x127c31c60_0;
E_0x127c2f150/4 .event anyedge, v0x127c31c60_0;
E_0x127c2f150 .event/or E_0x127c2f150/0, E_0x127c2f150/1, E_0x127c2f150/2, E_0x127c2f150/3, E_0x127c2f150/4;
L_0x127c78440 .cmp/eq 8, L_0x127c78000, L_0x118009ac8;
L_0x127c78580 .concat [ 23 9 0 0], L_0x127c78120, L_0x118009b10;
L_0x127c786a0 .cmp/ne 32, L_0x127c78580, L_0x118009b58;
L_0x127c788d0 .cmp/eq 8, L_0x127c782e0, L_0x118009ba0;
L_0x127c789f0 .concat [ 23 9 0 0], L_0x127c78380, L_0x118009be8;
L_0x127c78b40 .cmp/ne 32, L_0x127c789f0, L_0x118009c30;
L_0x127c78d50 .cmp/eq 8, L_0x127c78000, L_0x118009c78;
L_0x127c78e70 .concat [ 23 9 0 0], L_0x127c78120, L_0x118009cc0;
L_0x127c78f50 .cmp/eq 32, L_0x127c78e70, L_0x118009d08;
L_0x127c79190 .cmp/eq 8, L_0x127c782e0, L_0x118009d50;
L_0x127c79290 .concat [ 23 9 0 0], L_0x127c78380, L_0x118009d98;
L_0x127c793f0 .cmp/eq 32, L_0x127c79290, L_0x118009de0;
L_0x127c79600 .cmp/eq 8, L_0x127c78000, L_0x118009e28;
L_0x127c79790 .concat [ 23 9 0 0], L_0x127c78120, L_0x118009e70;
L_0x127c798b0 .cmp/eq 32, L_0x127c79790, L_0x118009eb8;
L_0x127c79ad0 .cmp/eq 8, L_0x127c782e0, L_0x118009f00;
L_0x127c79bf0 .concat [ 23 9 0 0], L_0x127c78380, L_0x118009f48;
L_0x127c79dc0 .cmp/eq 32, L_0x127c79bf0, L_0x118009f90;
S_0x127c31d60 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c2e6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c31ed0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c31f10 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c31f50 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c31f90 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c32230_0 .net "a", 31 0, v0x127c2dc70_0;  alias, 1 drivers
v0x127c32300_0 .var "a_e", 9 0;
v0x127c323a0_0 .var "a_m", 23 0;
v0x127c32460_0 .var "a_s", 0 0;
v0x127c32500_0 .net "b", 31 0, v0x127c338a0_0;  1 drivers
v0x127c325f0_0 .var "b_e", 9 0;
v0x127c326a0_0 .var "b_m", 23 0;
v0x127c32750_0 .var "b_s", 0 0;
v0x127c327f0_0 .var "guard_bit", 0 0;
v0x127c32900_0 .var "product", 49 0;
v0x127c329a0_0 .var "result", 31 0;
v0x127c32a60_0 .var "round_bit", 0 0;
v0x127c32af0_0 .var "sticky", 0 0;
v0x127c32b80_0 .var "z_e", 9 0;
v0x127c32c10_0 .var "z_m", 23 0;
v0x127c32cb0_0 .var "z_s", 0 0;
E_0x127c321e0/0 .event anyedge, v0x127c2dc70_0, v0x127c32500_0, v0x127c32300_0, v0x127c323a0_0;
E_0x127c321e0/1 .event anyedge, v0x127c325f0_0, v0x127c326a0_0, v0x127c32460_0, v0x127c32750_0;
E_0x127c321e0/2 .event anyedge, v0x127c32900_0, v0x127c32b80_0, v0x127c32c10_0, v0x127c327f0_0;
E_0x127c321e0/3 .event anyedge, v0x127c32af0_0, v0x127c32a60_0, v0x127c32cb0_0;
E_0x127c321e0 .event/or E_0x127c321e0/0, E_0x127c321e0/1, E_0x127c321e0/2, E_0x127c321e0/3;
S_0x127c33bd0 .scope module, "pe23" "pe" 3 278, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c33d90 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c382d0_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c38370_0 .net "mac_out", 31 0, v0x127c36f90_0;  1 drivers
v0x127c38410_0 .net "mult_out", 31 0, v0x127c37ed0_0;  1 drivers
v0x127c38500_0 .net "pe_accept_w_in", 0 0, o0x1280536a0;  alias, 0 drivers
v0x127c38590_0 .net "pe_enabled", 0 0, L_0x127c7c080;  1 drivers
v0x127c38660_0 .net "pe_input_in", 31 0, v0x127c33200_0;  alias, 1 drivers
v0x127c38730_0 .var "pe_input_out", 31 0;
v0x127c387c0_0 .net "pe_psum_in", 31 0, v0x127c23330_0;  alias, 1 drivers
v0x127c388a0_0 .var "pe_psum_out", 31 0;
v0x127c389b0_0 .net "pe_switch_in", 0 0, v0x127c23500_0;  alias, 1 drivers
v0x127c38a40_0 .var "pe_switch_out", 0 0;
v0x127c38ad0_0 .net "pe_valid_in", 0 0, v0x127c33630_0;  alias, 1 drivers
v0x127c38b60_0 .var "pe_valid_out", 0 0;
v0x127c38bf0_0 .net "pe_weight_in", 31 0, v0x127c23740_0;  alias, 1 drivers
v0x127c38ca0_0 .var "pe_weight_out", 31 0;
v0x127c38d40_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c38dd0_0 .var "weight_reg_active", 31 0;
v0x127c38f90_0 .var "weight_reg_inactive", 31 0;
S_0x127c34000 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c33bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c341d0 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c34210 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c34250 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c34290 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c36160_0 .net "a", 31 0, v0x127c37ed0_0;  alias, 1 drivers
v0x127c36220_0 .net "a_exp", 7 0, L_0x127c7a0d0;  1 drivers
v0x127c362c0_0 .net "a_inf", 0 0, L_0x127c7b1d0;  1 drivers
v0x127c36350_0 .net "a_mant", 22 0, L_0x127c7a1f0;  1 drivers
v0x127c363e0_0 .var "a_mant_ext", 23 0;
v0x127c364b0_0 .net "a_nan", 0 0, L_0x127c7a8d0;  1 drivers
v0x127c36540_0 .net "a_sign", 0 0, L_0x127c7a030;  1 drivers
v0x127c365e0_0 .net "a_zero", 0 0, L_0x127c7b810;  1 drivers
v0x127c36680_0 .net "b", 31 0, v0x127c23330_0;  alias, 1 drivers
v0x127c367b0_0 .net "b_exp", 7 0, L_0x127c7a3b0;  1 drivers
v0x127c36840_0 .net "b_inf", 0 0, L_0x127c7b600;  1 drivers
v0x127c368d0_0 .net "b_mant", 22 0, L_0x127c7a470;  1 drivers
v0x127c36960_0 .var "b_mant_ext", 23 0;
v0x127c36a00_0 .net "b_nan", 0 0, L_0x127c7ad50;  1 drivers
v0x127c36aa0_0 .net "b_sign", 0 0, L_0x127c7a290;  1 drivers
v0x127c36b40_0 .net "b_zero", 0 0, L_0x127c7bf90;  1 drivers
v0x127c36be0_0 .var "exp_diff", 7 0;
v0x127c36d90_0 .var/i "i", 31 0;
v0x127c36e40_0 .var "larger_exp", 7 0;
v0x127c36ef0_0 .var "normalize_done", 0 0;
v0x127c36f90_0 .var "result", 31 0;
v0x127c37040_0 .var "result_exp", 7 0;
v0x127c370f0_0 .var "result_sign", 0 0;
v0x127c37190_0 .var "sum_mant", 24 0;
L_0x127c7a030 .part v0x127c37ed0_0, 31, 1;
L_0x127c7a0d0 .part v0x127c37ed0_0, 23, 8;
L_0x127c7a1f0 .part v0x127c37ed0_0, 0, 23;
L_0x127c7a290 .part v0x127c23330_0, 31, 1;
L_0x127c7a3b0 .part v0x127c23330_0, 23, 8;
L_0x127c7a470 .part v0x127c23330_0, 0, 23;
S_0x127c344b0 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c34000;
 .timescale -9 -12;
L_0x127c7a8d0 .functor AND 1, L_0x127c7a530, L_0x127c7a790, C4<1>, C4<1>;
L_0x127c7ad50 .functor AND 1, L_0x127c7a9c0, L_0x127c7ac30, C4<1>, C4<1>;
L_0x127c7b1d0 .functor AND 1, L_0x127c7ae40, L_0x127c7b040, C4<1>, C4<1>;
L_0x127c7b600 .functor AND 1, L_0x127c7b280, L_0x127c7b4e0, C4<1>, C4<1>;
L_0x127c7b810 .functor AND 1, L_0x127c7b6f0, L_0x127c7b9a0, C4<1>, C4<1>;
L_0x127c7bf90 .functor AND 1, L_0x127c7bbc0, L_0x127c7beb0, C4<1>, C4<1>;
v0x127c34760_0 .net *"_ivl_10", 31 0, L_0x127c7a670;  1 drivers
L_0x11800a020 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c34820_0 .net *"_ivl_13", 8 0, L_0x11800a020;  1 drivers
L_0x11800a068 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c348c0_0 .net/2u *"_ivl_14", 31 0, L_0x11800a068;  1 drivers
v0x127c34950_0 .net *"_ivl_16", 0 0, L_0x127c7a790;  1 drivers
L_0x11800a0b0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c349e0_0 .net/2u *"_ivl_20", 7 0, L_0x11800a0b0;  1 drivers
v0x127c34ab0_0 .net *"_ivl_22", 0 0, L_0x127c7a9c0;  1 drivers
v0x127c34b40_0 .net *"_ivl_24", 31 0, L_0x127c7aae0;  1 drivers
L_0x11800a0f8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c34bf0_0 .net *"_ivl_27", 8 0, L_0x11800a0f8;  1 drivers
L_0x11800a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c34ca0_0 .net/2u *"_ivl_28", 31 0, L_0x11800a140;  1 drivers
v0x127c34db0_0 .net *"_ivl_30", 0 0, L_0x127c7ac30;  1 drivers
L_0x11800a188 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c34e50_0 .net/2u *"_ivl_34", 7 0, L_0x11800a188;  1 drivers
v0x127c34f00_0 .net *"_ivl_36", 0 0, L_0x127c7ae40;  1 drivers
v0x127c34fa0_0 .net *"_ivl_38", 31 0, L_0x127c7af60;  1 drivers
L_0x11800a1d0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c35050_0 .net *"_ivl_41", 8 0, L_0x11800a1d0;  1 drivers
L_0x11800a218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c35100_0 .net/2u *"_ivl_42", 31 0, L_0x11800a218;  1 drivers
v0x127c351b0_0 .net *"_ivl_44", 0 0, L_0x127c7b040;  1 drivers
L_0x11800a260 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c35250_0 .net/2u *"_ivl_48", 7 0, L_0x11800a260;  1 drivers
v0x127c353e0_0 .net *"_ivl_50", 0 0, L_0x127c7b280;  1 drivers
v0x127c35470_0 .net *"_ivl_52", 31 0, L_0x127c7b380;  1 drivers
L_0x11800a2a8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c35510_0 .net *"_ivl_55", 8 0, L_0x11800a2a8;  1 drivers
L_0x11800a2f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c355c0_0 .net/2u *"_ivl_56", 31 0, L_0x11800a2f0;  1 drivers
v0x127c35670_0 .net *"_ivl_58", 0 0, L_0x127c7b4e0;  1 drivers
L_0x118009fd8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c35710_0 .net/2u *"_ivl_6", 7 0, L_0x118009fd8;  1 drivers
L_0x11800a338 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c357c0_0 .net/2u *"_ivl_62", 7 0, L_0x11800a338;  1 drivers
v0x127c35870_0 .net *"_ivl_64", 0 0, L_0x127c7b6f0;  1 drivers
v0x127c35910_0 .net *"_ivl_66", 31 0, L_0x127c7b880;  1 drivers
L_0x11800a380 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c359c0_0 .net *"_ivl_69", 8 0, L_0x11800a380;  1 drivers
L_0x11800a3c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c35a70_0 .net/2u *"_ivl_70", 31 0, L_0x11800a3c8;  1 drivers
v0x127c35b20_0 .net *"_ivl_72", 0 0, L_0x127c7b9a0;  1 drivers
L_0x11800a410 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c35bc0_0 .net/2u *"_ivl_76", 7 0, L_0x11800a410;  1 drivers
v0x127c35c70_0 .net *"_ivl_78", 0 0, L_0x127c7bbc0;  1 drivers
v0x127c35d10_0 .net *"_ivl_8", 0 0, L_0x127c7a530;  1 drivers
v0x127c35db0_0 .net *"_ivl_80", 31 0, L_0x127c7bce0;  1 drivers
L_0x11800a458 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c35300_0 .net *"_ivl_83", 8 0, L_0x11800a458;  1 drivers
L_0x11800a4a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c36040_0 .net/2u *"_ivl_84", 31 0, L_0x11800a4a0;  1 drivers
v0x127c360d0_0 .net *"_ivl_86", 0 0, L_0x127c7beb0;  1 drivers
E_0x127c34680/0 .event anyedge, v0x127c364b0_0, v0x127c36a00_0, v0x127c362c0_0, v0x127c36840_0;
E_0x127c34680/1 .event anyedge, v0x127c36540_0, v0x127c36aa0_0, v0x127c365e0_0, v0x127c36b40_0;
E_0x127c34680/2 .event anyedge, v0x127c23330_0, v0x127c36160_0, v0x127c36220_0, v0x127c36350_0;
E_0x127c34680/3 .event anyedge, v0x127c367b0_0, v0x127c368d0_0, v0x127c37190_0, v0x127c37190_0;
E_0x127c34680/4 .event anyedge, v0x127c37190_0;
E_0x127c34680 .event/or E_0x127c34680/0, E_0x127c34680/1, E_0x127c34680/2, E_0x127c34680/3, E_0x127c34680/4;
L_0x127c7a530 .cmp/eq 8, L_0x127c7a0d0, L_0x118009fd8;
L_0x127c7a670 .concat [ 23 9 0 0], L_0x127c7a1f0, L_0x11800a020;
L_0x127c7a790 .cmp/ne 32, L_0x127c7a670, L_0x11800a068;
L_0x127c7a9c0 .cmp/eq 8, L_0x127c7a3b0, L_0x11800a0b0;
L_0x127c7aae0 .concat [ 23 9 0 0], L_0x127c7a470, L_0x11800a0f8;
L_0x127c7ac30 .cmp/ne 32, L_0x127c7aae0, L_0x11800a140;
L_0x127c7ae40 .cmp/eq 8, L_0x127c7a0d0, L_0x11800a188;
L_0x127c7af60 .concat [ 23 9 0 0], L_0x127c7a1f0, L_0x11800a1d0;
L_0x127c7b040 .cmp/eq 32, L_0x127c7af60, L_0x11800a218;
L_0x127c7b280 .cmp/eq 8, L_0x127c7a3b0, L_0x11800a260;
L_0x127c7b380 .concat [ 23 9 0 0], L_0x127c7a470, L_0x11800a2a8;
L_0x127c7b4e0 .cmp/eq 32, L_0x127c7b380, L_0x11800a2f0;
L_0x127c7b6f0 .cmp/eq 8, L_0x127c7a0d0, L_0x11800a338;
L_0x127c7b880 .concat [ 23 9 0 0], L_0x127c7a1f0, L_0x11800a380;
L_0x127c7b9a0 .cmp/eq 32, L_0x127c7b880, L_0x11800a3c8;
L_0x127c7bbc0 .cmp/eq 8, L_0x127c7a3b0, L_0x11800a410;
L_0x127c7bce0 .concat [ 23 9 0 0], L_0x127c7a470, L_0x11800a458;
L_0x127c7beb0 .cmp/eq 32, L_0x127c7bce0, L_0x11800a4a0;
S_0x127c37290 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c33bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c37400 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c37440 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c37480 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c374c0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c37760_0 .net "a", 31 0, v0x127c33200_0;  alias, 1 drivers
v0x127c37830_0 .var "a_e", 9 0;
v0x127c378d0_0 .var "a_m", 23 0;
v0x127c37990_0 .var "a_s", 0 0;
v0x127c37a30_0 .net "b", 31 0, v0x127c38dd0_0;  1 drivers
v0x127c37b20_0 .var "b_e", 9 0;
v0x127c37bd0_0 .var "b_m", 23 0;
v0x127c37c80_0 .var "b_s", 0 0;
v0x127c37d20_0 .var "guard_bit", 0 0;
v0x127c37e30_0 .var "product", 49 0;
v0x127c37ed0_0 .var "result", 31 0;
v0x127c37f90_0 .var "round_bit", 0 0;
v0x127c38020_0 .var "sticky", 0 0;
v0x127c380b0_0 .var "z_e", 9 0;
v0x127c38140_0 .var "z_m", 23 0;
v0x127c381e0_0 .var "z_s", 0 0;
E_0x127c37710/0 .event anyedge, v0x127c33200_0, v0x127c37a30_0, v0x127c37830_0, v0x127c378d0_0;
E_0x127c37710/1 .event anyedge, v0x127c37b20_0, v0x127c37bd0_0, v0x127c37990_0, v0x127c37c80_0;
E_0x127c37710/2 .event anyedge, v0x127c37e30_0, v0x127c380b0_0, v0x127c38140_0, v0x127c37d20_0;
E_0x127c37710/3 .event anyedge, v0x127c38020_0, v0x127c37f90_0, v0x127c381e0_0;
E_0x127c37710 .event/or E_0x127c37710/0, E_0x127c37710/1, E_0x127c37710/2, E_0x127c37710/3;
S_0x127c39100 .scope module, "pe24" "pe" 3 299, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c392c0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c3d800_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c3d8a0_0 .net "mac_out", 31 0, v0x127c3c4c0_0;  1 drivers
v0x127c3d940_0 .net "mult_out", 31 0, v0x127c3d400_0;  1 drivers
v0x127c3da30_0 .net "pe_accept_w_in", 0 0, o0x1280549f0;  alias, 0 drivers
v0x127c3dac0_0 .net "pe_enabled", 0 0, L_0x127c7e1f0;  1 drivers
v0x127c3db90_0 .net "pe_input_in", 31 0, v0x127c38730_0;  alias, 1 drivers
v0x127c3dc60_0 .var "pe_input_out", 31 0;
v0x127c3dcf0_0 .net "pe_psum_in", 31 0, v0x127c28860_0;  alias, 1 drivers
v0x127c3ddd0_0 .var "pe_psum_out", 31 0;
v0x127c3dee0_0 .net "pe_switch_in", 0 0, v0x127c28a30_0;  alias, 1 drivers
v0x127c3df70_0 .var "pe_switch_out", 0 0;
v0x127c3e000_0 .net "pe_valid_in", 0 0, v0x127c38b60_0;  alias, 1 drivers
v0x127c3e090_0 .var "pe_valid_out", 0 0;
v0x127c3e120_0 .net "pe_weight_in", 31 0, v0x127c28c70_0;  alias, 1 drivers
v0x127c3e1d0_0 .var "pe_weight_out", 31 0;
v0x127c3e260_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c3e2f0_0 .var "weight_reg_active", 31 0;
v0x127c3e4b0_0 .var "weight_reg_inactive", 31 0;
S_0x127c39530 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c39100;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c39700 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c39740 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c39780 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c397c0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c3b690_0 .net "a", 31 0, v0x127c3d400_0;  alias, 1 drivers
v0x127c3b750_0 .net "a_exp", 7 0, L_0x127c7c300;  1 drivers
v0x127c3b7f0_0 .net "a_inf", 0 0, L_0x127c7d340;  1 drivers
v0x127c3b880_0 .net "a_mant", 22 0, L_0x127c7c3a0;  1 drivers
v0x127c3b910_0 .var "a_mant_ext", 23 0;
v0x127c3b9e0_0 .net "a_nan", 0 0, L_0x127c7ca40;  1 drivers
v0x127c3ba70_0 .net "a_sign", 0 0, L_0x127c7c260;  1 drivers
v0x127c3bb10_0 .net "a_zero", 0 0, L_0x127c7d980;  1 drivers
v0x127c3bbb0_0 .net "b", 31 0, v0x127c28860_0;  alias, 1 drivers
v0x127c3bce0_0 .net "b_exp", 7 0, L_0x127c7c560;  1 drivers
v0x127c3bd70_0 .net "b_inf", 0 0, L_0x127c7d770;  1 drivers
v0x127c3be00_0 .net "b_mant", 22 0, L_0x127c7c600;  1 drivers
v0x127c3be90_0 .var "b_mant_ext", 23 0;
v0x127c3bf30_0 .net "b_nan", 0 0, L_0x127c7cec0;  1 drivers
v0x127c3bfd0_0 .net "b_sign", 0 0, L_0x127c7c440;  1 drivers
v0x127c3c070_0 .net "b_zero", 0 0, L_0x127c7e100;  1 drivers
v0x127c3c110_0 .var "exp_diff", 7 0;
v0x127c3c2c0_0 .var/i "i", 31 0;
v0x127c3c370_0 .var "larger_exp", 7 0;
v0x127c3c420_0 .var "normalize_done", 0 0;
v0x127c3c4c0_0 .var "result", 31 0;
v0x127c3c570_0 .var "result_exp", 7 0;
v0x127c3c620_0 .var "result_sign", 0 0;
v0x127c3c6c0_0 .var "sum_mant", 24 0;
L_0x127c7c260 .part v0x127c3d400_0, 31, 1;
L_0x127c7c300 .part v0x127c3d400_0, 23, 8;
L_0x127c7c3a0 .part v0x127c3d400_0, 0, 23;
L_0x127c7c440 .part v0x127c28860_0, 31, 1;
L_0x127c7c560 .part v0x127c28860_0, 23, 8;
L_0x127c7c600 .part v0x127c28860_0, 0, 23;
S_0x127c399e0 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c39530;
 .timescale -9 -12;
L_0x127c7ca40 .functor AND 1, L_0x127c7c6a0, L_0x127c7c900, C4<1>, C4<1>;
L_0x127c7cec0 .functor AND 1, L_0x127c7cb30, L_0x127c7cda0, C4<1>, C4<1>;
L_0x127c7d340 .functor AND 1, L_0x127c7cfb0, L_0x127c7d1b0, C4<1>, C4<1>;
L_0x127c7d770 .functor AND 1, L_0x127c7d3f0, L_0x127c7d650, C4<1>, C4<1>;
L_0x127c7d980 .functor AND 1, L_0x127c7d860, L_0x127c7db10, C4<1>, C4<1>;
L_0x127c7e100 .functor AND 1, L_0x127c7dd30, L_0x127c7e020, C4<1>, C4<1>;
v0x127c39c90_0 .net *"_ivl_10", 31 0, L_0x127c7c7e0;  1 drivers
L_0x11800a530 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c39d50_0 .net *"_ivl_13", 8 0, L_0x11800a530;  1 drivers
L_0x11800a578 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c39df0_0 .net/2u *"_ivl_14", 31 0, L_0x11800a578;  1 drivers
v0x127c39e80_0 .net *"_ivl_16", 0 0, L_0x127c7c900;  1 drivers
L_0x11800a5c0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c39f10_0 .net/2u *"_ivl_20", 7 0, L_0x11800a5c0;  1 drivers
v0x127c39fe0_0 .net *"_ivl_22", 0 0, L_0x127c7cb30;  1 drivers
v0x127c3a070_0 .net *"_ivl_24", 31 0, L_0x127c7cc50;  1 drivers
L_0x11800a608 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3a120_0 .net *"_ivl_27", 8 0, L_0x11800a608;  1 drivers
L_0x11800a650 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3a1d0_0 .net/2u *"_ivl_28", 31 0, L_0x11800a650;  1 drivers
v0x127c3a2e0_0 .net *"_ivl_30", 0 0, L_0x127c7cda0;  1 drivers
L_0x11800a698 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c3a380_0 .net/2u *"_ivl_34", 7 0, L_0x11800a698;  1 drivers
v0x127c3a430_0 .net *"_ivl_36", 0 0, L_0x127c7cfb0;  1 drivers
v0x127c3a4d0_0 .net *"_ivl_38", 31 0, L_0x127c7d0d0;  1 drivers
L_0x11800a6e0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3a580_0 .net *"_ivl_41", 8 0, L_0x11800a6e0;  1 drivers
L_0x11800a728 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3a630_0 .net/2u *"_ivl_42", 31 0, L_0x11800a728;  1 drivers
v0x127c3a6e0_0 .net *"_ivl_44", 0 0, L_0x127c7d1b0;  1 drivers
L_0x11800a770 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c3a780_0 .net/2u *"_ivl_48", 7 0, L_0x11800a770;  1 drivers
v0x127c3a910_0 .net *"_ivl_50", 0 0, L_0x127c7d3f0;  1 drivers
v0x127c3a9a0_0 .net *"_ivl_52", 31 0, L_0x127c7d4f0;  1 drivers
L_0x11800a7b8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3aa40_0 .net *"_ivl_55", 8 0, L_0x11800a7b8;  1 drivers
L_0x11800a800 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3aaf0_0 .net/2u *"_ivl_56", 31 0, L_0x11800a800;  1 drivers
v0x127c3aba0_0 .net *"_ivl_58", 0 0, L_0x127c7d650;  1 drivers
L_0x11800a4e8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c3ac40_0 .net/2u *"_ivl_6", 7 0, L_0x11800a4e8;  1 drivers
L_0x11800a848 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c3acf0_0 .net/2u *"_ivl_62", 7 0, L_0x11800a848;  1 drivers
v0x127c3ada0_0 .net *"_ivl_64", 0 0, L_0x127c7d860;  1 drivers
v0x127c3ae40_0 .net *"_ivl_66", 31 0, L_0x127c7d9f0;  1 drivers
L_0x11800a890 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3aef0_0 .net *"_ivl_69", 8 0, L_0x11800a890;  1 drivers
L_0x11800a8d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3afa0_0 .net/2u *"_ivl_70", 31 0, L_0x11800a8d8;  1 drivers
v0x127c3b050_0 .net *"_ivl_72", 0 0, L_0x127c7db10;  1 drivers
L_0x11800a920 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c3b0f0_0 .net/2u *"_ivl_76", 7 0, L_0x11800a920;  1 drivers
v0x127c3b1a0_0 .net *"_ivl_78", 0 0, L_0x127c7dd30;  1 drivers
v0x127c3b240_0 .net *"_ivl_8", 0 0, L_0x127c7c6a0;  1 drivers
v0x127c3b2e0_0 .net *"_ivl_80", 31 0, L_0x127c7de50;  1 drivers
L_0x11800a968 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3a830_0 .net *"_ivl_83", 8 0, L_0x11800a968;  1 drivers
L_0x11800a9b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3b570_0 .net/2u *"_ivl_84", 31 0, L_0x11800a9b0;  1 drivers
v0x127c3b600_0 .net *"_ivl_86", 0 0, L_0x127c7e020;  1 drivers
E_0x127c39bb0/0 .event anyedge, v0x127c3b9e0_0, v0x127c3bf30_0, v0x127c3b7f0_0, v0x127c3bd70_0;
E_0x127c39bb0/1 .event anyedge, v0x127c3ba70_0, v0x127c3bfd0_0, v0x127c3bb10_0, v0x127c3c070_0;
E_0x127c39bb0/2 .event anyedge, v0x127c28860_0, v0x127c3b690_0, v0x127c3b750_0, v0x127c3b880_0;
E_0x127c39bb0/3 .event anyedge, v0x127c3bce0_0, v0x127c3be00_0, v0x127c3c6c0_0, v0x127c3c6c0_0;
E_0x127c39bb0/4 .event anyedge, v0x127c3c6c0_0;
E_0x127c39bb0 .event/or E_0x127c39bb0/0, E_0x127c39bb0/1, E_0x127c39bb0/2, E_0x127c39bb0/3, E_0x127c39bb0/4;
L_0x127c7c6a0 .cmp/eq 8, L_0x127c7c300, L_0x11800a4e8;
L_0x127c7c7e0 .concat [ 23 9 0 0], L_0x127c7c3a0, L_0x11800a530;
L_0x127c7c900 .cmp/ne 32, L_0x127c7c7e0, L_0x11800a578;
L_0x127c7cb30 .cmp/eq 8, L_0x127c7c560, L_0x11800a5c0;
L_0x127c7cc50 .concat [ 23 9 0 0], L_0x127c7c600, L_0x11800a608;
L_0x127c7cda0 .cmp/ne 32, L_0x127c7cc50, L_0x11800a650;
L_0x127c7cfb0 .cmp/eq 8, L_0x127c7c300, L_0x11800a698;
L_0x127c7d0d0 .concat [ 23 9 0 0], L_0x127c7c3a0, L_0x11800a6e0;
L_0x127c7d1b0 .cmp/eq 32, L_0x127c7d0d0, L_0x11800a728;
L_0x127c7d3f0 .cmp/eq 8, L_0x127c7c560, L_0x11800a770;
L_0x127c7d4f0 .concat [ 23 9 0 0], L_0x127c7c600, L_0x11800a7b8;
L_0x127c7d650 .cmp/eq 32, L_0x127c7d4f0, L_0x11800a800;
L_0x127c7d860 .cmp/eq 8, L_0x127c7c300, L_0x11800a848;
L_0x127c7d9f0 .concat [ 23 9 0 0], L_0x127c7c3a0, L_0x11800a890;
L_0x127c7db10 .cmp/eq 32, L_0x127c7d9f0, L_0x11800a8d8;
L_0x127c7dd30 .cmp/eq 8, L_0x127c7c560, L_0x11800a920;
L_0x127c7de50 .concat [ 23 9 0 0], L_0x127c7c600, L_0x11800a968;
L_0x127c7e020 .cmp/eq 32, L_0x127c7de50, L_0x11800a9b0;
S_0x127c3c7c0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c39100;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c3c930 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c3c970 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c3c9b0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c3c9f0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c3cc90_0 .net "a", 31 0, v0x127c38730_0;  alias, 1 drivers
v0x127c3cd60_0 .var "a_e", 9 0;
v0x127c3ce00_0 .var "a_m", 23 0;
v0x127c3cec0_0 .var "a_s", 0 0;
v0x127c3cf60_0 .net "b", 31 0, v0x127c3e2f0_0;  1 drivers
v0x127c3d050_0 .var "b_e", 9 0;
v0x127c3d100_0 .var "b_m", 23 0;
v0x127c3d1b0_0 .var "b_s", 0 0;
v0x127c3d250_0 .var "guard_bit", 0 0;
v0x127c3d360_0 .var "product", 49 0;
v0x127c3d400_0 .var "result", 31 0;
v0x127c3d4c0_0 .var "round_bit", 0 0;
v0x127c3d550_0 .var "sticky", 0 0;
v0x127c3d5e0_0 .var "z_e", 9 0;
v0x127c3d670_0 .var "z_m", 23 0;
v0x127c3d710_0 .var "z_s", 0 0;
E_0x127c3cc40/0 .event anyedge, v0x127c38730_0, v0x127c3cf60_0, v0x127c3cd60_0, v0x127c3ce00_0;
E_0x127c3cc40/1 .event anyedge, v0x127c3d050_0, v0x127c3d100_0, v0x127c3cec0_0, v0x127c3d1b0_0;
E_0x127c3cc40/2 .event anyedge, v0x127c3d360_0, v0x127c3d5e0_0, v0x127c3d670_0, v0x127c3d250_0;
E_0x127c3cc40/3 .event anyedge, v0x127c3d550_0, v0x127c3d4c0_0, v0x127c3d710_0;
E_0x127c3cc40 .event/or E_0x127c3cc40/0, E_0x127c3cc40/1, E_0x127c3cc40/2, E_0x127c3cc40/3;
S_0x127c3e620 .scope module, "pe31" "pe" 3 322, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c292a0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c42d60_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c42f00_0 .net "mac_out", 31 0, v0x127c41a20_0;  1 drivers
v0x127c42f90_0 .net "mult_out", 31 0, v0x127c42960_0;  1 drivers
v0x127c43020_0 .net "pe_accept_w_in", 0 0, o0x128050f70;  alias, 0 drivers
v0x127c430f0_0 .net "pe_enabled", 0 0, L_0x127c802e0;  1 drivers
v0x127c431c0_0 .net "pe_input_in", 31 0, o0x12805a540;  alias, 0 drivers
v0x127c43250_0 .var "pe_input_out", 31 0;
v0x127c432e0_0 .net "pe_psum_in", 31 0, v0x127c2dde0_0;  alias, 1 drivers
v0x127c433b0_0 .var "pe_psum_out", 31 0;
v0x127c434c0_0 .net "pe_switch_in", 0 0, v0x127c2df80_0;  alias, 1 drivers
v0x127c43550_0 .var "pe_switch_out", 0 0;
v0x127c435e0_0 .net "pe_valid_in", 0 0, o0x12805a960;  alias, 0 drivers
v0x127c43670_0 .var "pe_valid_out", 0 0;
v0x127c43700_0 .net "pe_weight_in", 31 0, v0x127c2e200_0;  alias, 1 drivers
v0x127c437b0_0 .var "pe_weight_out", 31 0;
v0x127c43840_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c439d0_0 .var "weight_reg_active", 31 0;
v0x127c43b60_0 .var "weight_reg_inactive", 31 0;
S_0x127c3eaa0 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c3e620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c3ec60 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c3eca0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c3ece0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c3ed20 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c40bf0_0 .net "a", 31 0, v0x127c42960_0;  alias, 1 drivers
v0x127c40cb0_0 .net "a_exp", 7 0, L_0x127c7e330;  1 drivers
v0x127c40d50_0 .net "a_inf", 0 0, L_0x127c7f430;  1 drivers
v0x127c40de0_0 .net "a_mant", 22 0, L_0x127c7e450;  1 drivers
v0x127c40e70_0 .var "a_mant_ext", 23 0;
v0x127c40f40_0 .net "a_nan", 0 0, L_0x127c7eb30;  1 drivers
v0x127c40fd0_0 .net "a_sign", 0 0, L_0x127c7e290;  1 drivers
v0x127c41070_0 .net "a_zero", 0 0, L_0x127c7fa70;  1 drivers
v0x127c41110_0 .net "b", 31 0, v0x127c2dde0_0;  alias, 1 drivers
v0x127c41240_0 .net "b_exp", 7 0, L_0x127c7e610;  1 drivers
v0x127c412d0_0 .net "b_inf", 0 0, L_0x127c7f860;  1 drivers
v0x127c41360_0 .net "b_mant", 22 0, L_0x127c7e6d0;  1 drivers
v0x127c413f0_0 .var "b_mant_ext", 23 0;
v0x127c41490_0 .net "b_nan", 0 0, L_0x127c7efb0;  1 drivers
v0x127c41530_0 .net "b_sign", 0 0, L_0x127c7e4f0;  1 drivers
v0x127c415d0_0 .net "b_zero", 0 0, L_0x127c801f0;  1 drivers
v0x127c41670_0 .var "exp_diff", 7 0;
v0x127c41820_0 .var/i "i", 31 0;
v0x127c418d0_0 .var "larger_exp", 7 0;
v0x127c41980_0 .var "normalize_done", 0 0;
v0x127c41a20_0 .var "result", 31 0;
v0x127c41ad0_0 .var "result_exp", 7 0;
v0x127c41b80_0 .var "result_sign", 0 0;
v0x127c41c20_0 .var "sum_mant", 24 0;
L_0x127c7e290 .part v0x127c42960_0, 31, 1;
L_0x127c7e330 .part v0x127c42960_0, 23, 8;
L_0x127c7e450 .part v0x127c42960_0, 0, 23;
L_0x127c7e4f0 .part v0x127c2dde0_0, 31, 1;
L_0x127c7e610 .part v0x127c2dde0_0, 23, 8;
L_0x127c7e6d0 .part v0x127c2dde0_0, 0, 23;
S_0x127c3ef40 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c3eaa0;
 .timescale -9 -12;
L_0x127c7eb30 .functor AND 1, L_0x127c7e790, L_0x127c7e9f0, C4<1>, C4<1>;
L_0x127c7efb0 .functor AND 1, L_0x127c7ec20, L_0x127c7ee90, C4<1>, C4<1>;
L_0x127c7f430 .functor AND 1, L_0x127c7f0a0, L_0x127c7f2a0, C4<1>, C4<1>;
L_0x127c7f860 .functor AND 1, L_0x127c7f4e0, L_0x127c7f740, C4<1>, C4<1>;
L_0x127c7fa70 .functor AND 1, L_0x127c7f950, L_0x127c7fc00, C4<1>, C4<1>;
L_0x127c801f0 .functor AND 1, L_0x127c7fe20, L_0x127c80110, C4<1>, C4<1>;
v0x127c3f1f0_0 .net *"_ivl_10", 31 0, L_0x127c7e8d0;  1 drivers
L_0x11800aa40 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3f2b0_0 .net *"_ivl_13", 8 0, L_0x11800aa40;  1 drivers
L_0x11800aa88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3f350_0 .net/2u *"_ivl_14", 31 0, L_0x11800aa88;  1 drivers
v0x127c3f3e0_0 .net *"_ivl_16", 0 0, L_0x127c7e9f0;  1 drivers
L_0x11800aad0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c3f470_0 .net/2u *"_ivl_20", 7 0, L_0x11800aad0;  1 drivers
v0x127c3f540_0 .net *"_ivl_22", 0 0, L_0x127c7ec20;  1 drivers
v0x127c3f5d0_0 .net *"_ivl_24", 31 0, L_0x127c7ed40;  1 drivers
L_0x11800ab18 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3f680_0 .net *"_ivl_27", 8 0, L_0x11800ab18;  1 drivers
L_0x11800ab60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3f730_0 .net/2u *"_ivl_28", 31 0, L_0x11800ab60;  1 drivers
v0x127c3f840_0 .net *"_ivl_30", 0 0, L_0x127c7ee90;  1 drivers
L_0x11800aba8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c3f8e0_0 .net/2u *"_ivl_34", 7 0, L_0x11800aba8;  1 drivers
v0x127c3f990_0 .net *"_ivl_36", 0 0, L_0x127c7f0a0;  1 drivers
v0x127c3fa30_0 .net *"_ivl_38", 31 0, L_0x127c7f1c0;  1 drivers
L_0x11800abf0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3fae0_0 .net *"_ivl_41", 8 0, L_0x11800abf0;  1 drivers
L_0x11800ac38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3fb90_0 .net/2u *"_ivl_42", 31 0, L_0x11800ac38;  1 drivers
v0x127c3fc40_0 .net *"_ivl_44", 0 0, L_0x127c7f2a0;  1 drivers
L_0x11800ac80 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c3fce0_0 .net/2u *"_ivl_48", 7 0, L_0x11800ac80;  1 drivers
v0x127c3fe70_0 .net *"_ivl_50", 0 0, L_0x127c7f4e0;  1 drivers
v0x127c3ff00_0 .net *"_ivl_52", 31 0, L_0x127c7f5e0;  1 drivers
L_0x11800acc8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3ffa0_0 .net *"_ivl_55", 8 0, L_0x11800acc8;  1 drivers
L_0x11800ad10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c40050_0 .net/2u *"_ivl_56", 31 0, L_0x11800ad10;  1 drivers
v0x127c40100_0 .net *"_ivl_58", 0 0, L_0x127c7f740;  1 drivers
L_0x11800a9f8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c401a0_0 .net/2u *"_ivl_6", 7 0, L_0x11800a9f8;  1 drivers
L_0x11800ad58 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c40250_0 .net/2u *"_ivl_62", 7 0, L_0x11800ad58;  1 drivers
v0x127c40300_0 .net *"_ivl_64", 0 0, L_0x127c7f950;  1 drivers
v0x127c403a0_0 .net *"_ivl_66", 31 0, L_0x127c7fae0;  1 drivers
L_0x11800ada0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c40450_0 .net *"_ivl_69", 8 0, L_0x11800ada0;  1 drivers
L_0x11800ade8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c40500_0 .net/2u *"_ivl_70", 31 0, L_0x11800ade8;  1 drivers
v0x127c405b0_0 .net *"_ivl_72", 0 0, L_0x127c7fc00;  1 drivers
L_0x11800ae30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c40650_0 .net/2u *"_ivl_76", 7 0, L_0x11800ae30;  1 drivers
v0x127c40700_0 .net *"_ivl_78", 0 0, L_0x127c7fe20;  1 drivers
v0x127c407a0_0 .net *"_ivl_8", 0 0, L_0x127c7e790;  1 drivers
v0x127c40840_0 .net *"_ivl_80", 31 0, L_0x127c7ff40;  1 drivers
L_0x11800ae78 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c3fd90_0 .net *"_ivl_83", 8 0, L_0x11800ae78;  1 drivers
L_0x11800aec0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c40ad0_0 .net/2u *"_ivl_84", 31 0, L_0x11800aec0;  1 drivers
v0x127c40b60_0 .net *"_ivl_86", 0 0, L_0x127c80110;  1 drivers
E_0x127c3f110/0 .event anyedge, v0x127c40f40_0, v0x127c41490_0, v0x127c40d50_0, v0x127c412d0_0;
E_0x127c3f110/1 .event anyedge, v0x127c40fd0_0, v0x127c41530_0, v0x127c41070_0, v0x127c415d0_0;
E_0x127c3f110/2 .event anyedge, v0x127c2dde0_0, v0x127c40bf0_0, v0x127c40cb0_0, v0x127c40de0_0;
E_0x127c3f110/3 .event anyedge, v0x127c41240_0, v0x127c41360_0, v0x127c41c20_0, v0x127c41c20_0;
E_0x127c3f110/4 .event anyedge, v0x127c41c20_0;
E_0x127c3f110 .event/or E_0x127c3f110/0, E_0x127c3f110/1, E_0x127c3f110/2, E_0x127c3f110/3, E_0x127c3f110/4;
L_0x127c7e790 .cmp/eq 8, L_0x127c7e330, L_0x11800a9f8;
L_0x127c7e8d0 .concat [ 23 9 0 0], L_0x127c7e450, L_0x11800aa40;
L_0x127c7e9f0 .cmp/ne 32, L_0x127c7e8d0, L_0x11800aa88;
L_0x127c7ec20 .cmp/eq 8, L_0x127c7e610, L_0x11800aad0;
L_0x127c7ed40 .concat [ 23 9 0 0], L_0x127c7e6d0, L_0x11800ab18;
L_0x127c7ee90 .cmp/ne 32, L_0x127c7ed40, L_0x11800ab60;
L_0x127c7f0a0 .cmp/eq 8, L_0x127c7e330, L_0x11800aba8;
L_0x127c7f1c0 .concat [ 23 9 0 0], L_0x127c7e450, L_0x11800abf0;
L_0x127c7f2a0 .cmp/eq 32, L_0x127c7f1c0, L_0x11800ac38;
L_0x127c7f4e0 .cmp/eq 8, L_0x127c7e610, L_0x11800ac80;
L_0x127c7f5e0 .concat [ 23 9 0 0], L_0x127c7e6d0, L_0x11800acc8;
L_0x127c7f740 .cmp/eq 32, L_0x127c7f5e0, L_0x11800ad10;
L_0x127c7f950 .cmp/eq 8, L_0x127c7e330, L_0x11800ad58;
L_0x127c7fae0 .concat [ 23 9 0 0], L_0x127c7e450, L_0x11800ada0;
L_0x127c7fc00 .cmp/eq 32, L_0x127c7fae0, L_0x11800ade8;
L_0x127c7fe20 .cmp/eq 8, L_0x127c7e610, L_0x11800ae30;
L_0x127c7ff40 .concat [ 23 9 0 0], L_0x127c7e6d0, L_0x11800ae78;
L_0x127c80110 .cmp/eq 32, L_0x127c7ff40, L_0x11800aec0;
S_0x127c41d20 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c3e620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c41e90 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c41ed0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c41f10 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c41f50 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c421f0_0 .net "a", 31 0, o0x12805a540;  alias, 0 drivers
v0x127c422b0_0 .var "a_e", 9 0;
v0x127c42360_0 .var "a_m", 23 0;
v0x127c42420_0 .var "a_s", 0 0;
v0x127c424c0_0 .net "b", 31 0, v0x127c439d0_0;  1 drivers
v0x127c425b0_0 .var "b_e", 9 0;
v0x127c42660_0 .var "b_m", 23 0;
v0x127c42710_0 .var "b_s", 0 0;
v0x127c427b0_0 .var "guard_bit", 0 0;
v0x127c428c0_0 .var "product", 49 0;
v0x127c42960_0 .var "result", 31 0;
v0x127c42a20_0 .var "round_bit", 0 0;
v0x127c42ab0_0 .var "sticky", 0 0;
v0x127c42b40_0 .var "z_e", 9 0;
v0x127c42bd0_0 .var "z_m", 23 0;
v0x127c42c70_0 .var "z_s", 0 0;
E_0x127c421a0/0 .event anyedge, v0x127c421f0_0, v0x127c424c0_0, v0x127c422b0_0, v0x127c42360_0;
E_0x127c421a0/1 .event anyedge, v0x127c425b0_0, v0x127c42660_0, v0x127c42420_0, v0x127c42710_0;
E_0x127c421a0/2 .event anyedge, v0x127c428c0_0, v0x127c42b40_0, v0x127c42bd0_0, v0x127c427b0_0;
E_0x127c421a0/3 .event anyedge, v0x127c42ab0_0, v0x127c42a20_0, v0x127c42c70_0;
E_0x127c421a0 .event/or E_0x127c421a0/0, E_0x127c421a0/1, E_0x127c421a0/2, E_0x127c421a0/3;
S_0x127c43c80 .scope module, "pe32" "pe" 3 343, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c43e40 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c48380_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c48420_0 .net "mac_out", 31 0, v0x127c47040_0;  1 drivers
v0x127c484c0_0 .net "mult_out", 31 0, v0x127c47f80_0;  1 drivers
v0x127c485b0_0 .net "pe_accept_w_in", 0 0, o0x128052350;  alias, 0 drivers
v0x127c48680_0 .net "pe_enabled", 0 0, L_0x127c823e0;  1 drivers
v0x127c48750_0 .net "pe_input_in", 31 0, v0x127c43250_0;  alias, 1 drivers
v0x127c48820_0 .var "pe_input_out", 31 0;
v0x127c488b0_0 .net "pe_psum_in", 31 0, v0x127c33370_0;  alias, 1 drivers
v0x127c48980_0 .var "pe_psum_out", 31 0;
v0x127c48a90_0 .net "pe_switch_in", 0 0, v0x127c33510_0;  alias, 1 drivers
v0x127c48b20_0 .var "pe_switch_out", 0 0;
v0x127c48bb0_0 .net "pe_valid_in", 0 0, v0x127c43670_0;  alias, 1 drivers
v0x127c48c40_0 .var "pe_valid_out", 0 0;
v0x127c48cd0_0 .net "pe_weight_in", 31 0, v0x127c33770_0;  alias, 1 drivers
v0x127c48d60_0 .var "pe_weight_out", 31 0;
v0x127c48df0_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c48e80_0 .var "weight_reg_active", 31 0;
v0x127c49040_0 .var "weight_reg_inactive", 31 0;
S_0x127c440b0 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c43c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c44280 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c442c0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c44300 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c44340 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c46210_0 .net "a", 31 0, v0x127c47f80_0;  alias, 1 drivers
v0x127c462d0_0 .net "a_exp", 7 0, L_0x127c80470;  1 drivers
v0x127c46370_0 .net "a_inf", 0 0, L_0x127c81530;  1 drivers
v0x127c46400_0 .net "a_mant", 22 0, L_0x127c80590;  1 drivers
v0x127c46490_0 .var "a_mant_ext", 23 0;
v0x127c46560_0 .net "a_nan", 0 0, L_0x127c80c30;  1 drivers
v0x127c465f0_0 .net "a_sign", 0 0, L_0x127c803d0;  1 drivers
v0x127c46690_0 .net "a_zero", 0 0, L_0x127c81b70;  1 drivers
v0x127c46730_0 .net "b", 31 0, v0x127c33370_0;  alias, 1 drivers
v0x127c46860_0 .net "b_exp", 7 0, L_0x127c80750;  1 drivers
v0x127c468f0_0 .net "b_inf", 0 0, L_0x127c81960;  1 drivers
v0x127c46980_0 .net "b_mant", 22 0, L_0x127c807f0;  1 drivers
v0x127c46a10_0 .var "b_mant_ext", 23 0;
v0x127c46ab0_0 .net "b_nan", 0 0, L_0x127c810b0;  1 drivers
v0x127c46b50_0 .net "b_sign", 0 0, L_0x127c80630;  1 drivers
v0x127c46bf0_0 .net "b_zero", 0 0, L_0x127c822f0;  1 drivers
v0x127c46c90_0 .var "exp_diff", 7 0;
v0x127c46e40_0 .var/i "i", 31 0;
v0x127c46ef0_0 .var "larger_exp", 7 0;
v0x127c46fa0_0 .var "normalize_done", 0 0;
v0x127c47040_0 .var "result", 31 0;
v0x127c470f0_0 .var "result_exp", 7 0;
v0x127c471a0_0 .var "result_sign", 0 0;
v0x127c47240_0 .var "sum_mant", 24 0;
L_0x127c803d0 .part v0x127c47f80_0, 31, 1;
L_0x127c80470 .part v0x127c47f80_0, 23, 8;
L_0x127c80590 .part v0x127c47f80_0, 0, 23;
L_0x127c80630 .part v0x127c33370_0, 31, 1;
L_0x127c80750 .part v0x127c33370_0, 23, 8;
L_0x127c807f0 .part v0x127c33370_0, 0, 23;
S_0x127c44560 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c440b0;
 .timescale -9 -12;
L_0x127c80c30 .functor AND 1, L_0x127c80890, L_0x127c80af0, C4<1>, C4<1>;
L_0x127c810b0 .functor AND 1, L_0x127c80d20, L_0x127c80f90, C4<1>, C4<1>;
L_0x127c81530 .functor AND 1, L_0x127c811a0, L_0x127c813a0, C4<1>, C4<1>;
L_0x127c81960 .functor AND 1, L_0x127c815e0, L_0x127c81840, C4<1>, C4<1>;
L_0x127c81b70 .functor AND 1, L_0x127c81a50, L_0x127c81d00, C4<1>, C4<1>;
L_0x127c822f0 .functor AND 1, L_0x127c81f20, L_0x127c82210, C4<1>, C4<1>;
v0x127c44810_0 .net *"_ivl_10", 31 0, L_0x127c809d0;  1 drivers
L_0x11800af50 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c448d0_0 .net *"_ivl_13", 8 0, L_0x11800af50;  1 drivers
L_0x11800af98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c44970_0 .net/2u *"_ivl_14", 31 0, L_0x11800af98;  1 drivers
v0x127c44a00_0 .net *"_ivl_16", 0 0, L_0x127c80af0;  1 drivers
L_0x11800afe0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c44a90_0 .net/2u *"_ivl_20", 7 0, L_0x11800afe0;  1 drivers
v0x127c44b60_0 .net *"_ivl_22", 0 0, L_0x127c80d20;  1 drivers
v0x127c44bf0_0 .net *"_ivl_24", 31 0, L_0x127c80e40;  1 drivers
L_0x11800b028 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c44ca0_0 .net *"_ivl_27", 8 0, L_0x11800b028;  1 drivers
L_0x11800b070 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c44d50_0 .net/2u *"_ivl_28", 31 0, L_0x11800b070;  1 drivers
v0x127c44e60_0 .net *"_ivl_30", 0 0, L_0x127c80f90;  1 drivers
L_0x11800b0b8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c44f00_0 .net/2u *"_ivl_34", 7 0, L_0x11800b0b8;  1 drivers
v0x127c44fb0_0 .net *"_ivl_36", 0 0, L_0x127c811a0;  1 drivers
v0x127c45050_0 .net *"_ivl_38", 31 0, L_0x127c812c0;  1 drivers
L_0x11800b100 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c45100_0 .net *"_ivl_41", 8 0, L_0x11800b100;  1 drivers
L_0x11800b148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c451b0_0 .net/2u *"_ivl_42", 31 0, L_0x11800b148;  1 drivers
v0x127c45260_0 .net *"_ivl_44", 0 0, L_0x127c813a0;  1 drivers
L_0x11800b190 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c45300_0 .net/2u *"_ivl_48", 7 0, L_0x11800b190;  1 drivers
v0x127c45490_0 .net *"_ivl_50", 0 0, L_0x127c815e0;  1 drivers
v0x127c45520_0 .net *"_ivl_52", 31 0, L_0x127c816e0;  1 drivers
L_0x11800b1d8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c455c0_0 .net *"_ivl_55", 8 0, L_0x11800b1d8;  1 drivers
L_0x11800b220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c45670_0 .net/2u *"_ivl_56", 31 0, L_0x11800b220;  1 drivers
v0x127c45720_0 .net *"_ivl_58", 0 0, L_0x127c81840;  1 drivers
L_0x11800af08 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c457c0_0 .net/2u *"_ivl_6", 7 0, L_0x11800af08;  1 drivers
L_0x11800b268 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c45870_0 .net/2u *"_ivl_62", 7 0, L_0x11800b268;  1 drivers
v0x127c45920_0 .net *"_ivl_64", 0 0, L_0x127c81a50;  1 drivers
v0x127c459c0_0 .net *"_ivl_66", 31 0, L_0x127c81be0;  1 drivers
L_0x11800b2b0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c45a70_0 .net *"_ivl_69", 8 0, L_0x11800b2b0;  1 drivers
L_0x11800b2f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c45b20_0 .net/2u *"_ivl_70", 31 0, L_0x11800b2f8;  1 drivers
v0x127c45bd0_0 .net *"_ivl_72", 0 0, L_0x127c81d00;  1 drivers
L_0x11800b340 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c45c70_0 .net/2u *"_ivl_76", 7 0, L_0x11800b340;  1 drivers
v0x127c45d20_0 .net *"_ivl_78", 0 0, L_0x127c81f20;  1 drivers
v0x127c45dc0_0 .net *"_ivl_8", 0 0, L_0x127c80890;  1 drivers
v0x127c45e60_0 .net *"_ivl_80", 31 0, L_0x127c82040;  1 drivers
L_0x11800b388 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c453b0_0 .net *"_ivl_83", 8 0, L_0x11800b388;  1 drivers
L_0x11800b3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c460f0_0 .net/2u *"_ivl_84", 31 0, L_0x11800b3d0;  1 drivers
v0x127c46180_0 .net *"_ivl_86", 0 0, L_0x127c82210;  1 drivers
E_0x127c44730/0 .event anyedge, v0x127c46560_0, v0x127c46ab0_0, v0x127c46370_0, v0x127c468f0_0;
E_0x127c44730/1 .event anyedge, v0x127c465f0_0, v0x127c46b50_0, v0x127c46690_0, v0x127c46bf0_0;
E_0x127c44730/2 .event anyedge, v0x127c33370_0, v0x127c46210_0, v0x127c462d0_0, v0x127c46400_0;
E_0x127c44730/3 .event anyedge, v0x127c46860_0, v0x127c46980_0, v0x127c47240_0, v0x127c47240_0;
E_0x127c44730/4 .event anyedge, v0x127c47240_0;
E_0x127c44730 .event/or E_0x127c44730/0, E_0x127c44730/1, E_0x127c44730/2, E_0x127c44730/3, E_0x127c44730/4;
L_0x127c80890 .cmp/eq 8, L_0x127c80470, L_0x11800af08;
L_0x127c809d0 .concat [ 23 9 0 0], L_0x127c80590, L_0x11800af50;
L_0x127c80af0 .cmp/ne 32, L_0x127c809d0, L_0x11800af98;
L_0x127c80d20 .cmp/eq 8, L_0x127c80750, L_0x11800afe0;
L_0x127c80e40 .concat [ 23 9 0 0], L_0x127c807f0, L_0x11800b028;
L_0x127c80f90 .cmp/ne 32, L_0x127c80e40, L_0x11800b070;
L_0x127c811a0 .cmp/eq 8, L_0x127c80470, L_0x11800b0b8;
L_0x127c812c0 .concat [ 23 9 0 0], L_0x127c80590, L_0x11800b100;
L_0x127c813a0 .cmp/eq 32, L_0x127c812c0, L_0x11800b148;
L_0x127c815e0 .cmp/eq 8, L_0x127c80750, L_0x11800b190;
L_0x127c816e0 .concat [ 23 9 0 0], L_0x127c807f0, L_0x11800b1d8;
L_0x127c81840 .cmp/eq 32, L_0x127c816e0, L_0x11800b220;
L_0x127c81a50 .cmp/eq 8, L_0x127c80470, L_0x11800b268;
L_0x127c81be0 .concat [ 23 9 0 0], L_0x127c80590, L_0x11800b2b0;
L_0x127c81d00 .cmp/eq 32, L_0x127c81be0, L_0x11800b2f8;
L_0x127c81f20 .cmp/eq 8, L_0x127c80750, L_0x11800b340;
L_0x127c82040 .concat [ 23 9 0 0], L_0x127c807f0, L_0x11800b388;
L_0x127c82210 .cmp/eq 32, L_0x127c82040, L_0x11800b3d0;
S_0x127c47340 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c43c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c474b0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c474f0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c47530 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c47570 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c47810_0 .net "a", 31 0, v0x127c43250_0;  alias, 1 drivers
v0x127c478e0_0 .var "a_e", 9 0;
v0x127c47980_0 .var "a_m", 23 0;
v0x127c47a40_0 .var "a_s", 0 0;
v0x127c47ae0_0 .net "b", 31 0, v0x127c48e80_0;  1 drivers
v0x127c47bd0_0 .var "b_e", 9 0;
v0x127c47c80_0 .var "b_m", 23 0;
v0x127c47d30_0 .var "b_s", 0 0;
v0x127c47dd0_0 .var "guard_bit", 0 0;
v0x127c47ee0_0 .var "product", 49 0;
v0x127c47f80_0 .var "result", 31 0;
v0x127c48040_0 .var "round_bit", 0 0;
v0x127c480d0_0 .var "sticky", 0 0;
v0x127c48160_0 .var "z_e", 9 0;
v0x127c481f0_0 .var "z_m", 23 0;
v0x127c48290_0 .var "z_s", 0 0;
E_0x127c477c0/0 .event anyedge, v0x127c43250_0, v0x127c47ae0_0, v0x127c478e0_0, v0x127c47980_0;
E_0x127c477c0/1 .event anyedge, v0x127c47bd0_0, v0x127c47c80_0, v0x127c47a40_0, v0x127c47d30_0;
E_0x127c477c0/2 .event anyedge, v0x127c47ee0_0, v0x127c48160_0, v0x127c481f0_0, v0x127c47dd0_0;
E_0x127c477c0/3 .event anyedge, v0x127c480d0_0, v0x127c48040_0, v0x127c48290_0;
E_0x127c477c0 .event/or E_0x127c477c0/0, E_0x127c477c0/1, E_0x127c477c0/2, E_0x127c477c0/3;
S_0x127c491b0 .scope module, "pe33" "pe" 3 364, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c49370 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c4d8b0_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c4d950_0 .net "mac_out", 31 0, v0x127c4c570_0;  1 drivers
v0x127c4d9f0_0 .net "mult_out", 31 0, v0x127c4d4b0_0;  1 drivers
v0x127c4dae0_0 .net "pe_accept_w_in", 0 0, o0x1280536a0;  alias, 0 drivers
v0x127c4dbb0_0 .net "pe_enabled", 0 0, L_0x127c844d0;  1 drivers
v0x127c4dc80_0 .net "pe_input_in", 31 0, v0x127c48820_0;  alias, 1 drivers
v0x127c4dd50_0 .var "pe_input_out", 31 0;
v0x127c4dde0_0 .net "pe_psum_in", 31 0, v0x127c388a0_0;  alias, 1 drivers
v0x127c4deb0_0 .var "pe_psum_out", 31 0;
v0x127c4dfc0_0 .net "pe_switch_in", 0 0, v0x127c38a40_0;  alias, 1 drivers
v0x127c4e050_0 .var "pe_switch_out", 0 0;
v0x127c4e0e0_0 .net "pe_valid_in", 0 0, v0x127c48c40_0;  alias, 1 drivers
v0x127c4e170_0 .var "pe_valid_out", 0 0;
v0x127c4e200_0 .net "pe_weight_in", 31 0, v0x127c38ca0_0;  alias, 1 drivers
v0x127c4e290_0 .var "pe_weight_out", 31 0;
v0x127c4e320_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c4e3b0_0 .var "weight_reg_active", 31 0;
v0x127c4e570_0 .var "weight_reg_inactive", 31 0;
S_0x127c495e0 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c491b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c497b0 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c497f0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c49830 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c49870 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c4b740_0 .net "a", 31 0, v0x127c4d4b0_0;  alias, 1 drivers
v0x127c4b800_0 .net "a_exp", 7 0, L_0x127c82520;  1 drivers
v0x127c4b8a0_0 .net "a_inf", 0 0, L_0x127c83620;  1 drivers
v0x127c4b930_0 .net "a_mant", 22 0, L_0x127c82640;  1 drivers
v0x127c4b9c0_0 .var "a_mant_ext", 23 0;
v0x127c4ba90_0 .net "a_nan", 0 0, L_0x127c82d20;  1 drivers
v0x127c4bb20_0 .net "a_sign", 0 0, L_0x127c82480;  1 drivers
v0x127c4bbc0_0 .net "a_zero", 0 0, L_0x127c83c60;  1 drivers
v0x127c4bc60_0 .net "b", 31 0, v0x127c388a0_0;  alias, 1 drivers
v0x127c4bd90_0 .net "b_exp", 7 0, L_0x127c82800;  1 drivers
v0x127c4be20_0 .net "b_inf", 0 0, L_0x127c83a50;  1 drivers
v0x127c4beb0_0 .net "b_mant", 22 0, L_0x127c828c0;  1 drivers
v0x127c4bf40_0 .var "b_mant_ext", 23 0;
v0x127c4bfe0_0 .net "b_nan", 0 0, L_0x127c831a0;  1 drivers
v0x127c4c080_0 .net "b_sign", 0 0, L_0x127c826e0;  1 drivers
v0x127c4c120_0 .net "b_zero", 0 0, L_0x127c843e0;  1 drivers
v0x127c4c1c0_0 .var "exp_diff", 7 0;
v0x127c4c370_0 .var/i "i", 31 0;
v0x127c4c420_0 .var "larger_exp", 7 0;
v0x127c4c4d0_0 .var "normalize_done", 0 0;
v0x127c4c570_0 .var "result", 31 0;
v0x127c4c620_0 .var "result_exp", 7 0;
v0x127c4c6d0_0 .var "result_sign", 0 0;
v0x127c4c770_0 .var "sum_mant", 24 0;
L_0x127c82480 .part v0x127c4d4b0_0, 31, 1;
L_0x127c82520 .part v0x127c4d4b0_0, 23, 8;
L_0x127c82640 .part v0x127c4d4b0_0, 0, 23;
L_0x127c826e0 .part v0x127c388a0_0, 31, 1;
L_0x127c82800 .part v0x127c388a0_0, 23, 8;
L_0x127c828c0 .part v0x127c388a0_0, 0, 23;
S_0x127c49a90 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c495e0;
 .timescale -9 -12;
L_0x127c82d20 .functor AND 1, L_0x127c82980, L_0x127c82be0, C4<1>, C4<1>;
L_0x127c831a0 .functor AND 1, L_0x127c82e10, L_0x127c83080, C4<1>, C4<1>;
L_0x127c83620 .functor AND 1, L_0x127c83290, L_0x127c83490, C4<1>, C4<1>;
L_0x127c83a50 .functor AND 1, L_0x127c836d0, L_0x127c83930, C4<1>, C4<1>;
L_0x127c83c60 .functor AND 1, L_0x127c83b40, L_0x127c83df0, C4<1>, C4<1>;
L_0x127c843e0 .functor AND 1, L_0x127c84010, L_0x127c84300, C4<1>, C4<1>;
v0x127c49d40_0 .net *"_ivl_10", 31 0, L_0x127c82ac0;  1 drivers
L_0x11800b460 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c49e00_0 .net *"_ivl_13", 8 0, L_0x11800b460;  1 drivers
L_0x11800b4a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c49ea0_0 .net/2u *"_ivl_14", 31 0, L_0x11800b4a8;  1 drivers
v0x127c49f30_0 .net *"_ivl_16", 0 0, L_0x127c82be0;  1 drivers
L_0x11800b4f0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c49fc0_0 .net/2u *"_ivl_20", 7 0, L_0x11800b4f0;  1 drivers
v0x127c4a090_0 .net *"_ivl_22", 0 0, L_0x127c82e10;  1 drivers
v0x127c4a120_0 .net *"_ivl_24", 31 0, L_0x127c82f30;  1 drivers
L_0x11800b538 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4a1d0_0 .net *"_ivl_27", 8 0, L_0x11800b538;  1 drivers
L_0x11800b580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4a280_0 .net/2u *"_ivl_28", 31 0, L_0x11800b580;  1 drivers
v0x127c4a390_0 .net *"_ivl_30", 0 0, L_0x127c83080;  1 drivers
L_0x11800b5c8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c4a430_0 .net/2u *"_ivl_34", 7 0, L_0x11800b5c8;  1 drivers
v0x127c4a4e0_0 .net *"_ivl_36", 0 0, L_0x127c83290;  1 drivers
v0x127c4a580_0 .net *"_ivl_38", 31 0, L_0x127c833b0;  1 drivers
L_0x11800b610 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4a630_0 .net *"_ivl_41", 8 0, L_0x11800b610;  1 drivers
L_0x11800b658 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4a6e0_0 .net/2u *"_ivl_42", 31 0, L_0x11800b658;  1 drivers
v0x127c4a790_0 .net *"_ivl_44", 0 0, L_0x127c83490;  1 drivers
L_0x11800b6a0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c4a830_0 .net/2u *"_ivl_48", 7 0, L_0x11800b6a0;  1 drivers
v0x127c4a9c0_0 .net *"_ivl_50", 0 0, L_0x127c836d0;  1 drivers
v0x127c4aa50_0 .net *"_ivl_52", 31 0, L_0x127c837d0;  1 drivers
L_0x11800b6e8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4aaf0_0 .net *"_ivl_55", 8 0, L_0x11800b6e8;  1 drivers
L_0x11800b730 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4aba0_0 .net/2u *"_ivl_56", 31 0, L_0x11800b730;  1 drivers
v0x127c4ac50_0 .net *"_ivl_58", 0 0, L_0x127c83930;  1 drivers
L_0x11800b418 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c4acf0_0 .net/2u *"_ivl_6", 7 0, L_0x11800b418;  1 drivers
L_0x11800b778 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c4ada0_0 .net/2u *"_ivl_62", 7 0, L_0x11800b778;  1 drivers
v0x127c4ae50_0 .net *"_ivl_64", 0 0, L_0x127c83b40;  1 drivers
v0x127c4aef0_0 .net *"_ivl_66", 31 0, L_0x127c83cd0;  1 drivers
L_0x11800b7c0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4afa0_0 .net *"_ivl_69", 8 0, L_0x11800b7c0;  1 drivers
L_0x11800b808 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4b050_0 .net/2u *"_ivl_70", 31 0, L_0x11800b808;  1 drivers
v0x127c4b100_0 .net *"_ivl_72", 0 0, L_0x127c83df0;  1 drivers
L_0x11800b850 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c4b1a0_0 .net/2u *"_ivl_76", 7 0, L_0x11800b850;  1 drivers
v0x127c4b250_0 .net *"_ivl_78", 0 0, L_0x127c84010;  1 drivers
v0x127c4b2f0_0 .net *"_ivl_8", 0 0, L_0x127c82980;  1 drivers
v0x127c4b390_0 .net *"_ivl_80", 31 0, L_0x127c84130;  1 drivers
L_0x11800b898 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4a8e0_0 .net *"_ivl_83", 8 0, L_0x11800b898;  1 drivers
L_0x11800b8e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4b620_0 .net/2u *"_ivl_84", 31 0, L_0x11800b8e0;  1 drivers
v0x127c4b6b0_0 .net *"_ivl_86", 0 0, L_0x127c84300;  1 drivers
E_0x127c49c60/0 .event anyedge, v0x127c4ba90_0, v0x127c4bfe0_0, v0x127c4b8a0_0, v0x127c4be20_0;
E_0x127c49c60/1 .event anyedge, v0x127c4bb20_0, v0x127c4c080_0, v0x127c4bbc0_0, v0x127c4c120_0;
E_0x127c49c60/2 .event anyedge, v0x127c388a0_0, v0x127c4b740_0, v0x127c4b800_0, v0x127c4b930_0;
E_0x127c49c60/3 .event anyedge, v0x127c4bd90_0, v0x127c4beb0_0, v0x127c4c770_0, v0x127c4c770_0;
E_0x127c49c60/4 .event anyedge, v0x127c4c770_0;
E_0x127c49c60 .event/or E_0x127c49c60/0, E_0x127c49c60/1, E_0x127c49c60/2, E_0x127c49c60/3, E_0x127c49c60/4;
L_0x127c82980 .cmp/eq 8, L_0x127c82520, L_0x11800b418;
L_0x127c82ac0 .concat [ 23 9 0 0], L_0x127c82640, L_0x11800b460;
L_0x127c82be0 .cmp/ne 32, L_0x127c82ac0, L_0x11800b4a8;
L_0x127c82e10 .cmp/eq 8, L_0x127c82800, L_0x11800b4f0;
L_0x127c82f30 .concat [ 23 9 0 0], L_0x127c828c0, L_0x11800b538;
L_0x127c83080 .cmp/ne 32, L_0x127c82f30, L_0x11800b580;
L_0x127c83290 .cmp/eq 8, L_0x127c82520, L_0x11800b5c8;
L_0x127c833b0 .concat [ 23 9 0 0], L_0x127c82640, L_0x11800b610;
L_0x127c83490 .cmp/eq 32, L_0x127c833b0, L_0x11800b658;
L_0x127c836d0 .cmp/eq 8, L_0x127c82800, L_0x11800b6a0;
L_0x127c837d0 .concat [ 23 9 0 0], L_0x127c828c0, L_0x11800b6e8;
L_0x127c83930 .cmp/eq 32, L_0x127c837d0, L_0x11800b730;
L_0x127c83b40 .cmp/eq 8, L_0x127c82520, L_0x11800b778;
L_0x127c83cd0 .concat [ 23 9 0 0], L_0x127c82640, L_0x11800b7c0;
L_0x127c83df0 .cmp/eq 32, L_0x127c83cd0, L_0x11800b808;
L_0x127c84010 .cmp/eq 8, L_0x127c82800, L_0x11800b850;
L_0x127c84130 .concat [ 23 9 0 0], L_0x127c828c0, L_0x11800b898;
L_0x127c84300 .cmp/eq 32, L_0x127c84130, L_0x11800b8e0;
S_0x127c4c870 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c491b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c4c9e0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c4ca20 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c4ca60 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c4caa0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c4cd40_0 .net "a", 31 0, v0x127c48820_0;  alias, 1 drivers
v0x127c4ce10_0 .var "a_e", 9 0;
v0x127c4ceb0_0 .var "a_m", 23 0;
v0x127c4cf70_0 .var "a_s", 0 0;
v0x127c4d010_0 .net "b", 31 0, v0x127c4e3b0_0;  1 drivers
v0x127c4d100_0 .var "b_e", 9 0;
v0x127c4d1b0_0 .var "b_m", 23 0;
v0x127c4d260_0 .var "b_s", 0 0;
v0x127c4d300_0 .var "guard_bit", 0 0;
v0x127c4d410_0 .var "product", 49 0;
v0x127c4d4b0_0 .var "result", 31 0;
v0x127c4d570_0 .var "round_bit", 0 0;
v0x127c4d600_0 .var "sticky", 0 0;
v0x127c4d690_0 .var "z_e", 9 0;
v0x127c4d720_0 .var "z_m", 23 0;
v0x127c4d7c0_0 .var "z_s", 0 0;
E_0x127c4ccf0/0 .event anyedge, v0x127c48820_0, v0x127c4d010_0, v0x127c4ce10_0, v0x127c4ceb0_0;
E_0x127c4ccf0/1 .event anyedge, v0x127c4d100_0, v0x127c4d1b0_0, v0x127c4cf70_0, v0x127c4d260_0;
E_0x127c4ccf0/2 .event anyedge, v0x127c4d410_0, v0x127c4d690_0, v0x127c4d720_0, v0x127c4d300_0;
E_0x127c4ccf0/3 .event anyedge, v0x127c4d600_0, v0x127c4d570_0, v0x127c4d7c0_0;
E_0x127c4ccf0 .event/or E_0x127c4ccf0/0, E_0x127c4ccf0/1, E_0x127c4ccf0/2, E_0x127c4ccf0/3;
S_0x127c4e6e0 .scope module, "pe34" "pe" 3 385, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c4e8a0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c52de0_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c52e80_0 .net "mac_out", 31 0, v0x127c51aa0_0;  1 drivers
v0x127c52f20_0 .net "mult_out", 31 0, v0x127c529e0_0;  1 drivers
v0x127c53010_0 .net "pe_accept_w_in", 0 0, o0x1280549f0;  alias, 0 drivers
v0x127c530e0_0 .net "pe_enabled", 0 0, L_0x127c865c0;  1 drivers
v0x127c531b0_0 .net "pe_input_in", 31 0, v0x127c4dd50_0;  alias, 1 drivers
v0x127c53280_0 .var "pe_input_out", 31 0;
v0x127c53310_0 .net "pe_psum_in", 31 0, v0x127c3ddd0_0;  alias, 1 drivers
v0x127c533e0_0 .var "pe_psum_out", 31 0;
v0x127c534f0_0 .net "pe_switch_in", 0 0, v0x127c3df70_0;  alias, 1 drivers
v0x127c53580_0 .var "pe_switch_out", 0 0;
v0x127c53610_0 .net "pe_valid_in", 0 0, v0x127c4e170_0;  alias, 1 drivers
v0x127c536a0_0 .var "pe_valid_out", 0 0;
v0x127c53730_0 .net "pe_weight_in", 31 0, v0x127c3e1d0_0;  alias, 1 drivers
v0x127c537c0_0 .var "pe_weight_out", 31 0;
v0x127c53850_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c538e0_0 .var "weight_reg_active", 31 0;
v0x127c53aa0_0 .var "weight_reg_inactive", 31 0;
S_0x127c4eb10 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c4e6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c4ece0 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c4ed20 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c4ed60 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c4eda0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c50c70_0 .net "a", 31 0, v0x127c529e0_0;  alias, 1 drivers
v0x127c50d30_0 .net "a_exp", 7 0, L_0x127c84670;  1 drivers
v0x127c50dd0_0 .net "a_inf", 0 0, L_0x127c85710;  1 drivers
v0x127c50e60_0 .net "a_mant", 22 0, L_0x127c84790;  1 drivers
v0x127c50ef0_0 .var "a_mant_ext", 23 0;
v0x127c50fc0_0 .net "a_nan", 0 0, L_0x127c84e10;  1 drivers
v0x127c51050_0 .net "a_sign", 0 0, L_0x127c845d0;  1 drivers
v0x127c510f0_0 .net "a_zero", 0 0, L_0x127c85d50;  1 drivers
v0x127c51190_0 .net "b", 31 0, v0x127c3ddd0_0;  alias, 1 drivers
v0x127c512c0_0 .net "b_exp", 7 0, L_0x127c84950;  1 drivers
v0x127c51350_0 .net "b_inf", 0 0, L_0x127c85b40;  1 drivers
v0x127c513e0_0 .net "b_mant", 22 0, L_0x127c849f0;  1 drivers
v0x127c51470_0 .var "b_mant_ext", 23 0;
v0x127c51510_0 .net "b_nan", 0 0, L_0x127c85290;  1 drivers
v0x127c515b0_0 .net "b_sign", 0 0, L_0x127c84830;  1 drivers
v0x127c51650_0 .net "b_zero", 0 0, L_0x127c864d0;  1 drivers
v0x127c516f0_0 .var "exp_diff", 7 0;
v0x127c518a0_0 .var/i "i", 31 0;
v0x127c51950_0 .var "larger_exp", 7 0;
v0x127c51a00_0 .var "normalize_done", 0 0;
v0x127c51aa0_0 .var "result", 31 0;
v0x127c51b50_0 .var "result_exp", 7 0;
v0x127c51c00_0 .var "result_sign", 0 0;
v0x127c51ca0_0 .var "sum_mant", 24 0;
L_0x127c845d0 .part v0x127c529e0_0, 31, 1;
L_0x127c84670 .part v0x127c529e0_0, 23, 8;
L_0x127c84790 .part v0x127c529e0_0, 0, 23;
L_0x127c84830 .part v0x127c3ddd0_0, 31, 1;
L_0x127c84950 .part v0x127c3ddd0_0, 23, 8;
L_0x127c849f0 .part v0x127c3ddd0_0, 0, 23;
S_0x127c4efc0 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c4eb10;
 .timescale -9 -12;
L_0x127c84e10 .functor AND 1, L_0x127c84a90, L_0x127c84cd0, C4<1>, C4<1>;
L_0x127c85290 .functor AND 1, L_0x127c84f00, L_0x127c85170, C4<1>, C4<1>;
L_0x127c85710 .functor AND 1, L_0x127c85380, L_0x127c85580, C4<1>, C4<1>;
L_0x127c85b40 .functor AND 1, L_0x127c857c0, L_0x127c85a20, C4<1>, C4<1>;
L_0x127c85d50 .functor AND 1, L_0x127c85c30, L_0x127c85ee0, C4<1>, C4<1>;
L_0x127c864d0 .functor AND 1, L_0x127c86100, L_0x127c863f0, C4<1>, C4<1>;
v0x127c4f270_0 .net *"_ivl_10", 31 0, L_0x127c84bb0;  1 drivers
L_0x11800b970 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4f330_0 .net *"_ivl_13", 8 0, L_0x11800b970;  1 drivers
L_0x11800b9b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4f3d0_0 .net/2u *"_ivl_14", 31 0, L_0x11800b9b8;  1 drivers
v0x127c4f460_0 .net *"_ivl_16", 0 0, L_0x127c84cd0;  1 drivers
L_0x11800ba00 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c4f4f0_0 .net/2u *"_ivl_20", 7 0, L_0x11800ba00;  1 drivers
v0x127c4f5c0_0 .net *"_ivl_22", 0 0, L_0x127c84f00;  1 drivers
v0x127c4f650_0 .net *"_ivl_24", 31 0, L_0x127c85020;  1 drivers
L_0x11800ba48 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4f700_0 .net *"_ivl_27", 8 0, L_0x11800ba48;  1 drivers
L_0x11800ba90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4f7b0_0 .net/2u *"_ivl_28", 31 0, L_0x11800ba90;  1 drivers
v0x127c4f8c0_0 .net *"_ivl_30", 0 0, L_0x127c85170;  1 drivers
L_0x11800bad8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c4f960_0 .net/2u *"_ivl_34", 7 0, L_0x11800bad8;  1 drivers
v0x127c4fa10_0 .net *"_ivl_36", 0 0, L_0x127c85380;  1 drivers
v0x127c4fab0_0 .net *"_ivl_38", 31 0, L_0x127c854a0;  1 drivers
L_0x11800bb20 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4fb60_0 .net *"_ivl_41", 8 0, L_0x11800bb20;  1 drivers
L_0x11800bb68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4fc10_0 .net/2u *"_ivl_42", 31 0, L_0x11800bb68;  1 drivers
v0x127c4fcc0_0 .net *"_ivl_44", 0 0, L_0x127c85580;  1 drivers
L_0x11800bbb0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c4fd60_0 .net/2u *"_ivl_48", 7 0, L_0x11800bbb0;  1 drivers
v0x127c4fef0_0 .net *"_ivl_50", 0 0, L_0x127c857c0;  1 drivers
v0x127c4ff80_0 .net *"_ivl_52", 31 0, L_0x127c858c0;  1 drivers
L_0x11800bbf8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c50020_0 .net *"_ivl_55", 8 0, L_0x11800bbf8;  1 drivers
L_0x11800bc40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c500d0_0 .net/2u *"_ivl_56", 31 0, L_0x11800bc40;  1 drivers
v0x127c50180_0 .net *"_ivl_58", 0 0, L_0x127c85a20;  1 drivers
L_0x11800b928 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c50220_0 .net/2u *"_ivl_6", 7 0, L_0x11800b928;  1 drivers
L_0x11800bc88 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c502d0_0 .net/2u *"_ivl_62", 7 0, L_0x11800bc88;  1 drivers
v0x127c50380_0 .net *"_ivl_64", 0 0, L_0x127c85c30;  1 drivers
v0x127c50420_0 .net *"_ivl_66", 31 0, L_0x127c85dc0;  1 drivers
L_0x11800bcd0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c504d0_0 .net *"_ivl_69", 8 0, L_0x11800bcd0;  1 drivers
L_0x11800bd18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c50580_0 .net/2u *"_ivl_70", 31 0, L_0x11800bd18;  1 drivers
v0x127c50630_0 .net *"_ivl_72", 0 0, L_0x127c85ee0;  1 drivers
L_0x11800bd60 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c506d0_0 .net/2u *"_ivl_76", 7 0, L_0x11800bd60;  1 drivers
v0x127c50780_0 .net *"_ivl_78", 0 0, L_0x127c86100;  1 drivers
v0x127c50820_0 .net *"_ivl_8", 0 0, L_0x127c84a90;  1 drivers
v0x127c508c0_0 .net *"_ivl_80", 31 0, L_0x127c86220;  1 drivers
L_0x11800bda8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c4fe10_0 .net *"_ivl_83", 8 0, L_0x11800bda8;  1 drivers
L_0x11800bdf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c50b50_0 .net/2u *"_ivl_84", 31 0, L_0x11800bdf0;  1 drivers
v0x127c50be0_0 .net *"_ivl_86", 0 0, L_0x127c863f0;  1 drivers
E_0x127c4f190/0 .event anyedge, v0x127c50fc0_0, v0x127c51510_0, v0x127c50dd0_0, v0x127c51350_0;
E_0x127c4f190/1 .event anyedge, v0x127c51050_0, v0x127c515b0_0, v0x127c510f0_0, v0x127c51650_0;
E_0x127c4f190/2 .event anyedge, v0x127c3ddd0_0, v0x127c50c70_0, v0x127c50d30_0, v0x127c50e60_0;
E_0x127c4f190/3 .event anyedge, v0x127c512c0_0, v0x127c513e0_0, v0x127c51ca0_0, v0x127c51ca0_0;
E_0x127c4f190/4 .event anyedge, v0x127c51ca0_0;
E_0x127c4f190 .event/or E_0x127c4f190/0, E_0x127c4f190/1, E_0x127c4f190/2, E_0x127c4f190/3, E_0x127c4f190/4;
L_0x127c84a90 .cmp/eq 8, L_0x127c84670, L_0x11800b928;
L_0x127c84bb0 .concat [ 23 9 0 0], L_0x127c84790, L_0x11800b970;
L_0x127c84cd0 .cmp/ne 32, L_0x127c84bb0, L_0x11800b9b8;
L_0x127c84f00 .cmp/eq 8, L_0x127c84950, L_0x11800ba00;
L_0x127c85020 .concat [ 23 9 0 0], L_0x127c849f0, L_0x11800ba48;
L_0x127c85170 .cmp/ne 32, L_0x127c85020, L_0x11800ba90;
L_0x127c85380 .cmp/eq 8, L_0x127c84670, L_0x11800bad8;
L_0x127c854a0 .concat [ 23 9 0 0], L_0x127c84790, L_0x11800bb20;
L_0x127c85580 .cmp/eq 32, L_0x127c854a0, L_0x11800bb68;
L_0x127c857c0 .cmp/eq 8, L_0x127c84950, L_0x11800bbb0;
L_0x127c858c0 .concat [ 23 9 0 0], L_0x127c849f0, L_0x11800bbf8;
L_0x127c85a20 .cmp/eq 32, L_0x127c858c0, L_0x11800bc40;
L_0x127c85c30 .cmp/eq 8, L_0x127c84670, L_0x11800bc88;
L_0x127c85dc0 .concat [ 23 9 0 0], L_0x127c84790, L_0x11800bcd0;
L_0x127c85ee0 .cmp/eq 32, L_0x127c85dc0, L_0x11800bd18;
L_0x127c86100 .cmp/eq 8, L_0x127c84950, L_0x11800bd60;
L_0x127c86220 .concat [ 23 9 0 0], L_0x127c849f0, L_0x11800bda8;
L_0x127c863f0 .cmp/eq 32, L_0x127c86220, L_0x11800bdf0;
S_0x127c51da0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c4e6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c51f10 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c51f50 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c51f90 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c51fd0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c52270_0 .net "a", 31 0, v0x127c4dd50_0;  alias, 1 drivers
v0x127c52340_0 .var "a_e", 9 0;
v0x127c523e0_0 .var "a_m", 23 0;
v0x127c524a0_0 .var "a_s", 0 0;
v0x127c52540_0 .net "b", 31 0, v0x127c538e0_0;  1 drivers
v0x127c52630_0 .var "b_e", 9 0;
v0x127c526e0_0 .var "b_m", 23 0;
v0x127c52790_0 .var "b_s", 0 0;
v0x127c52830_0 .var "guard_bit", 0 0;
v0x127c52940_0 .var "product", 49 0;
v0x127c529e0_0 .var "result", 31 0;
v0x127c52aa0_0 .var "round_bit", 0 0;
v0x127c52b30_0 .var "sticky", 0 0;
v0x127c52bc0_0 .var "z_e", 9 0;
v0x127c52c50_0 .var "z_m", 23 0;
v0x127c52cf0_0 .var "z_s", 0 0;
E_0x127c52220/0 .event anyedge, v0x127c4dd50_0, v0x127c52540_0, v0x127c52340_0, v0x127c523e0_0;
E_0x127c52220/1 .event anyedge, v0x127c52630_0, v0x127c526e0_0, v0x127c524a0_0, v0x127c52790_0;
E_0x127c52220/2 .event anyedge, v0x127c52940_0, v0x127c52bc0_0, v0x127c52c50_0, v0x127c52830_0;
E_0x127c52220/3 .event anyedge, v0x127c52b30_0, v0x127c52aa0_0, v0x127c52cf0_0;
E_0x127c52220 .event/or E_0x127c52220/0, E_0x127c52220/1, E_0x127c52220/2, E_0x127c52220/3;
S_0x127c53c10 .scope module, "pe41" "pe" 3 408, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c53dd0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c58310_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c583b0_0 .net "mac_out", 31 0, v0x127c56fd0_0;  1 drivers
v0x127c58450_0 .net "mult_out", 31 0, v0x127c57f10_0;  1 drivers
v0x127c58540_0 .net "pe_accept_w_in", 0 0, o0x128050f70;  alias, 0 drivers
v0x127c585d0_0 .net "pe_enabled", 0 0, L_0x127c886b0;  1 drivers
v0x127c586a0_0 .net "pe_input_in", 31 0, o0x12805f0a0;  alias, 0 drivers
v0x127c58730_0 .var "pe_input_out", 31 0;
v0x127c587c0_0 .net "pe_psum_in", 31 0, v0x127c433b0_0;  alias, 1 drivers
v0x127c588a0_0 .var "pe_psum_out", 31 0;
v0x127c589b0_0 .net "pe_switch_in", 0 0, v0x127c43550_0;  alias, 1 drivers
v0x127c58a60_0 .var "pe_switch_out", 0 0;
v0x127c58af0_0 .net "pe_valid_in", 0 0, o0x12805f4c0;  alias, 0 drivers
v0x127c58b80_0 .var "pe_valid_out", 0 0;
v0x127c58c10_0 .net "pe_weight_in", 31 0, v0x127c437b0_0;  alias, 1 drivers
v0x127c58cc0_0 .var "pe_weight_out", 31 0;
v0x127c58d50_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c58de0_0 .var "weight_reg_active", 31 0;
v0x127c58fa0_0 .var "weight_reg_inactive", 31 0;
S_0x127c54040 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c53c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c54210 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c54250 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c54290 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c542d0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c561a0_0 .net "a", 31 0, v0x127c57f10_0;  alias, 1 drivers
v0x127c56260_0 .net "a_exp", 7 0, L_0x127c86700;  1 drivers
v0x127c56300_0 .net "a_inf", 0 0, L_0x127c87800;  1 drivers
v0x127c56390_0 .net "a_mant", 22 0, L_0x127c86820;  1 drivers
v0x127c56420_0 .var "a_mant_ext", 23 0;
v0x127c564f0_0 .net "a_nan", 0 0, L_0x127c86f00;  1 drivers
v0x127c56580_0 .net "a_sign", 0 0, L_0x127c86660;  1 drivers
v0x127c56620_0 .net "a_zero", 0 0, L_0x127c87e40;  1 drivers
v0x127c566c0_0 .net "b", 31 0, v0x127c433b0_0;  alias, 1 drivers
v0x127c567f0_0 .net "b_exp", 7 0, L_0x127c869e0;  1 drivers
v0x127c56880_0 .net "b_inf", 0 0, L_0x127c87c30;  1 drivers
v0x127c56910_0 .net "b_mant", 22 0, L_0x127c86aa0;  1 drivers
v0x127c569a0_0 .var "b_mant_ext", 23 0;
v0x127c56a40_0 .net "b_nan", 0 0, L_0x127c87380;  1 drivers
v0x127c56ae0_0 .net "b_sign", 0 0, L_0x127c868c0;  1 drivers
v0x127c56b80_0 .net "b_zero", 0 0, L_0x127c885c0;  1 drivers
v0x127c56c20_0 .var "exp_diff", 7 0;
v0x127c56dd0_0 .var/i "i", 31 0;
v0x127c56e80_0 .var "larger_exp", 7 0;
v0x127c56f30_0 .var "normalize_done", 0 0;
v0x127c56fd0_0 .var "result", 31 0;
v0x127c57080_0 .var "result_exp", 7 0;
v0x127c57130_0 .var "result_sign", 0 0;
v0x127c571d0_0 .var "sum_mant", 24 0;
L_0x127c86660 .part v0x127c57f10_0, 31, 1;
L_0x127c86700 .part v0x127c57f10_0, 23, 8;
L_0x127c86820 .part v0x127c57f10_0, 0, 23;
L_0x127c868c0 .part v0x127c433b0_0, 31, 1;
L_0x127c869e0 .part v0x127c433b0_0, 23, 8;
L_0x127c86aa0 .part v0x127c433b0_0, 0, 23;
S_0x127c544f0 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c54040;
 .timescale -9 -12;
L_0x127c86f00 .functor AND 1, L_0x127c86b60, L_0x127c86dc0, C4<1>, C4<1>;
L_0x127c87380 .functor AND 1, L_0x127c86ff0, L_0x127c87260, C4<1>, C4<1>;
L_0x127c87800 .functor AND 1, L_0x127c87470, L_0x127c87670, C4<1>, C4<1>;
L_0x127c87c30 .functor AND 1, L_0x127c878b0, L_0x127c87b10, C4<1>, C4<1>;
L_0x127c87e40 .functor AND 1, L_0x127c87d20, L_0x127c87fd0, C4<1>, C4<1>;
L_0x127c885c0 .functor AND 1, L_0x127c881f0, L_0x127c884e0, C4<1>, C4<1>;
v0x127c547a0_0 .net *"_ivl_10", 31 0, L_0x127c86ca0;  1 drivers
L_0x11800be80 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c54860_0 .net *"_ivl_13", 8 0, L_0x11800be80;  1 drivers
L_0x11800bec8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c54900_0 .net/2u *"_ivl_14", 31 0, L_0x11800bec8;  1 drivers
v0x127c54990_0 .net *"_ivl_16", 0 0, L_0x127c86dc0;  1 drivers
L_0x11800bf10 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c54a20_0 .net/2u *"_ivl_20", 7 0, L_0x11800bf10;  1 drivers
v0x127c54af0_0 .net *"_ivl_22", 0 0, L_0x127c86ff0;  1 drivers
v0x127c54b80_0 .net *"_ivl_24", 31 0, L_0x127c87110;  1 drivers
L_0x11800bf58 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c54c30_0 .net *"_ivl_27", 8 0, L_0x11800bf58;  1 drivers
L_0x11800bfa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c54ce0_0 .net/2u *"_ivl_28", 31 0, L_0x11800bfa0;  1 drivers
v0x127c54df0_0 .net *"_ivl_30", 0 0, L_0x127c87260;  1 drivers
L_0x11800bfe8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c54e90_0 .net/2u *"_ivl_34", 7 0, L_0x11800bfe8;  1 drivers
v0x127c54f40_0 .net *"_ivl_36", 0 0, L_0x127c87470;  1 drivers
v0x127c54fe0_0 .net *"_ivl_38", 31 0, L_0x127c87590;  1 drivers
L_0x11800c030 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c55090_0 .net *"_ivl_41", 8 0, L_0x11800c030;  1 drivers
L_0x11800c078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c55140_0 .net/2u *"_ivl_42", 31 0, L_0x11800c078;  1 drivers
v0x127c551f0_0 .net *"_ivl_44", 0 0, L_0x127c87670;  1 drivers
L_0x11800c0c0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c55290_0 .net/2u *"_ivl_48", 7 0, L_0x11800c0c0;  1 drivers
v0x127c55420_0 .net *"_ivl_50", 0 0, L_0x127c878b0;  1 drivers
v0x127c554b0_0 .net *"_ivl_52", 31 0, L_0x127c879b0;  1 drivers
L_0x11800c108 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c55550_0 .net *"_ivl_55", 8 0, L_0x11800c108;  1 drivers
L_0x11800c150 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c55600_0 .net/2u *"_ivl_56", 31 0, L_0x11800c150;  1 drivers
v0x127c556b0_0 .net *"_ivl_58", 0 0, L_0x127c87b10;  1 drivers
L_0x11800be38 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c55750_0 .net/2u *"_ivl_6", 7 0, L_0x11800be38;  1 drivers
L_0x11800c198 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c55800_0 .net/2u *"_ivl_62", 7 0, L_0x11800c198;  1 drivers
v0x127c558b0_0 .net *"_ivl_64", 0 0, L_0x127c87d20;  1 drivers
v0x127c55950_0 .net *"_ivl_66", 31 0, L_0x127c87eb0;  1 drivers
L_0x11800c1e0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c55a00_0 .net *"_ivl_69", 8 0, L_0x11800c1e0;  1 drivers
L_0x11800c228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c55ab0_0 .net/2u *"_ivl_70", 31 0, L_0x11800c228;  1 drivers
v0x127c55b60_0 .net *"_ivl_72", 0 0, L_0x127c87fd0;  1 drivers
L_0x11800c270 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c55c00_0 .net/2u *"_ivl_76", 7 0, L_0x11800c270;  1 drivers
v0x127c55cb0_0 .net *"_ivl_78", 0 0, L_0x127c881f0;  1 drivers
v0x127c55d50_0 .net *"_ivl_8", 0 0, L_0x127c86b60;  1 drivers
v0x127c55df0_0 .net *"_ivl_80", 31 0, L_0x127c88310;  1 drivers
L_0x11800c2b8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c55340_0 .net *"_ivl_83", 8 0, L_0x11800c2b8;  1 drivers
L_0x11800c300 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c56080_0 .net/2u *"_ivl_84", 31 0, L_0x11800c300;  1 drivers
v0x127c56110_0 .net *"_ivl_86", 0 0, L_0x127c884e0;  1 drivers
E_0x127c546c0/0 .event anyedge, v0x127c564f0_0, v0x127c56a40_0, v0x127c56300_0, v0x127c56880_0;
E_0x127c546c0/1 .event anyedge, v0x127c56580_0, v0x127c56ae0_0, v0x127c56620_0, v0x127c56b80_0;
E_0x127c546c0/2 .event anyedge, v0x127c433b0_0, v0x127c561a0_0, v0x127c56260_0, v0x127c56390_0;
E_0x127c546c0/3 .event anyedge, v0x127c567f0_0, v0x127c56910_0, v0x127c571d0_0, v0x127c571d0_0;
E_0x127c546c0/4 .event anyedge, v0x127c571d0_0;
E_0x127c546c0 .event/or E_0x127c546c0/0, E_0x127c546c0/1, E_0x127c546c0/2, E_0x127c546c0/3, E_0x127c546c0/4;
L_0x127c86b60 .cmp/eq 8, L_0x127c86700, L_0x11800be38;
L_0x127c86ca0 .concat [ 23 9 0 0], L_0x127c86820, L_0x11800be80;
L_0x127c86dc0 .cmp/ne 32, L_0x127c86ca0, L_0x11800bec8;
L_0x127c86ff0 .cmp/eq 8, L_0x127c869e0, L_0x11800bf10;
L_0x127c87110 .concat [ 23 9 0 0], L_0x127c86aa0, L_0x11800bf58;
L_0x127c87260 .cmp/ne 32, L_0x127c87110, L_0x11800bfa0;
L_0x127c87470 .cmp/eq 8, L_0x127c86700, L_0x11800bfe8;
L_0x127c87590 .concat [ 23 9 0 0], L_0x127c86820, L_0x11800c030;
L_0x127c87670 .cmp/eq 32, L_0x127c87590, L_0x11800c078;
L_0x127c878b0 .cmp/eq 8, L_0x127c869e0, L_0x11800c0c0;
L_0x127c879b0 .concat [ 23 9 0 0], L_0x127c86aa0, L_0x11800c108;
L_0x127c87b10 .cmp/eq 32, L_0x127c879b0, L_0x11800c150;
L_0x127c87d20 .cmp/eq 8, L_0x127c86700, L_0x11800c198;
L_0x127c87eb0 .concat [ 23 9 0 0], L_0x127c86820, L_0x11800c1e0;
L_0x127c87fd0 .cmp/eq 32, L_0x127c87eb0, L_0x11800c228;
L_0x127c881f0 .cmp/eq 8, L_0x127c869e0, L_0x11800c270;
L_0x127c88310 .concat [ 23 9 0 0], L_0x127c86aa0, L_0x11800c2b8;
L_0x127c884e0 .cmp/eq 32, L_0x127c88310, L_0x11800c300;
S_0x127c572d0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c53c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c57440 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c57480 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c574c0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c57500 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c577a0_0 .net "a", 31 0, o0x12805f0a0;  alias, 0 drivers
v0x127c57860_0 .var "a_e", 9 0;
v0x127c57910_0 .var "a_m", 23 0;
v0x127c579d0_0 .var "a_s", 0 0;
v0x127c57a70_0 .net "b", 31 0, v0x127c58de0_0;  1 drivers
v0x127c57b60_0 .var "b_e", 9 0;
v0x127c57c10_0 .var "b_m", 23 0;
v0x127c57cc0_0 .var "b_s", 0 0;
v0x127c57d60_0 .var "guard_bit", 0 0;
v0x127c57e70_0 .var "product", 49 0;
v0x127c57f10_0 .var "result", 31 0;
v0x127c57fd0_0 .var "round_bit", 0 0;
v0x127c58060_0 .var "sticky", 0 0;
v0x127c580f0_0 .var "z_e", 9 0;
v0x127c58180_0 .var "z_m", 23 0;
v0x127c58220_0 .var "z_s", 0 0;
E_0x127c57750/0 .event anyedge, v0x127c577a0_0, v0x127c57a70_0, v0x127c57860_0, v0x127c57910_0;
E_0x127c57750/1 .event anyedge, v0x127c57b60_0, v0x127c57c10_0, v0x127c579d0_0, v0x127c57cc0_0;
E_0x127c57750/2 .event anyedge, v0x127c57e70_0, v0x127c580f0_0, v0x127c58180_0, v0x127c57d60_0;
E_0x127c57750/3 .event anyedge, v0x127c58060_0, v0x127c57fd0_0, v0x127c58220_0;
E_0x127c57750 .event/or E_0x127c57750/0, E_0x127c57750/1, E_0x127c57750/2, E_0x127c57750/3;
S_0x127c59110 .scope module, "pe42" "pe" 3 429, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c592d0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c5d810_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c5d8b0_0 .net "mac_out", 31 0, v0x127c5c4d0_0;  1 drivers
v0x127c5d950_0 .net "mult_out", 31 0, v0x127c5d410_0;  1 drivers
v0x127c5da40_0 .net "pe_accept_w_in", 0 0, o0x128052350;  alias, 0 drivers
v0x127c5dad0_0 .net "pe_enabled", 0 0, L_0x127c8a7b0;  1 drivers
v0x127c5dba0_0 .net "pe_input_in", 31 0, v0x127c58730_0;  alias, 1 drivers
v0x127c5dc70_0 .var "pe_input_out", 31 0;
v0x127c5dd00_0 .net "pe_psum_in", 31 0, v0x127c48980_0;  alias, 1 drivers
v0x127c5ddd0_0 .var "pe_psum_out", 31 0;
v0x127c5dee0_0 .net "pe_switch_in", 0 0, v0x127c48b20_0;  alias, 1 drivers
v0x127c5df70_0 .var "pe_switch_out", 0 0;
v0x127c5e000_0 .net "pe_valid_in", 0 0, v0x127c58b80_0;  alias, 1 drivers
v0x127c5e090_0 .var "pe_valid_out", 0 0;
v0x127c5e120_0 .net "pe_weight_in", 31 0, v0x127c48d60_0;  alias, 1 drivers
v0x127c5e1d0_0 .var "pe_weight_out", 31 0;
v0x127c5e260_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c5e2f0_0 .var "weight_reg_active", 31 0;
v0x127c5e4b0_0 .var "weight_reg_inactive", 31 0;
S_0x127c59540 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c59110;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c59710 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c59750 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c59790 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c597d0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c5b6a0_0 .net "a", 31 0, v0x127c5d410_0;  alias, 1 drivers
v0x127c5b760_0 .net "a_exp", 7 0, L_0x127c88860;  1 drivers
v0x127c5b800_0 .net "a_inf", 0 0, L_0x127c89900;  1 drivers
v0x127c5b890_0 .net "a_mant", 22 0, L_0x127c88980;  1 drivers
v0x127c5b920_0 .var "a_mant_ext", 23 0;
v0x127c5b9f0_0 .net "a_nan", 0 0, L_0x127c89000;  1 drivers
v0x127c5ba80_0 .net "a_sign", 0 0, L_0x127c887c0;  1 drivers
v0x127c5bb20_0 .net "a_zero", 0 0, L_0x127c89f40;  1 drivers
v0x127c5bbc0_0 .net "b", 31 0, v0x127c48980_0;  alias, 1 drivers
v0x127c5bcf0_0 .net "b_exp", 7 0, L_0x127c88b40;  1 drivers
v0x127c5bd80_0 .net "b_inf", 0 0, L_0x127c89d30;  1 drivers
v0x127c5be10_0 .net "b_mant", 22 0, L_0x127c88be0;  1 drivers
v0x127c5bea0_0 .var "b_mant_ext", 23 0;
v0x127c5bf40_0 .net "b_nan", 0 0, L_0x127c89480;  1 drivers
v0x127c5bfe0_0 .net "b_sign", 0 0, L_0x127c88a20;  1 drivers
v0x127c5c080_0 .net "b_zero", 0 0, L_0x127c8a6c0;  1 drivers
v0x127c5c120_0 .var "exp_diff", 7 0;
v0x127c5c2d0_0 .var/i "i", 31 0;
v0x127c5c380_0 .var "larger_exp", 7 0;
v0x127c5c430_0 .var "normalize_done", 0 0;
v0x127c5c4d0_0 .var "result", 31 0;
v0x127c5c580_0 .var "result_exp", 7 0;
v0x127c5c630_0 .var "result_sign", 0 0;
v0x127c5c6d0_0 .var "sum_mant", 24 0;
L_0x127c887c0 .part v0x127c5d410_0, 31, 1;
L_0x127c88860 .part v0x127c5d410_0, 23, 8;
L_0x127c88980 .part v0x127c5d410_0, 0, 23;
L_0x127c88a20 .part v0x127c48980_0, 31, 1;
L_0x127c88b40 .part v0x127c48980_0, 23, 8;
L_0x127c88be0 .part v0x127c48980_0, 0, 23;
S_0x127c599f0 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c59540;
 .timescale -9 -12;
L_0x127c89000 .functor AND 1, L_0x127c88c80, L_0x127c88ec0, C4<1>, C4<1>;
L_0x127c89480 .functor AND 1, L_0x127c890f0, L_0x127c89360, C4<1>, C4<1>;
L_0x127c89900 .functor AND 1, L_0x127c89570, L_0x127c89770, C4<1>, C4<1>;
L_0x127c89d30 .functor AND 1, L_0x127c899b0, L_0x127c89c10, C4<1>, C4<1>;
L_0x127c89f40 .functor AND 1, L_0x127c89e20, L_0x127c8a0d0, C4<1>, C4<1>;
L_0x127c8a6c0 .functor AND 1, L_0x127c8a2f0, L_0x127c8a5e0, C4<1>, C4<1>;
v0x127c59ca0_0 .net *"_ivl_10", 31 0, L_0x127c88da0;  1 drivers
L_0x11800c390 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c59d60_0 .net *"_ivl_13", 8 0, L_0x11800c390;  1 drivers
L_0x11800c3d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c59e00_0 .net/2u *"_ivl_14", 31 0, L_0x11800c3d8;  1 drivers
v0x127c59e90_0 .net *"_ivl_16", 0 0, L_0x127c88ec0;  1 drivers
L_0x11800c420 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c59f20_0 .net/2u *"_ivl_20", 7 0, L_0x11800c420;  1 drivers
v0x127c59ff0_0 .net *"_ivl_22", 0 0, L_0x127c890f0;  1 drivers
v0x127c5a080_0 .net *"_ivl_24", 31 0, L_0x127c89210;  1 drivers
L_0x11800c468 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5a130_0 .net *"_ivl_27", 8 0, L_0x11800c468;  1 drivers
L_0x11800c4b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5a1e0_0 .net/2u *"_ivl_28", 31 0, L_0x11800c4b0;  1 drivers
v0x127c5a2f0_0 .net *"_ivl_30", 0 0, L_0x127c89360;  1 drivers
L_0x11800c4f8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c5a390_0 .net/2u *"_ivl_34", 7 0, L_0x11800c4f8;  1 drivers
v0x127c5a440_0 .net *"_ivl_36", 0 0, L_0x127c89570;  1 drivers
v0x127c5a4e0_0 .net *"_ivl_38", 31 0, L_0x127c89690;  1 drivers
L_0x11800c540 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5a590_0 .net *"_ivl_41", 8 0, L_0x11800c540;  1 drivers
L_0x11800c588 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5a640_0 .net/2u *"_ivl_42", 31 0, L_0x11800c588;  1 drivers
v0x127c5a6f0_0 .net *"_ivl_44", 0 0, L_0x127c89770;  1 drivers
L_0x11800c5d0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c5a790_0 .net/2u *"_ivl_48", 7 0, L_0x11800c5d0;  1 drivers
v0x127c5a920_0 .net *"_ivl_50", 0 0, L_0x127c899b0;  1 drivers
v0x127c5a9b0_0 .net *"_ivl_52", 31 0, L_0x127c89ab0;  1 drivers
L_0x11800c618 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5aa50_0 .net *"_ivl_55", 8 0, L_0x11800c618;  1 drivers
L_0x11800c660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5ab00_0 .net/2u *"_ivl_56", 31 0, L_0x11800c660;  1 drivers
v0x127c5abb0_0 .net *"_ivl_58", 0 0, L_0x127c89c10;  1 drivers
L_0x11800c348 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c5ac50_0 .net/2u *"_ivl_6", 7 0, L_0x11800c348;  1 drivers
L_0x11800c6a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c5ad00_0 .net/2u *"_ivl_62", 7 0, L_0x11800c6a8;  1 drivers
v0x127c5adb0_0 .net *"_ivl_64", 0 0, L_0x127c89e20;  1 drivers
v0x127c5ae50_0 .net *"_ivl_66", 31 0, L_0x127c89fb0;  1 drivers
L_0x11800c6f0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5af00_0 .net *"_ivl_69", 8 0, L_0x11800c6f0;  1 drivers
L_0x11800c738 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5afb0_0 .net/2u *"_ivl_70", 31 0, L_0x11800c738;  1 drivers
v0x127c5b060_0 .net *"_ivl_72", 0 0, L_0x127c8a0d0;  1 drivers
L_0x11800c780 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c5b100_0 .net/2u *"_ivl_76", 7 0, L_0x11800c780;  1 drivers
v0x127c5b1b0_0 .net *"_ivl_78", 0 0, L_0x127c8a2f0;  1 drivers
v0x127c5b250_0 .net *"_ivl_8", 0 0, L_0x127c88c80;  1 drivers
v0x127c5b2f0_0 .net *"_ivl_80", 31 0, L_0x127c8a410;  1 drivers
L_0x11800c7c8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5a840_0 .net *"_ivl_83", 8 0, L_0x11800c7c8;  1 drivers
L_0x11800c810 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5b580_0 .net/2u *"_ivl_84", 31 0, L_0x11800c810;  1 drivers
v0x127c5b610_0 .net *"_ivl_86", 0 0, L_0x127c8a5e0;  1 drivers
E_0x127c59bc0/0 .event anyedge, v0x127c5b9f0_0, v0x127c5bf40_0, v0x127c5b800_0, v0x127c5bd80_0;
E_0x127c59bc0/1 .event anyedge, v0x127c5ba80_0, v0x127c5bfe0_0, v0x127c5bb20_0, v0x127c5c080_0;
E_0x127c59bc0/2 .event anyedge, v0x127c48980_0, v0x127c5b6a0_0, v0x127c5b760_0, v0x127c5b890_0;
E_0x127c59bc0/3 .event anyedge, v0x127c5bcf0_0, v0x127c5be10_0, v0x127c5c6d0_0, v0x127c5c6d0_0;
E_0x127c59bc0/4 .event anyedge, v0x127c5c6d0_0;
E_0x127c59bc0 .event/or E_0x127c59bc0/0, E_0x127c59bc0/1, E_0x127c59bc0/2, E_0x127c59bc0/3, E_0x127c59bc0/4;
L_0x127c88c80 .cmp/eq 8, L_0x127c88860, L_0x11800c348;
L_0x127c88da0 .concat [ 23 9 0 0], L_0x127c88980, L_0x11800c390;
L_0x127c88ec0 .cmp/ne 32, L_0x127c88da0, L_0x11800c3d8;
L_0x127c890f0 .cmp/eq 8, L_0x127c88b40, L_0x11800c420;
L_0x127c89210 .concat [ 23 9 0 0], L_0x127c88be0, L_0x11800c468;
L_0x127c89360 .cmp/ne 32, L_0x127c89210, L_0x11800c4b0;
L_0x127c89570 .cmp/eq 8, L_0x127c88860, L_0x11800c4f8;
L_0x127c89690 .concat [ 23 9 0 0], L_0x127c88980, L_0x11800c540;
L_0x127c89770 .cmp/eq 32, L_0x127c89690, L_0x11800c588;
L_0x127c899b0 .cmp/eq 8, L_0x127c88b40, L_0x11800c5d0;
L_0x127c89ab0 .concat [ 23 9 0 0], L_0x127c88be0, L_0x11800c618;
L_0x127c89c10 .cmp/eq 32, L_0x127c89ab0, L_0x11800c660;
L_0x127c89e20 .cmp/eq 8, L_0x127c88860, L_0x11800c6a8;
L_0x127c89fb0 .concat [ 23 9 0 0], L_0x127c88980, L_0x11800c6f0;
L_0x127c8a0d0 .cmp/eq 32, L_0x127c89fb0, L_0x11800c738;
L_0x127c8a2f0 .cmp/eq 8, L_0x127c88b40, L_0x11800c780;
L_0x127c8a410 .concat [ 23 9 0 0], L_0x127c88be0, L_0x11800c7c8;
L_0x127c8a5e0 .cmp/eq 32, L_0x127c8a410, L_0x11800c810;
S_0x127c5c7d0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c59110;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c5c940 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c5c980 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c5c9c0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c5ca00 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c5cca0_0 .net "a", 31 0, v0x127c58730_0;  alias, 1 drivers
v0x127c5cd70_0 .var "a_e", 9 0;
v0x127c5ce10_0 .var "a_m", 23 0;
v0x127c5ced0_0 .var "a_s", 0 0;
v0x127c5cf70_0 .net "b", 31 0, v0x127c5e2f0_0;  1 drivers
v0x127c5d060_0 .var "b_e", 9 0;
v0x127c5d110_0 .var "b_m", 23 0;
v0x127c5d1c0_0 .var "b_s", 0 0;
v0x127c5d260_0 .var "guard_bit", 0 0;
v0x127c5d370_0 .var "product", 49 0;
v0x127c5d410_0 .var "result", 31 0;
v0x127c5d4d0_0 .var "round_bit", 0 0;
v0x127c5d560_0 .var "sticky", 0 0;
v0x127c5d5f0_0 .var "z_e", 9 0;
v0x127c5d680_0 .var "z_m", 23 0;
v0x127c5d720_0 .var "z_s", 0 0;
E_0x127c5cc50/0 .event anyedge, v0x127c58730_0, v0x127c5cf70_0, v0x127c5cd70_0, v0x127c5ce10_0;
E_0x127c5cc50/1 .event anyedge, v0x127c5d060_0, v0x127c5d110_0, v0x127c5ced0_0, v0x127c5d1c0_0;
E_0x127c5cc50/2 .event anyedge, v0x127c5d370_0, v0x127c5d5f0_0, v0x127c5d680_0, v0x127c5d260_0;
E_0x127c5cc50/3 .event anyedge, v0x127c5d560_0, v0x127c5d4d0_0, v0x127c5d720_0;
E_0x127c5cc50 .event/or E_0x127c5cc50/0, E_0x127c5cc50/1, E_0x127c5cc50/2, E_0x127c5cc50/3;
S_0x127c5e620 .scope module, "pe43" "pe" 3 450, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c5e7e0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c62d20_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c62dc0_0 .net "mac_out", 31 0, v0x127c619e0_0;  1 drivers
v0x127c62e60_0 .net "mult_out", 31 0, v0x127c62920_0;  1 drivers
v0x127c62f50_0 .net "pe_accept_w_in", 0 0, o0x1280536a0;  alias, 0 drivers
v0x127c62fe0_0 .net "pe_enabled", 0 0, L_0x127c8c8a0;  1 drivers
v0x127c630b0_0 .net "pe_input_in", 31 0, v0x127c5dc70_0;  alias, 1 drivers
v0x127c63180_0 .var "pe_input_out", 31 0;
v0x127c63210_0 .net "pe_psum_in", 31 0, v0x127c4deb0_0;  alias, 1 drivers
v0x127c632e0_0 .var "pe_psum_out", 31 0;
v0x127c633f0_0 .net "pe_switch_in", 0 0, v0x127c4e050_0;  alias, 1 drivers
v0x127c63480_0 .var "pe_switch_out", 0 0;
v0x127c63510_0 .net "pe_valid_in", 0 0, v0x127c5e090_0;  alias, 1 drivers
v0x127c635a0_0 .var "pe_valid_out", 0 0;
v0x127c63630_0 .net "pe_weight_in", 31 0, v0x127c4e290_0;  alias, 1 drivers
v0x127c636e0_0 .var "pe_weight_out", 31 0;
v0x127c63770_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c63800_0 .var "weight_reg_active", 31 0;
v0x127c639c0_0 .var "weight_reg_inactive", 31 0;
S_0x127c5ea50 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c5e620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c5ec20 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c5ec60 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c5eca0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c5ece0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c60bb0_0 .net "a", 31 0, v0x127c62920_0;  alias, 1 drivers
v0x127c60c70_0 .net "a_exp", 7 0, L_0x127c8a8f0;  1 drivers
v0x127c60d10_0 .net "a_inf", 0 0, L_0x127c8b9f0;  1 drivers
v0x127c60da0_0 .net "a_mant", 22 0, L_0x127c8aa10;  1 drivers
v0x127c60e30_0 .var "a_mant_ext", 23 0;
v0x127c60f00_0 .net "a_nan", 0 0, L_0x127c8b0f0;  1 drivers
v0x127c60f90_0 .net "a_sign", 0 0, L_0x127c8a850;  1 drivers
v0x127c61030_0 .net "a_zero", 0 0, L_0x127c8c030;  1 drivers
v0x127c610d0_0 .net "b", 31 0, v0x127c4deb0_0;  alias, 1 drivers
v0x127c61200_0 .net "b_exp", 7 0, L_0x127c8abd0;  1 drivers
v0x127c61290_0 .net "b_inf", 0 0, L_0x127c8be20;  1 drivers
v0x127c61320_0 .net "b_mant", 22 0, L_0x127c8ac90;  1 drivers
v0x127c613b0_0 .var "b_mant_ext", 23 0;
v0x127c61450_0 .net "b_nan", 0 0, L_0x127c8b570;  1 drivers
v0x127c614f0_0 .net "b_sign", 0 0, L_0x127c8aab0;  1 drivers
v0x127c61590_0 .net "b_zero", 0 0, L_0x127c8c7b0;  1 drivers
v0x127c61630_0 .var "exp_diff", 7 0;
v0x127c617e0_0 .var/i "i", 31 0;
v0x127c61890_0 .var "larger_exp", 7 0;
v0x127c61940_0 .var "normalize_done", 0 0;
v0x127c619e0_0 .var "result", 31 0;
v0x127c61a90_0 .var "result_exp", 7 0;
v0x127c61b40_0 .var "result_sign", 0 0;
v0x127c61be0_0 .var "sum_mant", 24 0;
L_0x127c8a850 .part v0x127c62920_0, 31, 1;
L_0x127c8a8f0 .part v0x127c62920_0, 23, 8;
L_0x127c8aa10 .part v0x127c62920_0, 0, 23;
L_0x127c8aab0 .part v0x127c4deb0_0, 31, 1;
L_0x127c8abd0 .part v0x127c4deb0_0, 23, 8;
L_0x127c8ac90 .part v0x127c4deb0_0, 0, 23;
S_0x127c5ef00 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c5ea50;
 .timescale -9 -12;
L_0x127c8b0f0 .functor AND 1, L_0x127c8ad50, L_0x127c8afb0, C4<1>, C4<1>;
L_0x127c8b570 .functor AND 1, L_0x127c8b1e0, L_0x127c8b450, C4<1>, C4<1>;
L_0x127c8b9f0 .functor AND 1, L_0x127c8b660, L_0x127c8b860, C4<1>, C4<1>;
L_0x127c8be20 .functor AND 1, L_0x127c8baa0, L_0x127c8bd00, C4<1>, C4<1>;
L_0x127c8c030 .functor AND 1, L_0x127c8bf10, L_0x127c8c1c0, C4<1>, C4<1>;
L_0x127c8c7b0 .functor AND 1, L_0x127c8c3e0, L_0x127c8c6d0, C4<1>, C4<1>;
v0x127c5f1b0_0 .net *"_ivl_10", 31 0, L_0x127c8ae90;  1 drivers
L_0x11800c8a0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5f270_0 .net *"_ivl_13", 8 0, L_0x11800c8a0;  1 drivers
L_0x11800c8e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5f310_0 .net/2u *"_ivl_14", 31 0, L_0x11800c8e8;  1 drivers
v0x127c5f3a0_0 .net *"_ivl_16", 0 0, L_0x127c8afb0;  1 drivers
L_0x11800c930 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c5f430_0 .net/2u *"_ivl_20", 7 0, L_0x11800c930;  1 drivers
v0x127c5f500_0 .net *"_ivl_22", 0 0, L_0x127c8b1e0;  1 drivers
v0x127c5f590_0 .net *"_ivl_24", 31 0, L_0x127c8b300;  1 drivers
L_0x11800c978 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5f640_0 .net *"_ivl_27", 8 0, L_0x11800c978;  1 drivers
L_0x11800c9c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5f6f0_0 .net/2u *"_ivl_28", 31 0, L_0x11800c9c0;  1 drivers
v0x127c5f800_0 .net *"_ivl_30", 0 0, L_0x127c8b450;  1 drivers
L_0x11800ca08 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c5f8a0_0 .net/2u *"_ivl_34", 7 0, L_0x11800ca08;  1 drivers
v0x127c5f950_0 .net *"_ivl_36", 0 0, L_0x127c8b660;  1 drivers
v0x127c5f9f0_0 .net *"_ivl_38", 31 0, L_0x127c8b780;  1 drivers
L_0x11800ca50 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5faa0_0 .net *"_ivl_41", 8 0, L_0x11800ca50;  1 drivers
L_0x11800ca98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5fb50_0 .net/2u *"_ivl_42", 31 0, L_0x11800ca98;  1 drivers
v0x127c5fc00_0 .net *"_ivl_44", 0 0, L_0x127c8b860;  1 drivers
L_0x11800cae0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c5fca0_0 .net/2u *"_ivl_48", 7 0, L_0x11800cae0;  1 drivers
v0x127c5fe30_0 .net *"_ivl_50", 0 0, L_0x127c8baa0;  1 drivers
v0x127c5fec0_0 .net *"_ivl_52", 31 0, L_0x127c8bba0;  1 drivers
L_0x11800cb28 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5ff60_0 .net *"_ivl_55", 8 0, L_0x11800cb28;  1 drivers
L_0x11800cb70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c60010_0 .net/2u *"_ivl_56", 31 0, L_0x11800cb70;  1 drivers
v0x127c600c0_0 .net *"_ivl_58", 0 0, L_0x127c8bd00;  1 drivers
L_0x11800c858 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c60160_0 .net/2u *"_ivl_6", 7 0, L_0x11800c858;  1 drivers
L_0x11800cbb8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c60210_0 .net/2u *"_ivl_62", 7 0, L_0x11800cbb8;  1 drivers
v0x127c602c0_0 .net *"_ivl_64", 0 0, L_0x127c8bf10;  1 drivers
v0x127c60360_0 .net *"_ivl_66", 31 0, L_0x127c8c0a0;  1 drivers
L_0x11800cc00 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c60410_0 .net *"_ivl_69", 8 0, L_0x11800cc00;  1 drivers
L_0x11800cc48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c604c0_0 .net/2u *"_ivl_70", 31 0, L_0x11800cc48;  1 drivers
v0x127c60570_0 .net *"_ivl_72", 0 0, L_0x127c8c1c0;  1 drivers
L_0x11800cc90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c60610_0 .net/2u *"_ivl_76", 7 0, L_0x11800cc90;  1 drivers
v0x127c606c0_0 .net *"_ivl_78", 0 0, L_0x127c8c3e0;  1 drivers
v0x127c60760_0 .net *"_ivl_8", 0 0, L_0x127c8ad50;  1 drivers
v0x127c60800_0 .net *"_ivl_80", 31 0, L_0x127c8c500;  1 drivers
L_0x11800ccd8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c5fd50_0 .net *"_ivl_83", 8 0, L_0x11800ccd8;  1 drivers
L_0x11800cd20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c60a90_0 .net/2u *"_ivl_84", 31 0, L_0x11800cd20;  1 drivers
v0x127c60b20_0 .net *"_ivl_86", 0 0, L_0x127c8c6d0;  1 drivers
E_0x127c5f0d0/0 .event anyedge, v0x127c60f00_0, v0x127c61450_0, v0x127c60d10_0, v0x127c61290_0;
E_0x127c5f0d0/1 .event anyedge, v0x127c60f90_0, v0x127c614f0_0, v0x127c61030_0, v0x127c61590_0;
E_0x127c5f0d0/2 .event anyedge, v0x127c4deb0_0, v0x127c60bb0_0, v0x127c60c70_0, v0x127c60da0_0;
E_0x127c5f0d0/3 .event anyedge, v0x127c61200_0, v0x127c61320_0, v0x127c61be0_0, v0x127c61be0_0;
E_0x127c5f0d0/4 .event anyedge, v0x127c61be0_0;
E_0x127c5f0d0 .event/or E_0x127c5f0d0/0, E_0x127c5f0d0/1, E_0x127c5f0d0/2, E_0x127c5f0d0/3, E_0x127c5f0d0/4;
L_0x127c8ad50 .cmp/eq 8, L_0x127c8a8f0, L_0x11800c858;
L_0x127c8ae90 .concat [ 23 9 0 0], L_0x127c8aa10, L_0x11800c8a0;
L_0x127c8afb0 .cmp/ne 32, L_0x127c8ae90, L_0x11800c8e8;
L_0x127c8b1e0 .cmp/eq 8, L_0x127c8abd0, L_0x11800c930;
L_0x127c8b300 .concat [ 23 9 0 0], L_0x127c8ac90, L_0x11800c978;
L_0x127c8b450 .cmp/ne 32, L_0x127c8b300, L_0x11800c9c0;
L_0x127c8b660 .cmp/eq 8, L_0x127c8a8f0, L_0x11800ca08;
L_0x127c8b780 .concat [ 23 9 0 0], L_0x127c8aa10, L_0x11800ca50;
L_0x127c8b860 .cmp/eq 32, L_0x127c8b780, L_0x11800ca98;
L_0x127c8baa0 .cmp/eq 8, L_0x127c8abd0, L_0x11800cae0;
L_0x127c8bba0 .concat [ 23 9 0 0], L_0x127c8ac90, L_0x11800cb28;
L_0x127c8bd00 .cmp/eq 32, L_0x127c8bba0, L_0x11800cb70;
L_0x127c8bf10 .cmp/eq 8, L_0x127c8a8f0, L_0x11800cbb8;
L_0x127c8c0a0 .concat [ 23 9 0 0], L_0x127c8aa10, L_0x11800cc00;
L_0x127c8c1c0 .cmp/eq 32, L_0x127c8c0a0, L_0x11800cc48;
L_0x127c8c3e0 .cmp/eq 8, L_0x127c8abd0, L_0x11800cc90;
L_0x127c8c500 .concat [ 23 9 0 0], L_0x127c8ac90, L_0x11800ccd8;
L_0x127c8c6d0 .cmp/eq 32, L_0x127c8c500, L_0x11800cd20;
S_0x127c61ce0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c5e620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c61e50 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c61e90 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c61ed0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c61f10 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c621b0_0 .net "a", 31 0, v0x127c5dc70_0;  alias, 1 drivers
v0x127c62280_0 .var "a_e", 9 0;
v0x127c62320_0 .var "a_m", 23 0;
v0x127c623e0_0 .var "a_s", 0 0;
v0x127c62480_0 .net "b", 31 0, v0x127c63800_0;  1 drivers
v0x127c62570_0 .var "b_e", 9 0;
v0x127c62620_0 .var "b_m", 23 0;
v0x127c626d0_0 .var "b_s", 0 0;
v0x127c62770_0 .var "guard_bit", 0 0;
v0x127c62880_0 .var "product", 49 0;
v0x127c62920_0 .var "result", 31 0;
v0x127c629e0_0 .var "round_bit", 0 0;
v0x127c62a70_0 .var "sticky", 0 0;
v0x127c62b00_0 .var "z_e", 9 0;
v0x127c62b90_0 .var "z_m", 23 0;
v0x127c62c30_0 .var "z_s", 0 0;
E_0x127c62160/0 .event anyedge, v0x127c5dc70_0, v0x127c62480_0, v0x127c62280_0, v0x127c62320_0;
E_0x127c62160/1 .event anyedge, v0x127c62570_0, v0x127c62620_0, v0x127c623e0_0, v0x127c626d0_0;
E_0x127c62160/2 .event anyedge, v0x127c62880_0, v0x127c62b00_0, v0x127c62b90_0, v0x127c62770_0;
E_0x127c62160/3 .event anyedge, v0x127c62a70_0, v0x127c629e0_0, v0x127c62c30_0;
E_0x127c62160 .event/or E_0x127c62160/0, E_0x127c62160/1, E_0x127c62160/2, E_0x127c62160/3;
S_0x127c63b30 .scope module, "pe44" "pe" 3 471, 4 4 0, S_0x126edd340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x127c63cf0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x127c68230_0 .net "clk", 0 0, o0x128050f40;  alias, 0 drivers
v0x127c682d0_0 .net "mac_out", 31 0, v0x127c66ef0_0;  1 drivers
v0x127c68370_0 .net "mult_out", 31 0, v0x127c67e30_0;  1 drivers
v0x127c68460_0 .net "pe_accept_w_in", 0 0, o0x1280549f0;  alias, 0 drivers
v0x127c684f0_0 .net "pe_enabled", 0 0, L_0x127c8eab0;  1 drivers
v0x127c685c0_0 .net "pe_input_in", 31 0, v0x127c63180_0;  alias, 1 drivers
v0x127c68690_0 .var "pe_input_out", 31 0;
v0x127c68720_0 .net "pe_psum_in", 31 0, v0x127c533e0_0;  alias, 1 drivers
v0x127c687f0_0 .var "pe_psum_out", 31 0;
v0x127c68900_0 .net "pe_switch_in", 0 0, v0x127c53580_0;  alias, 1 drivers
v0x127c68990_0 .var "pe_switch_out", 0 0;
v0x127c68a20_0 .net "pe_valid_in", 0 0, v0x127c635a0_0;  alias, 1 drivers
v0x127c68ab0_0 .var "pe_valid_out", 0 0;
v0x127c68b40_0 .net "pe_weight_in", 31 0, v0x127c537c0_0;  alias, 1 drivers
v0x127c68bf0_0 .var "pe_weight_out", 31 0;
v0x127c68c80_0 .net "rst", 0 0, o0x128051150;  alias, 0 drivers
v0x127c68d10_0 .var "weight_reg_active", 31 0;
v0x127c68ed0_0 .var "weight_reg_inactive", 31 0;
S_0x127c63f60 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x127c63b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c64130 .param/str "FORMAT" 0 5 2, "FP32";
P_0x127c64170 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x127c641b0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x127c641f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x127c660c0_0 .net "a", 31 0, v0x127c67e30_0;  alias, 1 drivers
v0x127c66180_0 .net "a_exp", 7 0, L_0x127c8cbe0;  1 drivers
v0x127c66220_0 .net "a_inf", 0 0, L_0x127c8dc00;  1 drivers
v0x127c662b0_0 .net "a_mant", 22 0, L_0x127c8cc80;  1 drivers
v0x127c66340_0 .var "a_mant_ext", 23 0;
v0x127c66410_0 .net "a_nan", 0 0, L_0x127c8d300;  1 drivers
v0x127c664a0_0 .net "a_sign", 0 0, L_0x127c8cb40;  1 drivers
v0x127c66540_0 .net "a_zero", 0 0, L_0x127c8e240;  1 drivers
v0x127c665e0_0 .net "b", 31 0, v0x127c533e0_0;  alias, 1 drivers
v0x127c66710_0 .net "b_exp", 7 0, L_0x127c8ce40;  1 drivers
v0x127c667a0_0 .net "b_inf", 0 0, L_0x127c8e030;  1 drivers
v0x127c66830_0 .net "b_mant", 22 0, L_0x127c8cee0;  1 drivers
v0x127c668c0_0 .var "b_mant_ext", 23 0;
v0x127c66960_0 .net "b_nan", 0 0, L_0x127c8d780;  1 drivers
v0x127c66a00_0 .net "b_sign", 0 0, L_0x127c8cd20;  1 drivers
v0x127c66aa0_0 .net "b_zero", 0 0, L_0x127c8e9c0;  1 drivers
v0x127c66b40_0 .var "exp_diff", 7 0;
v0x127c66cf0_0 .var/i "i", 31 0;
v0x127c66da0_0 .var "larger_exp", 7 0;
v0x127c66e50_0 .var "normalize_done", 0 0;
v0x127c66ef0_0 .var "result", 31 0;
v0x127c66fa0_0 .var "result_exp", 7 0;
v0x127c67050_0 .var "result_sign", 0 0;
v0x127c670f0_0 .var "sum_mant", 24 0;
L_0x127c8cb40 .part v0x127c67e30_0, 31, 1;
L_0x127c8cbe0 .part v0x127c67e30_0, 23, 8;
L_0x127c8cc80 .part v0x127c67e30_0, 0, 23;
L_0x127c8cd20 .part v0x127c533e0_0, 31, 1;
L_0x127c8ce40 .part v0x127c533e0_0, 23, 8;
L_0x127c8cee0 .part v0x127c533e0_0, 0, 23;
S_0x127c64410 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x127c63f60;
 .timescale -9 -12;
L_0x127c8d300 .functor AND 1, L_0x127c8cf80, L_0x127c8d1c0, C4<1>, C4<1>;
L_0x127c8d780 .functor AND 1, L_0x127c8d3f0, L_0x127c8d660, C4<1>, C4<1>;
L_0x127c8dc00 .functor AND 1, L_0x127c8d870, L_0x127c8da70, C4<1>, C4<1>;
L_0x127c8e030 .functor AND 1, L_0x127c8dcb0, L_0x127c8df10, C4<1>, C4<1>;
L_0x127c8e240 .functor AND 1, L_0x127c8e120, L_0x127c8e3d0, C4<1>, C4<1>;
L_0x127c8e9c0 .functor AND 1, L_0x127c8e5f0, L_0x127c8e8e0, C4<1>, C4<1>;
v0x127c646c0_0 .net *"_ivl_10", 31 0, L_0x127c8d0a0;  1 drivers
L_0x11800cdb0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c64780_0 .net *"_ivl_13", 8 0, L_0x11800cdb0;  1 drivers
L_0x11800cdf8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c64820_0 .net/2u *"_ivl_14", 31 0, L_0x11800cdf8;  1 drivers
v0x127c648b0_0 .net *"_ivl_16", 0 0, L_0x127c8d1c0;  1 drivers
L_0x11800ce40 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c64940_0 .net/2u *"_ivl_20", 7 0, L_0x11800ce40;  1 drivers
v0x127c64a10_0 .net *"_ivl_22", 0 0, L_0x127c8d3f0;  1 drivers
v0x127c64aa0_0 .net *"_ivl_24", 31 0, L_0x127c8d510;  1 drivers
L_0x11800ce88 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c64b50_0 .net *"_ivl_27", 8 0, L_0x11800ce88;  1 drivers
L_0x11800ced0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c64c00_0 .net/2u *"_ivl_28", 31 0, L_0x11800ced0;  1 drivers
v0x127c64d10_0 .net *"_ivl_30", 0 0, L_0x127c8d660;  1 drivers
L_0x11800cf18 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c64db0_0 .net/2u *"_ivl_34", 7 0, L_0x11800cf18;  1 drivers
v0x127c64e60_0 .net *"_ivl_36", 0 0, L_0x127c8d870;  1 drivers
v0x127c64f00_0 .net *"_ivl_38", 31 0, L_0x127c8d990;  1 drivers
L_0x11800cf60 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c64fb0_0 .net *"_ivl_41", 8 0, L_0x11800cf60;  1 drivers
L_0x11800cfa8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c65060_0 .net/2u *"_ivl_42", 31 0, L_0x11800cfa8;  1 drivers
v0x127c65110_0 .net *"_ivl_44", 0 0, L_0x127c8da70;  1 drivers
L_0x11800cff0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c651b0_0 .net/2u *"_ivl_48", 7 0, L_0x11800cff0;  1 drivers
v0x127c65340_0 .net *"_ivl_50", 0 0, L_0x127c8dcb0;  1 drivers
v0x127c653d0_0 .net *"_ivl_52", 31 0, L_0x127c8ddb0;  1 drivers
L_0x11800d038 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c65470_0 .net *"_ivl_55", 8 0, L_0x11800d038;  1 drivers
L_0x11800d080 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c65520_0 .net/2u *"_ivl_56", 31 0, L_0x11800d080;  1 drivers
v0x127c655d0_0 .net *"_ivl_58", 0 0, L_0x127c8df10;  1 drivers
L_0x11800cd68 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x127c65670_0 .net/2u *"_ivl_6", 7 0, L_0x11800cd68;  1 drivers
L_0x11800d0c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c65720_0 .net/2u *"_ivl_62", 7 0, L_0x11800d0c8;  1 drivers
v0x127c657d0_0 .net *"_ivl_64", 0 0, L_0x127c8e120;  1 drivers
v0x127c65870_0 .net *"_ivl_66", 31 0, L_0x127c8e2b0;  1 drivers
L_0x11800d110 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c65920_0 .net *"_ivl_69", 8 0, L_0x11800d110;  1 drivers
L_0x11800d158 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c659d0_0 .net/2u *"_ivl_70", 31 0, L_0x11800d158;  1 drivers
v0x127c65a80_0 .net *"_ivl_72", 0 0, L_0x127c8e3d0;  1 drivers
L_0x11800d1a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127c65b20_0 .net/2u *"_ivl_76", 7 0, L_0x11800d1a0;  1 drivers
v0x127c65bd0_0 .net *"_ivl_78", 0 0, L_0x127c8e5f0;  1 drivers
v0x127c65c70_0 .net *"_ivl_8", 0 0, L_0x127c8cf80;  1 drivers
v0x127c65d10_0 .net *"_ivl_80", 31 0, L_0x127c8e710;  1 drivers
L_0x11800d1e8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x127c65260_0 .net *"_ivl_83", 8 0, L_0x11800d1e8;  1 drivers
L_0x11800d230 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127c65fa0_0 .net/2u *"_ivl_84", 31 0, L_0x11800d230;  1 drivers
v0x127c66030_0 .net *"_ivl_86", 0 0, L_0x127c8e8e0;  1 drivers
E_0x127c645e0/0 .event anyedge, v0x127c66410_0, v0x127c66960_0, v0x127c66220_0, v0x127c667a0_0;
E_0x127c645e0/1 .event anyedge, v0x127c664a0_0, v0x127c66a00_0, v0x127c66540_0, v0x127c66aa0_0;
E_0x127c645e0/2 .event anyedge, v0x127c533e0_0, v0x127c660c0_0, v0x127c66180_0, v0x127c662b0_0;
E_0x127c645e0/3 .event anyedge, v0x127c66710_0, v0x127c66830_0, v0x127c670f0_0, v0x127c670f0_0;
E_0x127c645e0/4 .event anyedge, v0x127c670f0_0;
E_0x127c645e0 .event/or E_0x127c645e0/0, E_0x127c645e0/1, E_0x127c645e0/2, E_0x127c645e0/3, E_0x127c645e0/4;
L_0x127c8cf80 .cmp/eq 8, L_0x127c8cbe0, L_0x11800cd68;
L_0x127c8d0a0 .concat [ 23 9 0 0], L_0x127c8cc80, L_0x11800cdb0;
L_0x127c8d1c0 .cmp/ne 32, L_0x127c8d0a0, L_0x11800cdf8;
L_0x127c8d3f0 .cmp/eq 8, L_0x127c8ce40, L_0x11800ce40;
L_0x127c8d510 .concat [ 23 9 0 0], L_0x127c8cee0, L_0x11800ce88;
L_0x127c8d660 .cmp/ne 32, L_0x127c8d510, L_0x11800ced0;
L_0x127c8d870 .cmp/eq 8, L_0x127c8cbe0, L_0x11800cf18;
L_0x127c8d990 .concat [ 23 9 0 0], L_0x127c8cc80, L_0x11800cf60;
L_0x127c8da70 .cmp/eq 32, L_0x127c8d990, L_0x11800cfa8;
L_0x127c8dcb0 .cmp/eq 8, L_0x127c8ce40, L_0x11800cff0;
L_0x127c8ddb0 .concat [ 23 9 0 0], L_0x127c8cee0, L_0x11800d038;
L_0x127c8df10 .cmp/eq 32, L_0x127c8ddb0, L_0x11800d080;
L_0x127c8e120 .cmp/eq 8, L_0x127c8cbe0, L_0x11800d0c8;
L_0x127c8e2b0 .concat [ 23 9 0 0], L_0x127c8cc80, L_0x11800d110;
L_0x127c8e3d0 .cmp/eq 32, L_0x127c8e2b0, L_0x11800d158;
L_0x127c8e5f0 .cmp/eq 8, L_0x127c8ce40, L_0x11800d1a0;
L_0x127c8e710 .concat [ 23 9 0 0], L_0x127c8cee0, L_0x11800d1e8;
L_0x127c8e8e0 .cmp/eq 32, L_0x127c8e710, L_0x11800d230;
S_0x127c671f0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x127c63b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x127c67360 .param/str "FORMAT" 0 6 2, "FP32";
P_0x127c673a0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x127c673e0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x127c67420 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x127c676c0_0 .net "a", 31 0, v0x127c63180_0;  alias, 1 drivers
v0x127c67790_0 .var "a_e", 9 0;
v0x127c67830_0 .var "a_m", 23 0;
v0x127c678f0_0 .var "a_s", 0 0;
v0x127c67990_0 .net "b", 31 0, v0x127c68d10_0;  1 drivers
v0x127c67a80_0 .var "b_e", 9 0;
v0x127c67b30_0 .var "b_m", 23 0;
v0x127c67be0_0 .var "b_s", 0 0;
v0x127c67c80_0 .var "guard_bit", 0 0;
v0x127c67d90_0 .var "product", 49 0;
v0x127c67e30_0 .var "result", 31 0;
v0x127c67ef0_0 .var "round_bit", 0 0;
v0x127c67f80_0 .var "sticky", 0 0;
v0x127c68010_0 .var "z_e", 9 0;
v0x127c680a0_0 .var "z_m", 23 0;
v0x127c68140_0 .var "z_s", 0 0;
E_0x127c67670/0 .event anyedge, v0x127c63180_0, v0x127c67990_0, v0x127c67790_0, v0x127c67830_0;
E_0x127c67670/1 .event anyedge, v0x127c67a80_0, v0x127c67b30_0, v0x127c678f0_0, v0x127c67be0_0;
E_0x127c67670/2 .event anyedge, v0x127c67d90_0, v0x127c68010_0, v0x127c680a0_0, v0x127c67c80_0;
E_0x127c67670/3 .event anyedge, v0x127c67f80_0, v0x127c67ef0_0, v0x127c68140_0;
E_0x127c67670 .event/or E_0x127c67670/0, E_0x127c67670/1, E_0x127c67670/2, E_0x127c67670/3;
S_0x126ec0720 .scope module, "dump" "dump" 7 1;
 .timescale -9 -12;
    .scope S_0x127c17230;
T_0 ;
    %wait E_0x127c176e0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c17730_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c178a0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c17a00_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c17ba0_0, 0, 24;
    %load/vec4 v0x127c17730_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c177f0_0, 0, 10;
    %load/vec4 v0x127c17a00_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c17af0_0, 0, 10;
    %load/vec4 v0x127c17730_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c17960_0, 0, 1;
    %load/vec4 v0x127c17a00_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c17c50_0, 0, 1;
    %load/vec4 v0x127c177f0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.3, 4;
    %load/vec4 v0x127c178a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.3;
    %flag_set/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0x127c17af0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v0x127c17ba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.2;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c17ea0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x127c177f0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_0.5, 4;
    %load/vec4 v0x127c17af0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0x127c17ba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c17ea0_0, 0, 32;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x127c17960_0;
    %load/vec4 v0x127c17c50_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c17ea0_0, 0, 32;
T_0.8 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x127c17af0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x127c177f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v0x127c178a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c17ea0_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x127c17960_0;
    %load/vec4 v0x127c17c50_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c17ea0_0, 0, 32;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x127c177f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v0x127c178a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0x127c17960_0;
    %load/vec4 v0x127c17c50_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c17ea0_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x127c17af0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v0x127c17ba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %load/vec4 v0x127c17960_0;
    %load/vec4 v0x127c17c50_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c17ea0_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x127c177f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_0.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c177f0_0, 0, 10;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c178a0_0, 4, 1;
T_0.22 ;
    %load/vec4 v0x127c17af0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_0.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c17af0_0, 0, 10;
    %jmp T_0.24;
T_0.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c17ba0_0, 4, 1;
T_0.24 ;
    %load/vec4 v0x127c178a0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %load/vec4 v0x127c178a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c178a0_0, 0, 24;
    %load/vec4 v0x127c177f0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c177f0_0, 0, 10;
T_0.25 ;
    %load/vec4 v0x127c17ba0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.27, 8;
    %load/vec4 v0x127c17ba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c17ba0_0, 0, 24;
    %load/vec4 v0x127c17af0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c17af0_0, 0, 10;
T_0.27 ;
    %load/vec4 v0x127c17960_0;
    %load/vec4 v0x127c17c50_0;
    %xor;
    %store/vec4 v0x127c181b0_0, 0, 1;
    %load/vec4 v0x127c177f0_0;
    %load/vec4 v0x127c17af0_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c18080_0, 0, 10;
    %load/vec4 v0x127c178a0_0;
    %pad/u 50;
    %load/vec4 v0x127c17ba0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c17e00_0, 0, 50;
    %load/vec4 v0x127c17e00_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c18110_0, 0, 24;
    %load/vec4 v0x127c17e00_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c17cf0_0, 0, 1;
    %load/vec4 v0x127c17e00_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c17f60_0, 0, 1;
    %load/vec4 v0x127c17e00_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c17ff0_0, 0, 1;
    %load/vec4 v0x127c18080_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_0.29, 5;
    %load/vec4 v0x127c18080_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c18080_0;
    %sub;
    %add;
    %store/vec4 v0x127c18080_0, 0, 10;
    %load/vec4 v0x127c18110_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c18080_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c18110_0, 0, 24;
    %load/vec4 v0x127c18110_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c17cf0_0, 0, 1;
    %load/vec4 v0x127c17cf0_0;
    %store/vec4 v0x127c17f60_0, 0, 1;
    %load/vec4 v0x127c17ff0_0;
    %load/vec4 v0x127c17f60_0;
    %or;
    %store/vec4 v0x127c17ff0_0, 0, 1;
    %jmp T_0.30;
T_0.29 ;
    %load/vec4 v0x127c18110_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.31, 4;
    %load/vec4 v0x127c18080_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c18080_0, 0, 10;
    %load/vec4 v0x127c18110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c18110_0, 0, 24;
    %load/vec4 v0x127c17cf0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c18110_0, 4, 1;
    %load/vec4 v0x127c17f60_0;
    %store/vec4 v0x127c17cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c17f60_0, 0, 1;
    %jmp T_0.32;
T_0.31 ;
    %load/vec4 v0x127c17cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.35, 9;
    %load/vec4 v0x127c17f60_0;
    %load/vec4 v0x127c17ff0_0;
    %or;
    %load/vec4 v0x127c18110_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_0.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.33, 8;
    %load/vec4 v0x127c18110_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c18110_0, 0, 24;
    %load/vec4 v0x127c18110_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_0.36, 4;
    %load/vec4 v0x127c18080_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c18080_0, 0, 10;
T_0.36 ;
T_0.33 ;
T_0.32 ;
T_0.30 ;
    %load/vec4 v0x127c18110_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c17ea0_0, 4, 23;
    %load/vec4 v0x127c18080_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c17ea0_0, 4, 8;
    %load/vec4 v0x127c181b0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c17ea0_0, 4, 1;
    %load/vec4 v0x127c18080_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.40, 4;
    %load/vec4 v0x127c18110_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c17ea0_0, 4, 8;
T_0.38 ;
    %load/vec4 v0x127c18080_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c17ea0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c17ea0_0, 4, 8;
    %load/vec4 v0x127c181b0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c17ea0_0, 4, 1;
T_0.41 ;
T_0.19 ;
T_0.16 ;
T_0.11 ;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x127953cf0;
T_1 ;
Ewait_0 .event/or E_0x126e23810, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x127c16450_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v0x127c169e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.2;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c16f30_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x127c16260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.5, 9;
    %load/vec4 v0x127c167e0_0;
    %and;
T_1.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %load/vec4 v0x127c164e0_0;
    %load/vec4 v0x127c16a80_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0x127c164e0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %store/vec4 v0x127c16f30_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x127c16260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x127c164e0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c16f30_0, 0, 32;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x127c167e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x127c16a80_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c16f30_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x127c16580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v0x127c16b20_0;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x127c164e0_0;
    %load/vec4 v0x127c16a80_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c16f30_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x127c16580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %load/vec4 v0x127c16620_0;
    %store/vec4 v0x127c16f30_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v0x127c16b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0x127c16100_0;
    %store/vec4 v0x127c16f30_0, 0, 32;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x127c161c0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c162f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c162f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v0x127c16380_0, 0, 24;
    %load/vec4 v0x127c16730_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_1.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c16880_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_1.22, 8;
T_1.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c16880_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_1.22, 8;
 ; End of false expr.
    %blend;
T_1.22;
    %store/vec4 v0x127c16930_0, 0, 24;
    %load/vec4 v0x127c16730_0;
    %load/vec4 v0x127c161c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.23, 5;
    %load/vec4 v0x127c161c0_0;
    %store/vec4 v0x127c16de0_0, 0, 8;
    %load/vec4 v0x127c161c0_0;
    %load/vec4 v0x127c16730_0;
    %sub;
    %store/vec4 v0x127c16bc0_0, 0, 8;
    %load/vec4 v0x127c16930_0;
    %ix/getv 4, v0x127c16bc0_0;
    %shiftr 4;
    %store/vec4 v0x127c16930_0, 0, 24;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v0x127c16730_0;
    %store/vec4 v0x127c16de0_0, 0, 8;
    %load/vec4 v0x127c16730_0;
    %load/vec4 v0x127c161c0_0;
    %sub;
    %store/vec4 v0x127c16bc0_0, 0, 8;
    %load/vec4 v0x127c16380_0;
    %ix/getv 4, v0x127c16bc0_0;
    %shiftr 4;
    %store/vec4 v0x127c16380_0, 0, 24;
T_1.24 ;
    %load/vec4 v0x127c164e0_0;
    %load/vec4 v0x127c16a80_0;
    %cmp/e;
    %jmp/0xz  T_1.25, 4;
    %load/vec4 v0x127c16380_0;
    %pad/u 25;
    %load/vec4 v0x127c16930_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c17130_0, 0, 25;
    %load/vec4 v0x127c164e0_0;
    %store/vec4 v0x127c17090_0, 0, 1;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v0x127c16930_0;
    %load/vec4 v0x127c16380_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.27, 5;
    %load/vec4 v0x127c16380_0;
    %pad/u 25;
    %load/vec4 v0x127c16930_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c17130_0, 0, 25;
    %load/vec4 v0x127c164e0_0;
    %store/vec4 v0x127c17090_0, 0, 1;
    %jmp T_1.28;
T_1.27 ;
    %load/vec4 v0x127c16930_0;
    %pad/u 25;
    %load/vec4 v0x127c16380_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c17130_0, 0, 25;
    %load/vec4 v0x127c16a80_0;
    %store/vec4 v0x127c17090_0, 0, 1;
T_1.28 ;
T_1.26 ;
    %load/vec4 v0x127c16de0_0;
    %store/vec4 v0x127c16fe0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c16e90_0, 0, 1;
    %load/vec4 v0x127c17130_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.29, 8;
    %load/vec4 v0x127c17130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c17130_0, 0, 25;
    %load/vec4 v0x127c16fe0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c16fe0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c16e90_0, 0, 1;
    %jmp T_1.30;
T_1.29 ;
    %load/vec4 v0x127c17130_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c16e90_0, 0, 1;
T_1.31 ;
T_1.30 ;
    %load/vec4 v0x127c16e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c16d50_0, 0, 32;
T_1.35 ;
    %load/vec4 v0x127c16d50_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.36, 5;
    %load/vec4 v0x127c17130_0;
    %load/vec4 v0x127c16d50_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.39, 9;
    %load/vec4 v0x127c16e90_0;
    %nor/r;
    %and;
T_1.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.37, 8;
    %load/vec4 v0x127c17130_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c16d50_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c17130_0, 0, 25;
    %load/vec4 v0x127c16fe0_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c16d50_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c16fe0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c16e90_0, 0, 1;
T_1.37 ;
    %load/vec4 v0x127c16d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c16d50_0, 0, 32;
    %jmp T_1.35;
T_1.36 ;
T_1.33 ;
    %load/vec4 v0x127c17130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c16f30_0, 0, 32;
    %jmp T_1.41;
T_1.40 ;
    %load/vec4 v0x127c16fe0_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.42, 5;
    %load/vec4 v0x127c17090_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c16f30_0, 0, 32;
    %jmp T_1.43;
T_1.42 ;
    %load/vec4 v0x127c16fe0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_1.44, 4;
    %load/vec4 v0x127c17090_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c16f30_0, 0, 32;
    %jmp T_1.45;
T_1.44 ;
    %load/vec4 v0x127c17090_0;
    %load/vec4 v0x127c16fe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c17130_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c16f30_0, 0, 32;
T_1.45 ;
T_1.43 ;
T_1.41 ;
T_1.18 ;
T_1.16 ;
T_1.13 ;
T_1.11 ;
T_1.9 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12798cc90;
T_2 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c18d30_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.2, 8;
    %load/vec4 v0x127c18570_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c186d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c18830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c18c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c18b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c189f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c18dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c18f60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x127c18a90_0;
    %assign/vec4 v0x127c18b30_0, 0;
    %load/vec4 v0x127c18950_0;
    %assign/vec4 v0x127c189f0_0, 0;
    %load/vec4 v0x127c184e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v0x127c18bd0_0;
    %assign/vec4 v0x127c18f60_0, 0;
    %load/vec4 v0x127c18bd0_0;
    %assign/vec4 v0x127c18c80_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c18c80_0, 0;
T_2.4 ;
    %load/vec4 v0x127c18950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x127c184e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x127c18bd0_0;
    %assign/vec4 v0x127c18dd0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x127c18f60_0;
    %assign/vec4 v0x127c18dd0_0, 0;
T_2.8 ;
T_2.5 ;
    %load/vec4 v0x127c18a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v0x127c18640_0;
    %assign/vec4 v0x127c186d0_0, 0;
    %load/vec4 v0x127c18350_0;
    %assign/vec4 v0x127c18830_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c18b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c18830_0, 0;
T_2.10 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x127c1c800;
T_3 ;
    %wait E_0x127c1cc80;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c1ccd0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c1ce40_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c1cfa0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c1d140_0, 0, 24;
    %load/vec4 v0x127c1ccd0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c1cda0_0, 0, 10;
    %load/vec4 v0x127c1cfa0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c1d090_0, 0, 10;
    %load/vec4 v0x127c1ccd0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c1cf00_0, 0, 1;
    %load/vec4 v0x127c1cfa0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c1d1f0_0, 0, 1;
    %load/vec4 v0x127c1cda0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.3, 4;
    %load/vec4 v0x127c1ce40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.3;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v0x127c1d090_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v0x127c1d140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c1d440_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x127c1cda0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %load/vec4 v0x127c1d090_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.9, 4;
    %load/vec4 v0x127c1d140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c1d440_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x127c1cf00_0;
    %load/vec4 v0x127c1d1f0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c1d440_0, 0, 32;
T_3.8 ;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x127c1d090_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x127c1cda0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.14, 4;
    %load/vec4 v0x127c1ce40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c1d440_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x127c1cf00_0;
    %load/vec4 v0x127c1d1f0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c1d440_0, 0, 32;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x127c1cda0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.17, 4;
    %load/vec4 v0x127c1ce40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x127c1cf00_0;
    %load/vec4 v0x127c1d1f0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c1d440_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x127c1d090_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.20, 4;
    %load/vec4 v0x127c1d140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v0x127c1cf00_0;
    %load/vec4 v0x127c1d1f0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c1d440_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x127c1cda0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c1cda0_0, 0, 10;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c1ce40_0, 4, 1;
T_3.22 ;
    %load/vec4 v0x127c1d090_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c1d090_0, 0, 10;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c1d140_0, 4, 1;
T_3.24 ;
    %load/vec4 v0x127c1ce40_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x127c1ce40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c1ce40_0, 0, 24;
    %load/vec4 v0x127c1cda0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c1cda0_0, 0, 10;
T_3.25 ;
    %load/vec4 v0x127c1d140_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x127c1d140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c1d140_0, 0, 24;
    %load/vec4 v0x127c1d090_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c1d090_0, 0, 10;
T_3.27 ;
    %load/vec4 v0x127c1cf00_0;
    %load/vec4 v0x127c1d1f0_0;
    %xor;
    %store/vec4 v0x127c1d750_0, 0, 1;
    %load/vec4 v0x127c1cda0_0;
    %load/vec4 v0x127c1d090_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c1d620_0, 0, 10;
    %load/vec4 v0x127c1ce40_0;
    %pad/u 50;
    %load/vec4 v0x127c1d140_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c1d3a0_0, 0, 50;
    %load/vec4 v0x127c1d3a0_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c1d6b0_0, 0, 24;
    %load/vec4 v0x127c1d3a0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c1d290_0, 0, 1;
    %load/vec4 v0x127c1d3a0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c1d500_0, 0, 1;
    %load/vec4 v0x127c1d3a0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c1d590_0, 0, 1;
    %load/vec4 v0x127c1d620_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_3.29, 5;
    %load/vec4 v0x127c1d620_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c1d620_0;
    %sub;
    %add;
    %store/vec4 v0x127c1d620_0, 0, 10;
    %load/vec4 v0x127c1d6b0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c1d620_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c1d6b0_0, 0, 24;
    %load/vec4 v0x127c1d6b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c1d290_0, 0, 1;
    %load/vec4 v0x127c1d290_0;
    %store/vec4 v0x127c1d500_0, 0, 1;
    %load/vec4 v0x127c1d590_0;
    %load/vec4 v0x127c1d500_0;
    %or;
    %store/vec4 v0x127c1d590_0, 0, 1;
    %jmp T_3.30;
T_3.29 ;
    %load/vec4 v0x127c1d6b0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.31, 4;
    %load/vec4 v0x127c1d620_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c1d620_0, 0, 10;
    %load/vec4 v0x127c1d6b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c1d6b0_0, 0, 24;
    %load/vec4 v0x127c1d290_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c1d6b0_0, 4, 1;
    %load/vec4 v0x127c1d500_0;
    %store/vec4 v0x127c1d290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c1d500_0, 0, 1;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x127c1d290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.35, 9;
    %load/vec4 v0x127c1d500_0;
    %load/vec4 v0x127c1d590_0;
    %or;
    %load/vec4 v0x127c1d6b0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_3.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %load/vec4 v0x127c1d6b0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c1d6b0_0, 0, 24;
    %load/vec4 v0x127c1d6b0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_3.36, 4;
    %load/vec4 v0x127c1d620_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c1d620_0, 0, 10;
T_3.36 ;
T_3.33 ;
T_3.32 ;
T_3.30 ;
    %load/vec4 v0x127c1d6b0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c1d440_0, 4, 23;
    %load/vec4 v0x127c1d620_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c1d440_0, 4, 8;
    %load/vec4 v0x127c1d750_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c1d440_0, 4, 1;
    %load/vec4 v0x127c1d620_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.40, 4;
    %load/vec4 v0x127c1d6b0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c1d440_0, 4, 8;
T_3.38 ;
    %load/vec4 v0x127c1d620_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c1d440_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c1d440_0, 4, 8;
    %load/vec4 v0x127c1d750_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c1d440_0, 4, 1;
T_3.41 ;
T_3.19 ;
T_3.16 ;
T_3.11 ;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x127c19a20;
T_4 ;
Ewait_1 .event/or E_0x127c19bf0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x127c1ba20_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v0x127c1bfb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c1c500_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x127c1b830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v0x127c1bdb0_0;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %load/vec4 v0x127c1bab0_0;
    %load/vec4 v0x127c1c050_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_4.6, 8;
    %load/vec4 v0x127c1bab0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %store/vec4 v0x127c1c500_0, 0, 32;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x127c1b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x127c1bab0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c1c500_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x127c1bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0x127c1c050_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c1c500_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x127c1bb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.14, 9;
    %load/vec4 v0x127c1c0f0_0;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x127c1bab0_0;
    %load/vec4 v0x127c1c050_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c1c500_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x127c1bb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v0x127c1bbf0_0;
    %store/vec4 v0x127c1c500_0, 0, 32;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0x127c1c0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x127c1b6d0_0;
    %store/vec4 v0x127c1c500_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x127c1b790_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c1b8c0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c1b8c0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0x127c1b950_0, 0, 24;
    %load/vec4 v0x127c1bd00_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c1be50_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c1be50_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %store/vec4 v0x127c1bf00_0, 0, 24;
    %load/vec4 v0x127c1bd00_0;
    %load/vec4 v0x127c1b790_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.23, 5;
    %load/vec4 v0x127c1b790_0;
    %store/vec4 v0x127c1c3b0_0, 0, 8;
    %load/vec4 v0x127c1b790_0;
    %load/vec4 v0x127c1bd00_0;
    %sub;
    %store/vec4 v0x127c1c190_0, 0, 8;
    %load/vec4 v0x127c1bf00_0;
    %ix/getv 4, v0x127c1c190_0;
    %shiftr 4;
    %store/vec4 v0x127c1bf00_0, 0, 24;
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v0x127c1bd00_0;
    %store/vec4 v0x127c1c3b0_0, 0, 8;
    %load/vec4 v0x127c1bd00_0;
    %load/vec4 v0x127c1b790_0;
    %sub;
    %store/vec4 v0x127c1c190_0, 0, 8;
    %load/vec4 v0x127c1b950_0;
    %ix/getv 4, v0x127c1c190_0;
    %shiftr 4;
    %store/vec4 v0x127c1b950_0, 0, 24;
T_4.24 ;
    %load/vec4 v0x127c1bab0_0;
    %load/vec4 v0x127c1c050_0;
    %cmp/e;
    %jmp/0xz  T_4.25, 4;
    %load/vec4 v0x127c1b950_0;
    %pad/u 25;
    %load/vec4 v0x127c1bf00_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c1c700_0, 0, 25;
    %load/vec4 v0x127c1bab0_0;
    %store/vec4 v0x127c1c660_0, 0, 1;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0x127c1bf00_0;
    %load/vec4 v0x127c1b950_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.27, 5;
    %load/vec4 v0x127c1b950_0;
    %pad/u 25;
    %load/vec4 v0x127c1bf00_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c1c700_0, 0, 25;
    %load/vec4 v0x127c1bab0_0;
    %store/vec4 v0x127c1c660_0, 0, 1;
    %jmp T_4.28;
T_4.27 ;
    %load/vec4 v0x127c1bf00_0;
    %pad/u 25;
    %load/vec4 v0x127c1b950_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c1c700_0, 0, 25;
    %load/vec4 v0x127c1c050_0;
    %store/vec4 v0x127c1c660_0, 0, 1;
T_4.28 ;
T_4.26 ;
    %load/vec4 v0x127c1c3b0_0;
    %store/vec4 v0x127c1c5b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c1c460_0, 0, 1;
    %load/vec4 v0x127c1c700_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.29, 8;
    %load/vec4 v0x127c1c700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c1c700_0, 0, 25;
    %load/vec4 v0x127c1c5b0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c1c5b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c1c460_0, 0, 1;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v0x127c1c700_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c1c460_0, 0, 1;
T_4.31 ;
T_4.30 ;
    %load/vec4 v0x127c1c460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c1c320_0, 0, 32;
T_4.35 ;
    %load/vec4 v0x127c1c320_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.36, 5;
    %load/vec4 v0x127c1c700_0;
    %load/vec4 v0x127c1c320_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.39, 9;
    %load/vec4 v0x127c1c460_0;
    %nor/r;
    %and;
T_4.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.37, 8;
    %load/vec4 v0x127c1c700_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c1c320_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c1c700_0, 0, 25;
    %load/vec4 v0x127c1c5b0_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c1c320_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c1c5b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c1c460_0, 0, 1;
T_4.37 ;
    %load/vec4 v0x127c1c320_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c1c320_0, 0, 32;
    %jmp T_4.35;
T_4.36 ;
T_4.33 ;
    %load/vec4 v0x127c1c700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c1c500_0, 0, 32;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v0x127c1c5b0_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.42, 5;
    %load/vec4 v0x127c1c660_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c1c500_0, 0, 32;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v0x127c1c5b0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_4.44, 4;
    %load/vec4 v0x127c1c660_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c1c500_0, 0, 32;
    %jmp T_4.45;
T_4.44 ;
    %load/vec4 v0x127c1c660_0;
    %load/vec4 v0x127c1c5b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c1c700_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c1c500_0, 0, 32;
T_4.45 ;
T_4.43 ;
T_4.41 ;
T_4.18 ;
T_4.16 ;
T_4.13 ;
T_4.11 ;
T_4.9 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x127c190c0;
T_5 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c1e2a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.2, 8;
    %load/vec4 v0x127c1db10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.2;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c1dcb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c1dde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c1e1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c1e0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c1dfb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c1e350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c1e500_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x127c1e040_0;
    %assign/vec4 v0x127c1e0d0_0, 0;
    %load/vec4 v0x127c1df00_0;
    %assign/vec4 v0x127c1dfb0_0, 0;
    %load/vec4 v0x127c1da80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %load/vec4 v0x127c1e160_0;
    %assign/vec4 v0x127c1e500_0, 0;
    %load/vec4 v0x127c1e160_0;
    %assign/vec4 v0x127c1e1f0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c1e1f0_0, 0;
T_5.4 ;
    %load/vec4 v0x127c1df00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x127c1da80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x127c1e160_0;
    %assign/vec4 v0x127c1e350_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x127c1e500_0;
    %assign/vec4 v0x127c1e350_0, 0;
T_5.8 ;
T_5.5 ;
    %load/vec4 v0x127c1e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x127c1dbe0_0;
    %assign/vec4 v0x127c1dcb0_0, 0;
    %load/vec4 v0x127c1d8e0_0;
    %assign/vec4 v0x127c1dde0_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c1e0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c1dde0_0, 0;
T_5.10 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x127c21d40;
T_6 ;
    %wait E_0x127c221c0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c22210_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c22380_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c224e0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c22680_0, 0, 24;
    %load/vec4 v0x127c22210_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c222e0_0, 0, 10;
    %load/vec4 v0x127c224e0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c225d0_0, 0, 10;
    %load/vec4 v0x127c22210_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c22440_0, 0, 1;
    %load/vec4 v0x127c224e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c22730_0, 0, 1;
    %load/vec4 v0x127c222e0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.3, 4;
    %load/vec4 v0x127c22380_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 8;
    %jmp/1 T_6.2, 8;
    %load/vec4 v0x127c225d0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0x127c22680_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c22980_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x127c222e0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_6.5, 4;
    %load/vec4 v0x127c225d0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.9, 4;
    %load/vec4 v0x127c22680_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c22980_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x127c22440_0;
    %load/vec4 v0x127c22730_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c22980_0, 0, 32;
T_6.8 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x127c225d0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0x127c222e0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.14, 4;
    %load/vec4 v0x127c22380_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c22980_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x127c22440_0;
    %load/vec4 v0x127c22730_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c22980_0, 0, 32;
T_6.13 ;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x127c222e0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.17, 4;
    %load/vec4 v0x127c22380_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x127c22440_0;
    %load/vec4 v0x127c22730_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c22980_0, 0, 32;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x127c225d0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.20, 4;
    %load/vec4 v0x127c22680_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v0x127c22440_0;
    %load/vec4 v0x127c22730_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c22980_0, 0, 32;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x127c222e0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_6.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c222e0_0, 0, 10;
    %jmp T_6.22;
T_6.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c22380_0, 4, 1;
T_6.22 ;
    %load/vec4 v0x127c225d0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_6.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c225d0_0, 0, 10;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c22680_0, 4, 1;
T_6.24 ;
    %load/vec4 v0x127c22380_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.25, 8;
    %load/vec4 v0x127c22380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c22380_0, 0, 24;
    %load/vec4 v0x127c222e0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c222e0_0, 0, 10;
T_6.25 ;
    %load/vec4 v0x127c22680_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.27, 8;
    %load/vec4 v0x127c22680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c22680_0, 0, 24;
    %load/vec4 v0x127c225d0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c225d0_0, 0, 10;
T_6.27 ;
    %load/vec4 v0x127c22440_0;
    %load/vec4 v0x127c22730_0;
    %xor;
    %store/vec4 v0x127c22c90_0, 0, 1;
    %load/vec4 v0x127c222e0_0;
    %load/vec4 v0x127c225d0_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c22b60_0, 0, 10;
    %load/vec4 v0x127c22380_0;
    %pad/u 50;
    %load/vec4 v0x127c22680_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c228e0_0, 0, 50;
    %load/vec4 v0x127c228e0_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c22bf0_0, 0, 24;
    %load/vec4 v0x127c228e0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c227d0_0, 0, 1;
    %load/vec4 v0x127c228e0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c22a40_0, 0, 1;
    %load/vec4 v0x127c228e0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c22ad0_0, 0, 1;
    %load/vec4 v0x127c22b60_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_6.29, 5;
    %load/vec4 v0x127c22b60_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c22b60_0;
    %sub;
    %add;
    %store/vec4 v0x127c22b60_0, 0, 10;
    %load/vec4 v0x127c22bf0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c22b60_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c22bf0_0, 0, 24;
    %load/vec4 v0x127c22bf0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c227d0_0, 0, 1;
    %load/vec4 v0x127c227d0_0;
    %store/vec4 v0x127c22a40_0, 0, 1;
    %load/vec4 v0x127c22ad0_0;
    %load/vec4 v0x127c22a40_0;
    %or;
    %store/vec4 v0x127c22ad0_0, 0, 1;
    %jmp T_6.30;
T_6.29 ;
    %load/vec4 v0x127c22bf0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.31, 4;
    %load/vec4 v0x127c22b60_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c22b60_0, 0, 10;
    %load/vec4 v0x127c22bf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c22bf0_0, 0, 24;
    %load/vec4 v0x127c227d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c22bf0_0, 4, 1;
    %load/vec4 v0x127c22a40_0;
    %store/vec4 v0x127c227d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c22a40_0, 0, 1;
    %jmp T_6.32;
T_6.31 ;
    %load/vec4 v0x127c227d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.35, 9;
    %load/vec4 v0x127c22a40_0;
    %load/vec4 v0x127c22ad0_0;
    %or;
    %load/vec4 v0x127c22bf0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_6.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.33, 8;
    %load/vec4 v0x127c22bf0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c22bf0_0, 0, 24;
    %load/vec4 v0x127c22bf0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_6.36, 4;
    %load/vec4 v0x127c22b60_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c22b60_0, 0, 10;
T_6.36 ;
T_6.33 ;
T_6.32 ;
T_6.30 ;
    %load/vec4 v0x127c22bf0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c22980_0, 4, 23;
    %load/vec4 v0x127c22b60_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c22980_0, 4, 8;
    %load/vec4 v0x127c22c90_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c22980_0, 4, 1;
    %load/vec4 v0x127c22b60_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.40, 4;
    %load/vec4 v0x127c22bf0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c22980_0, 4, 8;
T_6.38 ;
    %load/vec4 v0x127c22b60_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c22980_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c22980_0, 4, 8;
    %load/vec4 v0x127c22c90_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c22980_0, 4, 1;
T_6.41 ;
T_6.19 ;
T_6.16 ;
T_6.11 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x127c1ef60;
T_7 ;
Ewait_2 .event/or E_0x127c1f130, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x127c20f60_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.2, 8;
    %load/vec4 v0x127c214f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.2;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c21a40_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x127c20d70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.5, 9;
    %load/vec4 v0x127c212f0_0;
    %and;
T_7.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %load/vec4 v0x127c20ff0_0;
    %load/vec4 v0x127c21590_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %load/vec4 v0x127c20ff0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x127c21a40_0, 0, 32;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x127c20d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x127c20ff0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c21a40_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x127c212f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x127c21590_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c21a40_0, 0, 32;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x127c21090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v0x127c21630_0;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0x127c20ff0_0;
    %load/vec4 v0x127c21590_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c21a40_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x127c21090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x127c21130_0;
    %store/vec4 v0x127c21a40_0, 0, 32;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x127c21630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %load/vec4 v0x127c20c10_0;
    %store/vec4 v0x127c21a40_0, 0, 32;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x127c20cd0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c20e00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.20, 8;
T_7.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c20e00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.20, 8;
 ; End of false expr.
    %blend;
T_7.20;
    %store/vec4 v0x127c20e90_0, 0, 24;
    %load/vec4 v0x127c21240_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c21390_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c21390_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %store/vec4 v0x127c21440_0, 0, 24;
    %load/vec4 v0x127c21240_0;
    %load/vec4 v0x127c20cd0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.23, 5;
    %load/vec4 v0x127c20cd0_0;
    %store/vec4 v0x127c218f0_0, 0, 8;
    %load/vec4 v0x127c20cd0_0;
    %load/vec4 v0x127c21240_0;
    %sub;
    %store/vec4 v0x127c216d0_0, 0, 8;
    %load/vec4 v0x127c21440_0;
    %ix/getv 4, v0x127c216d0_0;
    %shiftr 4;
    %store/vec4 v0x127c21440_0, 0, 24;
    %jmp T_7.24;
T_7.23 ;
    %load/vec4 v0x127c21240_0;
    %store/vec4 v0x127c218f0_0, 0, 8;
    %load/vec4 v0x127c21240_0;
    %load/vec4 v0x127c20cd0_0;
    %sub;
    %store/vec4 v0x127c216d0_0, 0, 8;
    %load/vec4 v0x127c20e90_0;
    %ix/getv 4, v0x127c216d0_0;
    %shiftr 4;
    %store/vec4 v0x127c20e90_0, 0, 24;
T_7.24 ;
    %load/vec4 v0x127c20ff0_0;
    %load/vec4 v0x127c21590_0;
    %cmp/e;
    %jmp/0xz  T_7.25, 4;
    %load/vec4 v0x127c20e90_0;
    %pad/u 25;
    %load/vec4 v0x127c21440_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c21c40_0, 0, 25;
    %load/vec4 v0x127c20ff0_0;
    %store/vec4 v0x127c21ba0_0, 0, 1;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v0x127c21440_0;
    %load/vec4 v0x127c20e90_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.27, 5;
    %load/vec4 v0x127c20e90_0;
    %pad/u 25;
    %load/vec4 v0x127c21440_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c21c40_0, 0, 25;
    %load/vec4 v0x127c20ff0_0;
    %store/vec4 v0x127c21ba0_0, 0, 1;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0x127c21440_0;
    %pad/u 25;
    %load/vec4 v0x127c20e90_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c21c40_0, 0, 25;
    %load/vec4 v0x127c21590_0;
    %store/vec4 v0x127c21ba0_0, 0, 1;
T_7.28 ;
T_7.26 ;
    %load/vec4 v0x127c218f0_0;
    %store/vec4 v0x127c21af0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c219a0_0, 0, 1;
    %load/vec4 v0x127c21c40_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %load/vec4 v0x127c21c40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c21c40_0, 0, 25;
    %load/vec4 v0x127c21af0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c21af0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c219a0_0, 0, 1;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0x127c21c40_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c219a0_0, 0, 1;
T_7.31 ;
T_7.30 ;
    %load/vec4 v0x127c219a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c21860_0, 0, 32;
T_7.35 ;
    %load/vec4 v0x127c21860_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_7.36, 5;
    %load/vec4 v0x127c21c40_0;
    %load/vec4 v0x127c21860_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.39, 9;
    %load/vec4 v0x127c219a0_0;
    %nor/r;
    %and;
T_7.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %load/vec4 v0x127c21c40_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c21860_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c21c40_0, 0, 25;
    %load/vec4 v0x127c21af0_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c21860_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c21af0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c219a0_0, 0, 1;
T_7.37 ;
    %load/vec4 v0x127c21860_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c21860_0, 0, 32;
    %jmp T_7.35;
T_7.36 ;
T_7.33 ;
    %load/vec4 v0x127c21c40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c21a40_0, 0, 32;
    %jmp T_7.41;
T_7.40 ;
    %load/vec4 v0x127c21af0_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.42, 5;
    %load/vec4 v0x127c21ba0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c21a40_0, 0, 32;
    %jmp T_7.43;
T_7.42 ;
    %load/vec4 v0x127c21af0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.44, 4;
    %load/vec4 v0x127c21ba0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c21a40_0, 0, 32;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v0x127c21ba0_0;
    %load/vec4 v0x127c21af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c21c40_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c21a40_0, 0, 32;
T_7.45 ;
T_7.43 ;
T_7.41 ;
T_7.18 ;
T_7.16 ;
T_7.13 ;
T_7.11 ;
T_7.9 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x127c1e670;
T_8 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c237f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.2, 8;
    %load/vec4 v0x127c23070_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c23210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c23330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c23740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c23620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c23500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c238c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c23a70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x127c23590_0;
    %assign/vec4 v0x127c23620_0, 0;
    %load/vec4 v0x127c23450_0;
    %assign/vec4 v0x127c23500_0, 0;
    %load/vec4 v0x127c22fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %load/vec4 v0x127c236b0_0;
    %assign/vec4 v0x127c23a70_0, 0;
    %load/vec4 v0x127c236b0_0;
    %assign/vec4 v0x127c23740_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c23740_0, 0;
T_8.4 ;
    %load/vec4 v0x127c23450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x127c22fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x127c236b0_0;
    %assign/vec4 v0x127c238c0_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x127c23a70_0;
    %assign/vec4 v0x127c238c0_0, 0;
T_8.8 ;
T_8.5 ;
    %load/vec4 v0x127c23590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0x127c23140_0;
    %assign/vec4 v0x127c23210_0, 0;
    %load/vec4 v0x127c22e60_0;
    %assign/vec4 v0x127c23330_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c23620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c23330_0, 0;
T_8.10 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x127c27290;
T_9 ;
    %wait E_0x127c27710;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c27760_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c278d0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c27a30_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c27bd0_0, 0, 24;
    %load/vec4 v0x127c27760_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c27830_0, 0, 10;
    %load/vec4 v0x127c27a30_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c27b20_0, 0, 10;
    %load/vec4 v0x127c27760_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c27990_0, 0, 1;
    %load/vec4 v0x127c27a30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c27c80_0, 0, 1;
    %load/vec4 v0x127c27830_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.3, 4;
    %load/vec4 v0x127c278d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.3;
    %flag_set/vec4 8;
    %jmp/1 T_9.2, 8;
    %load/vec4 v0x127c27b20_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.4, 4;
    %load/vec4 v0x127c27bd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.2;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c27ed0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x127c27830_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_9.5, 4;
    %load/vec4 v0x127c27b20_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.9, 4;
    %load/vec4 v0x127c27bd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c27ed0_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x127c27990_0;
    %load/vec4 v0x127c27c80_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c27ed0_0, 0, 32;
T_9.8 ;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x127c27b20_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x127c27830_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.14, 4;
    %load/vec4 v0x127c278d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c27ed0_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x127c27990_0;
    %load/vec4 v0x127c27c80_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c27ed0_0, 0, 32;
T_9.13 ;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x127c27830_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.17, 4;
    %load/vec4 v0x127c278d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %load/vec4 v0x127c27990_0;
    %load/vec4 v0x127c27c80_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c27ed0_0, 0, 32;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0x127c27b20_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.20, 4;
    %load/vec4 v0x127c27bd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %load/vec4 v0x127c27990_0;
    %load/vec4 v0x127c27c80_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c27ed0_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x127c27830_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c27830_0, 0, 10;
    %jmp T_9.22;
T_9.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c278d0_0, 4, 1;
T_9.22 ;
    %load/vec4 v0x127c27b20_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_9.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c27b20_0, 0, 10;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c27bd0_0, 4, 1;
T_9.24 ;
    %load/vec4 v0x127c278d0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.25, 8;
    %load/vec4 v0x127c278d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c278d0_0, 0, 24;
    %load/vec4 v0x127c27830_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c27830_0, 0, 10;
T_9.25 ;
    %load/vec4 v0x127c27bd0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %load/vec4 v0x127c27bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c27bd0_0, 0, 24;
    %load/vec4 v0x127c27b20_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c27b20_0, 0, 10;
T_9.27 ;
    %load/vec4 v0x127c27990_0;
    %load/vec4 v0x127c27c80_0;
    %xor;
    %store/vec4 v0x127c281e0_0, 0, 1;
    %load/vec4 v0x127c27830_0;
    %load/vec4 v0x127c27b20_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c280b0_0, 0, 10;
    %load/vec4 v0x127c278d0_0;
    %pad/u 50;
    %load/vec4 v0x127c27bd0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c27e30_0, 0, 50;
    %load/vec4 v0x127c27e30_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c28140_0, 0, 24;
    %load/vec4 v0x127c27e30_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c27d20_0, 0, 1;
    %load/vec4 v0x127c27e30_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c27f90_0, 0, 1;
    %load/vec4 v0x127c27e30_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c28020_0, 0, 1;
    %load/vec4 v0x127c280b0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_9.29, 5;
    %load/vec4 v0x127c280b0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c280b0_0;
    %sub;
    %add;
    %store/vec4 v0x127c280b0_0, 0, 10;
    %load/vec4 v0x127c28140_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c280b0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c28140_0, 0, 24;
    %load/vec4 v0x127c28140_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c27d20_0, 0, 1;
    %load/vec4 v0x127c27d20_0;
    %store/vec4 v0x127c27f90_0, 0, 1;
    %load/vec4 v0x127c28020_0;
    %load/vec4 v0x127c27f90_0;
    %or;
    %store/vec4 v0x127c28020_0, 0, 1;
    %jmp T_9.30;
T_9.29 ;
    %load/vec4 v0x127c28140_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.31, 4;
    %load/vec4 v0x127c280b0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c280b0_0, 0, 10;
    %load/vec4 v0x127c28140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c28140_0, 0, 24;
    %load/vec4 v0x127c27d20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c28140_0, 4, 1;
    %load/vec4 v0x127c27f90_0;
    %store/vec4 v0x127c27d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c27f90_0, 0, 1;
    %jmp T_9.32;
T_9.31 ;
    %load/vec4 v0x127c27d20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.35, 9;
    %load/vec4 v0x127c27f90_0;
    %load/vec4 v0x127c28020_0;
    %or;
    %load/vec4 v0x127c28140_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_9.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.33, 8;
    %load/vec4 v0x127c28140_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c28140_0, 0, 24;
    %load/vec4 v0x127c28140_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_9.36, 4;
    %load/vec4 v0x127c280b0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c280b0_0, 0, 10;
T_9.36 ;
T_9.33 ;
T_9.32 ;
T_9.30 ;
    %load/vec4 v0x127c28140_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c27ed0_0, 4, 23;
    %load/vec4 v0x127c280b0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c27ed0_0, 4, 8;
    %load/vec4 v0x127c281e0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c27ed0_0, 4, 1;
    %load/vec4 v0x127c280b0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.40, 4;
    %load/vec4 v0x127c28140_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c27ed0_0, 4, 8;
T_9.38 ;
    %load/vec4 v0x127c280b0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c27ed0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c27ed0_0, 4, 8;
    %load/vec4 v0x127c281e0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c27ed0_0, 4, 1;
T_9.41 ;
T_9.19 ;
T_9.16 ;
T_9.11 ;
T_9.6 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x127c244b0;
T_10 ;
Ewait_3 .event/or E_0x127c24680, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x127c264b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.2, 8;
    %load/vec4 v0x127c26a40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.2;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c26f90_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x127c262c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0x127c26840_0;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.3, 8;
    %load/vec4 v0x127c26540_0;
    %load/vec4 v0x127c26ae0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_10.6, 8;
    %load/vec4 v0x127c26540_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %store/vec4 v0x127c26f90_0, 0, 32;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x127c262c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x127c26540_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c26f90_0, 0, 32;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x127c26840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x127c26ae0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c26f90_0, 0, 32;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x127c265e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.14, 9;
    %load/vec4 v0x127c26b80_0;
    %and;
T_10.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x127c26540_0;
    %load/vec4 v0x127c26ae0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c26f90_0, 0, 32;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x127c265e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.15, 8;
    %load/vec4 v0x127c26680_0;
    %store/vec4 v0x127c26f90_0, 0, 32;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0x127c26b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.17, 8;
    %load/vec4 v0x127c26160_0;
    %store/vec4 v0x127c26f90_0, 0, 32;
    %jmp T_10.18;
T_10.17 ;
    %load/vec4 v0x127c26220_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c26350_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c26350_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0x127c263e0_0, 0, 24;
    %load/vec4 v0x127c26790_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_10.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c268e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.22, 8;
T_10.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c268e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_10.22, 8;
 ; End of false expr.
    %blend;
T_10.22;
    %store/vec4 v0x127c26990_0, 0, 24;
    %load/vec4 v0x127c26790_0;
    %load/vec4 v0x127c26220_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.23, 5;
    %load/vec4 v0x127c26220_0;
    %store/vec4 v0x127c26e40_0, 0, 8;
    %load/vec4 v0x127c26220_0;
    %load/vec4 v0x127c26790_0;
    %sub;
    %store/vec4 v0x127c26c20_0, 0, 8;
    %load/vec4 v0x127c26990_0;
    %ix/getv 4, v0x127c26c20_0;
    %shiftr 4;
    %store/vec4 v0x127c26990_0, 0, 24;
    %jmp T_10.24;
T_10.23 ;
    %load/vec4 v0x127c26790_0;
    %store/vec4 v0x127c26e40_0, 0, 8;
    %load/vec4 v0x127c26790_0;
    %load/vec4 v0x127c26220_0;
    %sub;
    %store/vec4 v0x127c26c20_0, 0, 8;
    %load/vec4 v0x127c263e0_0;
    %ix/getv 4, v0x127c26c20_0;
    %shiftr 4;
    %store/vec4 v0x127c263e0_0, 0, 24;
T_10.24 ;
    %load/vec4 v0x127c26540_0;
    %load/vec4 v0x127c26ae0_0;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %load/vec4 v0x127c263e0_0;
    %pad/u 25;
    %load/vec4 v0x127c26990_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c27190_0, 0, 25;
    %load/vec4 v0x127c26540_0;
    %store/vec4 v0x127c270f0_0, 0, 1;
    %jmp T_10.26;
T_10.25 ;
    %load/vec4 v0x127c26990_0;
    %load/vec4 v0x127c263e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.27, 5;
    %load/vec4 v0x127c263e0_0;
    %pad/u 25;
    %load/vec4 v0x127c26990_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c27190_0, 0, 25;
    %load/vec4 v0x127c26540_0;
    %store/vec4 v0x127c270f0_0, 0, 1;
    %jmp T_10.28;
T_10.27 ;
    %load/vec4 v0x127c26990_0;
    %pad/u 25;
    %load/vec4 v0x127c263e0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c27190_0, 0, 25;
    %load/vec4 v0x127c26ae0_0;
    %store/vec4 v0x127c270f0_0, 0, 1;
T_10.28 ;
T_10.26 ;
    %load/vec4 v0x127c26e40_0;
    %store/vec4 v0x127c27040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c26ef0_0, 0, 1;
    %load/vec4 v0x127c27190_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.29, 8;
    %load/vec4 v0x127c27190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c27190_0, 0, 25;
    %load/vec4 v0x127c27040_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c27040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c26ef0_0, 0, 1;
    %jmp T_10.30;
T_10.29 ;
    %load/vec4 v0x127c27190_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c26ef0_0, 0, 1;
T_10.31 ;
T_10.30 ;
    %load/vec4 v0x127c26ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c26db0_0, 0, 32;
T_10.35 ;
    %load/vec4 v0x127c26db0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_10.36, 5;
    %load/vec4 v0x127c27190_0;
    %load/vec4 v0x127c26db0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.39, 9;
    %load/vec4 v0x127c26ef0_0;
    %nor/r;
    %and;
T_10.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.37, 8;
    %load/vec4 v0x127c27190_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c26db0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c27190_0, 0, 25;
    %load/vec4 v0x127c27040_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c26db0_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c27040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c26ef0_0, 0, 1;
T_10.37 ;
    %load/vec4 v0x127c26db0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c26db0_0, 0, 32;
    %jmp T_10.35;
T_10.36 ;
T_10.33 ;
    %load/vec4 v0x127c27190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c26f90_0, 0, 32;
    %jmp T_10.41;
T_10.40 ;
    %load/vec4 v0x127c27040_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.42, 5;
    %load/vec4 v0x127c270f0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c26f90_0, 0, 32;
    %jmp T_10.43;
T_10.42 ;
    %load/vec4 v0x127c27040_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_10.44, 4;
    %load/vec4 v0x127c270f0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c26f90_0, 0, 32;
    %jmp T_10.45;
T_10.44 ;
    %load/vec4 v0x127c270f0_0;
    %load/vec4 v0x127c27040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c27190_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c26f90_0, 0, 32;
T_10.45 ;
T_10.43 ;
T_10.41 ;
T_10.18 ;
T_10.16 ;
T_10.13 ;
T_10.11 ;
T_10.9 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x127c23bd0;
T_11 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c28d20_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.2, 8;
    %load/vec4 v0x127c28590_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.2;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c28730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c28860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c28c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c28b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c28a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c28db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c28f70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x127c28ac0_0;
    %assign/vec4 v0x127c28b50_0, 0;
    %load/vec4 v0x127c28980_0;
    %assign/vec4 v0x127c28a30_0, 0;
    %load/vec4 v0x127c28500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %load/vec4 v0x127c28be0_0;
    %assign/vec4 v0x127c28f70_0, 0;
    %load/vec4 v0x127c28be0_0;
    %assign/vec4 v0x127c28c70_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c28c70_0, 0;
T_11.4 ;
    %load/vec4 v0x127c28980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v0x127c28500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0x127c28be0_0;
    %assign/vec4 v0x127c28db0_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x127c28f70_0;
    %assign/vec4 v0x127c28db0_0, 0;
T_11.8 ;
T_11.5 ;
    %load/vec4 v0x127c28ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %load/vec4 v0x127c28660_0;
    %assign/vec4 v0x127c28730_0, 0;
    %load/vec4 v0x127c28370_0;
    %assign/vec4 v0x127c28860_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c28b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c28860_0, 0;
T_11.10 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x127c2c7c0;
T_12 ;
    %wait E_0x127c2cc40;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c2cc90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c2ce00_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c2cf60_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c2d100_0, 0, 24;
    %load/vec4 v0x127c2cc90_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c2cd50_0, 0, 10;
    %load/vec4 v0x127c2cf60_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c2d050_0, 0, 10;
    %load/vec4 v0x127c2cc90_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c2cec0_0, 0, 1;
    %load/vec4 v0x127c2cf60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c2d1b0_0, 0, 1;
    %load/vec4 v0x127c2cd50_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.3, 4;
    %load/vec4 v0x127c2ce00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.3;
    %flag_set/vec4 8;
    %jmp/1 T_12.2, 8;
    %load/vec4 v0x127c2d050_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.4, 4;
    %load/vec4 v0x127c2d100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.2;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c2d400_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x127c2cd50_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_12.5, 4;
    %load/vec4 v0x127c2d050_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.9, 4;
    %load/vec4 v0x127c2d100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c2d400_0, 0, 32;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x127c2cec0_0;
    %load/vec4 v0x127c2d1b0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c2d400_0, 0, 32;
T_12.8 ;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x127c2d050_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0x127c2cd50_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.14, 4;
    %load/vec4 v0x127c2ce00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c2d400_0, 0, 32;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x127c2cec0_0;
    %load/vec4 v0x127c2d1b0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c2d400_0, 0, 32;
T_12.13 ;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x127c2cd50_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.17, 4;
    %load/vec4 v0x127c2ce00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.15, 8;
    %load/vec4 v0x127c2cec0_0;
    %load/vec4 v0x127c2d1b0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c2d400_0, 0, 32;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0x127c2d050_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.20, 4;
    %load/vec4 v0x127c2d100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %load/vec4 v0x127c2cec0_0;
    %load/vec4 v0x127c2d1b0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c2d400_0, 0, 32;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v0x127c2cd50_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c2cd50_0, 0, 10;
    %jmp T_12.22;
T_12.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c2ce00_0, 4, 1;
T_12.22 ;
    %load/vec4 v0x127c2d050_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_12.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c2d050_0, 0, 10;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c2d100_0, 4, 1;
T_12.24 ;
    %load/vec4 v0x127c2ce00_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.25, 8;
    %load/vec4 v0x127c2ce00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c2ce00_0, 0, 24;
    %load/vec4 v0x127c2cd50_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c2cd50_0, 0, 10;
T_12.25 ;
    %load/vec4 v0x127c2d100_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.27, 8;
    %load/vec4 v0x127c2d100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c2d100_0, 0, 24;
    %load/vec4 v0x127c2d050_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c2d050_0, 0, 10;
T_12.27 ;
    %load/vec4 v0x127c2cec0_0;
    %load/vec4 v0x127c2d1b0_0;
    %xor;
    %store/vec4 v0x127c2d710_0, 0, 1;
    %load/vec4 v0x127c2cd50_0;
    %load/vec4 v0x127c2d050_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c2d5e0_0, 0, 10;
    %load/vec4 v0x127c2ce00_0;
    %pad/u 50;
    %load/vec4 v0x127c2d100_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c2d360_0, 0, 50;
    %load/vec4 v0x127c2d360_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c2d670_0, 0, 24;
    %load/vec4 v0x127c2d360_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c2d250_0, 0, 1;
    %load/vec4 v0x127c2d360_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c2d4c0_0, 0, 1;
    %load/vec4 v0x127c2d360_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c2d550_0, 0, 1;
    %load/vec4 v0x127c2d5e0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_12.29, 5;
    %load/vec4 v0x127c2d5e0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c2d5e0_0;
    %sub;
    %add;
    %store/vec4 v0x127c2d5e0_0, 0, 10;
    %load/vec4 v0x127c2d670_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c2d5e0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c2d670_0, 0, 24;
    %load/vec4 v0x127c2d670_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c2d250_0, 0, 1;
    %load/vec4 v0x127c2d250_0;
    %store/vec4 v0x127c2d4c0_0, 0, 1;
    %load/vec4 v0x127c2d550_0;
    %load/vec4 v0x127c2d4c0_0;
    %or;
    %store/vec4 v0x127c2d550_0, 0, 1;
    %jmp T_12.30;
T_12.29 ;
    %load/vec4 v0x127c2d670_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.31, 4;
    %load/vec4 v0x127c2d5e0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c2d5e0_0, 0, 10;
    %load/vec4 v0x127c2d670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c2d670_0, 0, 24;
    %load/vec4 v0x127c2d250_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c2d670_0, 4, 1;
    %load/vec4 v0x127c2d4c0_0;
    %store/vec4 v0x127c2d250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c2d4c0_0, 0, 1;
    %jmp T_12.32;
T_12.31 ;
    %load/vec4 v0x127c2d250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.35, 9;
    %load/vec4 v0x127c2d4c0_0;
    %load/vec4 v0x127c2d550_0;
    %or;
    %load/vec4 v0x127c2d670_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_12.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.33, 8;
    %load/vec4 v0x127c2d670_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c2d670_0, 0, 24;
    %load/vec4 v0x127c2d670_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_12.36, 4;
    %load/vec4 v0x127c2d5e0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c2d5e0_0, 0, 10;
T_12.36 ;
T_12.33 ;
T_12.32 ;
T_12.30 ;
    %load/vec4 v0x127c2d670_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c2d400_0, 4, 23;
    %load/vec4 v0x127c2d5e0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c2d400_0, 4, 8;
    %load/vec4 v0x127c2d710_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c2d400_0, 4, 1;
    %load/vec4 v0x127c2d5e0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.40, 4;
    %load/vec4 v0x127c2d670_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c2d400_0, 4, 8;
T_12.38 ;
    %load/vec4 v0x127c2d5e0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_12.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c2d400_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c2d400_0, 4, 8;
    %load/vec4 v0x127c2d710_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c2d400_0, 4, 1;
T_12.41 ;
T_12.19 ;
T_12.16 ;
T_12.11 ;
T_12.6 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x127c299f0;
T_13 ;
Ewait_4 .event/or E_0x127c29bb0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x127c2b9e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.2, 8;
    %load/vec4 v0x127c2bf30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.2;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c2c4c0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x127c2b7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.5, 9;
    %load/vec4 v0x127c2bd70_0;
    %and;
T_13.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.3, 8;
    %load/vec4 v0x127c2ba70_0;
    %load/vec4 v0x127c2bfd0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_13.6, 8;
    %load/vec4 v0x127c2ba70_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_13.7, 8;
T_13.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_13.7, 8;
 ; End of false expr.
    %blend;
T_13.7;
    %store/vec4 v0x127c2c4c0_0, 0, 32;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x127c2b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x127c2ba70_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c2c4c0_0, 0, 32;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x127c2bd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0x127c2bfd0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c2c4c0_0, 0, 32;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x127c2bb10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.14, 9;
    %load/vec4 v0x127c2c070_0;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v0x127c2ba70_0;
    %load/vec4 v0x127c2bfd0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c2c4c0_0, 0, 32;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x127c2bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v0x127c2bbb0_0;
    %store/vec4 v0x127c2c4c0_0, 0, 32;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0x127c2c070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %load/vec4 v0x127c2b690_0;
    %store/vec4 v0x127c2c4c0_0, 0, 32;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x127c2b750_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c2b880_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.20, 8;
T_13.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c2b880_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_13.20, 8;
 ; End of false expr.
    %blend;
T_13.20;
    %store/vec4 v0x127c2b910_0, 0, 24;
    %load/vec4 v0x127c2bce0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c2be00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.22, 8;
T_13.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c2be00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_13.22, 8;
 ; End of false expr.
    %blend;
T_13.22;
    %store/vec4 v0x127c2be90_0, 0, 24;
    %load/vec4 v0x127c2bce0_0;
    %load/vec4 v0x127c2b750_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.23, 5;
    %load/vec4 v0x127c2b750_0;
    %store/vec4 v0x127c2c370_0, 0, 8;
    %load/vec4 v0x127c2b750_0;
    %load/vec4 v0x127c2bce0_0;
    %sub;
    %store/vec4 v0x127c2c110_0, 0, 8;
    %load/vec4 v0x127c2be90_0;
    %ix/getv 4, v0x127c2c110_0;
    %shiftr 4;
    %store/vec4 v0x127c2be90_0, 0, 24;
    %jmp T_13.24;
T_13.23 ;
    %load/vec4 v0x127c2bce0_0;
    %store/vec4 v0x127c2c370_0, 0, 8;
    %load/vec4 v0x127c2bce0_0;
    %load/vec4 v0x127c2b750_0;
    %sub;
    %store/vec4 v0x127c2c110_0, 0, 8;
    %load/vec4 v0x127c2b910_0;
    %ix/getv 4, v0x127c2c110_0;
    %shiftr 4;
    %store/vec4 v0x127c2b910_0, 0, 24;
T_13.24 ;
    %load/vec4 v0x127c2ba70_0;
    %load/vec4 v0x127c2bfd0_0;
    %cmp/e;
    %jmp/0xz  T_13.25, 4;
    %load/vec4 v0x127c2b910_0;
    %pad/u 25;
    %load/vec4 v0x127c2be90_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c2c6c0_0, 0, 25;
    %load/vec4 v0x127c2ba70_0;
    %store/vec4 v0x127c2c620_0, 0, 1;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0x127c2be90_0;
    %load/vec4 v0x127c2b910_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.27, 5;
    %load/vec4 v0x127c2b910_0;
    %pad/u 25;
    %load/vec4 v0x127c2be90_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c2c6c0_0, 0, 25;
    %load/vec4 v0x127c2ba70_0;
    %store/vec4 v0x127c2c620_0, 0, 1;
    %jmp T_13.28;
T_13.27 ;
    %load/vec4 v0x127c2be90_0;
    %pad/u 25;
    %load/vec4 v0x127c2b910_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c2c6c0_0, 0, 25;
    %load/vec4 v0x127c2bfd0_0;
    %store/vec4 v0x127c2c620_0, 0, 1;
T_13.28 ;
T_13.26 ;
    %load/vec4 v0x127c2c370_0;
    %store/vec4 v0x127c2c570_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c2c420_0, 0, 1;
    %load/vec4 v0x127c2c6c0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %load/vec4 v0x127c2c6c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c2c6c0_0, 0, 25;
    %load/vec4 v0x127c2c570_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c2c570_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c2c420_0, 0, 1;
    %jmp T_13.30;
T_13.29 ;
    %load/vec4 v0x127c2c6c0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c2c420_0, 0, 1;
T_13.31 ;
T_13.30 ;
    %load/vec4 v0x127c2c420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c2c2c0_0, 0, 32;
T_13.35 ;
    %load/vec4 v0x127c2c2c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_13.36, 5;
    %load/vec4 v0x127c2c6c0_0;
    %load/vec4 v0x127c2c2c0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.39, 9;
    %load/vec4 v0x127c2c420_0;
    %nor/r;
    %and;
T_13.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.37, 8;
    %load/vec4 v0x127c2c6c0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c2c2c0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c2c6c0_0, 0, 25;
    %load/vec4 v0x127c2c570_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c2c2c0_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c2c570_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c2c420_0, 0, 1;
T_13.37 ;
    %load/vec4 v0x127c2c2c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c2c2c0_0, 0, 32;
    %jmp T_13.35;
T_13.36 ;
T_13.33 ;
    %load/vec4 v0x127c2c6c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c2c4c0_0, 0, 32;
    %jmp T_13.41;
T_13.40 ;
    %load/vec4 v0x127c2c570_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.42, 5;
    %load/vec4 v0x127c2c620_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c2c4c0_0, 0, 32;
    %jmp T_13.43;
T_13.42 ;
    %load/vec4 v0x127c2c570_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_13.44, 4;
    %load/vec4 v0x127c2c620_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c2c4c0_0, 0, 32;
    %jmp T_13.45;
T_13.44 ;
    %load/vec4 v0x127c2c620_0;
    %load/vec4 v0x127c2c570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c2c6c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c2c4c0_0, 0, 32;
T_13.45 ;
T_13.43 ;
T_13.41 ;
T_13.18 ;
T_13.16 ;
T_13.13 ;
T_13.11 ;
T_13.9 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x127c290e0;
T_14 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c2e2a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.2, 8;
    %load/vec4 v0x127c2db10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.2;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c2dc70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c2dde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c2e200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c2e0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c2df80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c2e3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c2e540_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x127c2e020_0;
    %assign/vec4 v0x127c2e0c0_0, 0;
    %load/vec4 v0x127c2def0_0;
    %assign/vec4 v0x127c2df80_0, 0;
    %load/vec4 v0x127c2da80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.3, 8;
    %load/vec4 v0x127c2e160_0;
    %assign/vec4 v0x127c2e540_0, 0;
    %load/vec4 v0x127c2e160_0;
    %assign/vec4 v0x127c2e200_0, 0;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c2e200_0, 0;
T_14.4 ;
    %load/vec4 v0x127c2def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %load/vec4 v0x127c2da80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.7, 8;
    %load/vec4 v0x127c2e160_0;
    %assign/vec4 v0x127c2e3b0_0, 0;
    %jmp T_14.8;
T_14.7 ;
    %load/vec4 v0x127c2e540_0;
    %assign/vec4 v0x127c2e3b0_0, 0;
T_14.8 ;
T_14.5 ;
    %load/vec4 v0x127c2e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %load/vec4 v0x127c2dbe0_0;
    %assign/vec4 v0x127c2dc70_0, 0;
    %load/vec4 v0x127c2d920_0;
    %assign/vec4 v0x127c2dde0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c2e0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c2dde0_0, 0;
T_14.10 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x127c31d60;
T_15 ;
    %wait E_0x127c321e0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c32230_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c323a0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c32500_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c326a0_0, 0, 24;
    %load/vec4 v0x127c32230_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c32300_0, 0, 10;
    %load/vec4 v0x127c32500_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c325f0_0, 0, 10;
    %load/vec4 v0x127c32230_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c32460_0, 0, 1;
    %load/vec4 v0x127c32500_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c32750_0, 0, 1;
    %load/vec4 v0x127c32300_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.3, 4;
    %load/vec4 v0x127c323a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.3;
    %flag_set/vec4 8;
    %jmp/1 T_15.2, 8;
    %load/vec4 v0x127c325f0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.4, 4;
    %load/vec4 v0x127c326a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.2;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c329a0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x127c32300_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_15.5, 4;
    %load/vec4 v0x127c325f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.9, 4;
    %load/vec4 v0x127c326a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c329a0_0, 0, 32;
    %jmp T_15.8;
T_15.7 ;
    %load/vec4 v0x127c32460_0;
    %load/vec4 v0x127c32750_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c329a0_0, 0, 32;
T_15.8 ;
    %jmp T_15.6;
T_15.5 ;
    %load/vec4 v0x127c325f0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x127c32300_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.14, 4;
    %load/vec4 v0x127c323a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c329a0_0, 0, 32;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x127c32460_0;
    %load/vec4 v0x127c32750_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c329a0_0, 0, 32;
T_15.13 ;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x127c32300_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.17, 4;
    %load/vec4 v0x127c323a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.15, 8;
    %load/vec4 v0x127c32460_0;
    %load/vec4 v0x127c32750_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c329a0_0, 0, 32;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0x127c325f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.20, 4;
    %load/vec4 v0x127c326a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.18, 8;
    %load/vec4 v0x127c32460_0;
    %load/vec4 v0x127c32750_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c329a0_0, 0, 32;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0x127c32300_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_15.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c32300_0, 0, 10;
    %jmp T_15.22;
T_15.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c323a0_0, 4, 1;
T_15.22 ;
    %load/vec4 v0x127c325f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_15.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c325f0_0, 0, 10;
    %jmp T_15.24;
T_15.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c326a0_0, 4, 1;
T_15.24 ;
    %load/vec4 v0x127c323a0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.25, 8;
    %load/vec4 v0x127c323a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c323a0_0, 0, 24;
    %load/vec4 v0x127c32300_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c32300_0, 0, 10;
T_15.25 ;
    %load/vec4 v0x127c326a0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.27, 8;
    %load/vec4 v0x127c326a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c326a0_0, 0, 24;
    %load/vec4 v0x127c325f0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c325f0_0, 0, 10;
T_15.27 ;
    %load/vec4 v0x127c32460_0;
    %load/vec4 v0x127c32750_0;
    %xor;
    %store/vec4 v0x127c32cb0_0, 0, 1;
    %load/vec4 v0x127c32300_0;
    %load/vec4 v0x127c325f0_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c32b80_0, 0, 10;
    %load/vec4 v0x127c323a0_0;
    %pad/u 50;
    %load/vec4 v0x127c326a0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c32900_0, 0, 50;
    %load/vec4 v0x127c32900_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c32c10_0, 0, 24;
    %load/vec4 v0x127c32900_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c327f0_0, 0, 1;
    %load/vec4 v0x127c32900_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c32a60_0, 0, 1;
    %load/vec4 v0x127c32900_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c32af0_0, 0, 1;
    %load/vec4 v0x127c32b80_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_15.29, 5;
    %load/vec4 v0x127c32b80_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c32b80_0;
    %sub;
    %add;
    %store/vec4 v0x127c32b80_0, 0, 10;
    %load/vec4 v0x127c32c10_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c32b80_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c32c10_0, 0, 24;
    %load/vec4 v0x127c32c10_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c327f0_0, 0, 1;
    %load/vec4 v0x127c327f0_0;
    %store/vec4 v0x127c32a60_0, 0, 1;
    %load/vec4 v0x127c32af0_0;
    %load/vec4 v0x127c32a60_0;
    %or;
    %store/vec4 v0x127c32af0_0, 0, 1;
    %jmp T_15.30;
T_15.29 ;
    %load/vec4 v0x127c32c10_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.31, 4;
    %load/vec4 v0x127c32b80_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c32b80_0, 0, 10;
    %load/vec4 v0x127c32c10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c32c10_0, 0, 24;
    %load/vec4 v0x127c327f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c32c10_0, 4, 1;
    %load/vec4 v0x127c32a60_0;
    %store/vec4 v0x127c327f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c32a60_0, 0, 1;
    %jmp T_15.32;
T_15.31 ;
    %load/vec4 v0x127c327f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.35, 9;
    %load/vec4 v0x127c32a60_0;
    %load/vec4 v0x127c32af0_0;
    %or;
    %load/vec4 v0x127c32c10_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_15.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.33, 8;
    %load/vec4 v0x127c32c10_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c32c10_0, 0, 24;
    %load/vec4 v0x127c32c10_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_15.36, 4;
    %load/vec4 v0x127c32b80_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c32b80_0, 0, 10;
T_15.36 ;
T_15.33 ;
T_15.32 ;
T_15.30 ;
    %load/vec4 v0x127c32c10_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c329a0_0, 4, 23;
    %load/vec4 v0x127c32b80_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c329a0_0, 4, 8;
    %load/vec4 v0x127c32cb0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c329a0_0, 4, 1;
    %load/vec4 v0x127c32b80_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.40, 4;
    %load/vec4 v0x127c32c10_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c329a0_0, 4, 8;
T_15.38 ;
    %load/vec4 v0x127c32b80_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c329a0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c329a0_0, 4, 8;
    %load/vec4 v0x127c32cb0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c329a0_0, 4, 1;
T_15.41 ;
T_15.19 ;
T_15.16 ;
T_15.11 ;
T_15.6 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x127c2ef80;
T_16 ;
Ewait_5 .event/or E_0x127c2f150, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x127c30f80_0;
    %flag_set/vec4 8;
    %jmp/1 T_16.2, 8;
    %load/vec4 v0x127c314d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.2;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c31a60_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x127c30d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.5, 9;
    %load/vec4 v0x127c31310_0;
    %and;
T_16.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.3, 8;
    %load/vec4 v0x127c31010_0;
    %load/vec4 v0x127c31570_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_16.6, 8;
    %load/vec4 v0x127c31010_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_16.7, 8;
T_16.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_16.7, 8;
 ; End of false expr.
    %blend;
T_16.7;
    %store/vec4 v0x127c31a60_0, 0, 32;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x127c30d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x127c31010_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c31a60_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x127c31310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0x127c31570_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c31a60_0, 0, 32;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x127c310b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.14, 9;
    %load/vec4 v0x127c31610_0;
    %and;
T_16.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %load/vec4 v0x127c31010_0;
    %load/vec4 v0x127c31570_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c31a60_0, 0, 32;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x127c310b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %load/vec4 v0x127c31150_0;
    %store/vec4 v0x127c31a60_0, 0, 32;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0x127c31610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %load/vec4 v0x127c30c30_0;
    %store/vec4 v0x127c31a60_0, 0, 32;
    %jmp T_16.18;
T_16.17 ;
    %load/vec4 v0x127c30cf0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c30e20_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.20, 8;
T_16.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c30e20_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.20, 8;
 ; End of false expr.
    %blend;
T_16.20;
    %store/vec4 v0x127c30eb0_0, 0, 24;
    %load/vec4 v0x127c31280_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c313a0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.22, 8;
T_16.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c313a0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.22, 8;
 ; End of false expr.
    %blend;
T_16.22;
    %store/vec4 v0x127c31430_0, 0, 24;
    %load/vec4 v0x127c31280_0;
    %load/vec4 v0x127c30cf0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.23, 5;
    %load/vec4 v0x127c30cf0_0;
    %store/vec4 v0x127c31910_0, 0, 8;
    %load/vec4 v0x127c30cf0_0;
    %load/vec4 v0x127c31280_0;
    %sub;
    %store/vec4 v0x127c316b0_0, 0, 8;
    %load/vec4 v0x127c31430_0;
    %ix/getv 4, v0x127c316b0_0;
    %shiftr 4;
    %store/vec4 v0x127c31430_0, 0, 24;
    %jmp T_16.24;
T_16.23 ;
    %load/vec4 v0x127c31280_0;
    %store/vec4 v0x127c31910_0, 0, 8;
    %load/vec4 v0x127c31280_0;
    %load/vec4 v0x127c30cf0_0;
    %sub;
    %store/vec4 v0x127c316b0_0, 0, 8;
    %load/vec4 v0x127c30eb0_0;
    %ix/getv 4, v0x127c316b0_0;
    %shiftr 4;
    %store/vec4 v0x127c30eb0_0, 0, 24;
T_16.24 ;
    %load/vec4 v0x127c31010_0;
    %load/vec4 v0x127c31570_0;
    %cmp/e;
    %jmp/0xz  T_16.25, 4;
    %load/vec4 v0x127c30eb0_0;
    %pad/u 25;
    %load/vec4 v0x127c31430_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c31c60_0, 0, 25;
    %load/vec4 v0x127c31010_0;
    %store/vec4 v0x127c31bc0_0, 0, 1;
    %jmp T_16.26;
T_16.25 ;
    %load/vec4 v0x127c31430_0;
    %load/vec4 v0x127c30eb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.27, 5;
    %load/vec4 v0x127c30eb0_0;
    %pad/u 25;
    %load/vec4 v0x127c31430_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c31c60_0, 0, 25;
    %load/vec4 v0x127c31010_0;
    %store/vec4 v0x127c31bc0_0, 0, 1;
    %jmp T_16.28;
T_16.27 ;
    %load/vec4 v0x127c31430_0;
    %pad/u 25;
    %load/vec4 v0x127c30eb0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c31c60_0, 0, 25;
    %load/vec4 v0x127c31570_0;
    %store/vec4 v0x127c31bc0_0, 0, 1;
T_16.28 ;
T_16.26 ;
    %load/vec4 v0x127c31910_0;
    %store/vec4 v0x127c31b10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c319c0_0, 0, 1;
    %load/vec4 v0x127c31c60_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.29, 8;
    %load/vec4 v0x127c31c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c31c60_0, 0, 25;
    %load/vec4 v0x127c31b10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c31b10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c319c0_0, 0, 1;
    %jmp T_16.30;
T_16.29 ;
    %load/vec4 v0x127c31c60_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c319c0_0, 0, 1;
T_16.31 ;
T_16.30 ;
    %load/vec4 v0x127c319c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c31860_0, 0, 32;
T_16.35 ;
    %load/vec4 v0x127c31860_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_16.36, 5;
    %load/vec4 v0x127c31c60_0;
    %load/vec4 v0x127c31860_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.39, 9;
    %load/vec4 v0x127c319c0_0;
    %nor/r;
    %and;
T_16.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.37, 8;
    %load/vec4 v0x127c31c60_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c31860_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c31c60_0, 0, 25;
    %load/vec4 v0x127c31b10_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c31860_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c31b10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c319c0_0, 0, 1;
T_16.37 ;
    %load/vec4 v0x127c31860_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c31860_0, 0, 32;
    %jmp T_16.35;
T_16.36 ;
T_16.33 ;
    %load/vec4 v0x127c31c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c31a60_0, 0, 32;
    %jmp T_16.41;
T_16.40 ;
    %load/vec4 v0x127c31b10_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_16.42, 5;
    %load/vec4 v0x127c31bc0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c31a60_0, 0, 32;
    %jmp T_16.43;
T_16.42 ;
    %load/vec4 v0x127c31b10_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_16.44, 4;
    %load/vec4 v0x127c31bc0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c31a60_0, 0, 32;
    %jmp T_16.45;
T_16.44 ;
    %load/vec4 v0x127c31bc0_0;
    %load/vec4 v0x127c31b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c31c60_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c31a60_0, 0, 32;
T_16.45 ;
T_16.43 ;
T_16.41 ;
T_16.18 ;
T_16.16 ;
T_16.13 ;
T_16.11 ;
T_16.9 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x127c2e6a0;
T_17 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c33810_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.2, 8;
    %load/vec4 v0x127c33060_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.2;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c33200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c33370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c33770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c33630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c33510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c338a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c33a60_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x127c335a0_0;
    %assign/vec4 v0x127c33630_0, 0;
    %load/vec4 v0x127c33480_0;
    %assign/vec4 v0x127c33510_0, 0;
    %load/vec4 v0x127c32fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %load/vec4 v0x127c336c0_0;
    %assign/vec4 v0x127c33a60_0, 0;
    %load/vec4 v0x127c336c0_0;
    %assign/vec4 v0x127c33770_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c33770_0, 0;
T_17.4 ;
    %load/vec4 v0x127c33480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v0x127c32fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %load/vec4 v0x127c336c0_0;
    %assign/vec4 v0x127c338a0_0, 0;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v0x127c33a60_0;
    %assign/vec4 v0x127c338a0_0, 0;
T_17.8 ;
T_17.5 ;
    %load/vec4 v0x127c335a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.9, 8;
    %load/vec4 v0x127c33130_0;
    %assign/vec4 v0x127c33200_0, 0;
    %load/vec4 v0x127c32e40_0;
    %assign/vec4 v0x127c33370_0, 0;
    %jmp T_17.10;
T_17.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c33630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c33370_0, 0;
T_17.10 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x127c37290;
T_18 ;
    %wait E_0x127c37710;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c37760_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c378d0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c37a30_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c37bd0_0, 0, 24;
    %load/vec4 v0x127c37760_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c37830_0, 0, 10;
    %load/vec4 v0x127c37a30_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c37b20_0, 0, 10;
    %load/vec4 v0x127c37760_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c37990_0, 0, 1;
    %load/vec4 v0x127c37a30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c37c80_0, 0, 1;
    %load/vec4 v0x127c37830_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.3, 4;
    %load/vec4 v0x127c378d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.3;
    %flag_set/vec4 8;
    %jmp/1 T_18.2, 8;
    %load/vec4 v0x127c37b20_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.4, 4;
    %load/vec4 v0x127c37bd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.2;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c37ed0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x127c37830_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_18.5, 4;
    %load/vec4 v0x127c37b20_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.9, 4;
    %load/vec4 v0x127c37bd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c37ed0_0, 0, 32;
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v0x127c37990_0;
    %load/vec4 v0x127c37c80_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c37ed0_0, 0, 32;
T_18.8 ;
    %jmp T_18.6;
T_18.5 ;
    %load/vec4 v0x127c37b20_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_18.10, 4;
    %load/vec4 v0x127c37830_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.14, 4;
    %load/vec4 v0x127c378d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c37ed0_0, 0, 32;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x127c37990_0;
    %load/vec4 v0x127c37c80_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c37ed0_0, 0, 32;
T_18.13 ;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x127c37830_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.17, 4;
    %load/vec4 v0x127c378d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.15, 8;
    %load/vec4 v0x127c37990_0;
    %load/vec4 v0x127c37c80_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c37ed0_0, 0, 32;
    %jmp T_18.16;
T_18.15 ;
    %load/vec4 v0x127c37b20_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.20, 4;
    %load/vec4 v0x127c37bd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %load/vec4 v0x127c37990_0;
    %load/vec4 v0x127c37c80_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c37ed0_0, 0, 32;
    %jmp T_18.19;
T_18.18 ;
    %load/vec4 v0x127c37830_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_18.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c37830_0, 0, 10;
    %jmp T_18.22;
T_18.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c378d0_0, 4, 1;
T_18.22 ;
    %load/vec4 v0x127c37b20_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_18.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c37b20_0, 0, 10;
    %jmp T_18.24;
T_18.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c37bd0_0, 4, 1;
T_18.24 ;
    %load/vec4 v0x127c378d0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.25, 8;
    %load/vec4 v0x127c378d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c378d0_0, 0, 24;
    %load/vec4 v0x127c37830_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c37830_0, 0, 10;
T_18.25 ;
    %load/vec4 v0x127c37bd0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.27, 8;
    %load/vec4 v0x127c37bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c37bd0_0, 0, 24;
    %load/vec4 v0x127c37b20_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c37b20_0, 0, 10;
T_18.27 ;
    %load/vec4 v0x127c37990_0;
    %load/vec4 v0x127c37c80_0;
    %xor;
    %store/vec4 v0x127c381e0_0, 0, 1;
    %load/vec4 v0x127c37830_0;
    %load/vec4 v0x127c37b20_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c380b0_0, 0, 10;
    %load/vec4 v0x127c378d0_0;
    %pad/u 50;
    %load/vec4 v0x127c37bd0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c37e30_0, 0, 50;
    %load/vec4 v0x127c37e30_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c38140_0, 0, 24;
    %load/vec4 v0x127c37e30_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c37d20_0, 0, 1;
    %load/vec4 v0x127c37e30_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c37f90_0, 0, 1;
    %load/vec4 v0x127c37e30_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c38020_0, 0, 1;
    %load/vec4 v0x127c380b0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_18.29, 5;
    %load/vec4 v0x127c380b0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c380b0_0;
    %sub;
    %add;
    %store/vec4 v0x127c380b0_0, 0, 10;
    %load/vec4 v0x127c38140_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c380b0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c38140_0, 0, 24;
    %load/vec4 v0x127c38140_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c37d20_0, 0, 1;
    %load/vec4 v0x127c37d20_0;
    %store/vec4 v0x127c37f90_0, 0, 1;
    %load/vec4 v0x127c38020_0;
    %load/vec4 v0x127c37f90_0;
    %or;
    %store/vec4 v0x127c38020_0, 0, 1;
    %jmp T_18.30;
T_18.29 ;
    %load/vec4 v0x127c38140_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.31, 4;
    %load/vec4 v0x127c380b0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c380b0_0, 0, 10;
    %load/vec4 v0x127c38140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c38140_0, 0, 24;
    %load/vec4 v0x127c37d20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c38140_0, 4, 1;
    %load/vec4 v0x127c37f90_0;
    %store/vec4 v0x127c37d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c37f90_0, 0, 1;
    %jmp T_18.32;
T_18.31 ;
    %load/vec4 v0x127c37d20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.35, 9;
    %load/vec4 v0x127c37f90_0;
    %load/vec4 v0x127c38020_0;
    %or;
    %load/vec4 v0x127c38140_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_18.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.33, 8;
    %load/vec4 v0x127c38140_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c38140_0, 0, 24;
    %load/vec4 v0x127c38140_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_18.36, 4;
    %load/vec4 v0x127c380b0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c380b0_0, 0, 10;
T_18.36 ;
T_18.33 ;
T_18.32 ;
T_18.30 ;
    %load/vec4 v0x127c38140_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c37ed0_0, 4, 23;
    %load/vec4 v0x127c380b0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c37ed0_0, 4, 8;
    %load/vec4 v0x127c381e0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c37ed0_0, 4, 1;
    %load/vec4 v0x127c380b0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.40, 4;
    %load/vec4 v0x127c38140_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c37ed0_0, 4, 8;
T_18.38 ;
    %load/vec4 v0x127c380b0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c37ed0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c37ed0_0, 4, 8;
    %load/vec4 v0x127c381e0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c37ed0_0, 4, 1;
T_18.41 ;
T_18.19 ;
T_18.16 ;
T_18.11 ;
T_18.6 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x127c344b0;
T_19 ;
Ewait_6 .event/or E_0x127c34680, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x127c364b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_19.2, 8;
    %load/vec4 v0x127c36a00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.2;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c36f90_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x127c362c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.5, 9;
    %load/vec4 v0x127c36840_0;
    %and;
T_19.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.3, 8;
    %load/vec4 v0x127c36540_0;
    %load/vec4 v0x127c36aa0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_19.6, 8;
    %load/vec4 v0x127c36540_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_19.7, 8;
T_19.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_19.7, 8;
 ; End of false expr.
    %blend;
T_19.7;
    %store/vec4 v0x127c36f90_0, 0, 32;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x127c362c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x127c36540_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c36f90_0, 0, 32;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0x127c36840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0x127c36aa0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c36f90_0, 0, 32;
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v0x127c365e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.14, 9;
    %load/vec4 v0x127c36b40_0;
    %and;
T_19.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v0x127c36540_0;
    %load/vec4 v0x127c36aa0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c36f90_0, 0, 32;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v0x127c365e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.15, 8;
    %load/vec4 v0x127c36680_0;
    %store/vec4 v0x127c36f90_0, 0, 32;
    %jmp T_19.16;
T_19.15 ;
    %load/vec4 v0x127c36b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.17, 8;
    %load/vec4 v0x127c36160_0;
    %store/vec4 v0x127c36f90_0, 0, 32;
    %jmp T_19.18;
T_19.17 ;
    %load/vec4 v0x127c36220_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_19.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c36350_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_19.20, 8;
T_19.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c36350_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_19.20, 8;
 ; End of false expr.
    %blend;
T_19.20;
    %store/vec4 v0x127c363e0_0, 0, 24;
    %load/vec4 v0x127c367b0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_19.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c368d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_19.22, 8;
T_19.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c368d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_19.22, 8;
 ; End of false expr.
    %blend;
T_19.22;
    %store/vec4 v0x127c36960_0, 0, 24;
    %load/vec4 v0x127c367b0_0;
    %load/vec4 v0x127c36220_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.23, 5;
    %load/vec4 v0x127c36220_0;
    %store/vec4 v0x127c36e40_0, 0, 8;
    %load/vec4 v0x127c36220_0;
    %load/vec4 v0x127c367b0_0;
    %sub;
    %store/vec4 v0x127c36be0_0, 0, 8;
    %load/vec4 v0x127c36960_0;
    %ix/getv 4, v0x127c36be0_0;
    %shiftr 4;
    %store/vec4 v0x127c36960_0, 0, 24;
    %jmp T_19.24;
T_19.23 ;
    %load/vec4 v0x127c367b0_0;
    %store/vec4 v0x127c36e40_0, 0, 8;
    %load/vec4 v0x127c367b0_0;
    %load/vec4 v0x127c36220_0;
    %sub;
    %store/vec4 v0x127c36be0_0, 0, 8;
    %load/vec4 v0x127c363e0_0;
    %ix/getv 4, v0x127c36be0_0;
    %shiftr 4;
    %store/vec4 v0x127c363e0_0, 0, 24;
T_19.24 ;
    %load/vec4 v0x127c36540_0;
    %load/vec4 v0x127c36aa0_0;
    %cmp/e;
    %jmp/0xz  T_19.25, 4;
    %load/vec4 v0x127c363e0_0;
    %pad/u 25;
    %load/vec4 v0x127c36960_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c37190_0, 0, 25;
    %load/vec4 v0x127c36540_0;
    %store/vec4 v0x127c370f0_0, 0, 1;
    %jmp T_19.26;
T_19.25 ;
    %load/vec4 v0x127c36960_0;
    %load/vec4 v0x127c363e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.27, 5;
    %load/vec4 v0x127c363e0_0;
    %pad/u 25;
    %load/vec4 v0x127c36960_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c37190_0, 0, 25;
    %load/vec4 v0x127c36540_0;
    %store/vec4 v0x127c370f0_0, 0, 1;
    %jmp T_19.28;
T_19.27 ;
    %load/vec4 v0x127c36960_0;
    %pad/u 25;
    %load/vec4 v0x127c363e0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c37190_0, 0, 25;
    %load/vec4 v0x127c36aa0_0;
    %store/vec4 v0x127c370f0_0, 0, 1;
T_19.28 ;
T_19.26 ;
    %load/vec4 v0x127c36e40_0;
    %store/vec4 v0x127c37040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c36ef0_0, 0, 1;
    %load/vec4 v0x127c37190_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.29, 8;
    %load/vec4 v0x127c37190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c37190_0, 0, 25;
    %load/vec4 v0x127c37040_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c37040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c36ef0_0, 0, 1;
    %jmp T_19.30;
T_19.29 ;
    %load/vec4 v0x127c37190_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c36ef0_0, 0, 1;
T_19.31 ;
T_19.30 ;
    %load/vec4 v0x127c36ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c36d90_0, 0, 32;
T_19.35 ;
    %load/vec4 v0x127c36d90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_19.36, 5;
    %load/vec4 v0x127c37190_0;
    %load/vec4 v0x127c36d90_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.39, 9;
    %load/vec4 v0x127c36ef0_0;
    %nor/r;
    %and;
T_19.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.37, 8;
    %load/vec4 v0x127c37190_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c36d90_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c37190_0, 0, 25;
    %load/vec4 v0x127c37040_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c36d90_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c37040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c36ef0_0, 0, 1;
T_19.37 ;
    %load/vec4 v0x127c36d90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c36d90_0, 0, 32;
    %jmp T_19.35;
T_19.36 ;
T_19.33 ;
    %load/vec4 v0x127c37190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c36f90_0, 0, 32;
    %jmp T_19.41;
T_19.40 ;
    %load/vec4 v0x127c37040_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.42, 5;
    %load/vec4 v0x127c370f0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c36f90_0, 0, 32;
    %jmp T_19.43;
T_19.42 ;
    %load/vec4 v0x127c37040_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_19.44, 4;
    %load/vec4 v0x127c370f0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c36f90_0, 0, 32;
    %jmp T_19.45;
T_19.44 ;
    %load/vec4 v0x127c370f0_0;
    %load/vec4 v0x127c37040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c37190_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c36f90_0, 0, 32;
T_19.45 ;
T_19.43 ;
T_19.41 ;
T_19.18 ;
T_19.16 ;
T_19.13 ;
T_19.11 ;
T_19.9 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x127c33bd0;
T_20 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c38d40_0;
    %flag_set/vec4 8;
    %jmp/1 T_20.2, 8;
    %load/vec4 v0x127c38590_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_20.2;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c38730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c388a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c38ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c38b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c38a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c38dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c38f90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x127c38ad0_0;
    %assign/vec4 v0x127c38b60_0, 0;
    %load/vec4 v0x127c389b0_0;
    %assign/vec4 v0x127c38a40_0, 0;
    %load/vec4 v0x127c38500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.3, 8;
    %load/vec4 v0x127c38bf0_0;
    %assign/vec4 v0x127c38f90_0, 0;
    %load/vec4 v0x127c38bf0_0;
    %assign/vec4 v0x127c38ca0_0, 0;
    %jmp T_20.4;
T_20.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c38ca0_0, 0;
T_20.4 ;
    %load/vec4 v0x127c389b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %load/vec4 v0x127c38500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %load/vec4 v0x127c38bf0_0;
    %assign/vec4 v0x127c38dd0_0, 0;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v0x127c38f90_0;
    %assign/vec4 v0x127c38dd0_0, 0;
T_20.8 ;
T_20.5 ;
    %load/vec4 v0x127c38ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %load/vec4 v0x127c38660_0;
    %assign/vec4 v0x127c38730_0, 0;
    %load/vec4 v0x127c38370_0;
    %assign/vec4 v0x127c388a0_0, 0;
    %jmp T_20.10;
T_20.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c38b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c388a0_0, 0;
T_20.10 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x127c3c7c0;
T_21 ;
    %wait E_0x127c3cc40;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c3cc90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c3ce00_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c3cf60_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c3d100_0, 0, 24;
    %load/vec4 v0x127c3cc90_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c3cd60_0, 0, 10;
    %load/vec4 v0x127c3cf60_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c3d050_0, 0, 10;
    %load/vec4 v0x127c3cc90_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c3cec0_0, 0, 1;
    %load/vec4 v0x127c3cf60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c3d1b0_0, 0, 1;
    %load/vec4 v0x127c3cd60_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.3, 4;
    %load/vec4 v0x127c3ce00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.3;
    %flag_set/vec4 8;
    %jmp/1 T_21.2, 8;
    %load/vec4 v0x127c3d050_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.4, 4;
    %load/vec4 v0x127c3d100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.2;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c3d400_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x127c3cd60_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_21.5, 4;
    %load/vec4 v0x127c3d050_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.9, 4;
    %load/vec4 v0x127c3d100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c3d400_0, 0, 32;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v0x127c3cec0_0;
    %load/vec4 v0x127c3d1b0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c3d400_0, 0, 32;
T_21.8 ;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v0x127c3d050_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_21.10, 4;
    %load/vec4 v0x127c3cd60_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.14, 4;
    %load/vec4 v0x127c3ce00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c3d400_0, 0, 32;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v0x127c3cec0_0;
    %load/vec4 v0x127c3d1b0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c3d400_0, 0, 32;
T_21.13 ;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0x127c3cd60_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.17, 4;
    %load/vec4 v0x127c3ce00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.15, 8;
    %load/vec4 v0x127c3cec0_0;
    %load/vec4 v0x127c3d1b0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c3d400_0, 0, 32;
    %jmp T_21.16;
T_21.15 ;
    %load/vec4 v0x127c3d050_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.20, 4;
    %load/vec4 v0x127c3d100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %load/vec4 v0x127c3cec0_0;
    %load/vec4 v0x127c3d1b0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c3d400_0, 0, 32;
    %jmp T_21.19;
T_21.18 ;
    %load/vec4 v0x127c3cd60_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_21.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c3cd60_0, 0, 10;
    %jmp T_21.22;
T_21.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c3ce00_0, 4, 1;
T_21.22 ;
    %load/vec4 v0x127c3d050_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_21.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c3d050_0, 0, 10;
    %jmp T_21.24;
T_21.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c3d100_0, 4, 1;
T_21.24 ;
    %load/vec4 v0x127c3ce00_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.25, 8;
    %load/vec4 v0x127c3ce00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c3ce00_0, 0, 24;
    %load/vec4 v0x127c3cd60_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c3cd60_0, 0, 10;
T_21.25 ;
    %load/vec4 v0x127c3d100_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.27, 8;
    %load/vec4 v0x127c3d100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c3d100_0, 0, 24;
    %load/vec4 v0x127c3d050_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c3d050_0, 0, 10;
T_21.27 ;
    %load/vec4 v0x127c3cec0_0;
    %load/vec4 v0x127c3d1b0_0;
    %xor;
    %store/vec4 v0x127c3d710_0, 0, 1;
    %load/vec4 v0x127c3cd60_0;
    %load/vec4 v0x127c3d050_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c3d5e0_0, 0, 10;
    %load/vec4 v0x127c3ce00_0;
    %pad/u 50;
    %load/vec4 v0x127c3d100_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c3d360_0, 0, 50;
    %load/vec4 v0x127c3d360_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c3d670_0, 0, 24;
    %load/vec4 v0x127c3d360_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c3d250_0, 0, 1;
    %load/vec4 v0x127c3d360_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c3d4c0_0, 0, 1;
    %load/vec4 v0x127c3d360_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c3d550_0, 0, 1;
    %load/vec4 v0x127c3d5e0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_21.29, 5;
    %load/vec4 v0x127c3d5e0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c3d5e0_0;
    %sub;
    %add;
    %store/vec4 v0x127c3d5e0_0, 0, 10;
    %load/vec4 v0x127c3d670_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c3d5e0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c3d670_0, 0, 24;
    %load/vec4 v0x127c3d670_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c3d250_0, 0, 1;
    %load/vec4 v0x127c3d250_0;
    %store/vec4 v0x127c3d4c0_0, 0, 1;
    %load/vec4 v0x127c3d550_0;
    %load/vec4 v0x127c3d4c0_0;
    %or;
    %store/vec4 v0x127c3d550_0, 0, 1;
    %jmp T_21.30;
T_21.29 ;
    %load/vec4 v0x127c3d670_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.31, 4;
    %load/vec4 v0x127c3d5e0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c3d5e0_0, 0, 10;
    %load/vec4 v0x127c3d670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c3d670_0, 0, 24;
    %load/vec4 v0x127c3d250_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c3d670_0, 4, 1;
    %load/vec4 v0x127c3d4c0_0;
    %store/vec4 v0x127c3d250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c3d4c0_0, 0, 1;
    %jmp T_21.32;
T_21.31 ;
    %load/vec4 v0x127c3d250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.35, 9;
    %load/vec4 v0x127c3d4c0_0;
    %load/vec4 v0x127c3d550_0;
    %or;
    %load/vec4 v0x127c3d670_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_21.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.33, 8;
    %load/vec4 v0x127c3d670_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c3d670_0, 0, 24;
    %load/vec4 v0x127c3d670_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_21.36, 4;
    %load/vec4 v0x127c3d5e0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c3d5e0_0, 0, 10;
T_21.36 ;
T_21.33 ;
T_21.32 ;
T_21.30 ;
    %load/vec4 v0x127c3d670_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c3d400_0, 4, 23;
    %load/vec4 v0x127c3d5e0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c3d400_0, 4, 8;
    %load/vec4 v0x127c3d710_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c3d400_0, 4, 1;
    %load/vec4 v0x127c3d5e0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.40, 4;
    %load/vec4 v0x127c3d670_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c3d400_0, 4, 8;
T_21.38 ;
    %load/vec4 v0x127c3d5e0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c3d400_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c3d400_0, 4, 8;
    %load/vec4 v0x127c3d710_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c3d400_0, 4, 1;
T_21.41 ;
T_21.19 ;
T_21.16 ;
T_21.11 ;
T_21.6 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x127c399e0;
T_22 ;
Ewait_7 .event/or E_0x127c39bb0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x127c3b9e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_22.2, 8;
    %load/vec4 v0x127c3bf30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_22.2;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c3c4c0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x127c3b7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.5, 9;
    %load/vec4 v0x127c3bd70_0;
    %and;
T_22.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.3, 8;
    %load/vec4 v0x127c3ba70_0;
    %load/vec4 v0x127c3bfd0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_22.6, 8;
    %load/vec4 v0x127c3ba70_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_22.7, 8;
T_22.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_22.7, 8;
 ; End of false expr.
    %blend;
T_22.7;
    %store/vec4 v0x127c3c4c0_0, 0, 32;
    %jmp T_22.4;
T_22.3 ;
    %load/vec4 v0x127c3b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x127c3ba70_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c3c4c0_0, 0, 32;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x127c3bd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %load/vec4 v0x127c3bfd0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c3c4c0_0, 0, 32;
    %jmp T_22.11;
T_22.10 ;
    %load/vec4 v0x127c3bb10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.14, 9;
    %load/vec4 v0x127c3c070_0;
    %and;
T_22.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %load/vec4 v0x127c3ba70_0;
    %load/vec4 v0x127c3bfd0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c3c4c0_0, 0, 32;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0x127c3bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.15, 8;
    %load/vec4 v0x127c3bbb0_0;
    %store/vec4 v0x127c3c4c0_0, 0, 32;
    %jmp T_22.16;
T_22.15 ;
    %load/vec4 v0x127c3c070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.17, 8;
    %load/vec4 v0x127c3b690_0;
    %store/vec4 v0x127c3c4c0_0, 0, 32;
    %jmp T_22.18;
T_22.17 ;
    %load/vec4 v0x127c3b750_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_22.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c3b880_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_22.20, 8;
T_22.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c3b880_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_22.20, 8;
 ; End of false expr.
    %blend;
T_22.20;
    %store/vec4 v0x127c3b910_0, 0, 24;
    %load/vec4 v0x127c3bce0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_22.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c3be00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_22.22, 8;
T_22.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c3be00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_22.22, 8;
 ; End of false expr.
    %blend;
T_22.22;
    %store/vec4 v0x127c3be90_0, 0, 24;
    %load/vec4 v0x127c3bce0_0;
    %load/vec4 v0x127c3b750_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.23, 5;
    %load/vec4 v0x127c3b750_0;
    %store/vec4 v0x127c3c370_0, 0, 8;
    %load/vec4 v0x127c3b750_0;
    %load/vec4 v0x127c3bce0_0;
    %sub;
    %store/vec4 v0x127c3c110_0, 0, 8;
    %load/vec4 v0x127c3be90_0;
    %ix/getv 4, v0x127c3c110_0;
    %shiftr 4;
    %store/vec4 v0x127c3be90_0, 0, 24;
    %jmp T_22.24;
T_22.23 ;
    %load/vec4 v0x127c3bce0_0;
    %store/vec4 v0x127c3c370_0, 0, 8;
    %load/vec4 v0x127c3bce0_0;
    %load/vec4 v0x127c3b750_0;
    %sub;
    %store/vec4 v0x127c3c110_0, 0, 8;
    %load/vec4 v0x127c3b910_0;
    %ix/getv 4, v0x127c3c110_0;
    %shiftr 4;
    %store/vec4 v0x127c3b910_0, 0, 24;
T_22.24 ;
    %load/vec4 v0x127c3ba70_0;
    %load/vec4 v0x127c3bfd0_0;
    %cmp/e;
    %jmp/0xz  T_22.25, 4;
    %load/vec4 v0x127c3b910_0;
    %pad/u 25;
    %load/vec4 v0x127c3be90_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c3c6c0_0, 0, 25;
    %load/vec4 v0x127c3ba70_0;
    %store/vec4 v0x127c3c620_0, 0, 1;
    %jmp T_22.26;
T_22.25 ;
    %load/vec4 v0x127c3be90_0;
    %load/vec4 v0x127c3b910_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.27, 5;
    %load/vec4 v0x127c3b910_0;
    %pad/u 25;
    %load/vec4 v0x127c3be90_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c3c6c0_0, 0, 25;
    %load/vec4 v0x127c3ba70_0;
    %store/vec4 v0x127c3c620_0, 0, 1;
    %jmp T_22.28;
T_22.27 ;
    %load/vec4 v0x127c3be90_0;
    %pad/u 25;
    %load/vec4 v0x127c3b910_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c3c6c0_0, 0, 25;
    %load/vec4 v0x127c3bfd0_0;
    %store/vec4 v0x127c3c620_0, 0, 1;
T_22.28 ;
T_22.26 ;
    %load/vec4 v0x127c3c370_0;
    %store/vec4 v0x127c3c570_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c3c420_0, 0, 1;
    %load/vec4 v0x127c3c6c0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.29, 8;
    %load/vec4 v0x127c3c6c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c3c6c0_0, 0, 25;
    %load/vec4 v0x127c3c570_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c3c570_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c3c420_0, 0, 1;
    %jmp T_22.30;
T_22.29 ;
    %load/vec4 v0x127c3c6c0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c3c420_0, 0, 1;
T_22.31 ;
T_22.30 ;
    %load/vec4 v0x127c3c420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c3c2c0_0, 0, 32;
T_22.35 ;
    %load/vec4 v0x127c3c2c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_22.36, 5;
    %load/vec4 v0x127c3c6c0_0;
    %load/vec4 v0x127c3c2c0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.39, 9;
    %load/vec4 v0x127c3c420_0;
    %nor/r;
    %and;
T_22.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.37, 8;
    %load/vec4 v0x127c3c6c0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c3c2c0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c3c6c0_0, 0, 25;
    %load/vec4 v0x127c3c570_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c3c2c0_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c3c570_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c3c420_0, 0, 1;
T_22.37 ;
    %load/vec4 v0x127c3c2c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c3c2c0_0, 0, 32;
    %jmp T_22.35;
T_22.36 ;
T_22.33 ;
    %load/vec4 v0x127c3c6c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c3c4c0_0, 0, 32;
    %jmp T_22.41;
T_22.40 ;
    %load/vec4 v0x127c3c570_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_22.42, 5;
    %load/vec4 v0x127c3c620_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c3c4c0_0, 0, 32;
    %jmp T_22.43;
T_22.42 ;
    %load/vec4 v0x127c3c570_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_22.44, 4;
    %load/vec4 v0x127c3c620_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c3c4c0_0, 0, 32;
    %jmp T_22.45;
T_22.44 ;
    %load/vec4 v0x127c3c620_0;
    %load/vec4 v0x127c3c570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c3c6c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c3c4c0_0, 0, 32;
T_22.45 ;
T_22.43 ;
T_22.41 ;
T_22.18 ;
T_22.16 ;
T_22.13 ;
T_22.11 ;
T_22.9 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x127c39100;
T_23 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c3e260_0;
    %flag_set/vec4 8;
    %jmp/1 T_23.2, 8;
    %load/vec4 v0x127c3dac0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.2;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c3dc60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c3ddd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c3e1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c3e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c3df70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c3e2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c3e4b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x127c3e000_0;
    %assign/vec4 v0x127c3e090_0, 0;
    %load/vec4 v0x127c3dee0_0;
    %assign/vec4 v0x127c3df70_0, 0;
    %load/vec4 v0x127c3da30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.3, 8;
    %load/vec4 v0x127c3e120_0;
    %assign/vec4 v0x127c3e4b0_0, 0;
    %load/vec4 v0x127c3e120_0;
    %assign/vec4 v0x127c3e1d0_0, 0;
    %jmp T_23.4;
T_23.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c3e1d0_0, 0;
T_23.4 ;
    %load/vec4 v0x127c3dee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %load/vec4 v0x127c3da30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %load/vec4 v0x127c3e120_0;
    %assign/vec4 v0x127c3e2f0_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0x127c3e4b0_0;
    %assign/vec4 v0x127c3e2f0_0, 0;
T_23.8 ;
T_23.5 ;
    %load/vec4 v0x127c3e000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.9, 8;
    %load/vec4 v0x127c3db90_0;
    %assign/vec4 v0x127c3dc60_0, 0;
    %load/vec4 v0x127c3d8a0_0;
    %assign/vec4 v0x127c3ddd0_0, 0;
    %jmp T_23.10;
T_23.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c3e090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c3ddd0_0, 0;
T_23.10 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x127c41d20;
T_24 ;
    %wait E_0x127c421a0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c421f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c42360_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c424c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c42660_0, 0, 24;
    %load/vec4 v0x127c421f0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c422b0_0, 0, 10;
    %load/vec4 v0x127c424c0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c425b0_0, 0, 10;
    %load/vec4 v0x127c421f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c42420_0, 0, 1;
    %load/vec4 v0x127c424c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c42710_0, 0, 1;
    %load/vec4 v0x127c422b0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.3, 4;
    %load/vec4 v0x127c42360_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.3;
    %flag_set/vec4 8;
    %jmp/1 T_24.2, 8;
    %load/vec4 v0x127c425b0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.4, 4;
    %load/vec4 v0x127c42660_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.2;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c42960_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x127c422b0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_24.5, 4;
    %load/vec4 v0x127c425b0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.9, 4;
    %load/vec4 v0x127c42660_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c42960_0, 0, 32;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v0x127c42420_0;
    %load/vec4 v0x127c42710_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c42960_0, 0, 32;
T_24.8 ;
    %jmp T_24.6;
T_24.5 ;
    %load/vec4 v0x127c425b0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_24.10, 4;
    %load/vec4 v0x127c422b0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.14, 4;
    %load/vec4 v0x127c42360_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c42960_0, 0, 32;
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v0x127c42420_0;
    %load/vec4 v0x127c42710_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c42960_0, 0, 32;
T_24.13 ;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v0x127c422b0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.17, 4;
    %load/vec4 v0x127c42360_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.15, 8;
    %load/vec4 v0x127c42420_0;
    %load/vec4 v0x127c42710_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c42960_0, 0, 32;
    %jmp T_24.16;
T_24.15 ;
    %load/vec4 v0x127c425b0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.20, 4;
    %load/vec4 v0x127c42660_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v0x127c42420_0;
    %load/vec4 v0x127c42710_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c42960_0, 0, 32;
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v0x127c422b0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_24.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c422b0_0, 0, 10;
    %jmp T_24.22;
T_24.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c42360_0, 4, 1;
T_24.22 ;
    %load/vec4 v0x127c425b0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_24.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c425b0_0, 0, 10;
    %jmp T_24.24;
T_24.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c42660_0, 4, 1;
T_24.24 ;
    %load/vec4 v0x127c42360_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.25, 8;
    %load/vec4 v0x127c42360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c42360_0, 0, 24;
    %load/vec4 v0x127c422b0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c422b0_0, 0, 10;
T_24.25 ;
    %load/vec4 v0x127c42660_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.27, 8;
    %load/vec4 v0x127c42660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c42660_0, 0, 24;
    %load/vec4 v0x127c425b0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c425b0_0, 0, 10;
T_24.27 ;
    %load/vec4 v0x127c42420_0;
    %load/vec4 v0x127c42710_0;
    %xor;
    %store/vec4 v0x127c42c70_0, 0, 1;
    %load/vec4 v0x127c422b0_0;
    %load/vec4 v0x127c425b0_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c42b40_0, 0, 10;
    %load/vec4 v0x127c42360_0;
    %pad/u 50;
    %load/vec4 v0x127c42660_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c428c0_0, 0, 50;
    %load/vec4 v0x127c428c0_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c42bd0_0, 0, 24;
    %load/vec4 v0x127c428c0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c427b0_0, 0, 1;
    %load/vec4 v0x127c428c0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c42a20_0, 0, 1;
    %load/vec4 v0x127c428c0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c42ab0_0, 0, 1;
    %load/vec4 v0x127c42b40_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_24.29, 5;
    %load/vec4 v0x127c42b40_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c42b40_0;
    %sub;
    %add;
    %store/vec4 v0x127c42b40_0, 0, 10;
    %load/vec4 v0x127c42bd0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c42b40_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c42bd0_0, 0, 24;
    %load/vec4 v0x127c42bd0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c427b0_0, 0, 1;
    %load/vec4 v0x127c427b0_0;
    %store/vec4 v0x127c42a20_0, 0, 1;
    %load/vec4 v0x127c42ab0_0;
    %load/vec4 v0x127c42a20_0;
    %or;
    %store/vec4 v0x127c42ab0_0, 0, 1;
    %jmp T_24.30;
T_24.29 ;
    %load/vec4 v0x127c42bd0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.31, 4;
    %load/vec4 v0x127c42b40_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c42b40_0, 0, 10;
    %load/vec4 v0x127c42bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c42bd0_0, 0, 24;
    %load/vec4 v0x127c427b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c42bd0_0, 4, 1;
    %load/vec4 v0x127c42a20_0;
    %store/vec4 v0x127c427b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c42a20_0, 0, 1;
    %jmp T_24.32;
T_24.31 ;
    %load/vec4 v0x127c427b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.35, 9;
    %load/vec4 v0x127c42a20_0;
    %load/vec4 v0x127c42ab0_0;
    %or;
    %load/vec4 v0x127c42bd0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_24.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.33, 8;
    %load/vec4 v0x127c42bd0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c42bd0_0, 0, 24;
    %load/vec4 v0x127c42bd0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_24.36, 4;
    %load/vec4 v0x127c42b40_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c42b40_0, 0, 10;
T_24.36 ;
T_24.33 ;
T_24.32 ;
T_24.30 ;
    %load/vec4 v0x127c42bd0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c42960_0, 4, 23;
    %load/vec4 v0x127c42b40_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c42960_0, 4, 8;
    %load/vec4 v0x127c42c70_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c42960_0, 4, 1;
    %load/vec4 v0x127c42b40_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.40, 4;
    %load/vec4 v0x127c42bd0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c42960_0, 4, 8;
T_24.38 ;
    %load/vec4 v0x127c42b40_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c42960_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c42960_0, 4, 8;
    %load/vec4 v0x127c42c70_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c42960_0, 4, 1;
T_24.41 ;
T_24.19 ;
T_24.16 ;
T_24.11 ;
T_24.6 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x127c3ef40;
T_25 ;
Ewait_8 .event/or E_0x127c3f110, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x127c40f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_25.2, 8;
    %load/vec4 v0x127c41490_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_25.2;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c41a20_0, 0, 32;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x127c40d50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.5, 9;
    %load/vec4 v0x127c412d0_0;
    %and;
T_25.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.3, 8;
    %load/vec4 v0x127c40fd0_0;
    %load/vec4 v0x127c41530_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_25.6, 8;
    %load/vec4 v0x127c40fd0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_25.7, 8;
T_25.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_25.7, 8;
 ; End of false expr.
    %blend;
T_25.7;
    %store/vec4 v0x127c41a20_0, 0, 32;
    %jmp T_25.4;
T_25.3 ;
    %load/vec4 v0x127c40d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %load/vec4 v0x127c40fd0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c41a20_0, 0, 32;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v0x127c412d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %load/vec4 v0x127c41530_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c41a20_0, 0, 32;
    %jmp T_25.11;
T_25.10 ;
    %load/vec4 v0x127c41070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.14, 9;
    %load/vec4 v0x127c415d0_0;
    %and;
T_25.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %load/vec4 v0x127c40fd0_0;
    %load/vec4 v0x127c41530_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c41a20_0, 0, 32;
    %jmp T_25.13;
T_25.12 ;
    %load/vec4 v0x127c41070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.15, 8;
    %load/vec4 v0x127c41110_0;
    %store/vec4 v0x127c41a20_0, 0, 32;
    %jmp T_25.16;
T_25.15 ;
    %load/vec4 v0x127c415d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.17, 8;
    %load/vec4 v0x127c40bf0_0;
    %store/vec4 v0x127c41a20_0, 0, 32;
    %jmp T_25.18;
T_25.17 ;
    %load/vec4 v0x127c40cb0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_25.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c40de0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_25.20, 8;
T_25.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c40de0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_25.20, 8;
 ; End of false expr.
    %blend;
T_25.20;
    %store/vec4 v0x127c40e70_0, 0, 24;
    %load/vec4 v0x127c41240_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_25.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c41360_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_25.22, 8;
T_25.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c41360_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_25.22, 8;
 ; End of false expr.
    %blend;
T_25.22;
    %store/vec4 v0x127c413f0_0, 0, 24;
    %load/vec4 v0x127c41240_0;
    %load/vec4 v0x127c40cb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.23, 5;
    %load/vec4 v0x127c40cb0_0;
    %store/vec4 v0x127c418d0_0, 0, 8;
    %load/vec4 v0x127c40cb0_0;
    %load/vec4 v0x127c41240_0;
    %sub;
    %store/vec4 v0x127c41670_0, 0, 8;
    %load/vec4 v0x127c413f0_0;
    %ix/getv 4, v0x127c41670_0;
    %shiftr 4;
    %store/vec4 v0x127c413f0_0, 0, 24;
    %jmp T_25.24;
T_25.23 ;
    %load/vec4 v0x127c41240_0;
    %store/vec4 v0x127c418d0_0, 0, 8;
    %load/vec4 v0x127c41240_0;
    %load/vec4 v0x127c40cb0_0;
    %sub;
    %store/vec4 v0x127c41670_0, 0, 8;
    %load/vec4 v0x127c40e70_0;
    %ix/getv 4, v0x127c41670_0;
    %shiftr 4;
    %store/vec4 v0x127c40e70_0, 0, 24;
T_25.24 ;
    %load/vec4 v0x127c40fd0_0;
    %load/vec4 v0x127c41530_0;
    %cmp/e;
    %jmp/0xz  T_25.25, 4;
    %load/vec4 v0x127c40e70_0;
    %pad/u 25;
    %load/vec4 v0x127c413f0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c41c20_0, 0, 25;
    %load/vec4 v0x127c40fd0_0;
    %store/vec4 v0x127c41b80_0, 0, 1;
    %jmp T_25.26;
T_25.25 ;
    %load/vec4 v0x127c413f0_0;
    %load/vec4 v0x127c40e70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.27, 5;
    %load/vec4 v0x127c40e70_0;
    %pad/u 25;
    %load/vec4 v0x127c413f0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c41c20_0, 0, 25;
    %load/vec4 v0x127c40fd0_0;
    %store/vec4 v0x127c41b80_0, 0, 1;
    %jmp T_25.28;
T_25.27 ;
    %load/vec4 v0x127c413f0_0;
    %pad/u 25;
    %load/vec4 v0x127c40e70_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c41c20_0, 0, 25;
    %load/vec4 v0x127c41530_0;
    %store/vec4 v0x127c41b80_0, 0, 1;
T_25.28 ;
T_25.26 ;
    %load/vec4 v0x127c418d0_0;
    %store/vec4 v0x127c41ad0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c41980_0, 0, 1;
    %load/vec4 v0x127c41c20_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.29, 8;
    %load/vec4 v0x127c41c20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c41c20_0, 0, 25;
    %load/vec4 v0x127c41ad0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c41ad0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c41980_0, 0, 1;
    %jmp T_25.30;
T_25.29 ;
    %load/vec4 v0x127c41c20_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c41980_0, 0, 1;
T_25.31 ;
T_25.30 ;
    %load/vec4 v0x127c41980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c41820_0, 0, 32;
T_25.35 ;
    %load/vec4 v0x127c41820_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_25.36, 5;
    %load/vec4 v0x127c41c20_0;
    %load/vec4 v0x127c41820_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.39, 9;
    %load/vec4 v0x127c41980_0;
    %nor/r;
    %and;
T_25.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.37, 8;
    %load/vec4 v0x127c41c20_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c41820_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c41c20_0, 0, 25;
    %load/vec4 v0x127c41ad0_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c41820_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c41ad0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c41980_0, 0, 1;
T_25.37 ;
    %load/vec4 v0x127c41820_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c41820_0, 0, 32;
    %jmp T_25.35;
T_25.36 ;
T_25.33 ;
    %load/vec4 v0x127c41c20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c41a20_0, 0, 32;
    %jmp T_25.41;
T_25.40 ;
    %load/vec4 v0x127c41ad0_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.42, 5;
    %load/vec4 v0x127c41b80_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c41a20_0, 0, 32;
    %jmp T_25.43;
T_25.42 ;
    %load/vec4 v0x127c41ad0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_25.44, 4;
    %load/vec4 v0x127c41b80_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c41a20_0, 0, 32;
    %jmp T_25.45;
T_25.44 ;
    %load/vec4 v0x127c41b80_0;
    %load/vec4 v0x127c41ad0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c41c20_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c41a20_0, 0, 32;
T_25.45 ;
T_25.43 ;
T_25.41 ;
T_25.18 ;
T_25.16 ;
T_25.13 ;
T_25.11 ;
T_25.9 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x127c3e620;
T_26 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c43840_0;
    %flag_set/vec4 8;
    %jmp/1 T_26.2, 8;
    %load/vec4 v0x127c430f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.2;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c43250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c433b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c437b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c43670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c43550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c439d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c43b60_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x127c435e0_0;
    %assign/vec4 v0x127c43670_0, 0;
    %load/vec4 v0x127c434c0_0;
    %assign/vec4 v0x127c43550_0, 0;
    %load/vec4 v0x127c43020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.3, 8;
    %load/vec4 v0x127c43700_0;
    %assign/vec4 v0x127c43b60_0, 0;
    %load/vec4 v0x127c43700_0;
    %assign/vec4 v0x127c437b0_0, 0;
    %jmp T_26.4;
T_26.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c437b0_0, 0;
T_26.4 ;
    %load/vec4 v0x127c434c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.5, 8;
    %load/vec4 v0x127c43020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %load/vec4 v0x127c43700_0;
    %assign/vec4 v0x127c439d0_0, 0;
    %jmp T_26.8;
T_26.7 ;
    %load/vec4 v0x127c43b60_0;
    %assign/vec4 v0x127c439d0_0, 0;
T_26.8 ;
T_26.5 ;
    %load/vec4 v0x127c435e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.9, 8;
    %load/vec4 v0x127c431c0_0;
    %assign/vec4 v0x127c43250_0, 0;
    %load/vec4 v0x127c42f00_0;
    %assign/vec4 v0x127c433b0_0, 0;
    %jmp T_26.10;
T_26.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c43670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c433b0_0, 0;
T_26.10 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x127c47340;
T_27 ;
    %wait E_0x127c477c0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c47810_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c47980_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c47ae0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c47c80_0, 0, 24;
    %load/vec4 v0x127c47810_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c478e0_0, 0, 10;
    %load/vec4 v0x127c47ae0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c47bd0_0, 0, 10;
    %load/vec4 v0x127c47810_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c47a40_0, 0, 1;
    %load/vec4 v0x127c47ae0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c47d30_0, 0, 1;
    %load/vec4 v0x127c478e0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.3, 4;
    %load/vec4 v0x127c47980_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.3;
    %flag_set/vec4 8;
    %jmp/1 T_27.2, 8;
    %load/vec4 v0x127c47bd0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.4, 4;
    %load/vec4 v0x127c47c80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_27.2;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c47f80_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x127c478e0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_27.5, 4;
    %load/vec4 v0x127c47bd0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.9, 4;
    %load/vec4 v0x127c47c80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c47f80_0, 0, 32;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0x127c47a40_0;
    %load/vec4 v0x127c47d30_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c47f80_0, 0, 32;
T_27.8 ;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v0x127c47bd0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_27.10, 4;
    %load/vec4 v0x127c478e0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.14, 4;
    %load/vec4 v0x127c47980_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c47f80_0, 0, 32;
    %jmp T_27.13;
T_27.12 ;
    %load/vec4 v0x127c47a40_0;
    %load/vec4 v0x127c47d30_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c47f80_0, 0, 32;
T_27.13 ;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x127c478e0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.17, 4;
    %load/vec4 v0x127c47980_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.15, 8;
    %load/vec4 v0x127c47a40_0;
    %load/vec4 v0x127c47d30_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c47f80_0, 0, 32;
    %jmp T_27.16;
T_27.15 ;
    %load/vec4 v0x127c47bd0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.20, 4;
    %load/vec4 v0x127c47c80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.18, 8;
    %load/vec4 v0x127c47a40_0;
    %load/vec4 v0x127c47d30_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c47f80_0, 0, 32;
    %jmp T_27.19;
T_27.18 ;
    %load/vec4 v0x127c478e0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_27.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c478e0_0, 0, 10;
    %jmp T_27.22;
T_27.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c47980_0, 4, 1;
T_27.22 ;
    %load/vec4 v0x127c47bd0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_27.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c47bd0_0, 0, 10;
    %jmp T_27.24;
T_27.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c47c80_0, 4, 1;
T_27.24 ;
    %load/vec4 v0x127c47980_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.25, 8;
    %load/vec4 v0x127c47980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c47980_0, 0, 24;
    %load/vec4 v0x127c478e0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c478e0_0, 0, 10;
T_27.25 ;
    %load/vec4 v0x127c47c80_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.27, 8;
    %load/vec4 v0x127c47c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c47c80_0, 0, 24;
    %load/vec4 v0x127c47bd0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c47bd0_0, 0, 10;
T_27.27 ;
    %load/vec4 v0x127c47a40_0;
    %load/vec4 v0x127c47d30_0;
    %xor;
    %store/vec4 v0x127c48290_0, 0, 1;
    %load/vec4 v0x127c478e0_0;
    %load/vec4 v0x127c47bd0_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c48160_0, 0, 10;
    %load/vec4 v0x127c47980_0;
    %pad/u 50;
    %load/vec4 v0x127c47c80_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c47ee0_0, 0, 50;
    %load/vec4 v0x127c47ee0_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c481f0_0, 0, 24;
    %load/vec4 v0x127c47ee0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c47dd0_0, 0, 1;
    %load/vec4 v0x127c47ee0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c48040_0, 0, 1;
    %load/vec4 v0x127c47ee0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c480d0_0, 0, 1;
    %load/vec4 v0x127c48160_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_27.29, 5;
    %load/vec4 v0x127c48160_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c48160_0;
    %sub;
    %add;
    %store/vec4 v0x127c48160_0, 0, 10;
    %load/vec4 v0x127c481f0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c48160_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c481f0_0, 0, 24;
    %load/vec4 v0x127c481f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c47dd0_0, 0, 1;
    %load/vec4 v0x127c47dd0_0;
    %store/vec4 v0x127c48040_0, 0, 1;
    %load/vec4 v0x127c480d0_0;
    %load/vec4 v0x127c48040_0;
    %or;
    %store/vec4 v0x127c480d0_0, 0, 1;
    %jmp T_27.30;
T_27.29 ;
    %load/vec4 v0x127c481f0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.31, 4;
    %load/vec4 v0x127c48160_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c48160_0, 0, 10;
    %load/vec4 v0x127c481f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c481f0_0, 0, 24;
    %load/vec4 v0x127c47dd0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c481f0_0, 4, 1;
    %load/vec4 v0x127c48040_0;
    %store/vec4 v0x127c47dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c48040_0, 0, 1;
    %jmp T_27.32;
T_27.31 ;
    %load/vec4 v0x127c47dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.35, 9;
    %load/vec4 v0x127c48040_0;
    %load/vec4 v0x127c480d0_0;
    %or;
    %load/vec4 v0x127c481f0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_27.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.33, 8;
    %load/vec4 v0x127c481f0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c481f0_0, 0, 24;
    %load/vec4 v0x127c481f0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_27.36, 4;
    %load/vec4 v0x127c48160_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c48160_0, 0, 10;
T_27.36 ;
T_27.33 ;
T_27.32 ;
T_27.30 ;
    %load/vec4 v0x127c481f0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c47f80_0, 4, 23;
    %load/vec4 v0x127c48160_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c47f80_0, 4, 8;
    %load/vec4 v0x127c48290_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c47f80_0, 4, 1;
    %load/vec4 v0x127c48160_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.40, 4;
    %load/vec4 v0x127c481f0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c47f80_0, 4, 8;
T_27.38 ;
    %load/vec4 v0x127c48160_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c47f80_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c47f80_0, 4, 8;
    %load/vec4 v0x127c48290_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c47f80_0, 4, 1;
T_27.41 ;
T_27.19 ;
T_27.16 ;
T_27.11 ;
T_27.6 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x127c44560;
T_28 ;
Ewait_9 .event/or E_0x127c44730, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x127c46560_0;
    %flag_set/vec4 8;
    %jmp/1 T_28.2, 8;
    %load/vec4 v0x127c46ab0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_28.2;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c47040_0, 0, 32;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x127c46370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.5, 9;
    %load/vec4 v0x127c468f0_0;
    %and;
T_28.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.3, 8;
    %load/vec4 v0x127c465f0_0;
    %load/vec4 v0x127c46b50_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_28.6, 8;
    %load/vec4 v0x127c465f0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_28.7, 8;
T_28.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_28.7, 8;
 ; End of false expr.
    %blend;
T_28.7;
    %store/vec4 v0x127c47040_0, 0, 32;
    %jmp T_28.4;
T_28.3 ;
    %load/vec4 v0x127c46370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %load/vec4 v0x127c465f0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c47040_0, 0, 32;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x127c468f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %load/vec4 v0x127c46b50_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c47040_0, 0, 32;
    %jmp T_28.11;
T_28.10 ;
    %load/vec4 v0x127c46690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.14, 9;
    %load/vec4 v0x127c46bf0_0;
    %and;
T_28.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.12, 8;
    %load/vec4 v0x127c465f0_0;
    %load/vec4 v0x127c46b50_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c47040_0, 0, 32;
    %jmp T_28.13;
T_28.12 ;
    %load/vec4 v0x127c46690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.15, 8;
    %load/vec4 v0x127c46730_0;
    %store/vec4 v0x127c47040_0, 0, 32;
    %jmp T_28.16;
T_28.15 ;
    %load/vec4 v0x127c46bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.17, 8;
    %load/vec4 v0x127c46210_0;
    %store/vec4 v0x127c47040_0, 0, 32;
    %jmp T_28.18;
T_28.17 ;
    %load/vec4 v0x127c462d0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_28.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c46400_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.20, 8;
T_28.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c46400_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_28.20, 8;
 ; End of false expr.
    %blend;
T_28.20;
    %store/vec4 v0x127c46490_0, 0, 24;
    %load/vec4 v0x127c46860_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_28.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c46980_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.22, 8;
T_28.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c46980_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_28.22, 8;
 ; End of false expr.
    %blend;
T_28.22;
    %store/vec4 v0x127c46a10_0, 0, 24;
    %load/vec4 v0x127c46860_0;
    %load/vec4 v0x127c462d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.23, 5;
    %load/vec4 v0x127c462d0_0;
    %store/vec4 v0x127c46ef0_0, 0, 8;
    %load/vec4 v0x127c462d0_0;
    %load/vec4 v0x127c46860_0;
    %sub;
    %store/vec4 v0x127c46c90_0, 0, 8;
    %load/vec4 v0x127c46a10_0;
    %ix/getv 4, v0x127c46c90_0;
    %shiftr 4;
    %store/vec4 v0x127c46a10_0, 0, 24;
    %jmp T_28.24;
T_28.23 ;
    %load/vec4 v0x127c46860_0;
    %store/vec4 v0x127c46ef0_0, 0, 8;
    %load/vec4 v0x127c46860_0;
    %load/vec4 v0x127c462d0_0;
    %sub;
    %store/vec4 v0x127c46c90_0, 0, 8;
    %load/vec4 v0x127c46490_0;
    %ix/getv 4, v0x127c46c90_0;
    %shiftr 4;
    %store/vec4 v0x127c46490_0, 0, 24;
T_28.24 ;
    %load/vec4 v0x127c465f0_0;
    %load/vec4 v0x127c46b50_0;
    %cmp/e;
    %jmp/0xz  T_28.25, 4;
    %load/vec4 v0x127c46490_0;
    %pad/u 25;
    %load/vec4 v0x127c46a10_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c47240_0, 0, 25;
    %load/vec4 v0x127c465f0_0;
    %store/vec4 v0x127c471a0_0, 0, 1;
    %jmp T_28.26;
T_28.25 ;
    %load/vec4 v0x127c46a10_0;
    %load/vec4 v0x127c46490_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.27, 5;
    %load/vec4 v0x127c46490_0;
    %pad/u 25;
    %load/vec4 v0x127c46a10_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c47240_0, 0, 25;
    %load/vec4 v0x127c465f0_0;
    %store/vec4 v0x127c471a0_0, 0, 1;
    %jmp T_28.28;
T_28.27 ;
    %load/vec4 v0x127c46a10_0;
    %pad/u 25;
    %load/vec4 v0x127c46490_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c47240_0, 0, 25;
    %load/vec4 v0x127c46b50_0;
    %store/vec4 v0x127c471a0_0, 0, 1;
T_28.28 ;
T_28.26 ;
    %load/vec4 v0x127c46ef0_0;
    %store/vec4 v0x127c470f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c46fa0_0, 0, 1;
    %load/vec4 v0x127c47240_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.29, 8;
    %load/vec4 v0x127c47240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c47240_0, 0, 25;
    %load/vec4 v0x127c470f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c470f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c46fa0_0, 0, 1;
    %jmp T_28.30;
T_28.29 ;
    %load/vec4 v0x127c47240_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c46fa0_0, 0, 1;
T_28.31 ;
T_28.30 ;
    %load/vec4 v0x127c46fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c46e40_0, 0, 32;
T_28.35 ;
    %load/vec4 v0x127c46e40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_28.36, 5;
    %load/vec4 v0x127c47240_0;
    %load/vec4 v0x127c46e40_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.39, 9;
    %load/vec4 v0x127c46fa0_0;
    %nor/r;
    %and;
T_28.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.37, 8;
    %load/vec4 v0x127c47240_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c46e40_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c47240_0, 0, 25;
    %load/vec4 v0x127c470f0_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c46e40_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c470f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c46fa0_0, 0, 1;
T_28.37 ;
    %load/vec4 v0x127c46e40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c46e40_0, 0, 32;
    %jmp T_28.35;
T_28.36 ;
T_28.33 ;
    %load/vec4 v0x127c47240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c47040_0, 0, 32;
    %jmp T_28.41;
T_28.40 ;
    %load/vec4 v0x127c470f0_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_28.42, 5;
    %load/vec4 v0x127c471a0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c47040_0, 0, 32;
    %jmp T_28.43;
T_28.42 ;
    %load/vec4 v0x127c470f0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_28.44, 4;
    %load/vec4 v0x127c471a0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c47040_0, 0, 32;
    %jmp T_28.45;
T_28.44 ;
    %load/vec4 v0x127c471a0_0;
    %load/vec4 v0x127c470f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c47240_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c47040_0, 0, 32;
T_28.45 ;
T_28.43 ;
T_28.41 ;
T_28.18 ;
T_28.16 ;
T_28.13 ;
T_28.11 ;
T_28.9 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x127c43c80;
T_29 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c48df0_0;
    %flag_set/vec4 8;
    %jmp/1 T_29.2, 8;
    %load/vec4 v0x127c48680_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_29.2;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c48820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c48980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c48d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c48c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c48b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c48e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c49040_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x127c48bb0_0;
    %assign/vec4 v0x127c48c40_0, 0;
    %load/vec4 v0x127c48a90_0;
    %assign/vec4 v0x127c48b20_0, 0;
    %load/vec4 v0x127c485b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.3, 8;
    %load/vec4 v0x127c48cd0_0;
    %assign/vec4 v0x127c49040_0, 0;
    %load/vec4 v0x127c48cd0_0;
    %assign/vec4 v0x127c48d60_0, 0;
    %jmp T_29.4;
T_29.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c48d60_0, 0;
T_29.4 ;
    %load/vec4 v0x127c48a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %load/vec4 v0x127c485b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.7, 8;
    %load/vec4 v0x127c48cd0_0;
    %assign/vec4 v0x127c48e80_0, 0;
    %jmp T_29.8;
T_29.7 ;
    %load/vec4 v0x127c49040_0;
    %assign/vec4 v0x127c48e80_0, 0;
T_29.8 ;
T_29.5 ;
    %load/vec4 v0x127c48bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.9, 8;
    %load/vec4 v0x127c48750_0;
    %assign/vec4 v0x127c48820_0, 0;
    %load/vec4 v0x127c48420_0;
    %assign/vec4 v0x127c48980_0, 0;
    %jmp T_29.10;
T_29.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c48c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c48980_0, 0;
T_29.10 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x127c4c870;
T_30 ;
    %wait E_0x127c4ccf0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c4cd40_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c4ceb0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c4d010_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c4d1b0_0, 0, 24;
    %load/vec4 v0x127c4cd40_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c4ce10_0, 0, 10;
    %load/vec4 v0x127c4d010_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c4d100_0, 0, 10;
    %load/vec4 v0x127c4cd40_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c4cf70_0, 0, 1;
    %load/vec4 v0x127c4d010_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c4d260_0, 0, 1;
    %load/vec4 v0x127c4ce10_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.3, 4;
    %load/vec4 v0x127c4ceb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_30.3;
    %flag_set/vec4 8;
    %jmp/1 T_30.2, 8;
    %load/vec4 v0x127c4d100_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.4, 4;
    %load/vec4 v0x127c4d1b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_30.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_30.2;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c4d4b0_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x127c4ce10_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_30.5, 4;
    %load/vec4 v0x127c4d100_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.9, 4;
    %load/vec4 v0x127c4d1b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c4d4b0_0, 0, 32;
    %jmp T_30.8;
T_30.7 ;
    %load/vec4 v0x127c4cf70_0;
    %load/vec4 v0x127c4d260_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c4d4b0_0, 0, 32;
T_30.8 ;
    %jmp T_30.6;
T_30.5 ;
    %load/vec4 v0x127c4d100_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_30.10, 4;
    %load/vec4 v0x127c4ce10_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.14, 4;
    %load/vec4 v0x127c4ceb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c4d4b0_0, 0, 32;
    %jmp T_30.13;
T_30.12 ;
    %load/vec4 v0x127c4cf70_0;
    %load/vec4 v0x127c4d260_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c4d4b0_0, 0, 32;
T_30.13 ;
    %jmp T_30.11;
T_30.10 ;
    %load/vec4 v0x127c4ce10_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.17, 4;
    %load/vec4 v0x127c4ceb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.15, 8;
    %load/vec4 v0x127c4cf70_0;
    %load/vec4 v0x127c4d260_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c4d4b0_0, 0, 32;
    %jmp T_30.16;
T_30.15 ;
    %load/vec4 v0x127c4d100_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.20, 4;
    %load/vec4 v0x127c4d1b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.18, 8;
    %load/vec4 v0x127c4cf70_0;
    %load/vec4 v0x127c4d260_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c4d4b0_0, 0, 32;
    %jmp T_30.19;
T_30.18 ;
    %load/vec4 v0x127c4ce10_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_30.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c4ce10_0, 0, 10;
    %jmp T_30.22;
T_30.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c4ceb0_0, 4, 1;
T_30.22 ;
    %load/vec4 v0x127c4d100_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_30.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c4d100_0, 0, 10;
    %jmp T_30.24;
T_30.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c4d1b0_0, 4, 1;
T_30.24 ;
    %load/vec4 v0x127c4ceb0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.25, 8;
    %load/vec4 v0x127c4ceb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c4ceb0_0, 0, 24;
    %load/vec4 v0x127c4ce10_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c4ce10_0, 0, 10;
T_30.25 ;
    %load/vec4 v0x127c4d1b0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.27, 8;
    %load/vec4 v0x127c4d1b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c4d1b0_0, 0, 24;
    %load/vec4 v0x127c4d100_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c4d100_0, 0, 10;
T_30.27 ;
    %load/vec4 v0x127c4cf70_0;
    %load/vec4 v0x127c4d260_0;
    %xor;
    %store/vec4 v0x127c4d7c0_0, 0, 1;
    %load/vec4 v0x127c4ce10_0;
    %load/vec4 v0x127c4d100_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c4d690_0, 0, 10;
    %load/vec4 v0x127c4ceb0_0;
    %pad/u 50;
    %load/vec4 v0x127c4d1b0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c4d410_0, 0, 50;
    %load/vec4 v0x127c4d410_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c4d720_0, 0, 24;
    %load/vec4 v0x127c4d410_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c4d300_0, 0, 1;
    %load/vec4 v0x127c4d410_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c4d570_0, 0, 1;
    %load/vec4 v0x127c4d410_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c4d600_0, 0, 1;
    %load/vec4 v0x127c4d690_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_30.29, 5;
    %load/vec4 v0x127c4d690_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c4d690_0;
    %sub;
    %add;
    %store/vec4 v0x127c4d690_0, 0, 10;
    %load/vec4 v0x127c4d720_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c4d690_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c4d720_0, 0, 24;
    %load/vec4 v0x127c4d720_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c4d300_0, 0, 1;
    %load/vec4 v0x127c4d300_0;
    %store/vec4 v0x127c4d570_0, 0, 1;
    %load/vec4 v0x127c4d600_0;
    %load/vec4 v0x127c4d570_0;
    %or;
    %store/vec4 v0x127c4d600_0, 0, 1;
    %jmp T_30.30;
T_30.29 ;
    %load/vec4 v0x127c4d720_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.31, 4;
    %load/vec4 v0x127c4d690_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c4d690_0, 0, 10;
    %load/vec4 v0x127c4d720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c4d720_0, 0, 24;
    %load/vec4 v0x127c4d300_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c4d720_0, 4, 1;
    %load/vec4 v0x127c4d570_0;
    %store/vec4 v0x127c4d300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c4d570_0, 0, 1;
    %jmp T_30.32;
T_30.31 ;
    %load/vec4 v0x127c4d300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.35, 9;
    %load/vec4 v0x127c4d570_0;
    %load/vec4 v0x127c4d600_0;
    %or;
    %load/vec4 v0x127c4d720_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_30.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.33, 8;
    %load/vec4 v0x127c4d720_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c4d720_0, 0, 24;
    %load/vec4 v0x127c4d720_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_30.36, 4;
    %load/vec4 v0x127c4d690_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c4d690_0, 0, 10;
T_30.36 ;
T_30.33 ;
T_30.32 ;
T_30.30 ;
    %load/vec4 v0x127c4d720_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c4d4b0_0, 4, 23;
    %load/vec4 v0x127c4d690_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c4d4b0_0, 4, 8;
    %load/vec4 v0x127c4d7c0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c4d4b0_0, 4, 1;
    %load/vec4 v0x127c4d690_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.40, 4;
    %load/vec4 v0x127c4d720_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c4d4b0_0, 4, 8;
T_30.38 ;
    %load/vec4 v0x127c4d690_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c4d4b0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c4d4b0_0, 4, 8;
    %load/vec4 v0x127c4d7c0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c4d4b0_0, 4, 1;
T_30.41 ;
T_30.19 ;
T_30.16 ;
T_30.11 ;
T_30.6 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x127c49a90;
T_31 ;
Ewait_10 .event/or E_0x127c49c60, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x127c4ba90_0;
    %flag_set/vec4 8;
    %jmp/1 T_31.2, 8;
    %load/vec4 v0x127c4bfe0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_31.2;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c4c570_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x127c4b8a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.5, 9;
    %load/vec4 v0x127c4be20_0;
    %and;
T_31.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.3, 8;
    %load/vec4 v0x127c4bb20_0;
    %load/vec4 v0x127c4c080_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_31.6, 8;
    %load/vec4 v0x127c4bb20_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_31.7, 8;
T_31.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_31.7, 8;
 ; End of false expr.
    %blend;
T_31.7;
    %store/vec4 v0x127c4c570_0, 0, 32;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0x127c4b8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %load/vec4 v0x127c4bb20_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c4c570_0, 0, 32;
    %jmp T_31.9;
T_31.8 ;
    %load/vec4 v0x127c4be20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %load/vec4 v0x127c4c080_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c4c570_0, 0, 32;
    %jmp T_31.11;
T_31.10 ;
    %load/vec4 v0x127c4bbc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.14, 9;
    %load/vec4 v0x127c4c120_0;
    %and;
T_31.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x127c4bb20_0;
    %load/vec4 v0x127c4c080_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c4c570_0, 0, 32;
    %jmp T_31.13;
T_31.12 ;
    %load/vec4 v0x127c4bbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.15, 8;
    %load/vec4 v0x127c4bc60_0;
    %store/vec4 v0x127c4c570_0, 0, 32;
    %jmp T_31.16;
T_31.15 ;
    %load/vec4 v0x127c4c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.17, 8;
    %load/vec4 v0x127c4b740_0;
    %store/vec4 v0x127c4c570_0, 0, 32;
    %jmp T_31.18;
T_31.17 ;
    %load/vec4 v0x127c4b800_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c4b930_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.20, 8;
T_31.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c4b930_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.20, 8;
 ; End of false expr.
    %blend;
T_31.20;
    %store/vec4 v0x127c4b9c0_0, 0, 24;
    %load/vec4 v0x127c4bd90_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c4beb0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.22, 8;
T_31.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c4beb0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.22, 8;
 ; End of false expr.
    %blend;
T_31.22;
    %store/vec4 v0x127c4bf40_0, 0, 24;
    %load/vec4 v0x127c4bd90_0;
    %load/vec4 v0x127c4b800_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.23, 5;
    %load/vec4 v0x127c4b800_0;
    %store/vec4 v0x127c4c420_0, 0, 8;
    %load/vec4 v0x127c4b800_0;
    %load/vec4 v0x127c4bd90_0;
    %sub;
    %store/vec4 v0x127c4c1c0_0, 0, 8;
    %load/vec4 v0x127c4bf40_0;
    %ix/getv 4, v0x127c4c1c0_0;
    %shiftr 4;
    %store/vec4 v0x127c4bf40_0, 0, 24;
    %jmp T_31.24;
T_31.23 ;
    %load/vec4 v0x127c4bd90_0;
    %store/vec4 v0x127c4c420_0, 0, 8;
    %load/vec4 v0x127c4bd90_0;
    %load/vec4 v0x127c4b800_0;
    %sub;
    %store/vec4 v0x127c4c1c0_0, 0, 8;
    %load/vec4 v0x127c4b9c0_0;
    %ix/getv 4, v0x127c4c1c0_0;
    %shiftr 4;
    %store/vec4 v0x127c4b9c0_0, 0, 24;
T_31.24 ;
    %load/vec4 v0x127c4bb20_0;
    %load/vec4 v0x127c4c080_0;
    %cmp/e;
    %jmp/0xz  T_31.25, 4;
    %load/vec4 v0x127c4b9c0_0;
    %pad/u 25;
    %load/vec4 v0x127c4bf40_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c4c770_0, 0, 25;
    %load/vec4 v0x127c4bb20_0;
    %store/vec4 v0x127c4c6d0_0, 0, 1;
    %jmp T_31.26;
T_31.25 ;
    %load/vec4 v0x127c4bf40_0;
    %load/vec4 v0x127c4b9c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.27, 5;
    %load/vec4 v0x127c4b9c0_0;
    %pad/u 25;
    %load/vec4 v0x127c4bf40_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c4c770_0, 0, 25;
    %load/vec4 v0x127c4bb20_0;
    %store/vec4 v0x127c4c6d0_0, 0, 1;
    %jmp T_31.28;
T_31.27 ;
    %load/vec4 v0x127c4bf40_0;
    %pad/u 25;
    %load/vec4 v0x127c4b9c0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c4c770_0, 0, 25;
    %load/vec4 v0x127c4c080_0;
    %store/vec4 v0x127c4c6d0_0, 0, 1;
T_31.28 ;
T_31.26 ;
    %load/vec4 v0x127c4c420_0;
    %store/vec4 v0x127c4c620_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c4c4d0_0, 0, 1;
    %load/vec4 v0x127c4c770_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.29, 8;
    %load/vec4 v0x127c4c770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c4c770_0, 0, 25;
    %load/vec4 v0x127c4c620_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c4c620_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c4c4d0_0, 0, 1;
    %jmp T_31.30;
T_31.29 ;
    %load/vec4 v0x127c4c770_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c4c4d0_0, 0, 1;
T_31.31 ;
T_31.30 ;
    %load/vec4 v0x127c4c4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c4c370_0, 0, 32;
T_31.35 ;
    %load/vec4 v0x127c4c370_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_31.36, 5;
    %load/vec4 v0x127c4c770_0;
    %load/vec4 v0x127c4c370_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.39, 9;
    %load/vec4 v0x127c4c4d0_0;
    %nor/r;
    %and;
T_31.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.37, 8;
    %load/vec4 v0x127c4c770_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c4c370_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c4c770_0, 0, 25;
    %load/vec4 v0x127c4c620_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c4c370_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c4c620_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c4c4d0_0, 0, 1;
T_31.37 ;
    %load/vec4 v0x127c4c370_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c4c370_0, 0, 32;
    %jmp T_31.35;
T_31.36 ;
T_31.33 ;
    %load/vec4 v0x127c4c770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c4c570_0, 0, 32;
    %jmp T_31.41;
T_31.40 ;
    %load/vec4 v0x127c4c620_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.42, 5;
    %load/vec4 v0x127c4c6d0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c4c570_0, 0, 32;
    %jmp T_31.43;
T_31.42 ;
    %load/vec4 v0x127c4c620_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_31.44, 4;
    %load/vec4 v0x127c4c6d0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c4c570_0, 0, 32;
    %jmp T_31.45;
T_31.44 ;
    %load/vec4 v0x127c4c6d0_0;
    %load/vec4 v0x127c4c620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c4c770_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c4c570_0, 0, 32;
T_31.45 ;
T_31.43 ;
T_31.41 ;
T_31.18 ;
T_31.16 ;
T_31.13 ;
T_31.11 ;
T_31.9 ;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x127c491b0;
T_32 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c4e320_0;
    %flag_set/vec4 8;
    %jmp/1 T_32.2, 8;
    %load/vec4 v0x127c4dbb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_32.2;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c4dd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c4deb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c4e290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c4e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c4e050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c4e3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c4e570_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x127c4e0e0_0;
    %assign/vec4 v0x127c4e170_0, 0;
    %load/vec4 v0x127c4dfc0_0;
    %assign/vec4 v0x127c4e050_0, 0;
    %load/vec4 v0x127c4dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.3, 8;
    %load/vec4 v0x127c4e200_0;
    %assign/vec4 v0x127c4e570_0, 0;
    %load/vec4 v0x127c4e200_0;
    %assign/vec4 v0x127c4e290_0, 0;
    %jmp T_32.4;
T_32.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c4e290_0, 0;
T_32.4 ;
    %load/vec4 v0x127c4dfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %load/vec4 v0x127c4dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.7, 8;
    %load/vec4 v0x127c4e200_0;
    %assign/vec4 v0x127c4e3b0_0, 0;
    %jmp T_32.8;
T_32.7 ;
    %load/vec4 v0x127c4e570_0;
    %assign/vec4 v0x127c4e3b0_0, 0;
T_32.8 ;
T_32.5 ;
    %load/vec4 v0x127c4e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.9, 8;
    %load/vec4 v0x127c4dc80_0;
    %assign/vec4 v0x127c4dd50_0, 0;
    %load/vec4 v0x127c4d950_0;
    %assign/vec4 v0x127c4deb0_0, 0;
    %jmp T_32.10;
T_32.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c4e170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c4deb0_0, 0;
T_32.10 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x127c51da0;
T_33 ;
    %wait E_0x127c52220;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c52270_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c523e0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c52540_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c526e0_0, 0, 24;
    %load/vec4 v0x127c52270_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c52340_0, 0, 10;
    %load/vec4 v0x127c52540_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c52630_0, 0, 10;
    %load/vec4 v0x127c52270_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c524a0_0, 0, 1;
    %load/vec4 v0x127c52540_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c52790_0, 0, 1;
    %load/vec4 v0x127c52340_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.3, 4;
    %load/vec4 v0x127c523e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_33.3;
    %flag_set/vec4 8;
    %jmp/1 T_33.2, 8;
    %load/vec4 v0x127c52630_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.4, 4;
    %load/vec4 v0x127c526e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_33.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_33.2;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c529e0_0, 0, 32;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x127c52340_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_33.5, 4;
    %load/vec4 v0x127c52630_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.9, 4;
    %load/vec4 v0x127c526e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c529e0_0, 0, 32;
    %jmp T_33.8;
T_33.7 ;
    %load/vec4 v0x127c524a0_0;
    %load/vec4 v0x127c52790_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c529e0_0, 0, 32;
T_33.8 ;
    %jmp T_33.6;
T_33.5 ;
    %load/vec4 v0x127c52630_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_33.10, 4;
    %load/vec4 v0x127c52340_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.14, 4;
    %load/vec4 v0x127c523e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c529e0_0, 0, 32;
    %jmp T_33.13;
T_33.12 ;
    %load/vec4 v0x127c524a0_0;
    %load/vec4 v0x127c52790_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c529e0_0, 0, 32;
T_33.13 ;
    %jmp T_33.11;
T_33.10 ;
    %load/vec4 v0x127c52340_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.17, 4;
    %load/vec4 v0x127c523e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.15, 8;
    %load/vec4 v0x127c524a0_0;
    %load/vec4 v0x127c52790_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c529e0_0, 0, 32;
    %jmp T_33.16;
T_33.15 ;
    %load/vec4 v0x127c52630_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.20, 4;
    %load/vec4 v0x127c526e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.18, 8;
    %load/vec4 v0x127c524a0_0;
    %load/vec4 v0x127c52790_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c529e0_0, 0, 32;
    %jmp T_33.19;
T_33.18 ;
    %load/vec4 v0x127c52340_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_33.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c52340_0, 0, 10;
    %jmp T_33.22;
T_33.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c523e0_0, 4, 1;
T_33.22 ;
    %load/vec4 v0x127c52630_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_33.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c52630_0, 0, 10;
    %jmp T_33.24;
T_33.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c526e0_0, 4, 1;
T_33.24 ;
    %load/vec4 v0x127c523e0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.25, 8;
    %load/vec4 v0x127c523e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c523e0_0, 0, 24;
    %load/vec4 v0x127c52340_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c52340_0, 0, 10;
T_33.25 ;
    %load/vec4 v0x127c526e0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.27, 8;
    %load/vec4 v0x127c526e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c526e0_0, 0, 24;
    %load/vec4 v0x127c52630_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c52630_0, 0, 10;
T_33.27 ;
    %load/vec4 v0x127c524a0_0;
    %load/vec4 v0x127c52790_0;
    %xor;
    %store/vec4 v0x127c52cf0_0, 0, 1;
    %load/vec4 v0x127c52340_0;
    %load/vec4 v0x127c52630_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c52bc0_0, 0, 10;
    %load/vec4 v0x127c523e0_0;
    %pad/u 50;
    %load/vec4 v0x127c526e0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c52940_0, 0, 50;
    %load/vec4 v0x127c52940_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c52c50_0, 0, 24;
    %load/vec4 v0x127c52940_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c52830_0, 0, 1;
    %load/vec4 v0x127c52940_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c52aa0_0, 0, 1;
    %load/vec4 v0x127c52940_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c52b30_0, 0, 1;
    %load/vec4 v0x127c52bc0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_33.29, 5;
    %load/vec4 v0x127c52bc0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c52bc0_0;
    %sub;
    %add;
    %store/vec4 v0x127c52bc0_0, 0, 10;
    %load/vec4 v0x127c52c50_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c52bc0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c52c50_0, 0, 24;
    %load/vec4 v0x127c52c50_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c52830_0, 0, 1;
    %load/vec4 v0x127c52830_0;
    %store/vec4 v0x127c52aa0_0, 0, 1;
    %load/vec4 v0x127c52b30_0;
    %load/vec4 v0x127c52aa0_0;
    %or;
    %store/vec4 v0x127c52b30_0, 0, 1;
    %jmp T_33.30;
T_33.29 ;
    %load/vec4 v0x127c52c50_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.31, 4;
    %load/vec4 v0x127c52bc0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c52bc0_0, 0, 10;
    %load/vec4 v0x127c52c50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c52c50_0, 0, 24;
    %load/vec4 v0x127c52830_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c52c50_0, 4, 1;
    %load/vec4 v0x127c52aa0_0;
    %store/vec4 v0x127c52830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c52aa0_0, 0, 1;
    %jmp T_33.32;
T_33.31 ;
    %load/vec4 v0x127c52830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.35, 9;
    %load/vec4 v0x127c52aa0_0;
    %load/vec4 v0x127c52b30_0;
    %or;
    %load/vec4 v0x127c52c50_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_33.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.33, 8;
    %load/vec4 v0x127c52c50_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c52c50_0, 0, 24;
    %load/vec4 v0x127c52c50_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_33.36, 4;
    %load/vec4 v0x127c52bc0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c52bc0_0, 0, 10;
T_33.36 ;
T_33.33 ;
T_33.32 ;
T_33.30 ;
    %load/vec4 v0x127c52c50_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c529e0_0, 4, 23;
    %load/vec4 v0x127c52bc0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c529e0_0, 4, 8;
    %load/vec4 v0x127c52cf0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c529e0_0, 4, 1;
    %load/vec4 v0x127c52bc0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.40, 4;
    %load/vec4 v0x127c52c50_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c529e0_0, 4, 8;
T_33.38 ;
    %load/vec4 v0x127c52bc0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_33.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c529e0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c529e0_0, 4, 8;
    %load/vec4 v0x127c52cf0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c529e0_0, 4, 1;
T_33.41 ;
T_33.19 ;
T_33.16 ;
T_33.11 ;
T_33.6 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x127c4efc0;
T_34 ;
Ewait_11 .event/or E_0x127c4f190, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x127c50fc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_34.2, 8;
    %load/vec4 v0x127c51510_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_34.2;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c51aa0_0, 0, 32;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x127c50dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.5, 9;
    %load/vec4 v0x127c51350_0;
    %and;
T_34.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.3, 8;
    %load/vec4 v0x127c51050_0;
    %load/vec4 v0x127c515b0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_34.6, 8;
    %load/vec4 v0x127c51050_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_34.7, 8;
T_34.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_34.7, 8;
 ; End of false expr.
    %blend;
T_34.7;
    %store/vec4 v0x127c51aa0_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0x127c50dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.8, 8;
    %load/vec4 v0x127c51050_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c51aa0_0, 0, 32;
    %jmp T_34.9;
T_34.8 ;
    %load/vec4 v0x127c51350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.10, 8;
    %load/vec4 v0x127c515b0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c51aa0_0, 0, 32;
    %jmp T_34.11;
T_34.10 ;
    %load/vec4 v0x127c510f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.14, 9;
    %load/vec4 v0x127c51650_0;
    %and;
T_34.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.12, 8;
    %load/vec4 v0x127c51050_0;
    %load/vec4 v0x127c515b0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c51aa0_0, 0, 32;
    %jmp T_34.13;
T_34.12 ;
    %load/vec4 v0x127c510f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.15, 8;
    %load/vec4 v0x127c51190_0;
    %store/vec4 v0x127c51aa0_0, 0, 32;
    %jmp T_34.16;
T_34.15 ;
    %load/vec4 v0x127c51650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.17, 8;
    %load/vec4 v0x127c50c70_0;
    %store/vec4 v0x127c51aa0_0, 0, 32;
    %jmp T_34.18;
T_34.17 ;
    %load/vec4 v0x127c50d30_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_34.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c50e60_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_34.20, 8;
T_34.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c50e60_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_34.20, 8;
 ; End of false expr.
    %blend;
T_34.20;
    %store/vec4 v0x127c50ef0_0, 0, 24;
    %load/vec4 v0x127c512c0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_34.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c513e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_34.22, 8;
T_34.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c513e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_34.22, 8;
 ; End of false expr.
    %blend;
T_34.22;
    %store/vec4 v0x127c51470_0, 0, 24;
    %load/vec4 v0x127c512c0_0;
    %load/vec4 v0x127c50d30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.23, 5;
    %load/vec4 v0x127c50d30_0;
    %store/vec4 v0x127c51950_0, 0, 8;
    %load/vec4 v0x127c50d30_0;
    %load/vec4 v0x127c512c0_0;
    %sub;
    %store/vec4 v0x127c516f0_0, 0, 8;
    %load/vec4 v0x127c51470_0;
    %ix/getv 4, v0x127c516f0_0;
    %shiftr 4;
    %store/vec4 v0x127c51470_0, 0, 24;
    %jmp T_34.24;
T_34.23 ;
    %load/vec4 v0x127c512c0_0;
    %store/vec4 v0x127c51950_0, 0, 8;
    %load/vec4 v0x127c512c0_0;
    %load/vec4 v0x127c50d30_0;
    %sub;
    %store/vec4 v0x127c516f0_0, 0, 8;
    %load/vec4 v0x127c50ef0_0;
    %ix/getv 4, v0x127c516f0_0;
    %shiftr 4;
    %store/vec4 v0x127c50ef0_0, 0, 24;
T_34.24 ;
    %load/vec4 v0x127c51050_0;
    %load/vec4 v0x127c515b0_0;
    %cmp/e;
    %jmp/0xz  T_34.25, 4;
    %load/vec4 v0x127c50ef0_0;
    %pad/u 25;
    %load/vec4 v0x127c51470_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c51ca0_0, 0, 25;
    %load/vec4 v0x127c51050_0;
    %store/vec4 v0x127c51c00_0, 0, 1;
    %jmp T_34.26;
T_34.25 ;
    %load/vec4 v0x127c51470_0;
    %load/vec4 v0x127c50ef0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.27, 5;
    %load/vec4 v0x127c50ef0_0;
    %pad/u 25;
    %load/vec4 v0x127c51470_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c51ca0_0, 0, 25;
    %load/vec4 v0x127c51050_0;
    %store/vec4 v0x127c51c00_0, 0, 1;
    %jmp T_34.28;
T_34.27 ;
    %load/vec4 v0x127c51470_0;
    %pad/u 25;
    %load/vec4 v0x127c50ef0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c51ca0_0, 0, 25;
    %load/vec4 v0x127c515b0_0;
    %store/vec4 v0x127c51c00_0, 0, 1;
T_34.28 ;
T_34.26 ;
    %load/vec4 v0x127c51950_0;
    %store/vec4 v0x127c51b50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c51a00_0, 0, 1;
    %load/vec4 v0x127c51ca0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.29, 8;
    %load/vec4 v0x127c51ca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c51ca0_0, 0, 25;
    %load/vec4 v0x127c51b50_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c51b50_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c51a00_0, 0, 1;
    %jmp T_34.30;
T_34.29 ;
    %load/vec4 v0x127c51ca0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c51a00_0, 0, 1;
T_34.31 ;
T_34.30 ;
    %load/vec4 v0x127c51a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c518a0_0, 0, 32;
T_34.35 ;
    %load/vec4 v0x127c518a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_34.36, 5;
    %load/vec4 v0x127c51ca0_0;
    %load/vec4 v0x127c518a0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.39, 9;
    %load/vec4 v0x127c51a00_0;
    %nor/r;
    %and;
T_34.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.37, 8;
    %load/vec4 v0x127c51ca0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c518a0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c51ca0_0, 0, 25;
    %load/vec4 v0x127c51b50_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c518a0_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c51b50_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c51a00_0, 0, 1;
T_34.37 ;
    %load/vec4 v0x127c518a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c518a0_0, 0, 32;
    %jmp T_34.35;
T_34.36 ;
T_34.33 ;
    %load/vec4 v0x127c51ca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c51aa0_0, 0, 32;
    %jmp T_34.41;
T_34.40 ;
    %load/vec4 v0x127c51b50_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_34.42, 5;
    %load/vec4 v0x127c51c00_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c51aa0_0, 0, 32;
    %jmp T_34.43;
T_34.42 ;
    %load/vec4 v0x127c51b50_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_34.44, 4;
    %load/vec4 v0x127c51c00_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c51aa0_0, 0, 32;
    %jmp T_34.45;
T_34.44 ;
    %load/vec4 v0x127c51c00_0;
    %load/vec4 v0x127c51b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c51ca0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c51aa0_0, 0, 32;
T_34.45 ;
T_34.43 ;
T_34.41 ;
T_34.18 ;
T_34.16 ;
T_34.13 ;
T_34.11 ;
T_34.9 ;
T_34.4 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x127c4e6e0;
T_35 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c53850_0;
    %flag_set/vec4 8;
    %jmp/1 T_35.2, 8;
    %load/vec4 v0x127c530e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.2;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c53280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c533e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c537c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c536a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c53580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c538e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c53aa0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x127c53610_0;
    %assign/vec4 v0x127c536a0_0, 0;
    %load/vec4 v0x127c534f0_0;
    %assign/vec4 v0x127c53580_0, 0;
    %load/vec4 v0x127c53010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.3, 8;
    %load/vec4 v0x127c53730_0;
    %assign/vec4 v0x127c53aa0_0, 0;
    %load/vec4 v0x127c53730_0;
    %assign/vec4 v0x127c537c0_0, 0;
    %jmp T_35.4;
T_35.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c537c0_0, 0;
T_35.4 ;
    %load/vec4 v0x127c534f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.5, 8;
    %load/vec4 v0x127c53010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.7, 8;
    %load/vec4 v0x127c53730_0;
    %assign/vec4 v0x127c538e0_0, 0;
    %jmp T_35.8;
T_35.7 ;
    %load/vec4 v0x127c53aa0_0;
    %assign/vec4 v0x127c538e0_0, 0;
T_35.8 ;
T_35.5 ;
    %load/vec4 v0x127c53610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.9, 8;
    %load/vec4 v0x127c531b0_0;
    %assign/vec4 v0x127c53280_0, 0;
    %load/vec4 v0x127c52e80_0;
    %assign/vec4 v0x127c533e0_0, 0;
    %jmp T_35.10;
T_35.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c536a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c533e0_0, 0;
T_35.10 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x127c572d0;
T_36 ;
    %wait E_0x127c57750;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c577a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c57910_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c57a70_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c57c10_0, 0, 24;
    %load/vec4 v0x127c577a0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c57860_0, 0, 10;
    %load/vec4 v0x127c57a70_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c57b60_0, 0, 10;
    %load/vec4 v0x127c577a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c579d0_0, 0, 1;
    %load/vec4 v0x127c57a70_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c57cc0_0, 0, 1;
    %load/vec4 v0x127c57860_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.3, 4;
    %load/vec4 v0x127c57910_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.3;
    %flag_set/vec4 8;
    %jmp/1 T_36.2, 8;
    %load/vec4 v0x127c57b60_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.4, 4;
    %load/vec4 v0x127c57c10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_36.2;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c57f10_0, 0, 32;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x127c57860_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_36.5, 4;
    %load/vec4 v0x127c57b60_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.9, 4;
    %load/vec4 v0x127c57c10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c57f10_0, 0, 32;
    %jmp T_36.8;
T_36.7 ;
    %load/vec4 v0x127c579d0_0;
    %load/vec4 v0x127c57cc0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c57f10_0, 0, 32;
T_36.8 ;
    %jmp T_36.6;
T_36.5 ;
    %load/vec4 v0x127c57b60_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_36.10, 4;
    %load/vec4 v0x127c57860_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.14, 4;
    %load/vec4 v0x127c57910_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c57f10_0, 0, 32;
    %jmp T_36.13;
T_36.12 ;
    %load/vec4 v0x127c579d0_0;
    %load/vec4 v0x127c57cc0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c57f10_0, 0, 32;
T_36.13 ;
    %jmp T_36.11;
T_36.10 ;
    %load/vec4 v0x127c57860_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.17, 4;
    %load/vec4 v0x127c57910_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.15, 8;
    %load/vec4 v0x127c579d0_0;
    %load/vec4 v0x127c57cc0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c57f10_0, 0, 32;
    %jmp T_36.16;
T_36.15 ;
    %load/vec4 v0x127c57b60_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.20, 4;
    %load/vec4 v0x127c57c10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.18, 8;
    %load/vec4 v0x127c579d0_0;
    %load/vec4 v0x127c57cc0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c57f10_0, 0, 32;
    %jmp T_36.19;
T_36.18 ;
    %load/vec4 v0x127c57860_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_36.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c57860_0, 0, 10;
    %jmp T_36.22;
T_36.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c57910_0, 4, 1;
T_36.22 ;
    %load/vec4 v0x127c57b60_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_36.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c57b60_0, 0, 10;
    %jmp T_36.24;
T_36.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c57c10_0, 4, 1;
T_36.24 ;
    %load/vec4 v0x127c57910_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.25, 8;
    %load/vec4 v0x127c57910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c57910_0, 0, 24;
    %load/vec4 v0x127c57860_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c57860_0, 0, 10;
T_36.25 ;
    %load/vec4 v0x127c57c10_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.27, 8;
    %load/vec4 v0x127c57c10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c57c10_0, 0, 24;
    %load/vec4 v0x127c57b60_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c57b60_0, 0, 10;
T_36.27 ;
    %load/vec4 v0x127c579d0_0;
    %load/vec4 v0x127c57cc0_0;
    %xor;
    %store/vec4 v0x127c58220_0, 0, 1;
    %load/vec4 v0x127c57860_0;
    %load/vec4 v0x127c57b60_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c580f0_0, 0, 10;
    %load/vec4 v0x127c57910_0;
    %pad/u 50;
    %load/vec4 v0x127c57c10_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c57e70_0, 0, 50;
    %load/vec4 v0x127c57e70_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c58180_0, 0, 24;
    %load/vec4 v0x127c57e70_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c57d60_0, 0, 1;
    %load/vec4 v0x127c57e70_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c57fd0_0, 0, 1;
    %load/vec4 v0x127c57e70_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c58060_0, 0, 1;
    %load/vec4 v0x127c580f0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_36.29, 5;
    %load/vec4 v0x127c580f0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c580f0_0;
    %sub;
    %add;
    %store/vec4 v0x127c580f0_0, 0, 10;
    %load/vec4 v0x127c58180_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c580f0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c58180_0, 0, 24;
    %load/vec4 v0x127c58180_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c57d60_0, 0, 1;
    %load/vec4 v0x127c57d60_0;
    %store/vec4 v0x127c57fd0_0, 0, 1;
    %load/vec4 v0x127c58060_0;
    %load/vec4 v0x127c57fd0_0;
    %or;
    %store/vec4 v0x127c58060_0, 0, 1;
    %jmp T_36.30;
T_36.29 ;
    %load/vec4 v0x127c58180_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.31, 4;
    %load/vec4 v0x127c580f0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c580f0_0, 0, 10;
    %load/vec4 v0x127c58180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c58180_0, 0, 24;
    %load/vec4 v0x127c57d60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c58180_0, 4, 1;
    %load/vec4 v0x127c57fd0_0;
    %store/vec4 v0x127c57d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c57fd0_0, 0, 1;
    %jmp T_36.32;
T_36.31 ;
    %load/vec4 v0x127c57d60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.35, 9;
    %load/vec4 v0x127c57fd0_0;
    %load/vec4 v0x127c58060_0;
    %or;
    %load/vec4 v0x127c58180_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_36.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.33, 8;
    %load/vec4 v0x127c58180_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c58180_0, 0, 24;
    %load/vec4 v0x127c58180_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_36.36, 4;
    %load/vec4 v0x127c580f0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c580f0_0, 0, 10;
T_36.36 ;
T_36.33 ;
T_36.32 ;
T_36.30 ;
    %load/vec4 v0x127c58180_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c57f10_0, 4, 23;
    %load/vec4 v0x127c580f0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c57f10_0, 4, 8;
    %load/vec4 v0x127c58220_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c57f10_0, 4, 1;
    %load/vec4 v0x127c580f0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.40, 4;
    %load/vec4 v0x127c58180_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c57f10_0, 4, 8;
T_36.38 ;
    %load/vec4 v0x127c580f0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_36.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c57f10_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c57f10_0, 4, 8;
    %load/vec4 v0x127c58220_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c57f10_0, 4, 1;
T_36.41 ;
T_36.19 ;
T_36.16 ;
T_36.11 ;
T_36.6 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x127c544f0;
T_37 ;
Ewait_12 .event/or E_0x127c546c0, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x127c564f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_37.2, 8;
    %load/vec4 v0x127c56a40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_37.2;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c56fd0_0, 0, 32;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x127c56300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.5, 9;
    %load/vec4 v0x127c56880_0;
    %and;
T_37.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.3, 8;
    %load/vec4 v0x127c56580_0;
    %load/vec4 v0x127c56ae0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_37.6, 8;
    %load/vec4 v0x127c56580_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_37.7, 8;
T_37.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_37.7, 8;
 ; End of false expr.
    %blend;
T_37.7;
    %store/vec4 v0x127c56fd0_0, 0, 32;
    %jmp T_37.4;
T_37.3 ;
    %load/vec4 v0x127c56300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %load/vec4 v0x127c56580_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c56fd0_0, 0, 32;
    %jmp T_37.9;
T_37.8 ;
    %load/vec4 v0x127c56880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.10, 8;
    %load/vec4 v0x127c56ae0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c56fd0_0, 0, 32;
    %jmp T_37.11;
T_37.10 ;
    %load/vec4 v0x127c56620_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.14, 9;
    %load/vec4 v0x127c56b80_0;
    %and;
T_37.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.12, 8;
    %load/vec4 v0x127c56580_0;
    %load/vec4 v0x127c56ae0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c56fd0_0, 0, 32;
    %jmp T_37.13;
T_37.12 ;
    %load/vec4 v0x127c56620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.15, 8;
    %load/vec4 v0x127c566c0_0;
    %store/vec4 v0x127c56fd0_0, 0, 32;
    %jmp T_37.16;
T_37.15 ;
    %load/vec4 v0x127c56b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.17, 8;
    %load/vec4 v0x127c561a0_0;
    %store/vec4 v0x127c56fd0_0, 0, 32;
    %jmp T_37.18;
T_37.17 ;
    %load/vec4 v0x127c56260_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_37.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c56390_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_37.20, 8;
T_37.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c56390_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_37.20, 8;
 ; End of false expr.
    %blend;
T_37.20;
    %store/vec4 v0x127c56420_0, 0, 24;
    %load/vec4 v0x127c567f0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_37.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c56910_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_37.22, 8;
T_37.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c56910_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_37.22, 8;
 ; End of false expr.
    %blend;
T_37.22;
    %store/vec4 v0x127c569a0_0, 0, 24;
    %load/vec4 v0x127c567f0_0;
    %load/vec4 v0x127c56260_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.23, 5;
    %load/vec4 v0x127c56260_0;
    %store/vec4 v0x127c56e80_0, 0, 8;
    %load/vec4 v0x127c56260_0;
    %load/vec4 v0x127c567f0_0;
    %sub;
    %store/vec4 v0x127c56c20_0, 0, 8;
    %load/vec4 v0x127c569a0_0;
    %ix/getv 4, v0x127c56c20_0;
    %shiftr 4;
    %store/vec4 v0x127c569a0_0, 0, 24;
    %jmp T_37.24;
T_37.23 ;
    %load/vec4 v0x127c567f0_0;
    %store/vec4 v0x127c56e80_0, 0, 8;
    %load/vec4 v0x127c567f0_0;
    %load/vec4 v0x127c56260_0;
    %sub;
    %store/vec4 v0x127c56c20_0, 0, 8;
    %load/vec4 v0x127c56420_0;
    %ix/getv 4, v0x127c56c20_0;
    %shiftr 4;
    %store/vec4 v0x127c56420_0, 0, 24;
T_37.24 ;
    %load/vec4 v0x127c56580_0;
    %load/vec4 v0x127c56ae0_0;
    %cmp/e;
    %jmp/0xz  T_37.25, 4;
    %load/vec4 v0x127c56420_0;
    %pad/u 25;
    %load/vec4 v0x127c569a0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c571d0_0, 0, 25;
    %load/vec4 v0x127c56580_0;
    %store/vec4 v0x127c57130_0, 0, 1;
    %jmp T_37.26;
T_37.25 ;
    %load/vec4 v0x127c569a0_0;
    %load/vec4 v0x127c56420_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.27, 5;
    %load/vec4 v0x127c56420_0;
    %pad/u 25;
    %load/vec4 v0x127c569a0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c571d0_0, 0, 25;
    %load/vec4 v0x127c56580_0;
    %store/vec4 v0x127c57130_0, 0, 1;
    %jmp T_37.28;
T_37.27 ;
    %load/vec4 v0x127c569a0_0;
    %pad/u 25;
    %load/vec4 v0x127c56420_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c571d0_0, 0, 25;
    %load/vec4 v0x127c56ae0_0;
    %store/vec4 v0x127c57130_0, 0, 1;
T_37.28 ;
T_37.26 ;
    %load/vec4 v0x127c56e80_0;
    %store/vec4 v0x127c57080_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c56f30_0, 0, 1;
    %load/vec4 v0x127c571d0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.29, 8;
    %load/vec4 v0x127c571d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c571d0_0, 0, 25;
    %load/vec4 v0x127c57080_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c57080_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c56f30_0, 0, 1;
    %jmp T_37.30;
T_37.29 ;
    %load/vec4 v0x127c571d0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c56f30_0, 0, 1;
T_37.31 ;
T_37.30 ;
    %load/vec4 v0x127c56f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c56dd0_0, 0, 32;
T_37.35 ;
    %load/vec4 v0x127c56dd0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_37.36, 5;
    %load/vec4 v0x127c571d0_0;
    %load/vec4 v0x127c56dd0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.39, 9;
    %load/vec4 v0x127c56f30_0;
    %nor/r;
    %and;
T_37.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.37, 8;
    %load/vec4 v0x127c571d0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c56dd0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c571d0_0, 0, 25;
    %load/vec4 v0x127c57080_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c56dd0_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c57080_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c56f30_0, 0, 1;
T_37.37 ;
    %load/vec4 v0x127c56dd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c56dd0_0, 0, 32;
    %jmp T_37.35;
T_37.36 ;
T_37.33 ;
    %load/vec4 v0x127c571d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c56fd0_0, 0, 32;
    %jmp T_37.41;
T_37.40 ;
    %load/vec4 v0x127c57080_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.42, 5;
    %load/vec4 v0x127c57130_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c56fd0_0, 0, 32;
    %jmp T_37.43;
T_37.42 ;
    %load/vec4 v0x127c57080_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.44, 4;
    %load/vec4 v0x127c57130_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c56fd0_0, 0, 32;
    %jmp T_37.45;
T_37.44 ;
    %load/vec4 v0x127c57130_0;
    %load/vec4 v0x127c57080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c571d0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c56fd0_0, 0, 32;
T_37.45 ;
T_37.43 ;
T_37.41 ;
T_37.18 ;
T_37.16 ;
T_37.13 ;
T_37.11 ;
T_37.9 ;
T_37.4 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x127c53c10;
T_38 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c58d50_0;
    %flag_set/vec4 8;
    %jmp/1 T_38.2, 8;
    %load/vec4 v0x127c585d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_38.2;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c58730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c588a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c58cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c58b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c58a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c58de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c58fa0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x127c58af0_0;
    %assign/vec4 v0x127c58b80_0, 0;
    %load/vec4 v0x127c589b0_0;
    %assign/vec4 v0x127c58a60_0, 0;
    %load/vec4 v0x127c58540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.3, 8;
    %load/vec4 v0x127c58c10_0;
    %assign/vec4 v0x127c58fa0_0, 0;
    %load/vec4 v0x127c58c10_0;
    %assign/vec4 v0x127c58cc0_0, 0;
    %jmp T_38.4;
T_38.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c58cc0_0, 0;
T_38.4 ;
    %load/vec4 v0x127c589b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.5, 8;
    %load/vec4 v0x127c58540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.7, 8;
    %load/vec4 v0x127c58c10_0;
    %assign/vec4 v0x127c58de0_0, 0;
    %jmp T_38.8;
T_38.7 ;
    %load/vec4 v0x127c58fa0_0;
    %assign/vec4 v0x127c58de0_0, 0;
T_38.8 ;
T_38.5 ;
    %load/vec4 v0x127c58af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.9, 8;
    %load/vec4 v0x127c586a0_0;
    %assign/vec4 v0x127c58730_0, 0;
    %load/vec4 v0x127c583b0_0;
    %assign/vec4 v0x127c588a0_0, 0;
    %jmp T_38.10;
T_38.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c58b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c588a0_0, 0;
T_38.10 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x127c5c7d0;
T_39 ;
    %wait E_0x127c5cc50;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c5cca0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c5ce10_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c5cf70_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c5d110_0, 0, 24;
    %load/vec4 v0x127c5cca0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c5cd70_0, 0, 10;
    %load/vec4 v0x127c5cf70_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c5d060_0, 0, 10;
    %load/vec4 v0x127c5cca0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c5ced0_0, 0, 1;
    %load/vec4 v0x127c5cf70_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c5d1c0_0, 0, 1;
    %load/vec4 v0x127c5cd70_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.3, 4;
    %load/vec4 v0x127c5ce10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_39.3;
    %flag_set/vec4 8;
    %jmp/1 T_39.2, 8;
    %load/vec4 v0x127c5d060_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.4, 4;
    %load/vec4 v0x127c5d110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_39.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_39.2;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c5d410_0, 0, 32;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x127c5cd70_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_39.5, 4;
    %load/vec4 v0x127c5d060_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.9, 4;
    %load/vec4 v0x127c5d110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c5d410_0, 0, 32;
    %jmp T_39.8;
T_39.7 ;
    %load/vec4 v0x127c5ced0_0;
    %load/vec4 v0x127c5d1c0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c5d410_0, 0, 32;
T_39.8 ;
    %jmp T_39.6;
T_39.5 ;
    %load/vec4 v0x127c5d060_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_39.10, 4;
    %load/vec4 v0x127c5cd70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.14, 4;
    %load/vec4 v0x127c5ce10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c5d410_0, 0, 32;
    %jmp T_39.13;
T_39.12 ;
    %load/vec4 v0x127c5ced0_0;
    %load/vec4 v0x127c5d1c0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c5d410_0, 0, 32;
T_39.13 ;
    %jmp T_39.11;
T_39.10 ;
    %load/vec4 v0x127c5cd70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.17, 4;
    %load/vec4 v0x127c5ce10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.15, 8;
    %load/vec4 v0x127c5ced0_0;
    %load/vec4 v0x127c5d1c0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c5d410_0, 0, 32;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0x127c5d060_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.20, 4;
    %load/vec4 v0x127c5d110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.18, 8;
    %load/vec4 v0x127c5ced0_0;
    %load/vec4 v0x127c5d1c0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c5d410_0, 0, 32;
    %jmp T_39.19;
T_39.18 ;
    %load/vec4 v0x127c5cd70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_39.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c5cd70_0, 0, 10;
    %jmp T_39.22;
T_39.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c5ce10_0, 4, 1;
T_39.22 ;
    %load/vec4 v0x127c5d060_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_39.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c5d060_0, 0, 10;
    %jmp T_39.24;
T_39.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c5d110_0, 4, 1;
T_39.24 ;
    %load/vec4 v0x127c5ce10_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.25, 8;
    %load/vec4 v0x127c5ce10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c5ce10_0, 0, 24;
    %load/vec4 v0x127c5cd70_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c5cd70_0, 0, 10;
T_39.25 ;
    %load/vec4 v0x127c5d110_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.27, 8;
    %load/vec4 v0x127c5d110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c5d110_0, 0, 24;
    %load/vec4 v0x127c5d060_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c5d060_0, 0, 10;
T_39.27 ;
    %load/vec4 v0x127c5ced0_0;
    %load/vec4 v0x127c5d1c0_0;
    %xor;
    %store/vec4 v0x127c5d720_0, 0, 1;
    %load/vec4 v0x127c5cd70_0;
    %load/vec4 v0x127c5d060_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c5d5f0_0, 0, 10;
    %load/vec4 v0x127c5ce10_0;
    %pad/u 50;
    %load/vec4 v0x127c5d110_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c5d370_0, 0, 50;
    %load/vec4 v0x127c5d370_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c5d680_0, 0, 24;
    %load/vec4 v0x127c5d370_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c5d260_0, 0, 1;
    %load/vec4 v0x127c5d370_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c5d4d0_0, 0, 1;
    %load/vec4 v0x127c5d370_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c5d560_0, 0, 1;
    %load/vec4 v0x127c5d5f0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_39.29, 5;
    %load/vec4 v0x127c5d5f0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c5d5f0_0;
    %sub;
    %add;
    %store/vec4 v0x127c5d5f0_0, 0, 10;
    %load/vec4 v0x127c5d680_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c5d5f0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c5d680_0, 0, 24;
    %load/vec4 v0x127c5d680_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c5d260_0, 0, 1;
    %load/vec4 v0x127c5d260_0;
    %store/vec4 v0x127c5d4d0_0, 0, 1;
    %load/vec4 v0x127c5d560_0;
    %load/vec4 v0x127c5d4d0_0;
    %or;
    %store/vec4 v0x127c5d560_0, 0, 1;
    %jmp T_39.30;
T_39.29 ;
    %load/vec4 v0x127c5d680_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.31, 4;
    %load/vec4 v0x127c5d5f0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c5d5f0_0, 0, 10;
    %load/vec4 v0x127c5d680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c5d680_0, 0, 24;
    %load/vec4 v0x127c5d260_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c5d680_0, 4, 1;
    %load/vec4 v0x127c5d4d0_0;
    %store/vec4 v0x127c5d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c5d4d0_0, 0, 1;
    %jmp T_39.32;
T_39.31 ;
    %load/vec4 v0x127c5d260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.35, 9;
    %load/vec4 v0x127c5d4d0_0;
    %load/vec4 v0x127c5d560_0;
    %or;
    %load/vec4 v0x127c5d680_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_39.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.33, 8;
    %load/vec4 v0x127c5d680_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c5d680_0, 0, 24;
    %load/vec4 v0x127c5d680_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_39.36, 4;
    %load/vec4 v0x127c5d5f0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c5d5f0_0, 0, 10;
T_39.36 ;
T_39.33 ;
T_39.32 ;
T_39.30 ;
    %load/vec4 v0x127c5d680_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c5d410_0, 4, 23;
    %load/vec4 v0x127c5d5f0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c5d410_0, 4, 8;
    %load/vec4 v0x127c5d720_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c5d410_0, 4, 1;
    %load/vec4 v0x127c5d5f0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.40, 4;
    %load/vec4 v0x127c5d680_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c5d410_0, 4, 8;
T_39.38 ;
    %load/vec4 v0x127c5d5f0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_39.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c5d410_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c5d410_0, 4, 8;
    %load/vec4 v0x127c5d720_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c5d410_0, 4, 1;
T_39.41 ;
T_39.19 ;
T_39.16 ;
T_39.11 ;
T_39.6 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x127c599f0;
T_40 ;
Ewait_13 .event/or E_0x127c59bc0, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x127c5b9f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_40.2, 8;
    %load/vec4 v0x127c5bf40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_40.2;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c5c4d0_0, 0, 32;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x127c5b800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.5, 9;
    %load/vec4 v0x127c5bd80_0;
    %and;
T_40.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.3, 8;
    %load/vec4 v0x127c5ba80_0;
    %load/vec4 v0x127c5bfe0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_40.6, 8;
    %load/vec4 v0x127c5ba80_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_40.7, 8;
T_40.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_40.7, 8;
 ; End of false expr.
    %blend;
T_40.7;
    %store/vec4 v0x127c5c4d0_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0x127c5b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %load/vec4 v0x127c5ba80_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c5c4d0_0, 0, 32;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0x127c5bd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.10, 8;
    %load/vec4 v0x127c5bfe0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c5c4d0_0, 0, 32;
    %jmp T_40.11;
T_40.10 ;
    %load/vec4 v0x127c5bb20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.14, 9;
    %load/vec4 v0x127c5c080_0;
    %and;
T_40.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %load/vec4 v0x127c5ba80_0;
    %load/vec4 v0x127c5bfe0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c5c4d0_0, 0, 32;
    %jmp T_40.13;
T_40.12 ;
    %load/vec4 v0x127c5bb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.15, 8;
    %load/vec4 v0x127c5bbc0_0;
    %store/vec4 v0x127c5c4d0_0, 0, 32;
    %jmp T_40.16;
T_40.15 ;
    %load/vec4 v0x127c5c080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.17, 8;
    %load/vec4 v0x127c5b6a0_0;
    %store/vec4 v0x127c5c4d0_0, 0, 32;
    %jmp T_40.18;
T_40.17 ;
    %load/vec4 v0x127c5b760_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_40.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c5b890_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_40.20, 8;
T_40.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c5b890_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_40.20, 8;
 ; End of false expr.
    %blend;
T_40.20;
    %store/vec4 v0x127c5b920_0, 0, 24;
    %load/vec4 v0x127c5bcf0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_40.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c5be10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_40.22, 8;
T_40.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c5be10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_40.22, 8;
 ; End of false expr.
    %blend;
T_40.22;
    %store/vec4 v0x127c5bea0_0, 0, 24;
    %load/vec4 v0x127c5bcf0_0;
    %load/vec4 v0x127c5b760_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_40.23, 5;
    %load/vec4 v0x127c5b760_0;
    %store/vec4 v0x127c5c380_0, 0, 8;
    %load/vec4 v0x127c5b760_0;
    %load/vec4 v0x127c5bcf0_0;
    %sub;
    %store/vec4 v0x127c5c120_0, 0, 8;
    %load/vec4 v0x127c5bea0_0;
    %ix/getv 4, v0x127c5c120_0;
    %shiftr 4;
    %store/vec4 v0x127c5bea0_0, 0, 24;
    %jmp T_40.24;
T_40.23 ;
    %load/vec4 v0x127c5bcf0_0;
    %store/vec4 v0x127c5c380_0, 0, 8;
    %load/vec4 v0x127c5bcf0_0;
    %load/vec4 v0x127c5b760_0;
    %sub;
    %store/vec4 v0x127c5c120_0, 0, 8;
    %load/vec4 v0x127c5b920_0;
    %ix/getv 4, v0x127c5c120_0;
    %shiftr 4;
    %store/vec4 v0x127c5b920_0, 0, 24;
T_40.24 ;
    %load/vec4 v0x127c5ba80_0;
    %load/vec4 v0x127c5bfe0_0;
    %cmp/e;
    %jmp/0xz  T_40.25, 4;
    %load/vec4 v0x127c5b920_0;
    %pad/u 25;
    %load/vec4 v0x127c5bea0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c5c6d0_0, 0, 25;
    %load/vec4 v0x127c5ba80_0;
    %store/vec4 v0x127c5c630_0, 0, 1;
    %jmp T_40.26;
T_40.25 ;
    %load/vec4 v0x127c5bea0_0;
    %load/vec4 v0x127c5b920_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_40.27, 5;
    %load/vec4 v0x127c5b920_0;
    %pad/u 25;
    %load/vec4 v0x127c5bea0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c5c6d0_0, 0, 25;
    %load/vec4 v0x127c5ba80_0;
    %store/vec4 v0x127c5c630_0, 0, 1;
    %jmp T_40.28;
T_40.27 ;
    %load/vec4 v0x127c5bea0_0;
    %pad/u 25;
    %load/vec4 v0x127c5b920_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c5c6d0_0, 0, 25;
    %load/vec4 v0x127c5bfe0_0;
    %store/vec4 v0x127c5c630_0, 0, 1;
T_40.28 ;
T_40.26 ;
    %load/vec4 v0x127c5c380_0;
    %store/vec4 v0x127c5c580_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c5c430_0, 0, 1;
    %load/vec4 v0x127c5c6d0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.29, 8;
    %load/vec4 v0x127c5c6d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c5c6d0_0, 0, 25;
    %load/vec4 v0x127c5c580_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c5c580_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c5c430_0, 0, 1;
    %jmp T_40.30;
T_40.29 ;
    %load/vec4 v0x127c5c6d0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c5c430_0, 0, 1;
T_40.31 ;
T_40.30 ;
    %load/vec4 v0x127c5c430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c5c2d0_0, 0, 32;
T_40.35 ;
    %load/vec4 v0x127c5c2d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_40.36, 5;
    %load/vec4 v0x127c5c6d0_0;
    %load/vec4 v0x127c5c2d0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.39, 9;
    %load/vec4 v0x127c5c430_0;
    %nor/r;
    %and;
T_40.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.37, 8;
    %load/vec4 v0x127c5c6d0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c5c2d0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c5c6d0_0, 0, 25;
    %load/vec4 v0x127c5c580_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c5c2d0_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c5c580_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c5c430_0, 0, 1;
T_40.37 ;
    %load/vec4 v0x127c5c2d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c5c2d0_0, 0, 32;
    %jmp T_40.35;
T_40.36 ;
T_40.33 ;
    %load/vec4 v0x127c5c6d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c5c4d0_0, 0, 32;
    %jmp T_40.41;
T_40.40 ;
    %load/vec4 v0x127c5c580_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_40.42, 5;
    %load/vec4 v0x127c5c630_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c5c4d0_0, 0, 32;
    %jmp T_40.43;
T_40.42 ;
    %load/vec4 v0x127c5c580_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_40.44, 4;
    %load/vec4 v0x127c5c630_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c5c4d0_0, 0, 32;
    %jmp T_40.45;
T_40.44 ;
    %load/vec4 v0x127c5c630_0;
    %load/vec4 v0x127c5c580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c5c6d0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c5c4d0_0, 0, 32;
T_40.45 ;
T_40.43 ;
T_40.41 ;
T_40.18 ;
T_40.16 ;
T_40.13 ;
T_40.11 ;
T_40.9 ;
T_40.4 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x127c59110;
T_41 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c5e260_0;
    %flag_set/vec4 8;
    %jmp/1 T_41.2, 8;
    %load/vec4 v0x127c5dad0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_41.2;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c5dc70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c5ddd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c5e1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c5e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c5df70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c5e2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c5e4b0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x127c5e000_0;
    %assign/vec4 v0x127c5e090_0, 0;
    %load/vec4 v0x127c5dee0_0;
    %assign/vec4 v0x127c5df70_0, 0;
    %load/vec4 v0x127c5da40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.3, 8;
    %load/vec4 v0x127c5e120_0;
    %assign/vec4 v0x127c5e4b0_0, 0;
    %load/vec4 v0x127c5e120_0;
    %assign/vec4 v0x127c5e1d0_0, 0;
    %jmp T_41.4;
T_41.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c5e1d0_0, 0;
T_41.4 ;
    %load/vec4 v0x127c5dee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.5, 8;
    %load/vec4 v0x127c5da40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.7, 8;
    %load/vec4 v0x127c5e120_0;
    %assign/vec4 v0x127c5e2f0_0, 0;
    %jmp T_41.8;
T_41.7 ;
    %load/vec4 v0x127c5e4b0_0;
    %assign/vec4 v0x127c5e2f0_0, 0;
T_41.8 ;
T_41.5 ;
    %load/vec4 v0x127c5e000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.9, 8;
    %load/vec4 v0x127c5dba0_0;
    %assign/vec4 v0x127c5dc70_0, 0;
    %load/vec4 v0x127c5d8b0_0;
    %assign/vec4 v0x127c5ddd0_0, 0;
    %jmp T_41.10;
T_41.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c5e090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c5ddd0_0, 0;
T_41.10 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x127c61ce0;
T_42 ;
    %wait E_0x127c62160;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c621b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c62320_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c62480_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c62620_0, 0, 24;
    %load/vec4 v0x127c621b0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c62280_0, 0, 10;
    %load/vec4 v0x127c62480_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c62570_0, 0, 10;
    %load/vec4 v0x127c621b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c623e0_0, 0, 1;
    %load/vec4 v0x127c62480_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c626d0_0, 0, 1;
    %load/vec4 v0x127c62280_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.3, 4;
    %load/vec4 v0x127c62320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_42.3;
    %flag_set/vec4 8;
    %jmp/1 T_42.2, 8;
    %load/vec4 v0x127c62570_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.4, 4;
    %load/vec4 v0x127c62620_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_42.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_42.2;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c62920_0, 0, 32;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x127c62280_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_42.5, 4;
    %load/vec4 v0x127c62570_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.9, 4;
    %load/vec4 v0x127c62620_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c62920_0, 0, 32;
    %jmp T_42.8;
T_42.7 ;
    %load/vec4 v0x127c623e0_0;
    %load/vec4 v0x127c626d0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c62920_0, 0, 32;
T_42.8 ;
    %jmp T_42.6;
T_42.5 ;
    %load/vec4 v0x127c62570_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_42.10, 4;
    %load/vec4 v0x127c62280_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.14, 4;
    %load/vec4 v0x127c62320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c62920_0, 0, 32;
    %jmp T_42.13;
T_42.12 ;
    %load/vec4 v0x127c623e0_0;
    %load/vec4 v0x127c626d0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c62920_0, 0, 32;
T_42.13 ;
    %jmp T_42.11;
T_42.10 ;
    %load/vec4 v0x127c62280_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.17, 4;
    %load/vec4 v0x127c62320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.15, 8;
    %load/vec4 v0x127c623e0_0;
    %load/vec4 v0x127c626d0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c62920_0, 0, 32;
    %jmp T_42.16;
T_42.15 ;
    %load/vec4 v0x127c62570_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.20, 4;
    %load/vec4 v0x127c62620_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.18, 8;
    %load/vec4 v0x127c623e0_0;
    %load/vec4 v0x127c626d0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c62920_0, 0, 32;
    %jmp T_42.19;
T_42.18 ;
    %load/vec4 v0x127c62280_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_42.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c62280_0, 0, 10;
    %jmp T_42.22;
T_42.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c62320_0, 4, 1;
T_42.22 ;
    %load/vec4 v0x127c62570_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_42.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c62570_0, 0, 10;
    %jmp T_42.24;
T_42.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c62620_0, 4, 1;
T_42.24 ;
    %load/vec4 v0x127c62320_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.25, 8;
    %load/vec4 v0x127c62320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c62320_0, 0, 24;
    %load/vec4 v0x127c62280_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c62280_0, 0, 10;
T_42.25 ;
    %load/vec4 v0x127c62620_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.27, 8;
    %load/vec4 v0x127c62620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c62620_0, 0, 24;
    %load/vec4 v0x127c62570_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c62570_0, 0, 10;
T_42.27 ;
    %load/vec4 v0x127c623e0_0;
    %load/vec4 v0x127c626d0_0;
    %xor;
    %store/vec4 v0x127c62c30_0, 0, 1;
    %load/vec4 v0x127c62280_0;
    %load/vec4 v0x127c62570_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c62b00_0, 0, 10;
    %load/vec4 v0x127c62320_0;
    %pad/u 50;
    %load/vec4 v0x127c62620_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c62880_0, 0, 50;
    %load/vec4 v0x127c62880_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c62b90_0, 0, 24;
    %load/vec4 v0x127c62880_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c62770_0, 0, 1;
    %load/vec4 v0x127c62880_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c629e0_0, 0, 1;
    %load/vec4 v0x127c62880_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c62a70_0, 0, 1;
    %load/vec4 v0x127c62b00_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_42.29, 5;
    %load/vec4 v0x127c62b00_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c62b00_0;
    %sub;
    %add;
    %store/vec4 v0x127c62b00_0, 0, 10;
    %load/vec4 v0x127c62b90_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c62b00_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c62b90_0, 0, 24;
    %load/vec4 v0x127c62b90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c62770_0, 0, 1;
    %load/vec4 v0x127c62770_0;
    %store/vec4 v0x127c629e0_0, 0, 1;
    %load/vec4 v0x127c62a70_0;
    %load/vec4 v0x127c629e0_0;
    %or;
    %store/vec4 v0x127c62a70_0, 0, 1;
    %jmp T_42.30;
T_42.29 ;
    %load/vec4 v0x127c62b90_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.31, 4;
    %load/vec4 v0x127c62b00_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c62b00_0, 0, 10;
    %load/vec4 v0x127c62b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c62b90_0, 0, 24;
    %load/vec4 v0x127c62770_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c62b90_0, 4, 1;
    %load/vec4 v0x127c629e0_0;
    %store/vec4 v0x127c62770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c629e0_0, 0, 1;
    %jmp T_42.32;
T_42.31 ;
    %load/vec4 v0x127c62770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.35, 9;
    %load/vec4 v0x127c629e0_0;
    %load/vec4 v0x127c62a70_0;
    %or;
    %load/vec4 v0x127c62b90_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_42.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.33, 8;
    %load/vec4 v0x127c62b90_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c62b90_0, 0, 24;
    %load/vec4 v0x127c62b90_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_42.36, 4;
    %load/vec4 v0x127c62b00_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c62b00_0, 0, 10;
T_42.36 ;
T_42.33 ;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0x127c62b90_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c62920_0, 4, 23;
    %load/vec4 v0x127c62b00_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c62920_0, 4, 8;
    %load/vec4 v0x127c62c30_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c62920_0, 4, 1;
    %load/vec4 v0x127c62b00_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.40, 4;
    %load/vec4 v0x127c62b90_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c62920_0, 4, 8;
T_42.38 ;
    %load/vec4 v0x127c62b00_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_42.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c62920_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c62920_0, 4, 8;
    %load/vec4 v0x127c62c30_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c62920_0, 4, 1;
T_42.41 ;
T_42.19 ;
T_42.16 ;
T_42.11 ;
T_42.6 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x127c5ef00;
T_43 ;
Ewait_14 .event/or E_0x127c5f0d0, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x127c60f00_0;
    %flag_set/vec4 8;
    %jmp/1 T_43.2, 8;
    %load/vec4 v0x127c61450_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_43.2;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c619e0_0, 0, 32;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x127c60d10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.5, 9;
    %load/vec4 v0x127c61290_0;
    %and;
T_43.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.3, 8;
    %load/vec4 v0x127c60f90_0;
    %load/vec4 v0x127c614f0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_43.6, 8;
    %load/vec4 v0x127c60f90_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_43.7, 8;
T_43.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_43.7, 8;
 ; End of false expr.
    %blend;
T_43.7;
    %store/vec4 v0x127c619e0_0, 0, 32;
    %jmp T_43.4;
T_43.3 ;
    %load/vec4 v0x127c60d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.8, 8;
    %load/vec4 v0x127c60f90_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c619e0_0, 0, 32;
    %jmp T_43.9;
T_43.8 ;
    %load/vec4 v0x127c61290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.10, 8;
    %load/vec4 v0x127c614f0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c619e0_0, 0, 32;
    %jmp T_43.11;
T_43.10 ;
    %load/vec4 v0x127c61030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.14, 9;
    %load/vec4 v0x127c61590_0;
    %and;
T_43.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.12, 8;
    %load/vec4 v0x127c60f90_0;
    %load/vec4 v0x127c614f0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c619e0_0, 0, 32;
    %jmp T_43.13;
T_43.12 ;
    %load/vec4 v0x127c61030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.15, 8;
    %load/vec4 v0x127c610d0_0;
    %store/vec4 v0x127c619e0_0, 0, 32;
    %jmp T_43.16;
T_43.15 ;
    %load/vec4 v0x127c61590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.17, 8;
    %load/vec4 v0x127c60bb0_0;
    %store/vec4 v0x127c619e0_0, 0, 32;
    %jmp T_43.18;
T_43.17 ;
    %load/vec4 v0x127c60c70_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_43.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c60da0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_43.20, 8;
T_43.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c60da0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_43.20, 8;
 ; End of false expr.
    %blend;
T_43.20;
    %store/vec4 v0x127c60e30_0, 0, 24;
    %load/vec4 v0x127c61200_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_43.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c61320_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_43.22, 8;
T_43.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c61320_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_43.22, 8;
 ; End of false expr.
    %blend;
T_43.22;
    %store/vec4 v0x127c613b0_0, 0, 24;
    %load/vec4 v0x127c61200_0;
    %load/vec4 v0x127c60c70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_43.23, 5;
    %load/vec4 v0x127c60c70_0;
    %store/vec4 v0x127c61890_0, 0, 8;
    %load/vec4 v0x127c60c70_0;
    %load/vec4 v0x127c61200_0;
    %sub;
    %store/vec4 v0x127c61630_0, 0, 8;
    %load/vec4 v0x127c613b0_0;
    %ix/getv 4, v0x127c61630_0;
    %shiftr 4;
    %store/vec4 v0x127c613b0_0, 0, 24;
    %jmp T_43.24;
T_43.23 ;
    %load/vec4 v0x127c61200_0;
    %store/vec4 v0x127c61890_0, 0, 8;
    %load/vec4 v0x127c61200_0;
    %load/vec4 v0x127c60c70_0;
    %sub;
    %store/vec4 v0x127c61630_0, 0, 8;
    %load/vec4 v0x127c60e30_0;
    %ix/getv 4, v0x127c61630_0;
    %shiftr 4;
    %store/vec4 v0x127c60e30_0, 0, 24;
T_43.24 ;
    %load/vec4 v0x127c60f90_0;
    %load/vec4 v0x127c614f0_0;
    %cmp/e;
    %jmp/0xz  T_43.25, 4;
    %load/vec4 v0x127c60e30_0;
    %pad/u 25;
    %load/vec4 v0x127c613b0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c61be0_0, 0, 25;
    %load/vec4 v0x127c60f90_0;
    %store/vec4 v0x127c61b40_0, 0, 1;
    %jmp T_43.26;
T_43.25 ;
    %load/vec4 v0x127c613b0_0;
    %load/vec4 v0x127c60e30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_43.27, 5;
    %load/vec4 v0x127c60e30_0;
    %pad/u 25;
    %load/vec4 v0x127c613b0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c61be0_0, 0, 25;
    %load/vec4 v0x127c60f90_0;
    %store/vec4 v0x127c61b40_0, 0, 1;
    %jmp T_43.28;
T_43.27 ;
    %load/vec4 v0x127c613b0_0;
    %pad/u 25;
    %load/vec4 v0x127c60e30_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c61be0_0, 0, 25;
    %load/vec4 v0x127c614f0_0;
    %store/vec4 v0x127c61b40_0, 0, 1;
T_43.28 ;
T_43.26 ;
    %load/vec4 v0x127c61890_0;
    %store/vec4 v0x127c61a90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c61940_0, 0, 1;
    %load/vec4 v0x127c61be0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.29, 8;
    %load/vec4 v0x127c61be0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c61be0_0, 0, 25;
    %load/vec4 v0x127c61a90_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c61a90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c61940_0, 0, 1;
    %jmp T_43.30;
T_43.29 ;
    %load/vec4 v0x127c61be0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c61940_0, 0, 1;
T_43.31 ;
T_43.30 ;
    %load/vec4 v0x127c61940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c617e0_0, 0, 32;
T_43.35 ;
    %load/vec4 v0x127c617e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_43.36, 5;
    %load/vec4 v0x127c61be0_0;
    %load/vec4 v0x127c617e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.39, 9;
    %load/vec4 v0x127c61940_0;
    %nor/r;
    %and;
T_43.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.37, 8;
    %load/vec4 v0x127c61be0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c617e0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c61be0_0, 0, 25;
    %load/vec4 v0x127c61a90_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c617e0_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c61a90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c61940_0, 0, 1;
T_43.37 ;
    %load/vec4 v0x127c617e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c617e0_0, 0, 32;
    %jmp T_43.35;
T_43.36 ;
T_43.33 ;
    %load/vec4 v0x127c61be0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c619e0_0, 0, 32;
    %jmp T_43.41;
T_43.40 ;
    %load/vec4 v0x127c61a90_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.42, 5;
    %load/vec4 v0x127c61b40_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c619e0_0, 0, 32;
    %jmp T_43.43;
T_43.42 ;
    %load/vec4 v0x127c61a90_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_43.44, 4;
    %load/vec4 v0x127c61b40_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c619e0_0, 0, 32;
    %jmp T_43.45;
T_43.44 ;
    %load/vec4 v0x127c61b40_0;
    %load/vec4 v0x127c61a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c61be0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c619e0_0, 0, 32;
T_43.45 ;
T_43.43 ;
T_43.41 ;
T_43.18 ;
T_43.16 ;
T_43.13 ;
T_43.11 ;
T_43.9 ;
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x127c5e620;
T_44 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c63770_0;
    %flag_set/vec4 8;
    %jmp/1 T_44.2, 8;
    %load/vec4 v0x127c62fe0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_44.2;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c63180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c632e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c636e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c635a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c63480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c63800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c639c0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x127c63510_0;
    %assign/vec4 v0x127c635a0_0, 0;
    %load/vec4 v0x127c633f0_0;
    %assign/vec4 v0x127c63480_0, 0;
    %load/vec4 v0x127c62f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.3, 8;
    %load/vec4 v0x127c63630_0;
    %assign/vec4 v0x127c639c0_0, 0;
    %load/vec4 v0x127c63630_0;
    %assign/vec4 v0x127c636e0_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c636e0_0, 0;
T_44.4 ;
    %load/vec4 v0x127c633f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.5, 8;
    %load/vec4 v0x127c62f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.7, 8;
    %load/vec4 v0x127c63630_0;
    %assign/vec4 v0x127c63800_0, 0;
    %jmp T_44.8;
T_44.7 ;
    %load/vec4 v0x127c639c0_0;
    %assign/vec4 v0x127c63800_0, 0;
T_44.8 ;
T_44.5 ;
    %load/vec4 v0x127c63510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.9, 8;
    %load/vec4 v0x127c630b0_0;
    %assign/vec4 v0x127c63180_0, 0;
    %load/vec4 v0x127c62dc0_0;
    %assign/vec4 v0x127c632e0_0, 0;
    %jmp T_44.10;
T_44.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c635a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c632e0_0, 0;
T_44.10 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x127c671f0;
T_45 ;
    %wait E_0x127c67670;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c676c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c67830_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c67990_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c67b30_0, 0, 24;
    %load/vec4 v0x127c676c0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c67790_0, 0, 10;
    %load/vec4 v0x127c67990_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x127c67a80_0, 0, 10;
    %load/vec4 v0x127c676c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c678f0_0, 0, 1;
    %load/vec4 v0x127c67990_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x127c67be0_0, 0, 1;
    %load/vec4 v0x127c67790_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.3, 4;
    %load/vec4 v0x127c67830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_45.3;
    %flag_set/vec4 8;
    %jmp/1 T_45.2, 8;
    %load/vec4 v0x127c67a80_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.4, 4;
    %load/vec4 v0x127c67b30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_45.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_45.2;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c67e30_0, 0, 32;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x127c67790_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_45.5, 4;
    %load/vec4 v0x127c67a80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.9, 4;
    %load/vec4 v0x127c67b30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c67e30_0, 0, 32;
    %jmp T_45.8;
T_45.7 ;
    %load/vec4 v0x127c678f0_0;
    %load/vec4 v0x127c67be0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c67e30_0, 0, 32;
T_45.8 ;
    %jmp T_45.6;
T_45.5 ;
    %load/vec4 v0x127c67a80_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_45.10, 4;
    %load/vec4 v0x127c67790_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.14, 4;
    %load/vec4 v0x127c67830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x127c67e30_0, 0, 32;
    %jmp T_45.13;
T_45.12 ;
    %load/vec4 v0x127c678f0_0;
    %load/vec4 v0x127c67be0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c67e30_0, 0, 32;
T_45.13 ;
    %jmp T_45.11;
T_45.10 ;
    %load/vec4 v0x127c67790_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.17, 4;
    %load/vec4 v0x127c67830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.15, 8;
    %load/vec4 v0x127c678f0_0;
    %load/vec4 v0x127c67be0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c67e30_0, 0, 32;
    %jmp T_45.16;
T_45.15 ;
    %load/vec4 v0x127c67a80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.20, 4;
    %load/vec4 v0x127c67b30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.18, 8;
    %load/vec4 v0x127c678f0_0;
    %load/vec4 v0x127c67be0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c67e30_0, 0, 32;
    %jmp T_45.19;
T_45.18 ;
    %load/vec4 v0x127c67790_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c67790_0, 0, 10;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c67830_0, 4, 1;
T_45.22 ;
    %load/vec4 v0x127c67a80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x127c67a80_0, 0, 10;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c67b30_0, 4, 1;
T_45.24 ;
    %load/vec4 v0x127c67830_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.25, 8;
    %load/vec4 v0x127c67830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c67830_0, 0, 24;
    %load/vec4 v0x127c67790_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c67790_0, 0, 10;
T_45.25 ;
    %load/vec4 v0x127c67b30_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.27, 8;
    %load/vec4 v0x127c67b30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c67b30_0, 0, 24;
    %load/vec4 v0x127c67a80_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c67a80_0, 0, 10;
T_45.27 ;
    %load/vec4 v0x127c678f0_0;
    %load/vec4 v0x127c67be0_0;
    %xor;
    %store/vec4 v0x127c68140_0, 0, 1;
    %load/vec4 v0x127c67790_0;
    %load/vec4 v0x127c67a80_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x127c68010_0, 0, 10;
    %load/vec4 v0x127c67830_0;
    %pad/u 50;
    %load/vec4 v0x127c67b30_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x127c67d90_0, 0, 50;
    %load/vec4 v0x127c67d90_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x127c680a0_0, 0, 24;
    %load/vec4 v0x127c67d90_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x127c67c80_0, 0, 1;
    %load/vec4 v0x127c67d90_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x127c67ef0_0, 0, 1;
    %load/vec4 v0x127c67d90_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x127c67f80_0, 0, 1;
    %load/vec4 v0x127c68010_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_45.29, 5;
    %load/vec4 v0x127c68010_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x127c68010_0;
    %sub;
    %add;
    %store/vec4 v0x127c68010_0, 0, 10;
    %load/vec4 v0x127c680a0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x127c68010_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x127c680a0_0, 0, 24;
    %load/vec4 v0x127c680a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127c67c80_0, 0, 1;
    %load/vec4 v0x127c67c80_0;
    %store/vec4 v0x127c67ef0_0, 0, 1;
    %load/vec4 v0x127c67f80_0;
    %load/vec4 v0x127c67ef0_0;
    %or;
    %store/vec4 v0x127c67f80_0, 0, 1;
    %jmp T_45.30;
T_45.29 ;
    %load/vec4 v0x127c680a0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %load/vec4 v0x127c68010_0;
    %subi 1, 0, 10;
    %store/vec4 v0x127c68010_0, 0, 10;
    %load/vec4 v0x127c680a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x127c680a0_0, 0, 24;
    %load/vec4 v0x127c67c80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c680a0_0, 4, 1;
    %load/vec4 v0x127c67ef0_0;
    %store/vec4 v0x127c67c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c67ef0_0, 0, 1;
    %jmp T_45.32;
T_45.31 ;
    %load/vec4 v0x127c67c80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.35, 9;
    %load/vec4 v0x127c67ef0_0;
    %load/vec4 v0x127c67f80_0;
    %or;
    %load/vec4 v0x127c680a0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_45.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %load/vec4 v0x127c680a0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x127c680a0_0, 0, 24;
    %load/vec4 v0x127c680a0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_45.36, 4;
    %load/vec4 v0x127c68010_0;
    %addi 1, 0, 10;
    %store/vec4 v0x127c68010_0, 0, 10;
T_45.36 ;
T_45.33 ;
T_45.32 ;
T_45.30 ;
    %load/vec4 v0x127c680a0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c67e30_0, 4, 23;
    %load/vec4 v0x127c68010_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c67e30_0, 4, 8;
    %load/vec4 v0x127c68140_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c67e30_0, 4, 1;
    %load/vec4 v0x127c68010_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.40, 4;
    %load/vec4 v0x127c680a0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c67e30_0, 4, 8;
T_45.38 ;
    %load/vec4 v0x127c68010_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_45.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c67e30_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c67e30_0, 4, 8;
    %load/vec4 v0x127c68140_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c67e30_0, 4, 1;
T_45.41 ;
T_45.19 ;
T_45.16 ;
T_45.11 ;
T_45.6 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x127c64410;
T_46 ;
Ewait_15 .event/or E_0x127c645e0, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x127c66410_0;
    %flag_set/vec4 8;
    %jmp/1 T_46.2, 8;
    %load/vec4 v0x127c66960_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_46.2;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x127c66ef0_0, 0, 32;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x127c66220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.5, 9;
    %load/vec4 v0x127c667a0_0;
    %and;
T_46.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.3, 8;
    %load/vec4 v0x127c664a0_0;
    %load/vec4 v0x127c66a00_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_46.6, 8;
    %load/vec4 v0x127c664a0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_46.7, 8;
T_46.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_46.7, 8;
 ; End of false expr.
    %blend;
T_46.7;
    %store/vec4 v0x127c66ef0_0, 0, 32;
    %jmp T_46.4;
T_46.3 ;
    %load/vec4 v0x127c66220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.8, 8;
    %load/vec4 v0x127c664a0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c66ef0_0, 0, 32;
    %jmp T_46.9;
T_46.8 ;
    %load/vec4 v0x127c667a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.10, 8;
    %load/vec4 v0x127c66a00_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c66ef0_0, 0, 32;
    %jmp T_46.11;
T_46.10 ;
    %load/vec4 v0x127c66540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.14, 9;
    %load/vec4 v0x127c66aa0_0;
    %and;
T_46.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.12, 8;
    %load/vec4 v0x127c664a0_0;
    %load/vec4 v0x127c66a00_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c66ef0_0, 0, 32;
    %jmp T_46.13;
T_46.12 ;
    %load/vec4 v0x127c66540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.15, 8;
    %load/vec4 v0x127c665e0_0;
    %store/vec4 v0x127c66ef0_0, 0, 32;
    %jmp T_46.16;
T_46.15 ;
    %load/vec4 v0x127c66aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.17, 8;
    %load/vec4 v0x127c660c0_0;
    %store/vec4 v0x127c66ef0_0, 0, 32;
    %jmp T_46.18;
T_46.17 ;
    %load/vec4 v0x127c66180_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c662b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.20, 8;
T_46.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c662b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_46.20, 8;
 ; End of false expr.
    %blend;
T_46.20;
    %store/vec4 v0x127c66340_0, 0, 24;
    %load/vec4 v0x127c66710_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127c66830_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.22, 8;
T_46.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x127c66830_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_46.22, 8;
 ; End of false expr.
    %blend;
T_46.22;
    %store/vec4 v0x127c668c0_0, 0, 24;
    %load/vec4 v0x127c66710_0;
    %load/vec4 v0x127c66180_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_46.23, 5;
    %load/vec4 v0x127c66180_0;
    %store/vec4 v0x127c66da0_0, 0, 8;
    %load/vec4 v0x127c66180_0;
    %load/vec4 v0x127c66710_0;
    %sub;
    %store/vec4 v0x127c66b40_0, 0, 8;
    %load/vec4 v0x127c668c0_0;
    %ix/getv 4, v0x127c66b40_0;
    %shiftr 4;
    %store/vec4 v0x127c668c0_0, 0, 24;
    %jmp T_46.24;
T_46.23 ;
    %load/vec4 v0x127c66710_0;
    %store/vec4 v0x127c66da0_0, 0, 8;
    %load/vec4 v0x127c66710_0;
    %load/vec4 v0x127c66180_0;
    %sub;
    %store/vec4 v0x127c66b40_0, 0, 8;
    %load/vec4 v0x127c66340_0;
    %ix/getv 4, v0x127c66b40_0;
    %shiftr 4;
    %store/vec4 v0x127c66340_0, 0, 24;
T_46.24 ;
    %load/vec4 v0x127c664a0_0;
    %load/vec4 v0x127c66a00_0;
    %cmp/e;
    %jmp/0xz  T_46.25, 4;
    %load/vec4 v0x127c66340_0;
    %pad/u 25;
    %load/vec4 v0x127c668c0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x127c670f0_0, 0, 25;
    %load/vec4 v0x127c664a0_0;
    %store/vec4 v0x127c67050_0, 0, 1;
    %jmp T_46.26;
T_46.25 ;
    %load/vec4 v0x127c668c0_0;
    %load/vec4 v0x127c66340_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_46.27, 5;
    %load/vec4 v0x127c66340_0;
    %pad/u 25;
    %load/vec4 v0x127c668c0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c670f0_0, 0, 25;
    %load/vec4 v0x127c664a0_0;
    %store/vec4 v0x127c67050_0, 0, 1;
    %jmp T_46.28;
T_46.27 ;
    %load/vec4 v0x127c668c0_0;
    %pad/u 25;
    %load/vec4 v0x127c66340_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x127c670f0_0, 0, 25;
    %load/vec4 v0x127c66a00_0;
    %store/vec4 v0x127c67050_0, 0, 1;
T_46.28 ;
T_46.26 ;
    %load/vec4 v0x127c66da0_0;
    %store/vec4 v0x127c66fa0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c66e50_0, 0, 1;
    %load/vec4 v0x127c670f0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.29, 8;
    %load/vec4 v0x127c670f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x127c670f0_0, 0, 25;
    %load/vec4 v0x127c66fa0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x127c66fa0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c66e50_0, 0, 1;
    %jmp T_46.30;
T_46.29 ;
    %load/vec4 v0x127c670f0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c66e50_0, 0, 1;
T_46.31 ;
T_46.30 ;
    %load/vec4 v0x127c66e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x127c66cf0_0, 0, 32;
T_46.35 ;
    %load/vec4 v0x127c66cf0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_46.36, 5;
    %load/vec4 v0x127c670f0_0;
    %load/vec4 v0x127c66cf0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.39, 9;
    %load/vec4 v0x127c66e50_0;
    %nor/r;
    %and;
T_46.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.37, 8;
    %load/vec4 v0x127c670f0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c66cf0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x127c670f0_0, 0, 25;
    %load/vec4 v0x127c66fa0_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x127c66cf0_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x127c66fa0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127c66e50_0, 0, 1;
T_46.37 ;
    %load/vec4 v0x127c66cf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x127c66cf0_0, 0, 32;
    %jmp T_46.35;
T_46.36 ;
T_46.33 ;
    %load/vec4 v0x127c670f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127c66ef0_0, 0, 32;
    %jmp T_46.41;
T_46.40 ;
    %load/vec4 v0x127c66fa0_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_46.42, 5;
    %load/vec4 v0x127c67050_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c66ef0_0, 0, 32;
    %jmp T_46.43;
T_46.42 ;
    %load/vec4 v0x127c66fa0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_46.44, 4;
    %load/vec4 v0x127c67050_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x127c66ef0_0, 0, 32;
    %jmp T_46.45;
T_46.44 ;
    %load/vec4 v0x127c67050_0;
    %load/vec4 v0x127c66fa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127c670f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127c66ef0_0, 0, 32;
T_46.45 ;
T_46.43 ;
T_46.41 ;
T_46.18 ;
T_46.16 ;
T_46.13 ;
T_46.11 ;
T_46.9 ;
T_46.4 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x127c63b30;
T_47 ;
    %wait E_0x126e27310;
    %load/vec4 v0x127c68c80_0;
    %flag_set/vec4 8;
    %jmp/1 T_47.2, 8;
    %load/vec4 v0x127c684f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_47.2;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c68690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c687f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c68bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c68ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c68990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c68d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c68ed0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x127c68a20_0;
    %assign/vec4 v0x127c68ab0_0, 0;
    %load/vec4 v0x127c68900_0;
    %assign/vec4 v0x127c68990_0, 0;
    %load/vec4 v0x127c68460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.3, 8;
    %load/vec4 v0x127c68b40_0;
    %assign/vec4 v0x127c68ed0_0, 0;
    %load/vec4 v0x127c68b40_0;
    %assign/vec4 v0x127c68bf0_0, 0;
    %jmp T_47.4;
T_47.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c68bf0_0, 0;
T_47.4 ;
    %load/vec4 v0x127c68900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.5, 8;
    %load/vec4 v0x127c68460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.7, 8;
    %load/vec4 v0x127c68b40_0;
    %assign/vec4 v0x127c68d10_0, 0;
    %jmp T_47.8;
T_47.7 ;
    %load/vec4 v0x127c68ed0_0;
    %assign/vec4 v0x127c68d10_0, 0;
T_47.8 ;
T_47.5 ;
    %load/vec4 v0x127c68a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.9, 8;
    %load/vec4 v0x127c685c0_0;
    %assign/vec4 v0x127c68690_0, 0;
    %load/vec4 v0x127c682d0_0;
    %assign/vec4 v0x127c687f0_0, 0;
    %jmp T_47.10;
T_47.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127c68ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127c687f0_0, 0;
T_47.10 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x126ec0720;
T_48 ;
    %vpi_call/w 7 3 "$dumpfile", "waveforms/random_systolic.vcd" {0 0 0};
    %vpi_call/w 7 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x126edd340 {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "src/systolic.sv";
    "src/pe.sv";
    "src/fp32_add.sv";
    "src/fp32_mul.sv";
    "test/dump_random_systolic.sv";
