# Schedule

## Possible Direction

* [Chisel](https://chisel.eecs.berkeley.edu/)
  * [ ] [Scala](https://www.scala-lang.org/)
* [Spike](https://github.com/riscv/riscv-isa-sim)
* [Heracles](http://csl.stanford.edu/~christos/publications/2015.heracles.isca.pdf)

## Todo List

| Item                                     | Deadline | Status |
| ---------------------------------------- | -------- | ------ |
| Add memory bandwidth monitor for Spike   | 28 Jan   |        |
| Read [Privileged ISA spec v1.10](https://riscv.org/specifications/privileged-isa/) | 22 Jan   |        |
| Port [sv6](https://github.com/aclements/sv6) to RV64 | 25 Feb   |        |
