#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001a2ef07be20 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v000001a2ef0bb7c0_0 .net "clock", 0 0, L_000001a2ef0b65f0;  1 drivers
v000001a2ef118d20_0 .net "out", 0 0, L_000001a2ef0b6040;  1 drivers
v000001a2ef117b00_0 .var "reset_", 0 0;
S_000001a2ef0c86a0 .scope module, "clk" "clock_generator" 2 5, 2 32 0, S_000001a2ef07be20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clock";
P_000001a2ef0b6b90 .param/l "HALF_PERIOD" 0 2 37, +C4<00000000000000000000000000000101>;
L_000001a2ef0b65f0 .functor BUFZ 1, v000001a2ef0baf00_0, C4<0>, C4<0>, C4<0>;
v000001a2ef0baf00_0 .var "CLOCK", 0 0;
v000001a2ef0baa00_0 .net "clock", 0 0, L_000001a2ef0b65f0;  alias, 1 drivers
S_000001a2ef0c8830 .scope module, "dut" "out_n_clock" 2 12, 3 1 0, S_000001a2ef07be20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset_";
P_000001a2ef0cacb0 .param/l "N" 1 3 11, +C4<00000000000000000000000000000011>;
P_000001a2ef0cace8 .param/l "S0" 1 3 15, +C4<00000000000000000000000000000000>;
P_000001a2ef0cad20 .param/l "S1" 1 3 15, +C4<00000000000000000000000000000001>;
L_000001a2ef0b6040 .functor BUFZ 1, v000001a2ef0babe0_0, C4<0>, C4<0>, C4<0>;
v000001a2ef0bafa0_0 .var "COUNT", 3 0;
v000001a2ef0babe0_0 .var "OUT", 0 0;
v000001a2ef0bac80_0 .var "STAR", 0 0;
L_000001a2ef1190b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a2ef0bb400_0 .net/2u *"_ivl_10", 31 0, L_000001a2ef1190b8;  1 drivers
v000001a2ef0bb2c0_0 .net *"_ivl_12", 0 0, L_000001a2ef117380;  1 drivers
L_000001a2ef119100 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a2ef0bb860_0 .net/2s *"_ivl_14", 31 0, L_000001a2ef119100;  1 drivers
L_000001a2ef119148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a2ef0bb180_0 .net/2s *"_ivl_16", 31 0, L_000001a2ef119148;  1 drivers
v000001a2ef0bb360_0 .net *"_ivl_18", 31 0, L_000001a2ef118dc0;  1 drivers
L_000001a2ef119028 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001a2ef0bb680_0 .net/2u *"_ivl_2", 3 0, L_000001a2ef119028;  1 drivers
v000001a2ef0badc0_0 .net *"_ivl_23", 31 0, L_000001a2ef117880;  1 drivers
L_000001a2ef119190 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a2ef0baaa0_0 .net *"_ivl_26", 30 0, L_000001a2ef119190;  1 drivers
L_000001a2ef1191d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a2ef0bab40_0 .net/2u *"_ivl_27", 31 0, L_000001a2ef1191d8;  1 drivers
v000001a2ef0bad20_0 .net *"_ivl_29", 0 0, L_000001a2ef1176a0;  1 drivers
v000001a2ef0bae60_0 .net *"_ivl_6", 31 0, L_000001a2ef117240;  1 drivers
L_000001a2ef119070 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a2ef0bb040_0 .net *"_ivl_9", 27 0, L_000001a2ef119070;  1 drivers
v000001a2ef0bb4a0_0 .net "clock", 0 0, L_000001a2ef0b65f0;  alias, 1 drivers
v000001a2ef0bb540_0 .net "next_count_s0", 3 0, L_000001a2ef118500;  1 drivers
v000001a2ef0bb220_0 .net "next_star_s0", 0 0, L_000001a2ef117100;  1 drivers
v000001a2ef0bb5e0_0 .net "out", 0 0, L_000001a2ef0b6040;  alias, 1 drivers
v000001a2ef0bb720_0 .net "reset_", 0 0, v000001a2ef117b00_0;  1 drivers
E_000001a2ef0b6c50 .event posedge, v000001a2ef0baa00_0;
E_000001a2ef0b7450 .event edge, L_000001a2ef1176a0;
L_000001a2ef118500 .delay 4 (2,2,2) L_000001a2ef118500/d;
L_000001a2ef118500/d .arith/sub 4, v000001a2ef0bafa0_0, L_000001a2ef119028;
L_000001a2ef117240 .concat [ 4 28 0 0], v000001a2ef0bafa0_0, L_000001a2ef119070;
L_000001a2ef117380 .cmp/eq 32, L_000001a2ef117240, L_000001a2ef1190b8;
L_000001a2ef118dc0 .functor MUXZ 32, L_000001a2ef119148, L_000001a2ef119100, L_000001a2ef117380, C4<>;
L_000001a2ef117100 .delay 1 (2,2,2) L_000001a2ef117100/d;
L_000001a2ef117100/d .part L_000001a2ef118dc0, 0, 1;
L_000001a2ef117880 .concat [ 1 31 0 0], v000001a2ef117b00_0, L_000001a2ef119190;
L_000001a2ef1176a0 .cmp/eq 32, L_000001a2ef117880, L_000001a2ef1191d8;
    .scope S_000001a2ef0c86a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a2ef0baf00_0, 0;
    %end;
    .thread T_0;
    .scope S_000001a2ef0c86a0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001a2ef0baf00_0;
    %inv;
    %assign/vec4 v000001a2ef0baf00_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a2ef0c8830;
T_2 ;
    %wait E_000001a2ef0b7450;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a2ef0bafa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a2ef0babe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a2ef0bac80_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001a2ef0c8830;
T_3 ;
    %wait E_000001a2ef0b6c50;
    %load/vec4 v000001a2ef0bb720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %delay 3, 0;
    %load/vec4 v000001a2ef0bac80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000001a2ef0bb540_0;
    %assign/vec4 v000001a2ef0bafa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a2ef0babe0_0, 0;
    %load/vec4 v000001a2ef0bb220_0;
    %assign/vec4 v000001a2ef0bac80_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a2ef0bafa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a2ef0babe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a2ef0bac80_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a2ef07be20;
T_4 ;
    %vpi_call 2 18 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a2ef117b00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a2ef117b00_0, 0, 1;
    %delay 150, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\out_n_clock-2.v";
