#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Dec 10 16:15:38 2022
# Process ID: 13808
# Current directory: C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27724 C:\Users\Drew Solomon\Desktop\32-Bit-Single-Cycle-RISC-V-Processor\RISCV_dmsolomon.xpr
# Log file: C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/vivado.log
# Journal file: C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor\vivado.jou
# Running On: DESKTOP-55DQIAJ, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 34282 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.xpr}
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}]
export_ip_user_files -of_objects [get_files {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.ip_user_files} -ipstatic_source_dir {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.cache/compile_simlib/modelsim} {questa=C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.cache/compile_simlib/questa} {riviera=C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.cache/compile_simlib/riviera} {activehdl=C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_top.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_top/uut/ram0/inst/\native_mem_module.blk_mem_gen_v8_4_5_inst /memory}} 
relaunch_sim
close_sim
launch_simulation
source tb_top.tcl
current_wave_config {Untitled 2}
add_wave {{/tb_top/uut/ram0/inst/\native_mem_module.blk_mem_gen_v8_4_5_inst /memory}} 
relaunch_sim
close_sim
launch_simulation
source tb_top.tcl
current_wave_config {Untitled 3}
add_wave {{/tb_top/uut/ram0/inst/\native_mem_module.blk_mem_gen_v8_4_5_inst /memory}} 
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_alu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
close_sim
close_project
open_project {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.xpr}
launch_simulation
source tb_alu.tcl
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_alu_control [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
close_sim
close_project
open_project {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.xpr}
launch_simulation
source tb_alu_control.tcl
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_clkWizard [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
close_sim
close_project
open_project {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.xpr}
launch_simulation
source tb_clkWizard.tcl
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_control_unit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
close_project
open_project {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.xpr}
update_compile_order -fileset sources_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_imm_gen [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_imm_gen.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_ram [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
close_project
open_project {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.xpr}
reset_run synth_1
update_compile_order -fileset sources_1
launch_simulation
source tb_ram.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_reg_file [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
close_project
open_project {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.xpr}
launch_simulation
source tb_reg_file.tcl
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_reg_rom [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
close_project
open_project {C:/Users/Drew Solomon/Desktop/RISCV_dmsolomon/RISCV_dmsolomon.xpr}
close_project
open_project {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.xpr}
update_compile_order -fileset sources_1
launch_simulation
source tb_reg_rom.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_control_unit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
close_project
open_project {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.xpr}
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source tb_control_unit.tcl
close_sim
launch_simulation
source tb_control_unit.tcl
close_sim
launch_simulation
source tb_control_unit.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 8
launch_runs synth_1 -jobs 8
set_property AUTO_INCREMENTAL_CHECKPOINT 0 [get_runs synth_1]
set_property incremental_checkpoint {} [get_runs synth_1]
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_simulation
close_sim
close_project
open_project {C:/Users/Drew Solomon/Desktop/32-Bit-Single-Cycle-RISC-V-Processor/RISCV_dmsolomon.xpr}
launch_simulation
source tb_top.tcl
update_compile_order -fileset sources_1
current_wave_config {Untitled 14}
add_wave {{/tb_top/uut/ram0/inst/\native_mem_module.blk_mem_gen_v8_4_5_inst /memory}} 
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
source tb_top.tcl
current_wave_config {Untitled 15}
add_wave {{/tb_top/uut/ram0/inst/\native_mem_module.blk_mem_gen_v8_4_5_inst }} 
relaunch_sim
close_sim
