$date
	Sat Oct 22 20:21:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#306668
b1110 !
1"
#306670
b1110 &
b1110 %
1$
#306671
0"
#306674
b111 &
b111 %
#306678
b10110 &
b10110 %
#306682
b1011 &
b1011 %
#306686
b100010 &
b100010 %
#306690
b10001 &
b10001 %
#306694
b110100 &
b110100 %
#306698
b11010 &
b11010 %
#306702
b1101 &
b1101 %
#306706
b101000 &
b101000 %
#306710
b10100 &
b10100 %
#306714
b1010 &
b1010 %
#306718
b101 &
b101 %
#306722
b10000 &
b10000 %
#306726
b1000 &
b1000 %
#306730
b100 &
b100 %
#306734
b10 &
b10 %
#306738
b1 &
b1 %
1#
#306742
b0 &
0#
b0 %
0$
#1213367
b1010 !
1"
#1213370
b1010 &
b1010 %
1$
#1213371
0"
#1213374
b101 &
b101 %
#1213378
b10000 &
b10000 %
#1213382
b1000 &
b1000 %
#1213386
b100 &
b100 %
#1213390
b10 &
b10 %
#1213394
b1 &
b1 %
1#
#1213398
b0 &
0#
b0 %
0$
#2261767
1"
#2261770
b1010 &
b1010 %
1$
#2261771
0"
#2261774
b101 &
b101 %
#2261778
b10000 &
b10000 %
#2261782
b1000 &
b1000 %
#2261786
b100 &
b100 %
#2261790
b10 &
b10 %
#2261794
b1 &
b1 %
1#
#2261798
b0 &
0#
b0 %
0$
#4500012
