<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64CallLowering.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64CallLowering.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64CallLowering_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===--- AArch64CallLowering.cpp - Call lowering --------------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// This file implements the lowering of LLVM calls to machine code calls for</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// GlobalISel.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64CallLowering_8h.html">AArch64CallLowering.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64ISelLowering_8h.html">AArch64ISelLowering.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64MachineFunctionInfo_8h.html">AArch64MachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2Analysis_8h.html">llvm/CodeGen/Analysis.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2GlobalISel_2Utils_8h.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LowLevelType_8h.html">llvm/CodeGen/LowLevelType.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ValueTypes_8h.html">llvm/CodeGen/ValueTypes.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Argument_8h.html">llvm/IR/Argument.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Attributes_8h.html">llvm/IR/Attributes.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Value_8h.html">llvm/IR/Value.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="AArch64CallLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   47</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;aarch64-call-lowering&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64CallLowering.html#ad1ec5e34e707cb712c79df954c11a057">   51</a></span>&#160;<a class="code" href="classllvm_1_1AArch64CallLowering.html#ad1ec5e34e707cb712c79df954c11a057">AArch64CallLowering::AArch64CallLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI)</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  : <a class="code" href="classllvm_1_1CallLowering.html">CallLowering</a>(&amp;TLI) {}</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">struct </span>IncomingArgHandler : <span class="keyword">public</span> <a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html">CallLowering::ValueHandler</a> {</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  IncomingArgHandler(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                     <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn)</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      : <a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html">ValueHandler</a>(MIRBuilder, MRI, AssignFn), StackUsed(0) {}</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> getStackAddress(uint64_t <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                           <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO)<span class="keyword"> override </span>{</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keyword">auto</span> &amp;MFI = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordtype">int</span> FI = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(Size, Offset, <span class="keyword">true</span>);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    MPO = <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>(), FI);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> AddrReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(<a class="code" href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">LLT::pointer</a>(0, 64));</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a92664cdbeb0b24030809439993ac271d">buildFrameIndex</a>(AddrReg, FI);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    StackUsed = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(StackUsed, Size + Offset);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">return</span> AddrReg;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  }</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordtype">void</span> assignValueToReg(<a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1Register.html">Register</a> PhysReg,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                        <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)<span class="keyword"> override </span>{</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    markPhysRegUsed(PhysReg);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordflow">switch</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">getLocInfo</a>()) {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(ValVReg, PhysReg);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordflow">case</span> CCValAssign::LocInfo::SExt:</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">case</span> CCValAssign::LocInfo::ZExt:</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">case</span> CCValAssign::LocInfo::AExt: {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      <span class="keyword">auto</span> Copy = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a>{VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>()}, PhysReg);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad57555369f2dd451dd46e10cb3e4f1e9">buildTrunc</a>(ValVReg, Copy);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    }</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">void</span> assignValueToAddress(<a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr, uint64_t Size,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                            <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO, <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)<span class="keyword"> override </span>{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">// FIXME: Get alignment</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keyword">auto</span> MMO = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        MPO, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>, Size,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        1);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae7e15853fc188dffb357d47c6081c4c4">buildLoad</a>(ValVReg, Addr, *MMO);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// How the physical register gets marked varies between formal</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// parameters (it&#39;s a basic-block live-in), and a call instruction</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  /// (it&#39;s an implicit-def of the BL).</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> markPhysRegUsed(<span class="keywordtype">unsigned</span> PhysReg) = 0;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordtype">bool</span> isIncomingArgumentHandler()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  uint64_t StackUsed;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;};</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keyword">struct </span>FormalArgHandler : <span class="keyword">public</span> IncomingArgHandler {</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  FormalArgHandler(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                   <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    : IncomingArgHandler(MIRBuilder, MRI, AssignFn) {}</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordtype">void</span> markPhysRegUsed(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> override </span>{</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>()-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a>(PhysReg);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>().<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(PhysReg);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  }</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;};</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keyword">struct </span>CallReturnHandler : <span class="keyword">public</span> IncomingArgHandler {</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  CallReturnHandler(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB, <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn)</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    : IncomingArgHandler(MIRBuilder, MRI, AssignFn), MIB(MIB) {}</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordtype">void</span> markPhysRegUsed(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> override </span>{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(PhysReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;};</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keyword">struct </span>OutgoingArgHandler : <span class="keyword">public</span> <a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html">CallLowering::ValueHandler</a> {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  OutgoingArgHandler(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                     <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB, <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                     <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFnVarArg, <span class="keywordtype">bool</span> IsTailCall = <span class="keyword">false</span>,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                     <span class="keywordtype">int</span> FPDiff = 0)</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      : <a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html">ValueHandler</a>(MIRBuilder, MRI, AssignFn), MIB(MIB),</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        AssignFnVarArg(AssignFnVarArg), IsTailCall(IsTailCall), FPDiff(FPDiff),</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        StackSize(0) {}</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordtype">bool</span> isIncomingArgumentHandler()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> getStackAddress(uint64_t <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                           <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO)<span class="keyword"> override </span>{</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> p0 = <a class="code" href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">LLT::pointer</a>(0, 64);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> s64 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">if</span> (IsTailCall) {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      Offset += FPDiff;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <span class="keywordtype">int</span> FI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(Size, Offset, <span class="keyword">true</span>);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> FIReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(p0);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a92664cdbeb0b24030809439993ac271d">buildFrameIndex</a>(FIReg, FI);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      MPO = <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MF, FI);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      <span class="keywordflow">return</span> FIReg;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SPReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(p0);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(SPReg, <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(AArch64::SP));</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> OffsetReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(s64);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(OffsetReg, Offset);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> AddrReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(p0);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a82dbc99941b4cb96955d0e550dfb19f5">buildPtrAdd</a>(AddrReg, SPReg, OffsetReg);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    MPO = <a class="code" href="structllvm_1_1MachinePointerInfo.html#a2f877286c09d06ac6b9c5534736433d9">MachinePointerInfo::getStack</a>(MF, Offset);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">return</span> AddrReg;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  }</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordtype">void</span> assignValueToReg(<a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1Register.html">Register</a> PhysReg,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                        <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)<span class="keyword"> override </span>{</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(PhysReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ExtReg = extendRegister(ValVReg, VA);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(PhysReg, ExtReg);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  }</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordtype">void</span> assignValueToAddress(<a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr, uint64_t Size,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                            <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO, <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)<span class="keyword"> override </span>{</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">if</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">getLocInfo</a>() == CCValAssign::LocInfo::AExt) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      Size = VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>().<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() / 8;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      ValVReg = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">buildAnyExt</a>(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(Size * 8), ValVReg)</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                    -&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0)</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                    .<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    }</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keyword">auto</span> MMO = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        MPO, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>, Size, 1);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a87a7405685118d45876c996318829ceb">buildStore</a>(ValVReg, Addr, *MMO);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  }</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordtype">bool</span> assignArg(<span class="keywordtype">unsigned</span> ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> LocVT,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                 <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> LocInfo,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                 <span class="keyword">const</span> <a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html">CallLowering::ArgInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                 <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                 <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State)<span class="keyword"> override </span>{</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordtype">bool</span> Res;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">if</span> (Info.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#a4098a8e9be74a4b73efeac0ed749185a">IsFixed</a>)</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      Res = AssignFn(ValNo, ValVT, LocVT, LocInfo, Flags, State);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      Res = AssignFnVarArg(ValNo, ValVT, LocVT, LocInfo, Flags, State);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    StackSize = State.<a class="code" href="classllvm_1_1CCState.html#a60b2f72a3ca6f2c441a875c1c67f67c4">getNextStackOffset</a>();</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">return</span> Res;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  }</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFnVarArg;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordtype">bool</span> IsTailCall;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">  /// For tail calls, the byte offset of the call&#39;s argument area from the</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">  /// callee&#39;s. Unused elsewhere.</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> FPDiff;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  uint64_t StackSize;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;};</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;} <span class="comment">// namespace</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="AArch64CallLowering_8cpp.html#abebd7e1cdc2e5773df3b63580c2b359a">  215</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64CallLowering_8cpp.html#abebd7e1cdc2e5773df3b63580c2b359a">doesCalleeRestoreStack</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> TailCallOpt) {</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordflow">return</span> CallConv == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a> &amp;&amp; TailCallOpt;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;}</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keywordtype">void</span> AArch64CallLowering::splitToValueTypes(</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keyword">const</span> ArgInfo &amp;OrigArg, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ArgInfo&gt;</a> &amp;SplitArgs,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv)<span class="keyword"> const </span>{</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI = *getTLI&lt;AArch64TargetLowering&gt;();</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = OrigArg.Ty-&gt;getContext();</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">if</span> (OrigArg.Ty-&gt;isVoidTy())</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;EVT, 4&gt;</a> SplitVTs;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;uint64_t, 4&gt;</a> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="namespacellvm.html#ad2b0df041c7737a9d0e6307fa3ee0dae">ComputeValueVTs</a>(TLI, DL, OrigArg.Ty, SplitVTs, &amp;Offsets, 0);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordflow">if</span> (SplitVTs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == 1) {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="comment">// No splitting to do, but we want to replace the original type (e.g. [1 x</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="comment">// double] -&gt; double).</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    SplitArgs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(OrigArg.Regs[0], SplitVTs[0].getTypeForEVT(Ctx),</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                           OrigArg.Flags[0], OrigArg.IsFixed);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  }</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="comment">// Create one ArgInfo for each virtual register in the original ArgInfo.</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OrigArg.Regs.size() == SplitVTs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &amp;&amp; <span class="stringliteral">&quot;Regs / types mismatch&quot;</span>);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordtype">bool</span> NeedsRegBlock = TLI.<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a48c57cfdf8ec96636e65e675c87a24f6">functionArgumentNeedsConsecutiveRegisters</a>(</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      OrigArg.Ty, CallConv, <span class="keyword">false</span>);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = SplitVTs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *SplitTy = SplitVTs[i].getTypeForEVT(Ctx);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    SplitArgs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(OrigArg.Regs[i], SplitTy, OrigArg.Flags[0],</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                           OrigArg.IsFixed);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordflow">if</span> (NeedsRegBlock)</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      SplitArgs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">back</a>().Flags[0].setInConsecutiveRegs();</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  }</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  SplitArgs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">back</a>().Flags[0].setInConsecutiveRegsLast();</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;}</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64CallLowering.html#aa94e591ea02dc125e7a5b726262d4093">  256</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64CallLowering.html#aa94e591ea02dc125e7a5b726262d4093">AArch64CallLowering::lowerReturn</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *Val,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                      <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> VRegs,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                      <a class="code" href="classllvm_1_1Register.html">Register</a> SwiftErrorVReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keyword">auto</span> MIB = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">buildInstrNoInsert</a>(AArch64::RET_ReallyLR);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((Val &amp;&amp; !VRegs.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>()) || (!Val &amp;&amp; VRegs.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>())) &amp;&amp;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;         <span class="stringliteral">&quot;Return value without a vreg&quot;</span>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">if</span> (!VRegs.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>()) {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI = *getTLI&lt;AArch64TargetLowering&gt;();</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn = TLI.<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a4ed0e25160d3a3323c87794e593b364a">CCAssignFnForReturn</a>(F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>());</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keyword">auto</span> &amp;DL = F.<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = Val-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#a0566221f10834bfcea70965379745a20">getContext</a>();</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;EVT, 4&gt;</a> SplitEVTs;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="namespacellvm.html#ad2b0df041c7737a9d0e6307fa3ee0dae">ComputeValueVTs</a>(TLI, DL, Val-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>(), SplitEVTs);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VRegs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == SplitEVTs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &amp;&amp;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;           <span class="stringliteral">&quot;For each split Type there should be exactly one VReg.&quot;</span>);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ArgInfo, 8&gt;</a> SplitArgs;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="classunsigned.html">CallingConv::ID</a> CC = F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; SplitEVTs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); ++i) {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      <span class="keywordflow">if</span> (TLI.<a class="code" href="classllvm_1_1TargetLoweringBase.html#a315b23c0819f55fa9e7473c21992fc12">getNumRegistersForCallingConv</a>(Ctx, CC, SplitEVTs[i]) &gt; 1) {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Can&#39;t handle extended arg types which need split&quot;</span>);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      }</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> CurVReg = VRegs[i];</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      <a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html">ArgInfo</a> CurArgInfo = <a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html">ArgInfo</a>{CurVReg, SplitEVTs[i].getTypeForEVT(Ctx)};</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      <a class="code" href="classllvm_1_1CallLowering.html#a76765747068b9fddb311dfa2c6e0e5c3">setArgFlags</a>(CurArgInfo, <a class="code" href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df">AttributeList::ReturnIndex</a>, DL, F);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <span class="comment">// i1 is a special case because SDAG i1 true is naturally zero extended</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <span class="comment">// when widened using ANYEXT. We need to do it explicitly here.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(CurVReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 1) {</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        CurVReg = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a9c983906f9c3c89cf8ab6b5ce081e48f">buildZExt</a>(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(8), CurVReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        <span class="comment">// Some types will need extending as specified by the CC.</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        <a class="code" href="classllvm_1_1MVT.html">MVT</a> NewVT = TLI.<a class="code" href="classllvm_1_1TargetLoweringBase.html#a347d293012b5070f6833926f3d2e50d7">getRegisterTypeForCallingConv</a>(Ctx, CC, SplitEVTs[i]);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1EVT.html">EVT</a>(NewVT) != SplitEVTs[i]) {</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;          <span class="keywordtype">unsigned</span> ExtendOp = TargetOpcode::G_ANYEXT;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;          <span class="keywordflow">if</span> (F.<a class="code" href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">getAttributes</a>().<a class="code" href="classllvm_1_1AttributeList.html#a1b4ef98819626922109569646ab67a29">hasAttribute</a>(<a class="code" href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df">AttributeList::ReturnIndex</a>,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                             Attribute::SExt))</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;            ExtendOp = TargetOpcode::G_SEXT;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;          <span class="keywordflow">else</span> <span class="keywordflow">if</span> (F.<a class="code" href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">getAttributes</a>().<a class="code" href="classllvm_1_1AttributeList.html#a1b4ef98819626922109569646ab67a29">hasAttribute</a>(<a class="code" href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df">AttributeList::ReturnIndex</a>,</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                                                  Attribute::ZExt))</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;            ExtendOp = TargetOpcode::G_ZEXT;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;          <a class="code" href="classllvm_1_1LLT.html">LLT</a> NewLLT(NewVT);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;          <a class="code" href="classllvm_1_1LLT.html">LLT</a> OldLLT(<a class="code" href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">MVT::getVT</a>(CurArgInfo.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#a162886980d34a2f9a3245ab84185cb37">Ty</a>));</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;          CurArgInfo.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#a162886980d34a2f9a3245ab84185cb37">Ty</a> = <a class="code" href="structllvm_1_1EVT.html">EVT</a>(NewVT).<a class="code" href="structllvm_1_1EVT.html#ab0cfceeb37508e56f9c127e59766a668">getTypeForEVT</a>(Ctx);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;          <span class="comment">// Instead of an extend, we might have a vector type which needs</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;          <span class="comment">// padding with more elements, e.g. &lt;2 x half&gt; -&gt; &lt;4 x half&gt;.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;          <span class="keywordflow">if</span> (NewVT.<a class="code" href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>()) {</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;            <span class="keywordflow">if</span> (OldLLT.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;              <span class="keywordflow">if</span> (NewLLT.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() &gt; OldLLT.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>()) {</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                <span class="comment">// We don&#39;t handle VA types which are not exactly twice the</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                <span class="comment">// size, but can easily be done in future.</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                <span class="keywordflow">if</span> (NewLLT.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() != OldLLT.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() * 2) {</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Outgoing vector ret has too many elts&quot;</span>);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                }</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a> = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">buildUndef</a>({OldLLT});</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                CurVReg =</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">buildMerge</a>({NewLLT}, {CurVReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a>.getReg(0)})</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                        .<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(0);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;              } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                <span class="comment">// Just do a vector extend.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                CurVReg = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(ExtendOp, {NewLLT}, {CurVReg})</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                              .<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(0);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;              }</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NewLLT.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() == 2) {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;              <span class="comment">// We need to pad a &lt;1 x S&gt; type to &lt;2 x S&gt;. Since we don&#39;t have</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;              <span class="comment">// &lt;1 x S&gt; vector types in GISel we use a build_vector instead</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;              <span class="comment">// of a vector merge/concat.</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;              <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a> = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">buildUndef</a>({OldLLT});</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;              CurVReg =</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                  MIRBuilder</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                      .<a class="code" href="classllvm_1_1MachineIRBuilder.html#a60609bd46d38414e2c9e2334f9740727">buildBuildVector</a>({NewLLT}, {CurVReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a>.getReg(0)})</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                      .<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(0);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;              <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not handle ret ty&quot;</span>);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;              <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;            }</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;            <span class="comment">// A scalar extend.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;            CurVReg =</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(ExtendOp, {NewLLT}, {CurVReg}).<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(0);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;          }</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        }</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      }</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <span class="keywordflow">if</span> (CurVReg != CurArgInfo.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#a15bd554291a003ec01a0f9e3cbfab8e5">Regs</a>[0]) {</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        CurArgInfo.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#a15bd554291a003ec01a0f9e3cbfab8e5">Regs</a>[0] = CurVReg;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        <span class="comment">// Reset the arg flags after modifying CurVReg.</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <a class="code" href="classllvm_1_1CallLowering.html#a76765747068b9fddb311dfa2c6e0e5c3">setArgFlags</a>(CurArgInfo, <a class="code" href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df">AttributeList::ReturnIndex</a>, DL, F);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;     splitToValueTypes(CurArgInfo, SplitArgs, DL, MRI, CC);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    }</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    OutgoingArgHandler Handler(MIRBuilder, MRI, MIB, AssignFn, AssignFn);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    Success = <a class="code" href="classllvm_1_1CallLowering.html#a9378d4369a24deca5550d83eb69f8bf7">handleAssignments</a>(MIRBuilder, SplitArgs, Handler);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  }</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">if</span> (SwiftErrorVReg) {</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    MIB.addUse(AArch64::X21, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(AArch64::X21, SwiftErrorVReg);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  }</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">insertInstr</a>(MIB);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;}</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/// Helper function to compute forwarded registers for musttail calls. Computes</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/// the forwarded registers, sets MBB liveness, and emits COPY instructions that</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/// can be used to save + restore registers later.</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="AArch64CallLowering_8cpp.html#a133ddcbd001fd6de4f055542a6a95595">  376</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64CallLowering_8cpp.html#a133ddcbd001fd6de4f055542a6a95595">handleMustTailForwardedRegisters</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                                             <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn) {</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>();</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordflow">if</span> (!MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a7819a781e436c677ed1613c7739ee53e">hasMustTailInVarArgFunc</a>())</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(F.isVarArg() &amp;&amp; <span class="stringliteral">&quot;Expected F to be vararg?&quot;</span>);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">// Compute the set of forwarded registers. The rest are scratch.</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(F.getCallingConv(), <span class="comment">/*IsVarArg=*/</span><span class="keyword">true</span>, MF, ArgLocs,</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                 F.<a class="code" href="classllvm_1_1MachineFunction.html#a949d4cecc0f4fd13754f88928cf87b22">getContext</a>());</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MVT, 2&gt;</a> RegParmTypes;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  RegParmTypes.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  RegParmTypes.push_back(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="comment">// Later on, we can use this vector to restore the registers if necessary.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ForwardedRegister&gt;</a> &amp;Forwards =</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;      FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a6e10f730bb07d7098bdf83a754eaffc8">getForwardedMustTailRegParms</a>();</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  CCInfo.analyzeMustTailForwardedRegisters(Forwards, RegParmTypes, AssignFn);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="comment">// Conservatively forward X8, since it might be used for an aggregate</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="comment">// return.</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordflow">if</span> (!CCInfo.isAllocated(AArch64::X8)) {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="keywordtype">unsigned</span> X8VReg = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(AArch64::X8, &amp;AArch64::GPR64RegClass);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    Forwards.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="structllvm_1_1ForwardedRegister.html">ForwardedRegister</a>(X8VReg, AArch64::X8, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  }</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="comment">// Add the forwards to the MachineBasicBlock and MachineFunction.</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;F : Forwards) {</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(F.PReg);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(<a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(F.VReg), <a class="code" href="classllvm_1_1Register.html">Register</a>(F.PReg));</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  }</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;}</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64CallLowering.html#a4738dd0660d27d0b1c681e2d398e604b">  416</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64CallLowering.html#a4738dd0660d27d0b1c681e2d398e604b">AArch64CallLowering::lowerFormalArguments</a>(</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>,</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a>&gt; VRegs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>();</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keyword">auto</span> &amp;DL = F.<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ArgInfo, 8&gt;</a> SplitArgs;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordtype">unsigned</span> i = 0;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> : F.<a class="code" href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">args</a>()) {</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">if</span> (DL.<a class="code" href="classllvm_1_1DataLayout.html#acfcd22eb38dbfe1acbf138754297437a">getTypeStoreSize</a>(<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getType()) == 0)</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html">ArgInfo</a> OrigArg{VRegs[i], <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getType()};</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <a class="code" href="classllvm_1_1CallLowering.html#a76765747068b9fddb311dfa2c6e0e5c3">setArgFlags</a>(OrigArg, i + <a class="code" href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a503c0b646ea0b3868c0c8380fdc688b8">AttributeList::FirstArgIndex</a>, DL, F);</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    splitToValueTypes(OrigArg, SplitArgs, DL, MRI, F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>());</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    ++i;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  }</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keywordflow">if</span> (!MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">empty</a>())</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(*MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>());</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI = *getTLI&lt;AArch64TargetLowering&gt;();</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn =</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      TLI.<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">CCAssignFnForCall</a>(F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>(), <span class="comment">/*IsVarArg=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  FormalArgHandler Handler(MIRBuilder, MRI, AssignFn);</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#a9378d4369a24deca5550d83eb69f8bf7">handleAssignments</a>(MIRBuilder, SplitArgs, Handler))</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  uint64_t <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> = Handler.StackUsed;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">if</span> (F.<a class="code" href="classllvm_1_1Function.html#af457a58a84b500d44feb7b699aa43ec1">isVarArg</a>()) {</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keyword">auto</span> &amp;Subtarget = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;();</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">if</span> (!Subtarget.isTargetDarwin()) {</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        <span class="comment">// FIXME: we need to reimplement saveVarArgsRegisters from</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      <span class="comment">// AArch64ISelLowering.</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    }</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="comment">// We currently pass all varargs at 8-byte alignment, or 4 in ILP32.</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    StackOffset = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(Handler.StackUsed, Subtarget.isTargetILP32() ? 4 : 8);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keyword">auto</span> &amp;MFI = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a3579b908528b4652650ed24f8c5044c3">setVarArgsStackIndex</a>(MFI.CreateFixedObject(4, StackOffset, <span class="keyword">true</span>));</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  }</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64CallLowering_8cpp.html#abebd7e1cdc2e5773df3b63580c2b359a">doesCalleeRestoreStack</a>(F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>(),</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                             MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">GuaranteedTailCallOpt</a>)) {</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="comment">// We have a non-standard ABI, so why not make full use of the stack that</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="comment">// we&#39;re going to pop? It must be aligned to 16 B in any case.</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    StackOffset = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(StackOffset, 16);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="comment">// If we&#39;re expected to restore the stack (e.g. fastcc), then we&#39;ll be</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="comment">// adding a multiple of 16.</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#afa54f4f948a89516a5d77a58fb8a18d7">setArgumentStackToRestore</a>(StackOffset);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="comment">// Our own callers will guarantee that the space is free by giving an</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="comment">// aligned value to CALLSEQ_START.</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  }</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="comment">// When we tail call, we need to check if the callee&#39;s arguments</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="comment">// will fit on the caller&#39;s stack. So, whenever we lower formal arguments,</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="comment">// we should keep track of this information, since we might lower a tail call</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="comment">// in this function later.</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a6b6e1593f20bacc0f43b1254988ddd18">setBytesInStackArgArea</a>(StackOffset);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keyword">auto</span> &amp;Subtarget = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;();</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordflow">if</span> (Subtarget.hasCustomCallingConv())</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#a69f50b8c0a70f57950c142ca963e1cb5">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a776852734c11ae705971ee8d39e589c6">UpdateCustomCalleeSavedRegs</a>(MF);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <a class="code" href="AArch64CallLowering_8cpp.html#a133ddcbd001fd6de4f055542a6a95595">handleMustTailForwardedRegisters</a>(MIRBuilder, AssignFn);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="comment">// Move back to the end of the basic block.</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a33f1a3699cda99bd2c1d11a8138116bb">setMBB</a>(MBB);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;}</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">/// Return true if the calling convention is one that we can guarantee TCO for.</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="AArch64CallLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">  498</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64CallLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC) {</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordflow">return</span> CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a>;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;}</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">/// Return true if we might ever do TCO for calls with this calling convention.</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="AArch64CallLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">  503</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64CallLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC) {</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>:</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a4eeb29fe27dc20afa4f443765f45f9a5">CallingConv::PreserveMost</a>:</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a2740493172a4ce246941c8cff95e0f83">CallingConv::Swift</a>:</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64CallLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a>(CC);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  }</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;}</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/// Returns a pair containing the fixed CCAssignFn and the vararg CCAssignFn for</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/// CC.</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"></span><span class="keyword">static</span> std::pair&lt;CCAssignFn *, CCAssignFn *&gt;</div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="AArch64CallLowering_8cpp.html#a42441bc03247d179060cef28f4dc25bd">  517</a></span>&#160;<a class="code" href="AArch64CallLowering_8cpp.html#a42441bc03247d179060cef28f4dc25bd">getAssignFnsForCC</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC, <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI) {</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">return</span> {TLI.<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">CCAssignFnForCall</a>(CC, <span class="keyword">false</span>), TLI.<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">CCAssignFnForCall</a>(CC, <span class="keyword">true</span>)};</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;}</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="keywordtype">bool</span> AArch64CallLowering::doCallerAndCalleePassArgsTheSameWay(</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    CallLoweringInfo &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ArgInfo&gt;</a> &amp;InArgs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;CallerF = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallerCC = CallerF.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="comment">// If the calling conventions match, then everything must be the same.</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keywordflow">if</span> (CalleeCC == CallerCC)</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="comment">// Check if the caller and callee will handle arguments in the same way.</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI = *getTLI&lt;AArch64TargetLowering&gt;();</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *CalleeAssignFnFixed;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *CalleeAssignFnVarArg;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  std::tie(CalleeAssignFnFixed, CalleeAssignFnVarArg) =</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;      <a class="code" href="AArch64CallLowering_8cpp.html#a42441bc03247d179060cef28f4dc25bd">getAssignFnsForCC</a>(CalleeCC, TLI);</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *CallerAssignFnFixed;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *CallerAssignFnVarArg;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  std::tie(CallerAssignFnFixed, CallerAssignFnVarArg) =</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;      <a class="code" href="AArch64CallLowering_8cpp.html#a42441bc03247d179060cef28f4dc25bd">getAssignFnsForCC</a>(CallerCC, TLI);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#a7462e85be2cf6939d447ecec1f0e14dd">resultsCompatible</a>(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, MF, InArgs, *CalleeAssignFnFixed,</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                         *CalleeAssignFnVarArg, *CallerAssignFnFixed,</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                         *CallerAssignFnVarArg))</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="comment">// Make sure that the caller and callee preserve all of the same registers.</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keyword">auto</span> <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;().getRegisterInfo();</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *CallerPreserved = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getCallPreservedMask(MF, CallerCC);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *CalleePreserved = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getCallPreservedMask(MF, CalleeCC);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;().<a class="code" href="classllvm_1_1AArch64Subtarget.html#afd4bb75fec521c3addcd5ac9d85fdce1">hasCustomCallingConv</a>()) {</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;UpdateCustomCallPreservedMask(MF, &amp;CallerPreserved);</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;UpdateCustomCallPreservedMask(MF, &amp;CalleePreserved);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  }</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;regmaskSubsetEqual(CallerPreserved, CalleePreserved);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="keywordtype">bool</span> AArch64CallLowering::areCalleeOutgoingArgsTailCallable(</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    CallLoweringInfo &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ArgInfo&gt;</a> &amp;OutArgs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="comment">// If there are no outgoing arguments, then we are done.</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordflow">if</span> (OutArgs.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;CallerF = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallerCC = CallerF.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI = *getTLI&lt;AArch64TargetLowering&gt;();</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFnFixed;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFnVarArg;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  std::tie(AssignFnFixed, AssignFnVarArg) = <a class="code" href="AArch64CallLowering_8cpp.html#a42441bc03247d179060cef28f4dc25bd">getAssignFnsForCC</a>(CalleeCC, TLI);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="comment">// We have outgoing arguments. Make sure that we can tail call with them.</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> OutLocs;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> OutInfo(CalleeCC, <span class="keyword">false</span>, MF, OutLocs, CallerF.<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>());</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#a7970d386a9ebf6e41a53323377fb6781">analyzeArgInfo</a>(OutInfo, OutArgs, *AssignFnFixed, *AssignFnVarArg)) {</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;... Could not analyze call operands.\n&quot;</span>);</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  }</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="comment">// Make sure that they can fit on the caller&#39;s stack.</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordflow">if</span> (OutInfo.getNextStackOffset() &gt; FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#ae3983ecc9903d3cb991aa6fa865f9419">getBytesInStackArgArea</a>()) {</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;... Cannot fit call operands on caller&#39;s stack.\n&quot;</span>);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  }</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="comment">// Verify that the parameters in callee-saved registers match.</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="comment">// TODO: Port this over to CallLowering as general code once swiftself is</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="comment">// supported.</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keyword">auto</span> <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;().getRegisterInfo();</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *CallerPreservedMask = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getCallPreservedMask(MF, CallerCC);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; OutLocs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); ++i) {</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="keyword">auto</span> &amp;ArgLoc = OutLocs[i];</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="comment">// If it&#39;s not a register, it&#39;s fine.</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keywordflow">if</span> (!ArgLoc.isRegLoc()) {</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.IsVarArg) {</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        <span class="comment">// Be conservative and disallow variadic memory operands to match SDAG&#39;s</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        <span class="comment">// behaviour.</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        <span class="comment">// FIXME: If the caller&#39;s calling convention is C, then we can</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        <span class="comment">// potentially use its argument area. However, for cases like fastcc,</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        <span class="comment">// we can&#39;t do anything.</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;            <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;... Cannot tail call vararg function with stack arguments\n&quot;</span>);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;      }</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    }</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = ArgLoc.getLocReg();</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="comment">// Only look at callee-saved registers.</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">MachineOperand::clobbersPhysReg</a>(CallerPreservedMask, Reg))</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;... Call has an argument passed in a callee-saved register.\n&quot;</span>);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="comment">// Check if it was copied from.</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    ArgInfo &amp;OutInfo = OutArgs[i];</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="keywordflow">if</span> (OutInfo.Regs.size() &gt; 1) {</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;... Cannot handle arguments in multiple registers.\n&quot;</span>);</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    }</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="comment">// Check if we copy the register, walking through copies from virtual</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="comment">// registers. Note that getDefIgnoringCopies does not ignore copies from</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <span class="comment">// physical registers.</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RegDef = <a class="code" href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">getDefIgnoringCopies</a>(OutInfo.Regs[0], MRI);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">if</span> (!RegDef || RegDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != TargetOpcode::COPY) {</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;          &lt;&lt; <span class="stringliteral">&quot;... Parameter was not copied into a VReg, cannot tail call.\n&quot;</span>);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    }</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="comment">// Got a copy. Verify that it&#39;s the same as the register we want.</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> CopyRHS = RegDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">if</span> (CopyRHS != Reg) {</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;... Callee-saved register was not copied into &quot;</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                           <span class="stringliteral">&quot;VReg, cannot tail call.\n&quot;</span>);</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    }</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  }</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;}</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64CallLowering.html#aba8fa9d02ad8b557faaf41b37b714ba4">  660</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64CallLowering.html#aba8fa9d02ad8b557faaf41b37b714ba4">AArch64CallLowering::isEligibleForTailCallOptimization</a>(</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ArgInfo&gt;</a> &amp;InArgs,</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ArgInfo&gt;</a> &amp;OutArgs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="comment">// Must pass all target-independent checks in order to tail call optimize.</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keywordflow">if</span> (!Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a141cd4812a5651947cdde2c84b94bb05">IsTailCall</a>)</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <a class="code" href="classunsigned.html">CallingConv::ID</a> CalleeCC = Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a93980fadd9891c63817986727e690055">CallConv</a>;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;CallerF = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Attempting to lower call as tail call\n&quot;</span>);</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#adb180484ec004a9589e4e89e1477979b">SwiftErrorVReg</a>) {</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="comment">// TODO: We should handle this.</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="comment">// Note that this is also handled by the check for no outgoing arguments.</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="comment">// Proactively disabling this though, because the swifterror handling in</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="comment">// lowerCall inserts a COPY *after* the location of the call.</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;... Cannot handle tail calls with swifterror yet.\n&quot;</span>);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  }</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64CallLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a>(CalleeCC)) {</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;... Calling convention cannot be tail called.\n&quot;</span>);</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  }</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="comment">// Byval parameters hand the function a pointer directly into the stack area</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="comment">// we want to reuse during a tail call. Working around this *is* possible (see</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="comment">// X86).</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="comment">// FIXME: In AArch64ISelLowering, this isn&#39;t worked around. Can/should we try</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="comment">// it?</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="comment">// On Windows, &quot;inreg&quot; attributes signify non-aggregate indirect returns.</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="comment">// In this case, it is necessary to save/restore X0 in the callee. Tail</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="comment">// call opt interferes with this. So we disable tail call opt when the</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="comment">// caller has an argument with &quot;inreg&quot; attribute.</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="comment">// FIXME: Check whether the callee also has an &quot;inreg&quot; argument.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <span class="comment">// When the caller has a swifterror argument, we don&#39;t want to tail call</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="comment">// because would have to move into the swifterror register before the</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="comment">// tail call.</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(CallerF.<a class="code" href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">args</a>(), [](<span class="keyword">const</span> <a class="code" href="classllvm_1_1Argument.html">Argument</a> &amp;A) {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        <span class="keywordflow">return</span> A.hasByValAttr() || A.hasInRegAttr() || A.hasSwiftErrorAttr();</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      })) {</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;... Cannot tail call from callers with byval, &quot;</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;                         <span class="stringliteral">&quot;inreg, or swifterror arguments\n&quot;</span>);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  }</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <span class="comment">// Externally-defined functions with weak linkage should not be</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="comment">// tail-called on AArch64 when the OS does not support dynamic</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="comment">// pre-emption of symbols, as the AAELF spec requires normal calls</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="comment">// to undefined weak functions to be replaced with a NOP or jump to the</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="comment">// next instruction. The behaviour of branch instructions in this</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="comment">// situation (as used for tail calls) is implementation-defined, so we</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <span class="comment">// cannot rely on the linker replacing the tail call with a return.</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a18d89d48377a33d96352f36a362efee3">Callee</a>.<a class="code" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>()) {</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a18d89d48377a33d96352f36a362efee3">Callee</a>.<a class="code" href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">getGlobal</a>();</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>();</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="keywordflow">if</span> (GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a51af265dc931258cdb8ffb37ee6decee">hasExternalWeakLinkage</a>() &amp;&amp;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        (!TT.<a class="code" href="classllvm_1_1Triple.html#a7736bfc4c1afef875ecf02f2a7701fe3">isOSWindows</a>() || TT.<a class="code" href="classllvm_1_1Triple.html#aea6d215256ae43bc9149bf41f2cc7694">isOSBinFormatELF</a>() ||</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;         TT.<a class="code" href="classllvm_1_1Triple.html#a444e46ff0a17a6c9480eb151bd42c9bc">isOSBinFormatMachO</a>())) {</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;... Cannot tail call externally-defined function &quot;</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                           <span class="stringliteral">&quot;with weak linkage for this OS.\n&quot;</span>);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    }</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  }</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="comment">// If we have -tailcallopt, then we&#39;re done.</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">GuaranteedTailCallOpt</a>)</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64CallLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a>(CalleeCC) &amp;&amp; CalleeCC == CallerF.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <span class="comment">// We don&#39;t have -tailcallopt, so we&#39;re allowed to change the ABI (sibcall).</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <span class="comment">// Try to find cases where we can do that.</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <span class="comment">// I want anyone implementing a new calling convention to think long and hard</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="comment">// about this assert.</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a0eedee6e9477ded7565fa376bbb4891f">IsVarArg</a> || CalleeCC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>) &amp;&amp;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;         <span class="stringliteral">&quot;Unexpected variadic calling convention&quot;</span>);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="comment">// Verify that the incoming and outgoing arguments from the callee are</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="comment">// safe to tail call.</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="keywordflow">if</span> (!doCallerAndCalleePassArgsTheSameWay(Info, MF, InArgs)) {</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;... Caller and callee have incompatible calling conventions.\n&quot;</span>);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  }</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keywordflow">if</span> (!areCalleeOutgoingArgsTailCallable(Info, MF, OutArgs))</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;... Call is eligible for tail call optimization.\n&quot;</span>);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;}</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="AArch64CallLowering_8cpp.html#a8d21acc4fc0a649be81240c19424acd9">  762</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64CallLowering_8cpp.html#a8d21acc4fc0a649be81240c19424acd9">getCallOpcode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;CallerF, <span class="keywordtype">bool</span> IsIndirect,</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                              <span class="keywordtype">bool</span> IsTailCall) {</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keywordflow">if</span> (!IsTailCall)</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="keywordflow">return</span> IsIndirect ? AArch64::BLR : <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">AArch64::BL</a>;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="keywordflow">if</span> (!IsIndirect)</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="keywordflow">return</span> AArch64::TCRETURNdi;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="comment">// When BTI is enabled, we need to use TCRETURNriBTI to make sure that we use</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="comment">// x16 or x17.</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="keywordflow">if</span> (CallerF.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;branch-target-enforcement&quot;</span>))</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="keywordflow">return</span> AArch64::TCRETURNriBTI;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="keywordflow">return</span> AArch64::TCRETURNri;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;}</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="keywordtype">bool</span> AArch64CallLowering::lowerTailCall(</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, CallLoweringInfo &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ArgInfo&gt;</a> &amp;OutArgs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI = *getTLI&lt;AArch64TargetLowering&gt;();</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="comment">// True when we&#39;re tail calling, but without -tailcallopt.</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="keywordtype">bool</span> IsSibCall = !MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">GuaranteedTailCallOpt</a>;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="comment">// TODO: Right now, regbankselect doesn&#39;t know how to handle the rtcGPR64</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <span class="comment">// register class. Until we can do that, we should fall back here.</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <span class="keywordflow">if</span> (F.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;branch-target-enforcement&quot;</span>)) {</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Cannot lower indirect tail calls with BTI enabled yet.\n&quot;</span>);</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  }</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="comment">// Find out which ABI gets to decide where things go.</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFnFixed;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFnVarArg;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  std::tie(AssignFnFixed, AssignFnVarArg) = <a class="code" href="AArch64CallLowering_8cpp.html#a42441bc03247d179060cef28f4dc25bd">getAssignFnsForCC</a>(CalleeCC, TLI);</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> CallSeqStart;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="keywordflow">if</span> (!IsSibCall)</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    CallSeqStart = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::ADJCALLSTACKDOWN);</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="AArch64CallLowering_8cpp.html#a8d21acc4fc0a649be81240c19424acd9">getCallOpcode</a>(F, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Callee.isReg(), <span class="keyword">true</span>);</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <span class="keyword">auto</span> MIB = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">buildInstrNoInsert</a>(Opc);</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Callee);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="comment">// Byte offset for the tail call. When we are sibcalling, this will always</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="comment">// be 0.</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="comment">// Tell the call which registers are clobbered.</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="keyword">auto</span> <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;().getRegisterInfo();</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getCallPreservedMask(MF, CalleeCC);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;().<a class="code" href="classllvm_1_1AArch64Subtarget.html#afd4bb75fec521c3addcd5ac9d85fdce1">hasCustomCallingConv</a>())</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;UpdateCustomCallPreservedMask(MF, &amp;Mask);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  MIB.addRegMask(Mask);</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;isAnyArgRegReserved(MF))</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;emitReservedArgRegCallError(MF);</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <span class="comment">// FPDiff is the byte offset of the call&#39;s argument area from the callee&#39;s.</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="comment">// Stores to callee stack arguments will be placed in FixedStackSlots offset</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="comment">// by this amount for a tail call. In a sibling call it must be 0 because the</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="comment">// caller will deallocate the entire stack and the callee still expects its</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="comment">// arguments to begin at SP+0.</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="keywordtype">int</span> FPDiff = 0;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="comment">// This will be 0 for sibcalls, potentially nonzero for tail calls produced</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="comment">// by -tailcallopt. For sibcalls, the memory operands for the call are</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="comment">// already available in the caller&#39;s incoming argument space.</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="keywordtype">unsigned</span> NumBytes = 0;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">if</span> (!IsSibCall) {</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <span class="comment">// We aren&#39;t sibcalling, so we need to compute FPDiff. We need to do this</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="comment">// before handling assignments, because FPDiff must be known for memory</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <span class="comment">// arguments.</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="keywordtype">unsigned</span> NumReusableBytes = FuncInfo-&gt;getBytesInStackArgArea();</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> OutLocs;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <a class="code" href="classllvm_1_1CCState.html">CCState</a> OutInfo(CalleeCC, <span class="keyword">false</span>, MF, OutLocs, F.<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>());</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <a class="code" href="classllvm_1_1CallLowering.html#a7970d386a9ebf6e41a53323377fb6781">analyzeArgInfo</a>(OutInfo, OutArgs, *AssignFnFixed, *AssignFnVarArg);</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="comment">// The callee will pop the argument stack as a tail call. Thus, we must</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <span class="comment">// keep it 16-byte aligned.</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    NumBytes = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(OutInfo.getNextStackOffset(), 16);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <span class="comment">// FPDiff will be negative if this tail call requires more space than we</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="comment">// would automatically have in our incoming argument space. Positive if we</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="comment">// actually shrink the stack.</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    FPDiff = NumReusableBytes - NumBytes;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="comment">// The stack pointer must be 16-byte aligned at all times it&#39;s used for a</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="comment">// memory operation, which in practice means at *all* times and in</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <span class="comment">// particular across call boundaries. Therefore our own arguments started at</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="comment">// a 16-byte aligned SP and the delta applied for the tail call should</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <span class="comment">// satisfy the same constraint.</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FPDiff % 16 == 0 &amp;&amp; <span class="stringliteral">&quot;unaligned stack on tail call&quot;</span>);</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  }</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;Forwards = FuncInfo-&gt;getForwardedMustTailRegParms();</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="comment">// Do the actual argument marshalling.</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> PhysRegs;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  OutgoingArgHandler Handler(MIRBuilder, MRI, MIB, AssignFnFixed,</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                             AssignFnVarArg, <span class="keyword">true</span>, FPDiff);</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#a9378d4369a24deca5550d83eb69f8bf7">handleAssignments</a>(MIRBuilder, OutArgs, Handler))</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.IsVarArg &amp;&amp; <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.IsMustTailCall) {</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="comment">// Now we know what&#39;s being passed to the function. Add uses to the call for</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="comment">// the forwarded registers that we *aren&#39;t* passing as parameters. This will</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <span class="comment">// preserve the copies we build earlier.</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;F : Forwards) {</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> ForwardedReg = F.PReg;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <span class="comment">// If the register is already passed, or aliases a register which is</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      <span class="comment">// already being passed, then skip it.</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(MIB-&gt;uses(), [&amp;ForwardedReg, &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>](<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1Use.html">Use</a>) {</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Use.html">Use</a>.isReg())</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;              <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;regsOverlap(<a class="code" href="classllvm_1_1Use.html">Use</a>.getReg(), ForwardedReg);</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;          }))</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;      <span class="comment">// We aren&#39;t passing it already, so we should add it to the call.</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;      MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(ForwardedReg, <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(F.VReg));</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ForwardedReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    }</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  }</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="comment">// If we have -tailcallopt, we need to adjust the stack. We&#39;ll do the call</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="comment">// sequence start and end here.</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="keywordflow">if</span> (!IsSibCall) {</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(FPDiff);</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    CallSeqStart.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(NumBytes).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="comment">// End the call sequence *before* emitting the call. Normally, we would</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="comment">// tidy the frame up after the call. However, here, we&#39;ve laid out the</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="comment">// parameters so that when SP is reset, they will be in the correct</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="comment">// location.</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::ADJCALLSTACKUP).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(NumBytes).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  }</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="comment">// Now we can add the actual call instruction to the correct basic block.</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">insertInstr</a>(MIB);</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="comment">// If Callee is a reg, since it is used by a target specific instruction,</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="comment">// it must have a register class matching the constraint of that instruction.</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Callee.isReg())</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(<a class="code" href="namespacellvm.html#acbea9e858d43077e10d126e8d6b1778b">constrainOperandRegClass</a>(</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;        MF, *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, MRI, *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>(),</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;        *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a4a73e20211aa136ac4098ddb0241d9b6">getRegBankInfo</a>(), *MIB, MIB-&gt;getDesc(), <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Callee,</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;        0));</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a004532fb45877d609a740cf1446951d7">setHasTailCall</a>();</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.LoweredTailCall = <span class="keyword">true</span>;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;}</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64CallLowering.html#ad995047f82b555a8ceee0fba2af41899">  921</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64CallLowering.html#ad995047f82b555a8ceee0fba2af41899">AArch64CallLowering::lowerCall</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;                                    <a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="keyword">auto</span> &amp;DL = F.<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI = *getTLI&lt;AArch64TargetLowering&gt;();</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ArgInfo, 8&gt;</a> OutArgs;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;OrigArg : Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#abd20435bcb5fcd7b1e8655b798de8646">OrigArgs</a>) {</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    splitToValueTypes(OrigArg, OutArgs, DL, MRI, Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a93980fadd9891c63817986727e690055">CallConv</a>);</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    <span class="comment">// AAPCS requires that we zero-extend i1 to 8 bits by the caller.</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="keywordflow">if</span> (OrigArg.Ty-&gt;isIntegerTy(1))</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;      OutArgs.back().Flags[0].setZExt();</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  }</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ArgInfo, 8&gt;</a> InArgs;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <span class="keywordflow">if</span> (!Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a24aaaef46c35bbfaa368b431c5f391d2">OrigRet</a>.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#a162886980d34a2f9a3245ab84185cb37">Ty</a>-&gt;<a class="code" href="classllvm_1_1Type.html#ae8eaa0b4eeac52a2b2282cb1bfd981ae">isVoidTy</a>())</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    splitToValueTypes(Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a24aaaef46c35bbfaa368b431c5f391d2">OrigRet</a>, InArgs, DL, MRI, F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>());</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="comment">// If we can lower as a tail call, do that instead.</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordtype">bool</span> CanTailCallOpt =</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;      <a class="code" href="classllvm_1_1AArch64CallLowering.html#aba8fa9d02ad8b557faaf41b37b714ba4">isEligibleForTailCallOptimization</a>(MIRBuilder, Info, InArgs, OutArgs);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="comment">// We must emit a tail call if we have musttail.</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a13fee24eaaace8501d9c8cc06411b04f">IsMustTailCall</a> &amp;&amp; !CanTailCallOpt) {</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <span class="comment">// There are types of incoming/outgoing arguments we can&#39;t handle yet, so</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <span class="comment">// it doesn&#39;t make sense to actually die here like in ISelLowering. Instead,</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="comment">// fall back to SelectionDAG and let it try to handle this.</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to lower musttail call as tail call\n&quot;</span>);</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  }</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="keywordflow">if</span> (CanTailCallOpt)</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    <span class="keywordflow">return</span> lowerTailCall(MIRBuilder, Info, OutArgs);</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="comment">// Find out which ABI gets to decide where things go.</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFnFixed;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFnVarArg;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  std::tie(AssignFnFixed, AssignFnVarArg) =</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;      <a class="code" href="AArch64CallLowering_8cpp.html#a42441bc03247d179060cef28f4dc25bd">getAssignFnsForCC</a>(Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a93980fadd9891c63817986727e690055">CallConv</a>, TLI);</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> CallSeqStart;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  CallSeqStart = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::ADJCALLSTACKDOWN);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="comment">// Create a temporarily-floating call instruction so we can add the implicit</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <span class="comment">// uses of arg registers.</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="AArch64CallLowering_8cpp.html#a8d21acc4fc0a649be81240c19424acd9">getCallOpcode</a>(F, Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a18d89d48377a33d96352f36a362efee3">Callee</a>.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keyword">auto</span> MIB = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">buildInstrNoInsert</a>(Opc);</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a18d89d48377a33d96352f36a362efee3">Callee</a>);</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="comment">// Tell the call which registers are clobbered.</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="keyword">auto</span> <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;().getRegisterInfo();</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getCallPreservedMask(MF, Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a93980fadd9891c63817986727e690055">CallConv</a>);</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;().<a class="code" href="classllvm_1_1AArch64Subtarget.html#afd4bb75fec521c3addcd5ac9d85fdce1">hasCustomCallingConv</a>())</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;UpdateCustomCallPreservedMask(MF, &amp;Mask);</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  MIB.addRegMask(Mask);</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;isAnyArgRegReserved(MF))</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;emitReservedArgRegCallError(MF);</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <span class="comment">// Do the actual argument marshalling.</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> PhysRegs;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  OutgoingArgHandler Handler(MIRBuilder, MRI, MIB, AssignFnFixed,</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;                             AssignFnVarArg, <span class="keyword">false</span>);</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#a9378d4369a24deca5550d83eb69f8bf7">handleAssignments</a>(MIRBuilder, OutArgs, Handler))</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="comment">// Now we can add the actual call instruction to the correct basic block.</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">insertInstr</a>(MIB);</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="comment">// If Callee is a reg, since it is used by a target specific</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="comment">// instruction, it must have a register class matching the</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="comment">// constraint of that instruction.</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a18d89d48377a33d96352f36a362efee3">Callee</a>.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(<a class="code" href="namespacellvm.html#acbea9e858d43077e10d126e8d6b1778b">constrainOperandRegClass</a>(</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        MF, *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, MRI, *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>(),</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;        *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a4a73e20211aa136ac4098ddb0241d9b6">getRegBankInfo</a>(), *MIB, MIB-&gt;getDesc(), Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a18d89d48377a33d96352f36a362efee3">Callee</a>,</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        0));</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="comment">// Finally we can copy the returned value back into its virtual-register. In</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="comment">// symmetry with the arguments, the physical register must be an</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <span class="comment">// implicit-define of the call instruction.</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <span class="keywordflow">if</span> (!Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a24aaaef46c35bbfaa368b431c5f391d2">OrigRet</a>.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#a162886980d34a2f9a3245ab84185cb37">Ty</a>-&gt;<a class="code" href="classllvm_1_1Type.html#ae8eaa0b4eeac52a2b2282cb1bfd981ae">isVoidTy</a>()) {</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *RetAssignFn = TLI.<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a4ed0e25160d3a3323c87794e593b364a">CCAssignFnForReturn</a>(Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a93980fadd9891c63817986727e690055">CallConv</a>);</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    CallReturnHandler Handler(MIRBuilder, MRI, MIB, RetAssignFn);</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#a9378d4369a24deca5550d83eb69f8bf7">handleAssignments</a>(MIRBuilder, InArgs, Handler))</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  }</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#adb180484ec004a9589e4e89e1477979b">SwiftErrorVReg</a>) {</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    MIB.addDef(AArch64::X21, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#adb180484ec004a9589e4e89e1477979b">SwiftErrorVReg</a>, <a class="code" href="classllvm_1_1Register.html">Register</a>(AArch64::X21));</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  }</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  uint64_t CalleePopBytes =</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;      <a class="code" href="AArch64CallLowering_8cpp.html#abebd7e1cdc2e5773df3b63580c2b359a">doesCalleeRestoreStack</a>(Info.<a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a93980fadd9891c63817986727e690055">CallConv</a>,</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;                             MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">GuaranteedTailCallOpt</a>)</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;          ? <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(Handler.StackSize, 16)</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;          : 0;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  CallSeqStart.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Handler.StackSize).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::ADJCALLSTACKUP)</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Handler.StackSize)</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CalleePopBytes);</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;}</div><div class="ttc" id="classllvm_1_1Function_html_af457a58a84b500d44feb7b699aa43ec1"><div class="ttname"><a href="classllvm_1_1Function.html#af457a58a84b500d44feb7b699aa43ec1">llvm::Function::isVarArg</a></div><div class="ttdeci">bool isVarArg() const</div><div class="ttdoc">isVarArg - Return true if this function takes a variable number of arguments. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00176">Function.h:176</a></div></div>
<div class="ttc" id="AArch64CallLowering_8cpp_html_a42441bc03247d179060cef28f4dc25bd"><div class="ttname"><a href="AArch64CallLowering_8cpp.html#a42441bc03247d179060cef28f4dc25bd">getAssignFnsForCC</a></div><div class="ttdeci">static std::pair&lt; CCAssignFn *, CCAssignFn * &gt; getAssignFnsForCC(CallingConv::ID CC, const AArch64TargetLowering &amp;TLI)</div><div class="ttdoc">Returns a pair containing the fixed CCAssignFn and the vararg CCAssignFn for CC. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallLowering_8cpp_source.html#l00517">AArch64CallLowering.cpp:517</a></div></div>
<div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_af751c28a69e1d07e19dad11e4e26a70d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">llvm::MachineIRBuilder::buildConstant</a></div><div class="ttdeci">virtual MachineInstrBuilder buildConstant(const DstOp &amp;Res, const ConstantInt &amp;Val)</div><div class="ttdoc">Build and insert Res = G_CONSTANT Val. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00278">MachineIRBuilder.cpp:278</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it. ...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00111">DataLayout.h:111</a></div></div>
<div class="ttc" id="MachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a396fcfee6914c76974b73c3d203da6a5"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">llvm::SmallVectorImpl::emplace_back</a></div><div class="ttdeci">reference emplace_back(ArgTypes &amp;&amp;... Args)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00641">SmallVector.h:641</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8h_html"><div class="ttname"><a href="AArch64ISelLowering_8h.html">AArch64ISelLowering.h</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1CallLoweringInfo_html_a18d89d48377a33d96352f36a362efee3"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a18d89d48377a33d96352f36a362efee3">llvm::CallLowering::CallLoweringInfo::Callee</a></div><div class="ttdeci">MachineOperand Callee</div><div class="ttdoc">Destination of the call. </div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00077">CallLowering.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a095ce2d870dadf620a4c887ecc0efef8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">llvm::MachineBasicBlock::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00188">MachineBasicBlock.h:188</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1ArgInfo_html_a4098a8e9be74a4b73efeac0ed749185a"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ArgInfo.html#a4098a8e9be74a4b73efeac0ed749185a">llvm::CallLowering::ArgInfo::IsFixed</a></div><div class="ttdeci">bool IsFixed</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00054">CallLowering.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ad0fd2b50be800faedc8a0c0bbd708db7"><div class="ttname"><a href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">llvm::LLT::pointer</a></div><div class="ttdeci">static LLT pointer(unsigned AddressSpace, unsigned SizeInBits)</div><div class="ttdoc">Get a low-level pointer in the given address space. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00049">LowLevelTypeImpl.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html">llvm::AArch64FunctionInfo</a></div><div class="ttdoc">AArch64FunctionInfo - This class is derived from MachineFunctionInfo and contains private AArch64-spe...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00033">AArch64MachineFunctionInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1Argument_html"><div class="ttname"><a href="classllvm_1_1Argument.html">llvm::Argument</a></div><div class="ttdoc">This class represents an incoming formal argument to a Function. </div><div class="ttdef"><b>Definition:</b> <a href="Argument_8h_source.html#l00029">Argument.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset is a wrapper around scalable and non-scalable offsets and is used in several functions su...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64StackOffset_8h_source.html#l00037">AArch64StackOffset.h:37</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="namespacellvm_html_acbea9e858d43077e10d126e8d6b1778b"><div class="ttname"><a href="namespacellvm.html#acbea9e858d43077e10d126e8d6b1778b">llvm::constrainOperandRegClass</a></div><div class="ttdeci">unsigned constrainOperandRegClass(const MachineFunction &amp;MF, const TargetRegisterInfo &amp;TRI, MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII, const RegisterBankInfo &amp;RBI, MachineInstr &amp;InsertPt, const TargetRegisterClass &amp;RegClass, const MachineOperand &amp;RegMO, unsigned OpIdx)</div><div class="ttdoc">Constrain the Register operand OpIdx, so that it is now constrained to the TargetRegisterClass passed...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00040">Utils.cpp:40</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html">llvm::AArch64TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00302">AArch64ISelLowering.h:302</a></div></div>
<div class="ttc" id="structllvm_1_1ForwardedRegister_html"><div class="ttname"><a href="structllvm_1_1ForwardedRegister.html">llvm::ForwardedRegister</a></div><div class="ttdoc">Describes a register that needs to be forwarded from the prologue to a musttail call. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00167">CallingConvLower.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_afd4bb75fec521c3addcd5ac9d85fdce1"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#afd4bb75fec521c3addcd5ac9d85fdce1">llvm::AArch64Subtarget::hasCustomCallingConv</a></div><div class="ttdeci">bool hasCustomCallingConv() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00309">AArch64Subtarget.h:309</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="Type_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1ArgInfo_html_a162886980d34a2f9a3245ab84185cb37"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ArgInfo.html#a162886980d34a2f9a3245ab84185cb37">llvm::CallLowering::ArgInfo::Ty</a></div><div class="ttdeci">Type * Ty</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00052">CallLowering.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1c5fadb14ff1d77faad0cb58a43252ab"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">llvm::MachineInstrBuilder::getReg</a></div><div class="ttdeci">Register getReg(unsigned Idx) const</div><div class="ttdoc">Get the register for the operand index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00085">MachineInstrBuilder.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_aea6d215256ae43bc9149bf41f2cc7694"><div class="ttname"><a href="classllvm_1_1Triple.html#aea6d215256ae43bc9149bf41f2cc7694">llvm::Triple::isOSBinFormatELF</a></div><div class="ttdeci">bool isOSBinFormatELF() const</div><div class="ttdoc">Tests whether the OS uses the ELF binary format. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00624">Triple.h:624</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a425636b56fa037ed7b19ef7f9de30df9"><div class="ttname"><a href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">llvm::MVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00310">MachineValueType.h:310</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a741035a378541c4f5b78ba3b73d86633"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">llvm::MachineRegisterInfo::addLiveIn</a></div><div class="ttdeci">void addLiveIn(unsigned Reg, unsigned vreg=0)</div><div class="ttdoc">addLiveIn - Add the specified register as a live-in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00926">MachineRegisterInfo.h:926</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aef2c847a530f7f7f5aaaeac74ba7e385"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">llvm::MachineFunction::addLiveIn</a></div><div class="ttdeci">unsigned addLiveIn(unsigned PReg, const TargetRegisterClass *RC)</div><div class="ttdoc">addLiveIn - Add the specified physical register as a live-in value and create a corresponding virtual...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00611">MachineFunction.cpp:611</a></div></div>
<div class="ttc" id="classllvm_1_1CallLowering_html_a9378d4369a24deca5550d83eb69f8bf7"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a9378d4369a24deca5550d83eb69f8bf7">llvm::CallLowering::handleAssignments</a></div><div class="ttdeci">bool handleAssignments(MachineIRBuilder &amp;MIRBuilder, SmallVectorImpl&lt; ArgInfo &gt; &amp;Args, ValueHandler &amp;Handler) const</div><div class="ttdoc">Invoke Handler::assignArg on each of the given Args and then use Callback to move them to the assigne...</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00171">CallLowering.cpp:171</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a7be7c6dd92efc0d6f866d4a3b433eed0"><div class="ttname"><a href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">llvm::MVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the size of the specified MVT in bits. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00679">MachineValueType.h:679</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a3579b908528b4652650ed24f8c5044c3"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a3579b908528b4652650ed24f8c5044c3">llvm::AArch64FunctionInfo::setVarArgsStackIndex</a></div><div class="ttdeci">void setVarArgsStackIndex(int Index)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00253">AArch64MachineFunctionInfo.h:253</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a82dbc99941b4cb96955d0e550dfb19f5"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a82dbc99941b4cb96955d0e550dfb19f5">llvm::MachineIRBuilder::buildPtrAdd</a></div><div class="ttdeci">MachineInstrBuilder buildPtrAdd(const DstOp &amp;Res, const SrcOp &amp;Op0, const SrcOp &amp;Op1)</div><div class="ttdoc">Build and insert Res = G_PTR_ADD Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00214">MachineIRBuilder.cpp:214</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a004532fb45877d609a740cf1446951d7"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a004532fb45877d609a740cf1446951d7">llvm::MachineFrameInfo::setHasTailCall</a></div><div class="ttdeci">void setHasTailCall()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00608">MachineFrameInfo.h:608</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1CallLoweringInfo_html_a13fee24eaaace8501d9c8cc06411b04f"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a13fee24eaaace8501d9c8cc06411b04f">llvm::CallLowering::CallLoweringInfo::IsMustTailCall</a></div><div class="ttdeci">bool IsMustTailCall</div><div class="ttdoc">True if the call must be tail call optimized. </div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00092">CallLowering.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">llvm::CCValAssign::LocInfo</a></div><div class="ttdeci">LocInfo</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00035">CallingConvLower.h:35</a></div></div>
<div class="ttc" id="namespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00177">CallingConvLower.h:177</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">llvm::SI::KernelInputOffsets::Offsets</a></div><div class="ttdeci">Offsets</div><div class="ttdoc">Offsets in bytes from the start of the input buffer. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01157">SIInstrInfo.h:1157</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aa84505c70a7f4ae97082df0b91bd7a9a"><div class="ttname"><a href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00323">Function.h:323</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a4eeb29fe27dc20afa4f443765f45f9a5"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a4eeb29fe27dc20afa4f443765f45f9a5">llvm::CallingConv::PreserveMost</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00066">CallingConv.h:66</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdoc">C - The default llvm calling convention, compatible with C. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a4a73e20211aa136ac4098ddb0241d9b6"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a4a73e20211aa136ac4098ddb0241d9b6">llvm::TargetSubtargetInfo::getRegBankInfo</a></div><div class="ttdeci">virtual const RegisterBankInfo * getRegBankInfo() const</div><div class="ttdoc">If the information for the register banks is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00127">TargetSubtargetInfo.h:127</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a51af265dc931258cdb8ffb37ee6decee"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a51af265dc931258cdb8ffb37ee6decee">llvm::GlobalValue::hasExternalWeakLinkage</a></div><div class="ttdeci">bool hasExternalWeakLinkage() const</div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00446">GlobalValue.h:446</a></div></div>
<div class="ttc" id="AArch64CallLowering_8cpp_html_abebd7e1cdc2e5773df3b63580c2b359a"><div class="ttname"><a href="AArch64CallLowering_8cpp.html#abebd7e1cdc2e5773df3b63580c2b359a">doesCalleeRestoreStack</a></div><div class="ttdeci">static bool doesCalleeRestoreStack(CallingConv::ID CallConv, bool TailCallOpt)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallLowering_8cpp_source.html#l00215">AArch64CallLowering.cpp:215</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1CallLoweringInfo_html_adb180484ec004a9589e4e89e1477979b"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#adb180484ec004a9589e4e89e1477979b">llvm::CallLowering::CallLoweringInfo::SwiftErrorVReg</a></div><div class="ttdeci">Register SwiftErrorVReg</div><div class="ttdoc">Valid if the call has a swifterror inout parameter, and contains the vreg that the swifterror should ...</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00087">CallLowering.h:87</a></div></div>
<div class="ttc" id="namespacellvm_html_a67adf4bb7cd4f714a2b831ca4bb2610f"><div class="ttname"><a href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">llvm::getDefIgnoringCopies</a></div><div class="ttdeci">MachineInstr * getDefIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, folding away any trivial copies. </div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00303">Utils.cpp:303</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64CallLowering_html_a4738dd0660d27d0b1c681e2d398e604b"><div class="ttname"><a href="classllvm_1_1AArch64CallLowering.html#a4738dd0660d27d0b1c681e2d398e604b">llvm::AArch64CallLowering::lowerFormalArguments</a></div><div class="ttdeci">bool lowerFormalArguments(MachineIRBuilder &amp;MIRBuilder, const Function &amp;F, ArrayRef&lt; ArrayRef&lt; Register &gt;&gt; VRegs) const override</div><div class="ttdoc">This hook must be implemented to lower the incoming (formal) arguments, described by VRegs...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallLowering_8cpp_source.html#l00416">AArch64CallLowering.cpp:416</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html_a1b4ef98819626922109569646ab67a29"><div class="ttname"><a href="classllvm_1_1AttributeList.html#a1b4ef98819626922109569646ab67a29">llvm::AttributeList::hasAttribute</a></div><div class="ttdeci">bool hasAttribute(unsigned Index, Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the attribute exists at the given index. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l01301">Attributes.cpp:1301</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a0566221f10834bfcea70965379745a20"><div class="ttname"><a href="classllvm_1_1Type.html#a0566221f10834bfcea70965379745a20">llvm::Type::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">Return the LLVMContext in which this type was uniqued. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00130">Type.h:130</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ad6731c7dd02dcf37c9fd46141a31bb42"><div class="ttname"><a href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">llvm::LLT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00095">LowLevelTypeImpl.h:95</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="AArch64CallLowering_8cpp_html_a8d21acc4fc0a649be81240c19424acd9"><div class="ttname"><a href="AArch64CallLowering_8cpp.html#a8d21acc4fc0a649be81240c19424acd9">getCallOpcode</a></div><div class="ttdeci">static unsigned getCallOpcode(const Function &amp;CallerF, bool IsIndirect, bool IsTailCall)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallLowering_8cpp_source.html#l00762">AArch64CallLowering.cpp:762</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_acac15566596b1d588d87450ab77bf0d7"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">llvm::MachineIRBuilder::buildAnyExt</a></div><div class="ttdeci">MachineInstrBuilder buildAnyExt(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_ANYEXT Op0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00409">MachineIRBuilder.cpp:409</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_a6d883605206368bc536cc9ded97209b8"><div class="ttname"><a href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">llvm::Module::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Get the data layout for the module&amp;#39;s target platform. </div><div class="ttdef"><b>Definition:</b> <a href="Module_8cpp_source.html#l00369">Module.cpp:369</a></div></div>
<div class="ttc" id="classllvm_1_1CallLowering_html"><div class="ttname"><a href="classllvm_1_1CallLowering.html">llvm::CallLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00041">CallLowering.h:41</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_ab0cfceeb37508e56f9c127e59766a668"><div class="ttname"><a href="structllvm_1_1EVT.html#ab0cfceeb37508e56f9c127e59766a668">llvm::EVT::getTypeForEVT</a></div><div class="ttdeci">Type * getTypeForEVT(LLVMContext &amp;Context) const</div><div class="ttdoc">This method returns an LLVM type corresponding to the specified EVT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8cpp_source.html#l00140">ValueTypes.cpp:140</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a347d293012b5070f6833926f3d2e50d7"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a347d293012b5070f6833926f3d2e50d7">llvm::TargetLoweringBase::getRegisterTypeForCallingConv</a></div><div class="ttdeci">virtual MVT getRegisterTypeForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const</div><div class="ttdoc">Certain combinations of ABIs, Targets and features require that types are legal for some operations a...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01334">TargetLowering.h:1334</a></div></div>
<div class="ttc" id="classllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users. </div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00055">Use.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00037">AArch64Subtarget.h:37</a></div></div>
<div class="ttc" id="Attributes_8h_html"><div class="ttname"><a href="Attributes_8h.html">Attributes.h</a></div><div class="ttdoc">This file contains the simple types necessary to represent the attributes associated with functions a...</div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2897ab064cc53e41f2b6ae3d69902abc"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">llvm::CCValAssign::getLocInfo</a></div><div class="ttdeci">LocInfo getLocInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00155">CallingConvLower.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a85eb6ee9f537a283b2ba9964c54ab2f2"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00107">MachineInstrBuilder.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_afa54f4f948a89516a5d77a58fb8a18d7"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#afa54f4f948a89516a5d77a58fb8a18d7">llvm::AArch64FunctionInfo::setArgumentStackToRestore</a></div><div class="ttdeci">void setArgumentStackToRestore(unsigned bytes)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00145">AArch64MachineFunctionInfo.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a60b2f72a3ca6f2c441a875c1c67f67c4"><div class="ttname"><a href="classllvm_1_1CCState.html#a60b2f72a3ca6f2c441a875c1c67f67c4">llvm::CCState::getNextStackOffset</a></div><div class="ttdeci">unsigned getNextStackOffset() const</div><div class="ttdoc">getNextStackOffset - Return the next stack offset such that all stack slots satisfy their alignment r...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00272">CallingConvLower.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html_af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df"><div class="ttname"><a href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df">llvm::AttributeList::ReturnIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00340">Attributes.h:340</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_a6393a2d4fe7e10b28a0dcc35f881567b"><div class="ttname"><a href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">llvm::Value::getType</a></div><div class="ttdeci">Type * getType() const</div><div class="ttdoc">All values are typed, get the type of this value. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00246">Value.h:246</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_acfcd22eb38dbfe1acbf138754297437a"><div class="ttname"><a href="classllvm_1_1DataLayout.html#acfcd22eb38dbfe1acbf138754297437a">llvm::DataLayout::getTypeStoreSize</a></div><div class="ttdeci">TypeSize getTypeStoreSize(Type *Ty) const</div><div class="ttdoc">Returns the maximum number of bytes that may be overwritten by storing the specified type...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00454">DataLayout.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a69f50b8c0a70f57950c142ca963e1cb5"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a69f50b8c0a70f57950c142ca963e1cb5">llvm::AArch64Subtarget::getRegisterInfo</a></div><div class="ttdeci">const AArch64RegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00259">AArch64Subtarget.h:259</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ae04499daa8807ddb4d00e7ed18b1698f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">llvm::MachineIRBuilder::buildInstrNoInsert</a></div><div class="ttdeci">MachineInstrBuilder buildInstrNoInsert(unsigned Opcode)</div><div class="ttdoc">Build but don&amp;#39;t insert &lt;empty&gt; = Opcode &lt;empty&gt;. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00078">MachineIRBuilder.cpp:78</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ac0ca0a03e016a6da0766af3c725a7c47"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">llvm::MachineIRBuilder::getMF</a></div><div class="ttdeci">MachineFunction &amp; getMF()</div><div class="ttdoc">Getter for the function we currently build. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00253">MachineIRBuilder.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html">llvm::CallLowering::CallLoweringInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00071">CallLowering.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a7477aafbbe989ad35b96fac186d8e9fd"><div class="ttname"><a href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">llvm::Function::getAttributes</a></div><div class="ttdeci">AttributeList getAttributes() const</div><div class="ttdoc">Return the attribute list for this Function. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00223">Function.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1CallLowering_html_a7970d386a9ebf6e41a53323377fb6781"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a7970d386a9ebf6e41a53323377fb6781">llvm::CallLowering::analyzeArgInfo</a></div><div class="ttdeci">bool analyzeArgInfo(CCState &amp;CCState, SmallVectorImpl&lt; ArgInfo &gt; &amp;Args, CCAssignFn &amp;AssignFnFixed, CCAssignFn &amp;AssignFnVarArg) const</div><div class="ttdoc">Analyze passed or returned values from a call, supplied in ArgInfo, incorporating info about the pass...</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00383">CallLowering.cpp:383</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="AArch64Subtarget_8h_html"><div class="ttname"><a href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a48c57cfdf8ec96636e65e675c87a24f6"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a48c57cfdf8ec96636e65e675c87a24f6">llvm::AArch64TargetLowering::functionArgumentNeedsConsecutiveRegisters</a></div><div class="ttdeci">bool functionArgumentNeedsConsecutiveRegisters(Type *Ty, CallingConv::ID CallConv, bool isVarArg) const override</div><div class="ttdoc">For some targets, an LLVM struct type must be broken down into multiple simple types, but the calling convention specifies that the entire struct must be passed in a block of consecutive registers. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13183">AArch64ISelLowering.cpp:13183</a></div></div>
<div class="ttc" id="namespacellvm_html_ad2b0df041c7737a9d0e6307fa3ee0dae"><div class="ttname"><a href="namespacellvm.html#ad2b0df041c7737a9d0e6307fa3ee0dae">llvm::ComputeValueVTs</a></div><div class="ttdeci">void ComputeValueVTs(const TargetLowering &amp;TLI, const DataLayout &amp;DL, Type *Ty, SmallVectorImpl&lt; EVT &gt; &amp;ValueVTs, SmallVectorImpl&lt; uint64_t &gt; *Offsets=nullptr, uint64_t StartingOffset=0)</div><div class="ttdoc">ComputeValueVTs - Given an LLVM IR type, compute a sequence of EVTs that represent all the individual...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2Analysis_8cpp_source.html#l00119">Analysis.cpp:119</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acce9c12cc977a88dc7bc51493ce7681c"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCRegister PhysReg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Adds the specified register as a live in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00315">MachineBasicBlock.h:315</a></div></div>
<div class="ttc" id="AArch64CallLowering_8cpp_html_a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><div class="ttname"><a href="AArch64CallLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a></div><div class="ttdeci">static bool canGuaranteeTCO(CallingConv::ID CC)</div><div class="ttdoc">Return true if the calling convention is one that we can guarantee TCO for. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallLowering_8cpp_source.html#l00498">AArch64CallLowering.cpp:498</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a949d4cecc0f4fd13754f88928cf87b22"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a949d4cecc0f4fd13754f88928cf87b22">llvm::MachineFunction::getContext</a></div><div class="ttdeci">MCContext &amp; getContext() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00448">MachineFunction.h:448</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a7736bfc4c1afef875ecf02f2a7701fe3"><div class="ttname"><a href="classllvm_1_1Triple.html#a7736bfc4c1afef875ecf02f2a7701fe3">llvm::Triple::isOSWindows</a></div><div class="ttdeci">bool isOSWindows() const</div><div class="ttdoc">Tests whether the OS is Windows. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00539">Triple.h:539</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_ae8eaa0b4eeac52a2b2282cb1bfd981ae"><div class="ttname"><a href="classllvm_1_1Type.html#ae8eaa0b4eeac52a2b2282cb1bfd981ae">llvm::Type::isVoidTy</a></div><div class="ttdeci">bool isVoidTy() const</div><div class="ttdoc">Return true if this is &amp;#39;void&amp;#39;. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00141">Type.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aec748fa81e1488192450f0b2a8d1aeca"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00114">MachineInstrBuilder.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aea93a9315aeba603531c6d3d3a07776e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">llvm::MachineIRBuilder::getMRI</a></div><div class="ttdeci">MachineRegisterInfo * getMRI()</div><div class="ttdoc">Getter for MRI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00271">MachineIRBuilder.h:271</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="AArch64CallLowering_8cpp_html_ae812d40144fafed6fd7c00cffb790504"><div class="ttname"><a href="AArch64CallLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a></div><div class="ttdeci">static bool mayTailCallThisCC(CallingConv::ID CC)</div><div class="ttdoc">Return true if we might ever do TCO for calls with this calling convention. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallLowering_8cpp_source.html#l00503">AArch64CallLowering.cpp:503</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_acd9e771a3296c6b24146955754620557"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">llvm::SmallVectorTemplateCommon&lt; T &gt;::back</a></div><div class="ttdeci">reference back()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00166">SmallVector.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00030">MachineValueType.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00063">LLVMContext.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ab091d06c5b52257a9fa4cb43be26d93a"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">llvm::MachineIRBuilder::buildInstr</a></div><div class="ttdeci">MachineInstrBuilder buildInstr(unsigned Opcode)</div><div class="ttdoc">Build and insert &lt;empty&gt; = Opcode &lt;empty&gt;. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00074">MachineIRBuilder.cpp:74</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a9c983906f9c3c89cf8ab6b5ce081e48f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a9c983906f9c3c89cf8ab6b5ce081e48f">llvm::MachineIRBuilder::buildZExt</a></div><div class="ttdeci">MachineInstrBuilder buildZExt(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_ZEXT Op. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00419">MachineIRBuilder.cpp:419</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a60609bd46d38414e2c9e2334f9740727"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a60609bd46d38414e2c9e2334f9740727">llvm::MachineIRBuilder::buildBuildVector</a></div><div class="ttdeci">MachineInstrBuilder buildBuildVector(const DstOp &amp;Res, ArrayRef&lt; Register &gt; Ops)</div><div class="ttdoc">Build and insert Res = G_BUILD_VECTOR Op0, ... </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00611">MachineIRBuilder.cpp:611</a></div></div>
<div class="ttc" id="AArch64CallLowering_8cpp_html_a133ddcbd001fd6de4f055542a6a95595"><div class="ttname"><a href="AArch64CallLowering_8cpp.html#a133ddcbd001fd6de4f055542a6a95595">handleMustTailForwardedRegisters</a></div><div class="ttdeci">static void handleMustTailForwardedRegisters(MachineIRBuilder &amp;MIRBuilder, CCAssignFn *AssignFn)</div><div class="ttdoc">Helper function to compute forwarded registers for musttail calls. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallLowering_8cpp_source.html#l00376">AArch64CallLowering.cpp:376</a></div></div>
<div class="ttc" id="classllvm_1_1CallLowering_html_a7462e85be2cf6939d447ecec1f0e14dd"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a7462e85be2cf6939d447ecec1f0e14dd">llvm::CallLowering::resultsCompatible</a></div><div class="ttdeci">bool resultsCompatible(CallLoweringInfo &amp;Info, MachineFunction &amp;MF, SmallVectorImpl&lt; ArgInfo &gt; &amp;InArgs, CCAssignFn &amp;CalleeAssignFnFixed, CCAssignFn &amp;CalleeAssignFnVarArg, CCAssignFn &amp;CallerAssignFnFixed, CCAssignFn &amp;CallerAssignFnVarArg) const</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00400">CallLowering.cpp:400</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac8718f1c761727d429180f0ce340f7f0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">llvm::MachineOperand::getGlobal</a></div><div class="ttdeci">const GlobalValue * getGlobal() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00561">MachineOperand.h:561</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00027">TargetCallingConv.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a4ed0e25160d3a3323c87794e593b364a"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a4ed0e25160d3a3323c87794e593b364a">llvm::AArch64TargetLowering::CCAssignFnForReturn</a></div><div class="ttdeci">CCAssignFn * CCAssignFnForReturn(CallingConv::ID CC) const</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l03325">AArch64ISelLowering.cpp:3325</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="namespacellvm_html_a61d13d6824ec46c31260a4fd0997eda0"><div class="ttname"><a href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a></div><div class="ttdeci">bool any_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01189">STLExtras.h:1189</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aebef6622b875c0b7e2e3a5412e377917"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">llvm::MachineIRBuilder::setInstr</a></div><div class="ttdeci">void setInstr(MachineInstr &amp;MI)</div><div class="ttdoc">Set the insertion point to before MI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00043">MachineIRBuilder.cpp:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00653">MachineOperand.h:653</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64CallLowering_html_aa94e591ea02dc125e7a5b726262d4093"><div class="ttname"><a href="classllvm_1_1AArch64CallLowering.html#aa94e591ea02dc125e7a5b726262d4093">llvm::AArch64CallLowering::lowerReturn</a></div><div class="ttdeci">bool lowerReturn(MachineIRBuilder &amp;MIRBuilder, const Value *Val, ArrayRef&lt; Register &gt; VRegs, Register SwiftErrorVReg) const override</div><div class="ttdoc">This hook must be implemented to lower outgoing return values, described by Val, into the specified v...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallLowering_8cpp_source.html#l00256">AArch64CallLowering.cpp:256</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_ad54fc81a4ef7ab96137a9b6e78fdf838"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">llvm::TargetOptions::GuaranteedTailCallOpt</a></div><div class="ttdeci">unsigned GuaranteedTailCallOpt</div><div class="ttdoc">GuaranteedTailCallOpt - This flag is enabled when -tailcallopt is specified on the commandline...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00184">TargetOptions.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ad63e0e437ca71cc2b5a5d4d5aa3685f2"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">llvm::TargetMachine::getTargetTriple</a></div><div class="ttdeci">const Triple &amp; getTargetTriple() const</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00111">TargetMachine.h:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARCISD_html_a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007"><div class="ttname"><a href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">llvm::ARCISD::BL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARCISelLowering_8h_source.html#l00034">ARCISelLowering.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a56bb53e2d0b01c78c8c538f903fd45b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">llvm::MVT::getVT</a></div><div class="ttdeci">static MVT getVT(Type *Ty, bool HandleUnknown=false)</div><div class="ttdoc">Return the value type corresponding to the specified type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8cpp_source.html#l00324">ValueTypes.cpp:324</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a6e10f730bb07d7098bdf83a754eaffc8"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a6e10f730bb07d7098bdf83a754eaffc8">llvm::AArch64FunctionInfo::getForwardedMustTailRegParms</a></div><div class="ttdeci">SmallVectorImpl&lt; ForwardedRegister &gt; &amp; getForwardedMustTailRegParms()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00317">AArch64MachineFunctionInfo.h:317</a></div></div>
<div class="ttc" id="classllvm_1_1CallLowering_html_a76765747068b9fddb311dfa2c6e0e5c3"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a76765747068b9fddb311dfa2c6e0e5c3">llvm::CallLowering::setArgFlags</a></div><div class="ttdeci">void setArgFlags(ArgInfo &amp;Arg, unsigned OpIdx, const DataLayout &amp;DL, const FuncInfoTy &amp;FuncInfo) const</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00078">CallLowering.cpp:78</a></div></div>
<div class="ttc" id="ValueTypes_8h_html"><div class="ttname"><a href="ValueTypes_8h.html">ValueTypes.h</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a444e46ff0a17a6c9480eb151bd42c9bc"><div class="ttname"><a href="classllvm_1_1Triple.html#a444e46ff0a17a6c9480eb151bd42c9bc">llvm::Triple::isOSBinFormatMachO</a></div><div class="ttdeci">bool isOSBinFormatMachO() const</div><div class="ttdoc">Tests whether the environment is MachO. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00634">Triple.h:634</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ae32b6e2213ad3119a124e6e0673a5898"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">llvm::MachineIRBuilder::buildCopy</a></div><div class="ttdeci">MachineInstrBuilder buildCopy(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = COPY Op. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00273">MachineIRBuilder.cpp:273</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ad57555369f2dd451dd46e10cb3e4f1e9"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad57555369f2dd451dd46e10cb3e4f1e9">llvm::MachineIRBuilder::buildTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildTrunc(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_TRUNC Op. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00687">MachineIRBuilder.cpp:687</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64CallLowering_html_ad995047f82b555a8ceee0fba2af41899"><div class="ttname"><a href="classllvm_1_1AArch64CallLowering.html#ad995047f82b555a8ceee0fba2af41899">llvm::AArch64CallLowering::lowerCall</a></div><div class="ttdeci">bool lowerCall(MachineIRBuilder &amp;MIRBuilder, CallLoweringInfo &amp;Info) const override</div><div class="ttdoc">This hook must be implemented to lower the given call instruction, including argument and return valu...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallLowering_8cpp_source.html#l00921">AArch64CallLowering.cpp:921</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1ValueHandler_html"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ValueHandler.html">llvm::CallLowering::ValueHandler</a></div><div class="ttdoc">Argument handling is mostly uniform between the four places that make these decisions: function forma...</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00112">CallLowering.h:112</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1CallLoweringInfo_html_abd20435bcb5fcd7b1e8655b798de8646"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#abd20435bcb5fcd7b1e8655b798de8646">llvm::CallLowering::CallLoweringInfo::OrigArgs</a></div><div class="ttdeci">SmallVector&lt; ArgInfo, 8 &gt; OrigArgs</div><div class="ttdoc">List of descriptors of the arguments passed to the function. </div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00083">CallLowering.h:83</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1CallLoweringInfo_html_a0eedee6e9477ded7565fa376bbb4891f"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a0eedee6e9477ded7565fa376bbb4891f">llvm::CallLowering::CallLoweringInfo::IsVarArg</a></div><div class="ttdeci">bool IsVarArg</div><div class="ttdoc">True if the call is to a vararg function. </div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00103">CallLowering.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64CallLowering_html_aba8fa9d02ad8b557faaf41b37b714ba4"><div class="ttname"><a href="classllvm_1_1AArch64CallLowering.html#aba8fa9d02ad8b557faaf41b37b714ba4">llvm::AArch64CallLowering::isEligibleForTailCallOptimization</a></div><div class="ttdeci">bool isEligibleForTailCallOptimization(MachineIRBuilder &amp;MIRBuilder, CallLoweringInfo &amp;Info, SmallVectorImpl&lt; ArgInfo &gt; &amp;InArgs, SmallVectorImpl&lt; ArgInfo &gt; &amp;OutArgs) const</div><div class="ttdoc">Returns true if the call can be lowered as a tail call. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallLowering_8cpp_source.html#l00660">AArch64CallLowering.cpp:660</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_ab7c2e47e51795ce2f60500846109d5a7"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">llvm::CCValAssign::getLocVT</a></div><div class="ttdeci">MVT getLocVT() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00153">CallingConvLower.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="AArch64MachineFunctionInfo_8h_html"><div class="ttname"><a href="AArch64MachineFunctionInfo_8h.html">AArch64MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ae7e15853fc188dffb357d47c6081c4c4"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae7e15853fc188dffb357d47c6081c4c4">llvm::MachineIRBuilder::buildLoad</a></div><div class="ttdeci">MachineInstrBuilder buildLoad(const DstOp &amp;Res, const SrcOp &amp;Addr, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert Res = G_LOAD Addr, MMO. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00360">MachineIRBuilder.cpp:360</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a315b23c0819f55fa9e7473c21992fc12"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a315b23c0819f55fa9e7473c21992fc12">llvm::TargetLoweringBase::getNumRegistersForCallingConv</a></div><div class="ttdeci">virtual unsigned getNumRegistersForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const</div><div class="ttdoc">Certain targets require unusual breakdowns of certain types. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01342">TargetLowering.h:1342</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00191">CallingConvLower.h:191</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_ae3983ecc9903d3cb991aa6fa865f9419"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#ae3983ecc9903d3cb991aa6fa865f9419">llvm::AArch64FunctionInfo::getBytesInStackArgArea</a></div><div class="ttdeci">unsigned getBytesInStackArgArea() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00141">AArch64MachineFunctionInfo.h:141</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab0d1155c8c38e84cbe387998fd2e517e"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">llvm::MachineOperand::isGlobal</a></div><div class="ttdeci">bool isGlobal() const</div><div class="ttdoc">isGlobal - Tests if this is a MO_GlobalAddress operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00337">MachineOperand.h:337</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">llvm::MVT::f128</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00054">MachineValueType.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html"><div class="ttname"><a href="classllvm_1_1CCValAssign.html">llvm::CCValAssign</a></div><div class="ttdoc">CCValAssign - Represent assignment of one arg/retval to a location. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00033">CallingConvLower.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a92664cdbeb0b24030809439993ac271d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a92664cdbeb0b24030809439993ac271d">llvm::MachineIRBuilder::buildFrameIndex</a></div><div class="ttdeci">MachineInstrBuilder buildFrameIndex(const DstOp &amp;Res, int Idx)</div><div class="ttdoc">Build and insert Res = G_FRAME_INDEX Idx. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00174">MachineIRBuilder.cpp:174</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a03cf34252938b54f7e86c736f9fd7dc1"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">llvm::MachineFrameInfo::CreateFixedObject</a></div><div class="ttdeci">int CreateFixedObject(uint64_t Size, int64_t SPOffset, bool IsImmutable, bool isAliased=false)</div><div class="ttdoc">Create a new object at a fixed location on the stack. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00082">MachineFrameInfo.cpp:82</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a7819a781e436c677ed1613c7739ee53e"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a7819a781e436c677ed1613c7739ee53e">llvm::MachineFrameInfo::hasMustTailInVarArgFunc</a></div><div class="ttdeci">bool hasMustTailInVarArgFunc() const</div><div class="ttdoc">Returns true if the function is variadic and contains a musttail call. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00603">MachineFrameInfo.h:603</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="MachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class. </div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad5bef9f5be828b62f053b3017eb9dbdb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">llvm::MachineOperand::clobbersPhysReg</a></div><div class="ttdeci">static bool clobbersPhysReg(const uint32_t *RegMask, unsigned PhysReg)</div><div class="ttdoc">clobbersPhysReg - Returns true if this RegMask clobbers PhysReg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00615">MachineOperand.h:615</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="CodeGen_2GlobalISel_2Utils_8h_html"><div class="ttname"><a href="CodeGen_2GlobalISel_2Utils_8h.html">Utils.h</a></div></div>
<div class="ttc" id="CodeGen_2Analysis_8h_html"><div class="ttname"><a href="CodeGen_2Analysis_8h.html">Analysis.h</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00241">AArch64Disassembler.cpp:241</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00984">MachineOperand.cpp:984</a></div></div>
<div class="ttc" id="Argument_8h_html"><div class="ttname"><a href="Argument_8h.html">Argument.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a52a3cbd48589c37855abca181342ccb7"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">llvm::AArch64TargetLowering::CCAssignFnForCall</a></div><div class="ttdeci">CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg) const</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l03290">AArch64ISelLowering.cpp:3290</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html_a776852734c11ae705971ee8d39e589c6"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a776852734c11ae705971ee8d39e589c6">llvm::AArch64RegisterInfo::UpdateCustomCalleeSavedRegs</a></div><div class="ttdeci">void UpdateCustomCalleeSavedRegs(MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00085">AArch64RegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="namespacellvm_html_ab102f0f12dd38aeea5906b1d80c792ff"><div class="ttname"><a href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">llvm::alignTo</a></div><div class="ttdeci">uint64_t alignTo(uint64_t Size, Align A)</div><div class="ttdoc">Returns a multiple of A needed to store Size bytes. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00163">Alignment.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="Value_8h_html"><div class="ttname"><a href="Value_8h.html">Value.h</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1ArgInfo_html"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ArgInfo.html">llvm::CallLowering::ArgInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00046">CallLowering.h:46</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1CallLoweringInfo_html_a93980fadd9891c63817986727e690055"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a93980fadd9891c63817986727e690055">llvm::CallLowering::CallLoweringInfo::CallConv</a></div><div class="ttdeci">CallingConv::ID CallConv</div><div class="ttdoc">Calling convention to be used for the call. </div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00073">CallLowering.h:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00103">TargetMachine.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a448a4aa9f90dbde0f77fae45b1625d88"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">llvm::MachineIRBuilder::getMBB</a></div><div class="ttdeci">const MachineBasicBlock &amp; getMBB() const</div><div class="ttdoc">Getter for the basic block we currently build. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00278">MachineIRBuilder.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a33f1a3699cda99bd2c1d11a8138116bb"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a33f1a3699cda99bd2c1d11a8138116bb">llvm::MachineIRBuilder::setMBB</a></div><div class="ttdeci">void setMBB(MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Set the insertion point to the end of MBB. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00036">MachineIRBuilder.cpp:36</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdoc">The memory access always returns the same value (or traps). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00143">MachineMemOperand.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a87a7405685118d45876c996318829ceb"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a87a7405685118d45876c996318829ceb">llvm::MachineIRBuilder::buildStore</a></div><div class="ttdeci">MachineInstrBuilder buildStore(const SrcOp &amp;Val, const SrcOp &amp;Addr, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert G_STORE Val, Addr, MMO. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00380">MachineIRBuilder.cpp:380</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="AArch64CallLowering_8h_html"><div class="ttname"><a href="AArch64CallLowering_8h.html">AArch64CallLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM calls to machine code calls. </div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a2740493172a4ce246941c8cff95e0f83"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a2740493172a4ce246941c8cff95e0f83">llvm::CallingConv::Swift</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00073">CallingConv.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00044">MachineValueType.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a6b6e1593f20bacc0f43b1254988ddd18"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a6b6e1593f20bacc0f43b1254988ddd18">llvm::AArch64FunctionInfo::setBytesInStackArgArea</a></div><div class="ttdeci">void setBytesInStackArgArea(unsigned bytes)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00142">AArch64MachineFunctionInfo.h:142</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1CallLoweringInfo_html_a141cd4812a5651947cdde2c84b94bb05"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a141cd4812a5651947cdde2c84b94bb05">llvm::CallLowering::CallLoweringInfo::IsTailCall</a></div><div class="ttdeci">bool IsTailCall</div><div class="ttdoc">True if the call passes all target-independent checks for tail call optimization. ...</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00096">CallLowering.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a06dc2f24e1f4dea357bf6c646f5b2607"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">llvm::MachineIRBuilder::insertInstr</a></div><div class="ttdeci">MachineInstrBuilder insertInstr(MachineInstrBuilder MIB)</div><div class="ttdoc">Insert an existing instruction at the insertion point. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00083">MachineIRBuilder.cpp:83</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a9e1fc23a17e97d2d1732e753ae9251ac"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">llvm::GlobalValue::getParent</a></div><div class="ttdeci">Module * getParent()</div><div class="ttdoc">Get the module that this global value is contained inside of... </div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00575">GlobalValue.h:575</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdoc">Fast - This calling convention attempts to make calls as fast as possible (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00042">CallingConv.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a2bc91c8c4ae44be6b6fc4c6d9c01bc5f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">llvm::LLT::getNumElements</a></div><div class="ttdeci">uint16_t getNumElements() const</div><div class="ttdoc">Returns the number of elements in a vector LLT. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00099">LowLevelTypeImpl.h:99</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a7f0631599c37535974448b6bf180dad1"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">llvm::MachineIRBuilder::buildMerge</a></div><div class="ttdeci">MachineInstrBuilder buildMerge(const DstOp &amp;Res, ArrayRef&lt; Register &gt; Ops)</div><div class="ttdoc">Build and insert Res = G_MERGE_VALUES Op0, ... </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00572">MachineIRBuilder.cpp:572</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64CallLowering_html_ad1ec5e34e707cb712c79df954c11a057"><div class="ttname"><a href="classllvm_1_1AArch64CallLowering.html#ad1ec5e34e707cb712c79df954c11a057">llvm::AArch64CallLowering::AArch64CallLowering</a></div><div class="ttdeci">AArch64CallLowering(const AArch64TargetLowering &amp;TLI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallLowering_8cpp_source.html#l00051">AArch64CallLowering.cpp:51</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1ArgInfo_html_a15bd554291a003ec01a0f9e3cbfab8e5"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ArgInfo.html#a15bd554291a003ec01a0f9e3cbfab8e5">llvm::CallLowering::ArgInfo::Regs</a></div><div class="ttdeci">SmallVector&lt; Register, 4 &gt; Regs</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00047">CallLowering.h:47</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_a2f877286c09d06ac6b9c5534736433d9"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#a2f877286c09d06ac6b9c5534736433d9">llvm::MachinePointerInfo::getStack</a></div><div class="ttdeci">static MachinePointerInfo getStack(MachineFunction &amp;MF, int64_t Offset, uint8_t ID=0)</div><div class="ttdoc">Stack pointer relative access. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00997">MachineOperand.cpp:997</a></div></div>
<div class="ttc" id="LowLevelType_8h_html"><div class="ttname"><a href="LowLevelType_8h.html">LowLevelType.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a137bf40e73f82a78b6d2227ff65aeadf"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">llvm::MachineIRBuilder::buildUndef</a></div><div class="ttdeci">MachineInstrBuilder buildUndef(const DstOp &amp;Res)</div><div class="ttdoc">Build and insert Res = IMPLICIT_DEF. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00568">MachineIRBuilder.cpp:568</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9694f2906cfe1d6d35bbe6742c67dff0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">llvm::MachineRegisterInfo::createGenericVirtualRegister</a></div><div class="ttdeci">Register createGenericVirtualRegister(LLT Ty, StringRef Name=&quot;&quot;)</div><div class="ttdoc">Create and return a new generic virtual register with low-level type Ty. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00188">MachineRegisterInfo.cpp:188</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1CallLoweringInfo_html_a24aaaef46c35bbfaa368b431c5f391d2"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html#a24aaaef46c35bbfaa368b431c5f391d2">llvm::CallLowering::CallLoweringInfo::OrigRet</a></div><div class="ttdeci">ArgInfo OrigRet</div><div class="ttdoc">Descriptor for the return type of the function. </div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00080">CallLowering.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html_af5dcb6d3da4b30a7d21c9fb39bbf1a68a503c0b646ea0b3868c0c8380fdc688b8"><div class="ttname"><a href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a503c0b646ea0b3868c0c8380fdc688b8">llvm::AttributeList::FirstArgIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00342">Attributes.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a0b44832d4b6bb57b0e8c61fc3242547b"><div class="ttname"><a href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">llvm::Function::args</a></div><div class="ttdeci">iterator_range&lt; arg_iterator &gt; args()</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00730">Function.h:730</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:21 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
