
flight_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b908  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001138  0800baa8  0800baa8  0000caa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbe0  0800cbe0  0000e06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cbe0  0800cbe0  0000dbe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbe8  0800cbe8  0000e06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbe8  0800cbe8  0000dbe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cbec  0800cbec  0000dbec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800cbf0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004edc  2000006c  0800cc5c  0000e06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004f48  0800cc5c  0000ef48  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c92e  00000000  00000000  0000e09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005245  00000000  00000000  0002a9ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001998  00000000  00000000  0002fc10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013b5  00000000  00000000  000315a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cd2e  00000000  00000000  0003295d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029178  00000000  00000000  0004f68b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3959  00000000  00000000  00078803  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011c15c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000073d8  00000000  00000000  0011c1a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  00123578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ba90 	.word	0x0800ba90

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	0800ba90 	.word	0x0800ba90

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b988 	b.w	8000e24 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9d08      	ldr	r5, [sp, #32]
 8000b32:	468e      	mov	lr, r1
 8000b34:	4604      	mov	r4, r0
 8000b36:	4688      	mov	r8, r1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d14a      	bne.n	8000bd2 <__udivmoddi4+0xa6>
 8000b3c:	428a      	cmp	r2, r1
 8000b3e:	4617      	mov	r7, r2
 8000b40:	d962      	bls.n	8000c08 <__udivmoddi4+0xdc>
 8000b42:	fab2 f682 	clz	r6, r2
 8000b46:	b14e      	cbz	r6, 8000b5c <__udivmoddi4+0x30>
 8000b48:	f1c6 0320 	rsb	r3, r6, #32
 8000b4c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b50:	fa20 f303 	lsr.w	r3, r0, r3
 8000b54:	40b7      	lsls	r7, r6
 8000b56:	ea43 0808 	orr.w	r8, r3, r8
 8000b5a:	40b4      	lsls	r4, r6
 8000b5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b60:	fa1f fc87 	uxth.w	ip, r7
 8000b64:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b68:	0c23      	lsrs	r3, r4, #16
 8000b6a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b6e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b72:	fb01 f20c 	mul.w	r2, r1, ip
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0x62>
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b80:	f080 80ea 	bcs.w	8000d58 <__udivmoddi4+0x22c>
 8000b84:	429a      	cmp	r2, r3
 8000b86:	f240 80e7 	bls.w	8000d58 <__udivmoddi4+0x22c>
 8000b8a:	3902      	subs	r1, #2
 8000b8c:	443b      	add	r3, r7
 8000b8e:	1a9a      	subs	r2, r3, r2
 8000b90:	b2a3      	uxth	r3, r4
 8000b92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b9e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba2:	459c      	cmp	ip, r3
 8000ba4:	d909      	bls.n	8000bba <__udivmoddi4+0x8e>
 8000ba6:	18fb      	adds	r3, r7, r3
 8000ba8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bac:	f080 80d6 	bcs.w	8000d5c <__udivmoddi4+0x230>
 8000bb0:	459c      	cmp	ip, r3
 8000bb2:	f240 80d3 	bls.w	8000d5c <__udivmoddi4+0x230>
 8000bb6:	443b      	add	r3, r7
 8000bb8:	3802      	subs	r0, #2
 8000bba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bbe:	eba3 030c 	sub.w	r3, r3, ip
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	b11d      	cbz	r5, 8000bce <__udivmoddi4+0xa2>
 8000bc6:	40f3      	lsrs	r3, r6
 8000bc8:	2200      	movs	r2, #0
 8000bca:	e9c5 3200 	strd	r3, r2, [r5]
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d905      	bls.n	8000be2 <__udivmoddi4+0xb6>
 8000bd6:	b10d      	cbz	r5, 8000bdc <__udivmoddi4+0xb0>
 8000bd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bdc:	2100      	movs	r1, #0
 8000bde:	4608      	mov	r0, r1
 8000be0:	e7f5      	b.n	8000bce <__udivmoddi4+0xa2>
 8000be2:	fab3 f183 	clz	r1, r3
 8000be6:	2900      	cmp	r1, #0
 8000be8:	d146      	bne.n	8000c78 <__udivmoddi4+0x14c>
 8000bea:	4573      	cmp	r3, lr
 8000bec:	d302      	bcc.n	8000bf4 <__udivmoddi4+0xc8>
 8000bee:	4282      	cmp	r2, r0
 8000bf0:	f200 8105 	bhi.w	8000dfe <__udivmoddi4+0x2d2>
 8000bf4:	1a84      	subs	r4, r0, r2
 8000bf6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	4690      	mov	r8, r2
 8000bfe:	2d00      	cmp	r5, #0
 8000c00:	d0e5      	beq.n	8000bce <__udivmoddi4+0xa2>
 8000c02:	e9c5 4800 	strd	r4, r8, [r5]
 8000c06:	e7e2      	b.n	8000bce <__udivmoddi4+0xa2>
 8000c08:	2a00      	cmp	r2, #0
 8000c0a:	f000 8090 	beq.w	8000d2e <__udivmoddi4+0x202>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	2e00      	cmp	r6, #0
 8000c14:	f040 80a4 	bne.w	8000d60 <__udivmoddi4+0x234>
 8000c18:	1a8a      	subs	r2, r1, r2
 8000c1a:	0c03      	lsrs	r3, r0, #16
 8000c1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c20:	b280      	uxth	r0, r0
 8000c22:	b2bc      	uxth	r4, r7
 8000c24:	2101      	movs	r1, #1
 8000c26:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c2a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c32:	fb04 f20c 	mul.w	r2, r4, ip
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d907      	bls.n	8000c4a <__udivmoddi4+0x11e>
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c40:	d202      	bcs.n	8000c48 <__udivmoddi4+0x11c>
 8000c42:	429a      	cmp	r2, r3
 8000c44:	f200 80e0 	bhi.w	8000e08 <__udivmoddi4+0x2dc>
 8000c48:	46c4      	mov	ip, r8
 8000c4a:	1a9b      	subs	r3, r3, r2
 8000c4c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c50:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c54:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c58:	fb02 f404 	mul.w	r4, r2, r4
 8000c5c:	429c      	cmp	r4, r3
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0x144>
 8000c60:	18fb      	adds	r3, r7, r3
 8000c62:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0x142>
 8000c68:	429c      	cmp	r4, r3
 8000c6a:	f200 80ca 	bhi.w	8000e02 <__udivmoddi4+0x2d6>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	1b1b      	subs	r3, r3, r4
 8000c72:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c76:	e7a5      	b.n	8000bc4 <__udivmoddi4+0x98>
 8000c78:	f1c1 0620 	rsb	r6, r1, #32
 8000c7c:	408b      	lsls	r3, r1
 8000c7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c82:	431f      	orrs	r7, r3
 8000c84:	fa0e f401 	lsl.w	r4, lr, r1
 8000c88:	fa20 f306 	lsr.w	r3, r0, r6
 8000c8c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c90:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c94:	4323      	orrs	r3, r4
 8000c96:	fa00 f801 	lsl.w	r8, r0, r1
 8000c9a:	fa1f fc87 	uxth.w	ip, r7
 8000c9e:	fbbe f0f9 	udiv	r0, lr, r9
 8000ca2:	0c1c      	lsrs	r4, r3, #16
 8000ca4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ca8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cac:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cb0:	45a6      	cmp	lr, r4
 8000cb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000cb6:	d909      	bls.n	8000ccc <__udivmoddi4+0x1a0>
 8000cb8:	193c      	adds	r4, r7, r4
 8000cba:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cbe:	f080 809c 	bcs.w	8000dfa <__udivmoddi4+0x2ce>
 8000cc2:	45a6      	cmp	lr, r4
 8000cc4:	f240 8099 	bls.w	8000dfa <__udivmoddi4+0x2ce>
 8000cc8:	3802      	subs	r0, #2
 8000cca:	443c      	add	r4, r7
 8000ccc:	eba4 040e 	sub.w	r4, r4, lr
 8000cd0:	fa1f fe83 	uxth.w	lr, r3
 8000cd4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cd8:	fb09 4413 	mls	r4, r9, r3, r4
 8000cdc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ce0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ce4:	45a4      	cmp	ip, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x1ce>
 8000ce8:	193c      	adds	r4, r7, r4
 8000cea:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cee:	f080 8082 	bcs.w	8000df6 <__udivmoddi4+0x2ca>
 8000cf2:	45a4      	cmp	ip, r4
 8000cf4:	d97f      	bls.n	8000df6 <__udivmoddi4+0x2ca>
 8000cf6:	3b02      	subs	r3, #2
 8000cf8:	443c      	add	r4, r7
 8000cfa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cfe:	eba4 040c 	sub.w	r4, r4, ip
 8000d02:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d06:	4564      	cmp	r4, ip
 8000d08:	4673      	mov	r3, lr
 8000d0a:	46e1      	mov	r9, ip
 8000d0c:	d362      	bcc.n	8000dd4 <__udivmoddi4+0x2a8>
 8000d0e:	d05f      	beq.n	8000dd0 <__udivmoddi4+0x2a4>
 8000d10:	b15d      	cbz	r5, 8000d2a <__udivmoddi4+0x1fe>
 8000d12:	ebb8 0203 	subs.w	r2, r8, r3
 8000d16:	eb64 0409 	sbc.w	r4, r4, r9
 8000d1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d1e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d22:	431e      	orrs	r6, r3
 8000d24:	40cc      	lsrs	r4, r1
 8000d26:	e9c5 6400 	strd	r6, r4, [r5]
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	e74f      	b.n	8000bce <__udivmoddi4+0xa2>
 8000d2e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d32:	0c01      	lsrs	r1, r0, #16
 8000d34:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d38:	b280      	uxth	r0, r0
 8000d3a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d3e:	463b      	mov	r3, r7
 8000d40:	4638      	mov	r0, r7
 8000d42:	463c      	mov	r4, r7
 8000d44:	46b8      	mov	r8, r7
 8000d46:	46be      	mov	lr, r7
 8000d48:	2620      	movs	r6, #32
 8000d4a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d4e:	eba2 0208 	sub.w	r2, r2, r8
 8000d52:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d56:	e766      	b.n	8000c26 <__udivmoddi4+0xfa>
 8000d58:	4601      	mov	r1, r0
 8000d5a:	e718      	b.n	8000b8e <__udivmoddi4+0x62>
 8000d5c:	4610      	mov	r0, r2
 8000d5e:	e72c      	b.n	8000bba <__udivmoddi4+0x8e>
 8000d60:	f1c6 0220 	rsb	r2, r6, #32
 8000d64:	fa2e f302 	lsr.w	r3, lr, r2
 8000d68:	40b7      	lsls	r7, r6
 8000d6a:	40b1      	lsls	r1, r6
 8000d6c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d70:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d74:	430a      	orrs	r2, r1
 8000d76:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d7a:	b2bc      	uxth	r4, r7
 8000d7c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d80:	0c11      	lsrs	r1, r2, #16
 8000d82:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d86:	fb08 f904 	mul.w	r9, r8, r4
 8000d8a:	40b0      	lsls	r0, r6
 8000d8c:	4589      	cmp	r9, r1
 8000d8e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d92:	b280      	uxth	r0, r0
 8000d94:	d93e      	bls.n	8000e14 <__udivmoddi4+0x2e8>
 8000d96:	1879      	adds	r1, r7, r1
 8000d98:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d9c:	d201      	bcs.n	8000da2 <__udivmoddi4+0x276>
 8000d9e:	4589      	cmp	r9, r1
 8000da0:	d81f      	bhi.n	8000de2 <__udivmoddi4+0x2b6>
 8000da2:	eba1 0109 	sub.w	r1, r1, r9
 8000da6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000daa:	fb09 f804 	mul.w	r8, r9, r4
 8000dae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000db2:	b292      	uxth	r2, r2
 8000db4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000db8:	4542      	cmp	r2, r8
 8000dba:	d229      	bcs.n	8000e10 <__udivmoddi4+0x2e4>
 8000dbc:	18ba      	adds	r2, r7, r2
 8000dbe:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dc2:	d2c4      	bcs.n	8000d4e <__udivmoddi4+0x222>
 8000dc4:	4542      	cmp	r2, r8
 8000dc6:	d2c2      	bcs.n	8000d4e <__udivmoddi4+0x222>
 8000dc8:	f1a9 0102 	sub.w	r1, r9, #2
 8000dcc:	443a      	add	r2, r7
 8000dce:	e7be      	b.n	8000d4e <__udivmoddi4+0x222>
 8000dd0:	45f0      	cmp	r8, lr
 8000dd2:	d29d      	bcs.n	8000d10 <__udivmoddi4+0x1e4>
 8000dd4:	ebbe 0302 	subs.w	r3, lr, r2
 8000dd8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ddc:	3801      	subs	r0, #1
 8000dde:	46e1      	mov	r9, ip
 8000de0:	e796      	b.n	8000d10 <__udivmoddi4+0x1e4>
 8000de2:	eba7 0909 	sub.w	r9, r7, r9
 8000de6:	4449      	add	r1, r9
 8000de8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dec:	fbb1 f9fe 	udiv	r9, r1, lr
 8000df0:	fb09 f804 	mul.w	r8, r9, r4
 8000df4:	e7db      	b.n	8000dae <__udivmoddi4+0x282>
 8000df6:	4673      	mov	r3, lr
 8000df8:	e77f      	b.n	8000cfa <__udivmoddi4+0x1ce>
 8000dfa:	4650      	mov	r0, sl
 8000dfc:	e766      	b.n	8000ccc <__udivmoddi4+0x1a0>
 8000dfe:	4608      	mov	r0, r1
 8000e00:	e6fd      	b.n	8000bfe <__udivmoddi4+0xd2>
 8000e02:	443b      	add	r3, r7
 8000e04:	3a02      	subs	r2, #2
 8000e06:	e733      	b.n	8000c70 <__udivmoddi4+0x144>
 8000e08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e0c:	443b      	add	r3, r7
 8000e0e:	e71c      	b.n	8000c4a <__udivmoddi4+0x11e>
 8000e10:	4649      	mov	r1, r9
 8000e12:	e79c      	b.n	8000d4e <__udivmoddi4+0x222>
 8000e14:	eba1 0109 	sub.w	r1, r1, r9
 8000e18:	46c4      	mov	ip, r8
 8000e1a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1e:	fb09 f804 	mul.w	r8, r9, r4
 8000e22:	e7c4      	b.n	8000dae <__udivmoddi4+0x282>

08000e24 <__aeabi_idiv0>:
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop

08000e28 <_write>:
#include "modules/attitude/attitude.h"

#include "app.h"

int _write(int file, char *p, int len)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	60f8      	str	r0, [r7, #12]
 8000e30:	60b9      	str	r1, [r7, #8]
 8000e32:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)p, len, HAL_MAX_DELAY);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	b29a      	uxth	r2, r3
 8000e38:	f04f 33ff 	mov.w	r3, #4294967295
 8000e3c:	68b9      	ldr	r1, [r7, #8]
 8000e3e:	4804      	ldr	r0, [pc, #16]	@ (8000e50 <_write+0x28>)
 8000e40:	f008 f944 	bl	80090cc <HAL_UART_Transmit>
	return len;
 8000e44:	687b      	ldr	r3, [r7, #4]
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3710      	adds	r7, #16
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20004ae0 	.word	0x20004ae0

08000e54 <setup>:

bool setup()
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
	bool ret = false;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	71fb      	strb	r3, [r7, #7]

	ret = battery_init();
 8000e5e:	f000 f89d 	bl	8000f9c <battery_init>
 8000e62:	4603      	mov	r3, r0
 8000e64:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8000e66:	79fb      	ldrb	r3, [r7, #7]
 8000e68:	f083 0301 	eor.w	r3, r3, #1
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <setup+0x22>
		return false;
 8000e72:	2300      	movs	r3, #0
 8000e74:	e030      	b.n	8000ed8 <setup+0x84>
	}

	ret = gps_init();
 8000e76:	f000 fba3 	bl	80015c0 <gps_init>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8000e7e:	79fb      	ldrb	r3, [r7, #7]
 8000e80:	f083 0301 	eor.w	r3, r3, #1
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <setup+0x3a>
		return false;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	e024      	b.n	8000ed8 <setup+0x84>
	}

	ret = trcivr_init();
 8000e8e:	f001 f8cd 	bl	800202c <trcivr_init>
 8000e92:	4603      	mov	r3, r0
 8000e94:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	f083 0301 	eor.w	r3, r3, #1
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <setup+0x52>
		return false;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	e018      	b.n	8000ed8 <setup+0x84>
	}

	ret = consur_init();
 8000ea6:	f000 f971 	bl	800118c <consur_init>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	f083 0301 	eor.w	r3, r3, #1
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <setup+0x6a>
		return false;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	e00c      	b.n	8000ed8 <setup+0x84>
	}

	ret = imu_init();
 8000ebe:	f000 ff21 	bl	8001d04 <imu_init>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
 8000ec8:	f083 0301 	eor.w	r3, r3, #1
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <setup+0x82>
		return false;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	e000      	b.n	8000ed8 <setup+0x84>
	}

	return ret;
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <loop>:


void loop(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0


	trcivr_loop();
 8000ee4:	f001 f8b8 	bl	8002058 <trcivr_loop>
	consur_loop();
 8000ee8:	f000 faca 	bl	8001480 <consur_loop>
	battery_loop();
 8000eec:	f000 f8e4 	bl	80010b8 <battery_loop>
	gps_loop();
 8000ef0:	f000 fb7c 	bl	80015ec <gps_loop>
	imu_loop();
 8000ef4:	f000 ff1c 	bl	8001d30 <imu_loop>



}
 8000ef8:	bf00      	nop
 8000efa:	bd80      	pop	{r7, pc}

08000efc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	trcivr_uart_rx_cplt_callback(huart);
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f001 f8af 	bl	8002068 <trcivr_uart_rx_cplt_callback>
	gps_uart_rx_cplt_callback(huart);
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f000 fb74 	bl	80015f8 <gps_uart_rx_cplt_callback>
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]

}
 8000f20:	bf00      	nop
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <crsf_get_len>:

	return frame->frame[CRSF_IDX_SYNC];
}

static inline uint8_t crsf_get_len(const struct crsf_frame* frame)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
	assert(frame);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d105      	bne.n	8000f46 <crsf_get_len+0x1a>
 8000f3a:	4b06      	ldr	r3, [pc, #24]	@ (8000f54 <crsf_get_len+0x28>)
 8000f3c:	4a06      	ldr	r2, [pc, #24]	@ (8000f58 <crsf_get_len+0x2c>)
 8000f3e:	21aa      	movs	r1, #170	@ 0xaa
 8000f40:	4806      	ldr	r0, [pc, #24]	@ (8000f5c <crsf_get_len+0x30>)
 8000f42:	f008 ff15 	bl	8009d70 <__assert_func>

	return frame->frame[CRSF_IDX_LEN];
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	785b      	ldrb	r3, [r3, #1]
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	0800baa8 	.word	0x0800baa8
 8000f58:	0800c2a0 	.word	0x0800c2a0
 8000f5c:	0800bab0 	.word	0x0800bab0

08000f60 <crsf_get_frame_length>:
	return frame->frame[CRSF_IDX_CRC(crsf_get_len(frame))];
}


static inline uint8_t crsf_get_frame_length(const struct crsf_frame* frame)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
	assert(frame);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d105      	bne.n	8000f7a <crsf_get_frame_length+0x1a>
 8000f6e:	4b08      	ldr	r3, [pc, #32]	@ (8000f90 <crsf_get_frame_length+0x30>)
 8000f70:	4a08      	ldr	r2, [pc, #32]	@ (8000f94 <crsf_get_frame_length+0x34>)
 8000f72:	21d0      	movs	r1, #208	@ 0xd0
 8000f74:	4808      	ldr	r0, [pc, #32]	@ (8000f98 <crsf_get_frame_length+0x38>)
 8000f76:	f008 fefb 	bl	8009d70 <__assert_func>

	return crsf_get_len(frame) + CRSF_LEN_SYNC + CRSF_LEN_LEN;
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f7ff ffd6 	bl	8000f2c <crsf_get_len>
 8000f80:	4603      	mov	r3, r0
 8000f82:	3302      	adds	r3, #2
 8000f84:	b2db      	uxtb	r3, r3
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	0800baa8 	.word	0x0800baa8
 8000f94:	0800c288 	.word	0x0800c288
 8000f98:	0800bab0 	.word	0x0800bab0

08000f9c <battery_init>:
static uint32_t s_adc1_values_lsb[ADC1_CNT_CHANNEL + 1];	// last one's for vrefint

static float s_adc1_voltages_v[ADC1_CNT_CHANNEL];

bool battery_init()
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
	bool ret = false;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status = HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	71bb      	strb	r3, [r7, #6]

	status = HAL_ADC_Start_DMA(&hadc1, s_adc1_values_lsb, ADC1_CNT_CHANNEL+1);	//+1 for vrefint channel
 8000faa:	2203      	movs	r2, #3
 8000fac:	490f      	ldr	r1, [pc, #60]	@ (8000fec <battery_init+0x50>)
 8000fae:	4810      	ldr	r0, [pc, #64]	@ (8000ff0 <battery_init+0x54>)
 8000fb0:	f004 fe0e 	bl	8005bd0 <HAL_ADC_Start_DMA>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	71bb      	strb	r3, [r7, #6]
	if (status != HAL_OK) {
 8000fb8:	79bb      	ldrb	r3, [r7, #6]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <battery_init+0x26>
		return false;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	e00f      	b.n	8000fe2 <battery_init+0x46>
	}

	ret = msgbox_get(TRCIVR_MSGBOX_NAME_CRSF_TX, TRCIVR_MSGBOX_NAMELEN_CRSF_TX, &s_crsf_tx_msgbox_id);
 8000fc2:	4a0c      	ldr	r2, [pc, #48]	@ (8000ff4 <battery_init+0x58>)
 8000fc4:	2107      	movs	r1, #7
 8000fc6:	480c      	ldr	r0, [pc, #48]	@ (8000ff8 <battery_init+0x5c>)
 8000fc8:	f003 faa6 	bl	8004518 <msgbox_get>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8000fd0:	79fb      	ldrb	r3, [r7, #7]
 8000fd2:	f083 0301 	eor.w	r3, r3, #1
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <battery_init+0x44>
		return false;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	e000      	b.n	8000fe2 <battery_init+0x46>
	}

	return true;
 8000fe0:	2301      	movs	r3, #1
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	2000008c 	.word	0x2000008c
 8000ff0:	20004868 	.word	0x20004868
 8000ff4:	20000088 	.word	0x20000088
 8000ff8:	0800bb20 	.word	0x0800bb20

08000ffc <battery_read_voltage>:


static void battery_read_voltage()
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
	float vrefplus_mv = (float)VREFINT_CAL_VREF * (float)(*VREFINT_CAL_ADDR) / (float)s_adc1_values_lsb[ADC1_CNT_CHANNEL];	// battery_adc1_values[ADC1_CNT_CHANNEL] = vrefint data
 8001002:	4b26      	ldr	r3, [pc, #152]	@ (800109c <battery_read_voltage+0xa0>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	ee07 3a90 	vmov	s15, r3
 800100a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800100e:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80010a0 <battery_read_voltage+0xa4>
 8001012:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001016:	4b23      	ldr	r3, [pc, #140]	@ (80010a4 <battery_read_voltage+0xa8>)
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	ee07 3a90 	vmov	s15, r3
 800101e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001022:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001026:	edc7 7a01 	vstr	s15, [r7, #4]

	s_adc1_voltages_v[0] = ((float)s_adc1_values_lsb[0]/ADC1_FULLSCALE) * (vrefplus_mv/1000.0f) * ADC1_VOLTAGESCALE_CH4;
 800102a:	4b1e      	ldr	r3, [pc, #120]	@ (80010a4 <battery_read_voltage+0xa8>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	ee07 3a90 	vmov	s15, r3
 8001032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001036:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80010a8 <battery_read_voltage+0xac>
 800103a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800103e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001042:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80010ac <battery_read_voltage+0xb0>
 8001046:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800104a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800104e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80010b0 <battery_read_voltage+0xb4>
 8001052:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001056:	4b17      	ldr	r3, [pc, #92]	@ (80010b4 <battery_read_voltage+0xb8>)
 8001058:	edc3 7a00 	vstr	s15, [r3]
	s_adc1_voltages_v[1] = ((float)s_adc1_values_lsb[1]/ADC1_FULLSCALE) * (vrefplus_mv/1000.0f) * ADC1_VOLTAGESCALE_CH7;
 800105c:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <battery_read_voltage+0xa8>)
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	ee07 3a90 	vmov	s15, r3
 8001064:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001068:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80010a8 <battery_read_voltage+0xac>
 800106c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001070:	edd7 6a01 	vldr	s13, [r7, #4]
 8001074:	ed9f 6a0d 	vldr	s12, [pc, #52]	@ 80010ac <battery_read_voltage+0xb0>
 8001078:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800107c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001080:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80010b0 <battery_read_voltage+0xb4>
 8001084:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001088:	4b0a      	ldr	r3, [pc, #40]	@ (80010b4 <battery_read_voltage+0xb8>)
 800108a:	edc3 7a01 	vstr	s15, [r3, #4]

}
 800108e:	bf00      	nop
 8001090:	370c      	adds	r7, #12
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	1fff7a2a 	.word	0x1fff7a2a
 80010a0:	454e4000 	.word	0x454e4000
 80010a4:	2000008c 	.word	0x2000008c
 80010a8:	457ff000 	.word	0x457ff000
 80010ac:	447a0000 	.word	0x447a0000
 80010b0:	40b66666 	.word	0x40b66666
 80010b4:	20000098 	.word	0x20000098

080010b8 <battery_loop>:

void battery_loop()
{
 80010b8:	b5b0      	push	{r4, r5, r7, lr}
 80010ba:	b092      	sub	sp, #72	@ 0x48
 80010bc:	af00      	add	r7, sp, #0
	battery_read_voltage();
 80010be:	f7ff ff9d 	bl	8000ffc <battery_read_voltage>
	struct crsf_frame frame = {0,};
 80010c2:	4b2e      	ldr	r3, [pc, #184]	@ (800117c <battery_loop+0xc4>)
 80010c4:	f107 0408 	add.w	r4, r7, #8
 80010c8:	461d      	mov	r5, r3
 80010ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010d6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80010da:	c407      	stmia	r4!, {r0, r1, r2}
 80010dc:	8023      	strh	r3, [r4, #0]

	uint16_t fc_mv = (uint16_t)(s_adc1_voltages_v[0]*1000.0f);
 80010de:	4b28      	ldr	r3, [pc, #160]	@ (8001180 <battery_loop+0xc8>)
 80010e0:	edd3 7a00 	vldr	s15, [r3]
 80010e4:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001184 <battery_loop+0xcc>
 80010e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010f0:	ee17 3a90 	vmov	r3, s15
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	80fb      	strh	r3, [r7, #6]
	uint16_t mot_mv = (uint16_t)(s_adc1_voltages_v[1]*1000.0f);
 80010f8:	4b21      	ldr	r3, [pc, #132]	@ (8001180 <battery_loop+0xc8>)
 80010fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80010fe:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001184 <battery_loop+0xcc>
 8001102:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001106:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800110a:	ee17 3a90 	vmov	r3, s15
 800110e:	b29b      	uxth	r3, r3
 8001110:	80bb      	strh	r3, [r7, #4]

	crsf_framing_voltages(&frame, 128, &fc_mv, 1);
 8001112:	1dba      	adds	r2, r7, #6
 8001114:	f107 0008 	add.w	r0, r7, #8
 8001118:	2301      	movs	r3, #1
 800111a:	2180      	movs	r1, #128	@ 0x80
 800111c:	f002 f9da 	bl	80034d4 <crsf_framing_voltages>
	uint8_t len = crsf_get_frame_length(&frame);
 8001120:	f107 0308 	add.w	r3, r7, #8
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff ff1b 	bl	8000f60 <crsf_get_frame_length>
 800112a:	4603      	mov	r3, r0
 800112c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	msgbox_publish(s_crsf_tx_msgbox_id, frame.frame, len);
 8001130:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <battery_loop+0xd0>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8001138:	f107 0108 	add.w	r1, r7, #8
 800113c:	4618      	mov	r0, r3
 800113e:	f003 fa09 	bl	8004554 <msgbox_publish>

	crsf_framing_voltages(&frame, 129, &mot_mv, 1);
 8001142:	1d3a      	adds	r2, r7, #4
 8001144:	f107 0008 	add.w	r0, r7, #8
 8001148:	2301      	movs	r3, #1
 800114a:	2181      	movs	r1, #129	@ 0x81
 800114c:	f002 f9c2 	bl	80034d4 <crsf_framing_voltages>
	len = crsf_get_frame_length(&frame);
 8001150:	f107 0308 	add.w	r3, r7, #8
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff ff03 	bl	8000f60 <crsf_get_frame_length>
 800115a:	4603      	mov	r3, r0
 800115c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	msgbox_publish(s_crsf_tx_msgbox_id, frame.frame, len);
 8001160:	4b09      	ldr	r3, [pc, #36]	@ (8001188 <battery_loop+0xd0>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8001168:	f107 0108 	add.w	r1, r7, #8
 800116c:	4618      	mov	r0, r3
 800116e:	f003 f9f1 	bl	8004554 <msgbox_publish>

}
 8001172:	bf00      	nop
 8001174:	3748      	adds	r7, #72	@ 0x48
 8001176:	46bd      	mov	sp, r7
 8001178:	bdb0      	pop	{r4, r5, r7, pc}
 800117a:	bf00      	nop
 800117c:	0800bb28 	.word	0x0800bb28
 8001180:	20000098 	.word	0x20000098
 8001184:	447a0000 	.word	0x447a0000
 8001188:	20000088 	.word	0x20000088

0800118c <consur_init>:
static struct crsf_frame_queue s_crsf_frame_queue;
static bool s_is_frame_updated = false;
static void crsf_rx_msgbox_callback(uint8_t msg[], uint8_t msg_len);

bool consur_init()
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af04      	add	r7, sp, #16
	bool ret = false;
 8001192:	2300      	movs	r3, #0
 8001194:	71fb      	strb	r3, [r7, #7]

	servo_init(&s_bldc_left_mot, &htim1, TIM_CHANNEL_1, 172, 1811, 500, 1000);
 8001196:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800119a:	9302      	str	r3, [sp, #8]
 800119c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80011a0:	9301      	str	r3, [sp, #4]
 80011a2:	f240 7313 	movw	r3, #1811	@ 0x713
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	23ac      	movs	r3, #172	@ 0xac
 80011aa:	2200      	movs	r2, #0
 80011ac:	4996      	ldr	r1, [pc, #600]	@ (8001408 <consur_init+0x27c>)
 80011ae:	4897      	ldr	r0, [pc, #604]	@ (800140c <consur_init+0x280>)
 80011b0:	f001 fbdc 	bl	800296c <servo_init>
	servo_init(&s_bldc_right_mot, &htim1, TIM_CHANNEL_2, 172, 1811, 500, 1000);
 80011b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011b8:	9302      	str	r3, [sp, #8]
 80011ba:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80011be:	9301      	str	r3, [sp, #4]
 80011c0:	f240 7313 	movw	r3, #1811	@ 0x713
 80011c4:	9300      	str	r3, [sp, #0]
 80011c6:	23ac      	movs	r3, #172	@ 0xac
 80011c8:	2204      	movs	r2, #4
 80011ca:	498f      	ldr	r1, [pc, #572]	@ (8001408 <consur_init+0x27c>)
 80011cc:	4890      	ldr	r0, [pc, #576]	@ (8001410 <consur_init+0x284>)
 80011ce:	f001 fbcd 	bl	800296c <servo_init>
	servo_init(&s_servo_left_ail, &htim3, TIM_CHANNEL_4, 172, 1811, 500, 1000);
 80011d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011d6:	9302      	str	r3, [sp, #8]
 80011d8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80011dc:	9301      	str	r3, [sp, #4]
 80011de:	f240 7313 	movw	r3, #1811	@ 0x713
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	23ac      	movs	r3, #172	@ 0xac
 80011e6:	220c      	movs	r2, #12
 80011e8:	498a      	ldr	r1, [pc, #552]	@ (8001414 <consur_init+0x288>)
 80011ea:	488b      	ldr	r0, [pc, #556]	@ (8001418 <consur_init+0x28c>)
 80011ec:	f001 fbbe 	bl	800296c <servo_init>
	servo_init(&s_servo_right_ail, &htim4, TIM_CHANNEL_2, 172, 1811, 500, 1000);
 80011f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011f4:	9302      	str	r3, [sp, #8]
 80011f6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80011fa:	9301      	str	r3, [sp, #4]
 80011fc:	f240 7313 	movw	r3, #1811	@ 0x713
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	23ac      	movs	r3, #172	@ 0xac
 8001204:	2204      	movs	r2, #4
 8001206:	4985      	ldr	r1, [pc, #532]	@ (800141c <consur_init+0x290>)
 8001208:	4885      	ldr	r0, [pc, #532]	@ (8001420 <consur_init+0x294>)
 800120a:	f001 fbaf 	bl	800296c <servo_init>
	servo_init(&s_servo_ele, &htim3, TIM_CHANNEL_2, 172, 1811, 600, 900);
 800120e:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8001212:	9302      	str	r3, [sp, #8]
 8001214:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8001218:	9301      	str	r3, [sp, #4]
 800121a:	f240 7313 	movw	r3, #1811	@ 0x713
 800121e:	9300      	str	r3, [sp, #0]
 8001220:	23ac      	movs	r3, #172	@ 0xac
 8001222:	2204      	movs	r2, #4
 8001224:	497b      	ldr	r1, [pc, #492]	@ (8001414 <consur_init+0x288>)
 8001226:	487f      	ldr	r0, [pc, #508]	@ (8001424 <consur_init+0x298>)
 8001228:	f001 fba0 	bl	800296c <servo_init>
	servo_init(&s_servo_rud, &htim4, TIM_CHANNEL_1, 172, 1811, 250, 1250);
 800122c:	f240 43e2 	movw	r3, #1250	@ 0x4e2
 8001230:	9302      	str	r3, [sp, #8]
 8001232:	23fa      	movs	r3, #250	@ 0xfa
 8001234:	9301      	str	r3, [sp, #4]
 8001236:	f240 7313 	movw	r3, #1811	@ 0x713
 800123a:	9300      	str	r3, [sp, #0]
 800123c:	23ac      	movs	r3, #172	@ 0xac
 800123e:	2200      	movs	r2, #0
 8001240:	4976      	ldr	r1, [pc, #472]	@ (800141c <consur_init+0x290>)
 8001242:	4879      	ldr	r0, [pc, #484]	@ (8001428 <consur_init+0x29c>)
 8001244:	f001 fb92 	bl	800296c <servo_init>
	servo_init(&s_servo_lan, &htim3, TIM_CHANNEL_1, 172, 1811, 250, 1250);
 8001248:	f240 43e2 	movw	r3, #1250	@ 0x4e2
 800124c:	9302      	str	r3, [sp, #8]
 800124e:	23fa      	movs	r3, #250	@ 0xfa
 8001250:	9301      	str	r3, [sp, #4]
 8001252:	f240 7313 	movw	r3, #1811	@ 0x713
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	23ac      	movs	r3, #172	@ 0xac
 800125a:	2200      	movs	r2, #0
 800125c:	496d      	ldr	r1, [pc, #436]	@ (8001414 <consur_init+0x288>)
 800125e:	4873      	ldr	r0, [pc, #460]	@ (800142c <consur_init+0x2a0>)
 8001260:	f001 fb84 	bl	800296c <servo_init>
	servo_init(&s_servo_left_flap, &htim2, TIM_CHANNEL_2, 172, 1811, 250, 1250);
 8001264:	f240 43e2 	movw	r3, #1250	@ 0x4e2
 8001268:	9302      	str	r3, [sp, #8]
 800126a:	23fa      	movs	r3, #250	@ 0xfa
 800126c:	9301      	str	r3, [sp, #4]
 800126e:	f240 7313 	movw	r3, #1811	@ 0x713
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	23ac      	movs	r3, #172	@ 0xac
 8001276:	2204      	movs	r2, #4
 8001278:	496d      	ldr	r1, [pc, #436]	@ (8001430 <consur_init+0x2a4>)
 800127a:	486e      	ldr	r0, [pc, #440]	@ (8001434 <consur_init+0x2a8>)
 800127c:	f001 fb76 	bl	800296c <servo_init>
	servo_init(&s_servo_right_flap, &htim3, TIM_CHANNEL_3, 172, 1811, 250, 1250);
 8001280:	f240 43e2 	movw	r3, #1250	@ 0x4e2
 8001284:	9302      	str	r3, [sp, #8]
 8001286:	23fa      	movs	r3, #250	@ 0xfa
 8001288:	9301      	str	r3, [sp, #4]
 800128a:	f240 7313 	movw	r3, #1811	@ 0x713
 800128e:	9300      	str	r3, [sp, #0]
 8001290:	23ac      	movs	r3, #172	@ 0xac
 8001292:	2208      	movs	r2, #8
 8001294:	495f      	ldr	r1, [pc, #380]	@ (8001414 <consur_init+0x288>)
 8001296:	4868      	ldr	r0, [pc, #416]	@ (8001438 <consur_init+0x2ac>)
 8001298:	f001 fb68 	bl	800296c <servo_init>

	ret = servo_write(&s_servo_left_ail, 922);
 800129c:	f240 319a 	movw	r1, #922	@ 0x39a
 80012a0:	485d      	ldr	r0, [pc, #372]	@ (8001418 <consur_init+0x28c>)
 80012a2:	f001 fbab 	bl	80029fc <servo_write>
 80012a6:	4603      	mov	r3, r0
 80012a8:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	f083 0301 	eor.w	r3, r3, #1
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <consur_init+0x12e>
		return false;
 80012b6:	2300      	movs	r3, #0
 80012b8:	e0a2      	b.n	8001400 <consur_init+0x274>
	}
	ret = servo_write(&s_servo_right_ail, 922);
 80012ba:	f240 319a 	movw	r1, #922	@ 0x39a
 80012be:	4858      	ldr	r0, [pc, #352]	@ (8001420 <consur_init+0x294>)
 80012c0:	f001 fb9c 	bl	80029fc <servo_write>
 80012c4:	4603      	mov	r3, r0
 80012c6:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 80012c8:	79fb      	ldrb	r3, [r7, #7]
 80012ca:	f083 0301 	eor.w	r3, r3, #1
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <consur_init+0x14c>
		return false;
 80012d4:	2300      	movs	r3, #0
 80012d6:	e093      	b.n	8001400 <consur_init+0x274>
	}
	ret = servo_write(&s_servo_ele, 922);
 80012d8:	f240 319a 	movw	r1, #922	@ 0x39a
 80012dc:	4851      	ldr	r0, [pc, #324]	@ (8001424 <consur_init+0x298>)
 80012de:	f001 fb8d 	bl	80029fc <servo_write>
 80012e2:	4603      	mov	r3, r0
 80012e4:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 80012e6:	79fb      	ldrb	r3, [r7, #7]
 80012e8:	f083 0301 	eor.w	r3, r3, #1
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <consur_init+0x16a>
		return false;
 80012f2:	2300      	movs	r3, #0
 80012f4:	e084      	b.n	8001400 <consur_init+0x274>
	}
	ret = servo_write(&s_servo_rud, 992);
 80012f6:	f44f 7178 	mov.w	r1, #992	@ 0x3e0
 80012fa:	484b      	ldr	r0, [pc, #300]	@ (8001428 <consur_init+0x29c>)
 80012fc:	f001 fb7e 	bl	80029fc <servo_write>
 8001300:	4603      	mov	r3, r0
 8001302:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001304:	79fb      	ldrb	r3, [r7, #7]
 8001306:	f083 0301 	eor.w	r3, r3, #1
 800130a:	b2db      	uxtb	r3, r3
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <consur_init+0x188>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e075      	b.n	8001400 <consur_init+0x274>
	}
	ret = servo_write(&s_bldc_left_mot, 174);
 8001314:	21ae      	movs	r1, #174	@ 0xae
 8001316:	483d      	ldr	r0, [pc, #244]	@ (800140c <consur_init+0x280>)
 8001318:	f001 fb70 	bl	80029fc <servo_write>
 800131c:	4603      	mov	r3, r0
 800131e:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	f083 0301 	eor.w	r3, r3, #1
 8001326:	b2db      	uxtb	r3, r3
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <consur_init+0x1a4>
		return false;
 800132c:	2300      	movs	r3, #0
 800132e:	e067      	b.n	8001400 <consur_init+0x274>
	}
	ret = servo_write(&s_bldc_right_mot, 174);
 8001330:	21ae      	movs	r1, #174	@ 0xae
 8001332:	4837      	ldr	r0, [pc, #220]	@ (8001410 <consur_init+0x284>)
 8001334:	f001 fb62 	bl	80029fc <servo_write>
 8001338:	4603      	mov	r3, r0
 800133a:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	f083 0301 	eor.w	r3, r3, #1
 8001342:	b2db      	uxtb	r3, r3
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <consur_init+0x1c0>
		return false;
 8001348:	2300      	movs	r3, #0
 800134a:	e059      	b.n	8001400 <consur_init+0x274>
	}
	ret = servo_write(&s_servo_lan, 922);
 800134c:	f240 319a 	movw	r1, #922	@ 0x39a
 8001350:	4836      	ldr	r0, [pc, #216]	@ (800142c <consur_init+0x2a0>)
 8001352:	f001 fb53 	bl	80029fc <servo_write>
 8001356:	4603      	mov	r3, r0
 8001358:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 800135a:	79fb      	ldrb	r3, [r7, #7]
 800135c:	f083 0301 	eor.w	r3, r3, #1
 8001360:	b2db      	uxtb	r3, r3
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <consur_init+0x1de>
		return false;
 8001366:	2300      	movs	r3, #0
 8001368:	e04a      	b.n	8001400 <consur_init+0x274>
	}
	ret = servo_write(&s_servo_left_flap, 922);
 800136a:	f240 319a 	movw	r1, #922	@ 0x39a
 800136e:	4831      	ldr	r0, [pc, #196]	@ (8001434 <consur_init+0x2a8>)
 8001370:	f001 fb44 	bl	80029fc <servo_write>
 8001374:	4603      	mov	r3, r0
 8001376:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	f083 0301 	eor.w	r3, r3, #1
 800137e:	b2db      	uxtb	r3, r3
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <consur_init+0x1fc>
		return false;
 8001384:	2300      	movs	r3, #0
 8001386:	e03b      	b.n	8001400 <consur_init+0x274>
	}
	ret = servo_write(&s_servo_right_flap, 922);
 8001388:	f240 319a 	movw	r1, #922	@ 0x39a
 800138c:	482a      	ldr	r0, [pc, #168]	@ (8001438 <consur_init+0x2ac>)
 800138e:	f001 fb35 	bl	80029fc <servo_write>
 8001392:	4603      	mov	r3, r0
 8001394:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	f083 0301 	eor.w	r3, r3, #1
 800139c:	b2db      	uxtb	r3, r3
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <consur_init+0x21a>
		return false;
 80013a2:	2300      	movs	r3, #0
 80013a4:	e02c      	b.n	8001400 <consur_init+0x274>
	}

	ret = crsf_init_frame_queue(&s_crsf_frame_queue);
 80013a6:	4825      	ldr	r0, [pc, #148]	@ (800143c <consur_init+0x2b0>)
 80013a8:	f002 f900 	bl	80035ac <crsf_init_frame_queue>
 80013ac:	4603      	mov	r3, r0
 80013ae:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	f083 0301 	eor.w	r3, r3, #1
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <consur_init+0x234>
		return false;
 80013bc:	2300      	movs	r3, #0
 80013be:	e01f      	b.n	8001400 <consur_init+0x274>
	}

	ret = msgbox_get(TRCIVR_MSGBOX_NAME_CRSF_RX, TRCIVR_MSGBOX_NAMELEN_CRSF_RX, &s_rx_crsf_msgbox_id);
 80013c0:	4a1f      	ldr	r2, [pc, #124]	@ (8001440 <consur_init+0x2b4>)
 80013c2:	2107      	movs	r1, #7
 80013c4:	481f      	ldr	r0, [pc, #124]	@ (8001444 <consur_init+0x2b8>)
 80013c6:	f003 f8a7 	bl	8004518 <msgbox_get>
 80013ca:	4603      	mov	r3, r0
 80013cc:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	f083 0301 	eor.w	r3, r3, #1
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <consur_init+0x252>
		return false;
 80013da:	2300      	movs	r3, #0
 80013dc:	e010      	b.n	8001400 <consur_init+0x274>
	}

	ret = msgbox_subscribe(s_rx_crsf_msgbox_id, crsf_rx_msgbox_callback);
 80013de:	4b18      	ldr	r3, [pc, #96]	@ (8001440 <consur_init+0x2b4>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4919      	ldr	r1, [pc, #100]	@ (8001448 <consur_init+0x2bc>)
 80013e4:	4618      	mov	r0, r3
 80013e6:	f003 f90f 	bl	8004608 <msgbox_subscribe>
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	f083 0301 	eor.w	r3, r3, #1
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <consur_init+0x272>
		return false;
 80013fa:	2300      	movs	r3, #0
 80013fc:	e000      	b.n	8001400 <consur_init+0x274>
	}

	return ret;
 80013fe:	79fb      	ldrb	r3, [r7, #7]

}
 8001400:	4618      	mov	r0, r3
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	200049c0 	.word	0x200049c0
 800140c:	200000a0 	.word	0x200000a0
 8001410:	200000b8 	.word	0x200000b8
 8001414:	20004a50 	.word	0x20004a50
 8001418:	200000d0 	.word	0x200000d0
 800141c:	20004a98 	.word	0x20004a98
 8001420:	200000e8 	.word	0x200000e8
 8001424:	20000100 	.word	0x20000100
 8001428:	20000118 	.word	0x20000118
 800142c:	20000130 	.word	0x20000130
 8001430:	20004a08 	.word	0x20004a08
 8001434:	20000148 	.word	0x20000148
 8001438:	20000160 	.word	0x20000160
 800143c:	2000017c 	.word	0x2000017c
 8001440:	20000178 	.word	0x20000178
 8001444:	0800bb68 	.word	0x0800bb68
 8001448:	0800144d 	.word	0x0800144d

0800144c <crsf_rx_msgbox_callback>:

// msgbox_callback_fp
static void crsf_rx_msgbox_callback(uint8_t msg[], uint8_t msg_len)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	460b      	mov	r3, r1
 8001456:	70fb      	strb	r3, [r7, #3]
	uint8_t read_len = 0;
 8001458:	2300      	movs	r3, #0
 800145a:	73fb      	strb	r3, [r7, #15]
	crsf_parse_frames(&s_crsf_frame_queue, msg, msg_len, &read_len);
 800145c:	f107 030f 	add.w	r3, r7, #15
 8001460:	78fa      	ldrb	r2, [r7, #3]
 8001462:	6879      	ldr	r1, [r7, #4]
 8001464:	4804      	ldr	r0, [pc, #16]	@ (8001478 <crsf_rx_msgbox_callback+0x2c>)
 8001466:	f002 f99f 	bl	80037a8 <crsf_parse_frames>
	s_is_frame_updated = true;
 800146a:	4b04      	ldr	r3, [pc, #16]	@ (800147c <crsf_rx_msgbox_callback+0x30>)
 800146c:	2201      	movs	r2, #1
 800146e:	701a      	strb	r2, [r3, #0]

}
 8001470:	bf00      	nop
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	2000017c 	.word	0x2000017c
 800147c:	20000d9a 	.word	0x20000d9a

08001480 <consur_loop>:

void consur_loop()
{
 8001480:	b5b0      	push	{r4, r5, r7, lr}
 8001482:	b096      	sub	sp, #88	@ 0x58
 8001484:	af00      	add	r7, sp, #0
	if (!s_is_frame_updated) {
 8001486:	4b44      	ldr	r3, [pc, #272]	@ (8001598 <consur_loop+0x118>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	f083 0301 	eor.w	r3, r3, #1
 800148e:	b2db      	uxtb	r3, r3
 8001490:	2b00      	cmp	r3, #0
 8001492:	d17a      	bne.n	800158a <consur_loop+0x10a>
		return;
	}

	s_is_frame_updated = false;
 8001494:	4b40      	ldr	r3, [pc, #256]	@ (8001598 <consur_loop+0x118>)
 8001496:	2200      	movs	r2, #0
 8001498:	701a      	strb	r2, [r3, #0]

	struct crsf_frame frame = {0,};
 800149a:	4b40      	ldr	r3, [pc, #256]	@ (800159c <consur_loop+0x11c>)
 800149c:	f107 0418 	add.w	r4, r7, #24
 80014a0:	461d      	mov	r5, r3
 80014a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014ae:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80014b2:	c407      	stmia	r4!, {r0, r1, r2}
 80014b4:	8023      	strh	r3, [r4, #0]
	struct crsf_rc_channels rc_channels = {0,};
 80014b6:	463b      	mov	r3, r7
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]
 80014c4:	829a      	strh	r2, [r3, #20]

	while (true) {
		if (!crsf_pop_frame_queue(&s_crsf_frame_queue, &frame)) {
 80014c6:	f107 0318 	add.w	r3, r7, #24
 80014ca:	4619      	mov	r1, r3
 80014cc:	4834      	ldr	r0, [pc, #208]	@ (80015a0 <consur_loop+0x120>)
 80014ce:	f002 f8fb 	bl	80036c8 <crsf_pop_frame_queue>
 80014d2:	4603      	mov	r3, r0
 80014d4:	f083 0301 	eor.w	r3, r3, #1
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d157      	bne.n	800158e <consur_loop+0x10e>
			break;
		}

		if (!crsf_parse_rc_channels(&frame, &rc_channels)) {
 80014de:	463a      	mov	r2, r7
 80014e0:	f107 0318 	add.w	r3, r7, #24
 80014e4:	4611      	mov	r1, r2
 80014e6:	4618      	mov	r0, r3
 80014e8:	f001 ff06 	bl	80032f8 <crsf_parse_rc_channels>
 80014ec:	4603      	mov	r3, r0
 80014ee:	f083 0301 	eor.w	r3, r3, #1
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d146      	bne.n	8001586 <consur_loop+0x106>
			continue;
		}

		servo_write(&s_bldc_left_mot, rc_channels.chan1);
 80014f8:	883b      	ldrh	r3, [r7, #0]
 80014fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014fe:	b29b      	uxth	r3, r3
 8001500:	4619      	mov	r1, r3
 8001502:	4828      	ldr	r0, [pc, #160]	@ (80015a4 <consur_loop+0x124>)
 8001504:	f001 fa7a 	bl	80029fc <servo_write>
		servo_write(&s_bldc_right_mot, rc_channels.chan1);
 8001508:	883b      	ldrh	r3, [r7, #0]
 800150a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800150e:	b29b      	uxth	r3, r3
 8001510:	4619      	mov	r1, r3
 8001512:	4825      	ldr	r0, [pc, #148]	@ (80015a8 <consur_loop+0x128>)
 8001514:	f001 fa72 	bl	80029fc <servo_write>

		servo_write(&s_servo_ele, 1811 - rc_channels.chan3 + 172);
 8001518:	887b      	ldrh	r3, [r7, #2]
 800151a:	099b      	lsrs	r3, r3, #6
 800151c:	b29b      	uxth	r3, r3
 800151e:	793a      	ldrb	r2, [r7, #4]
 8001520:	f002 0201 	and.w	r2, r2, #1
 8001524:	0292      	lsls	r2, r2, #10
 8001526:	4313      	orrs	r3, r2
 8001528:	b29b      	uxth	r3, r3
 800152a:	f5c3 63f7 	rsb	r3, r3, #1976	@ 0x7b8
 800152e:	3307      	adds	r3, #7
 8001530:	4619      	mov	r1, r3
 8001532:	481e      	ldr	r0, [pc, #120]	@ (80015ac <consur_loop+0x12c>)
 8001534:	f001 fa62 	bl	80029fc <servo_write>
		servo_write(&s_servo_left_ail, 1811 - rc_channels.chan2 +172);
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	f3c3 23ca 	ubfx	r3, r3, #11, #11
 800153e:	b29b      	uxth	r3, r3
 8001540:	f5c3 63f7 	rsb	r3, r3, #1976	@ 0x7b8
 8001544:	3307      	adds	r3, #7
 8001546:	4619      	mov	r1, r3
 8001548:	4819      	ldr	r0, [pc, #100]	@ (80015b0 <consur_loop+0x130>)
 800154a:	f001 fa57 	bl	80029fc <servo_write>
		servo_write(&s_servo_right_ail, 1811-rc_channels.chan2+172);
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	f3c3 23ca 	ubfx	r3, r3, #11, #11
 8001554:	b29b      	uxth	r3, r3
 8001556:	f5c3 63f7 	rsb	r3, r3, #1976	@ 0x7b8
 800155a:	3307      	adds	r3, #7
 800155c:	4619      	mov	r1, r3
 800155e:	4815      	ldr	r0, [pc, #84]	@ (80015b4 <consur_loop+0x134>)
 8001560:	f001 fa4c 	bl	80029fc <servo_write>

		servo_write(&s_servo_rud, rc_channels.chan4);
 8001564:	88bb      	ldrh	r3, [r7, #4]
 8001566:	f3c3 034a 	ubfx	r3, r3, #1, #11
 800156a:	b29b      	uxth	r3, r3
 800156c:	4619      	mov	r1, r3
 800156e:	4812      	ldr	r0, [pc, #72]	@ (80015b8 <consur_loop+0x138>)
 8001570:	f001 fa44 	bl	80029fc <servo_write>
		servo_write(&s_servo_lan, rc_channels.chan4);
 8001574:	88bb      	ldrh	r3, [r7, #4]
 8001576:	f3c3 034a 	ubfx	r3, r3, #1, #11
 800157a:	b29b      	uxth	r3, r3
 800157c:	4619      	mov	r1, r3
 800157e:	480f      	ldr	r0, [pc, #60]	@ (80015bc <consur_loop+0x13c>)
 8001580:	f001 fa3c 	bl	80029fc <servo_write>
 8001584:	e79f      	b.n	80014c6 <consur_loop+0x46>
			continue;
 8001586:	bf00      	nop
		if (!crsf_pop_frame_queue(&s_crsf_frame_queue, &frame)) {
 8001588:	e79d      	b.n	80014c6 <consur_loop+0x46>
		return;
 800158a:	bf00      	nop
 800158c:	e000      	b.n	8001590 <consur_loop+0x110>
			break;
 800158e:	bf00      	nop

	}

}
 8001590:	3758      	adds	r7, #88	@ 0x58
 8001592:	46bd      	mov	sp, r7
 8001594:	bdb0      	pop	{r4, r5, r7, pc}
 8001596:	bf00      	nop
 8001598:	20000d9a 	.word	0x20000d9a
 800159c:	0800bb70 	.word	0x0800bb70
 80015a0:	2000017c 	.word	0x2000017c
 80015a4:	200000a0 	.word	0x200000a0
 80015a8:	200000b8 	.word	0x200000b8
 80015ac:	20000100 	.word	0x20000100
 80015b0:	200000d0 	.word	0x200000d0
 80015b4:	200000e8 	.word	0x200000e8
 80015b8:	20000118 	.word	0x20000118
 80015bc:	20000130 	.word	0x20000130

080015c0 <gps_init>:
#include "platform/hal/platform_hal.h"
#include "neom8n/neom8n.h"
#include "gnss.h"

bool gps_init()
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
	bool ret = false;
 80015c6:	2300      	movs	r3, #0
 80015c8:	71fb      	strb	r3, [r7, #7]
	ret = neom8n_init();
 80015ca:	f000 f859 	bl	8001680 <neom8n_init>
 80015ce:	4603      	mov	r3, r0
 80015d0:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 80015d2:	79fb      	ldrb	r3, [r7, #7]
 80015d4:	f083 0301 	eor.w	r3, r3, #1
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <gps_init+0x22>
		return false;
 80015de:	2300      	movs	r3, #0
 80015e0:	e000      	b.n	80015e4 <gps_init+0x24>
	}

	return true;
 80015e2:	2301      	movs	r3, #1
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <gps_loop>:

void gps_loop()
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
	neom8n_loop();
 80015f0:	f000 f970 	bl	80018d4 <neom8n_loop>
}
 80015f4:	bf00      	nop
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <gps_uart_rx_cplt_callback>:

void gps_uart_rx_cplt_callback(UART_HandleTypeDef *huart)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
	neom8n_uart_rx_cplt_callback(huart);
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f000 f96d 	bl	80018e0 <neom8n_uart_rx_cplt_callback>
}
 8001606:	bf00      	nop
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
	...

08001610 <crsf_get_len>:
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	assert(frame);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d105      	bne.n	800162a <crsf_get_len+0x1a>
 800161e:	4b06      	ldr	r3, [pc, #24]	@ (8001638 <crsf_get_len+0x28>)
 8001620:	4a06      	ldr	r2, [pc, #24]	@ (800163c <crsf_get_len+0x2c>)
 8001622:	21aa      	movs	r1, #170	@ 0xaa
 8001624:	4806      	ldr	r0, [pc, #24]	@ (8001640 <crsf_get_len+0x30>)
 8001626:	f008 fba3 	bl	8009d70 <__assert_func>
	return frame->frame[CRSF_IDX_LEN];
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	785b      	ldrb	r3, [r3, #1]
}
 800162e:	4618      	mov	r0, r3
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	0800bbb0 	.word	0x0800bbb0
 800163c:	0800c2d8 	.word	0x0800c2d8
 8001640:	0800bbb8 	.word	0x0800bbb8

08001644 <crsf_get_frame_length>:
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
	assert(frame);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d105      	bne.n	800165e <crsf_get_frame_length+0x1a>
 8001652:	4b08      	ldr	r3, [pc, #32]	@ (8001674 <crsf_get_frame_length+0x30>)
 8001654:	4a08      	ldr	r2, [pc, #32]	@ (8001678 <crsf_get_frame_length+0x34>)
 8001656:	21d0      	movs	r1, #208	@ 0xd0
 8001658:	4808      	ldr	r0, [pc, #32]	@ (800167c <crsf_get_frame_length+0x38>)
 800165a:	f008 fb89 	bl	8009d70 <__assert_func>
	return crsf_get_len(frame) + CRSF_LEN_SYNC + CRSF_LEN_LEN;
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f7ff ffd6 	bl	8001610 <crsf_get_len>
 8001664:	4603      	mov	r3, r0
 8001666:	3302      	adds	r3, #2
 8001668:	b2db      	uxtb	r3, r3
}
 800166a:	4618      	mov	r0, r3
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	0800bbb0 	.word	0x0800bbb0
 8001678:	0800c2c0 	.word	0x0800c2c0
 800167c:	0800bbb8 	.word	0x0800bbb8

08001680 <neom8n_init>:

static struct ubx_frame_queue s_neom8n_ubx_frame_queue;
static struct crsf_frame_queue s_neom8n_crsf_frame_queue;

bool neom8n_init()
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	71fb      	strb	r3, [r7, #7]
	bool tmp = false;
 800168a:	2300      	movs	r3, #0
 800168c:	71bb      	strb	r3, [r7, #6]

	tmp = ubx_init_frame_queue(&s_neom8n_ubx_frame_queue);
 800168e:	481d      	ldr	r0, [pc, #116]	@ (8001704 <neom8n_init+0x84>)
 8001690:	f002 fc64 	bl	8003f5c <ubx_init_frame_queue>
 8001694:	4603      	mov	r3, r0
 8001696:	71bb      	strb	r3, [r7, #6]
	if (!tmp) {
 8001698:	79bb      	ldrb	r3, [r7, #6]
 800169a:	f083 0301 	eor.w	r3, r3, #1
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <neom8n_init+0x28>
		return false;
 80016a4:	2300      	movs	r3, #0
 80016a6:	e029      	b.n	80016fc <neom8n_init+0x7c>
	}

	tmp = crsf_init_frame_queue(&s_neom8n_crsf_frame_queue);
 80016a8:	4817      	ldr	r0, [pc, #92]	@ (8001708 <neom8n_init+0x88>)
 80016aa:	f001 ff7f 	bl	80035ac <crsf_init_frame_queue>
 80016ae:	4603      	mov	r3, r0
 80016b0:	71bb      	strb	r3, [r7, #6]
	if (!tmp) {
 80016b2:	79bb      	ldrb	r3, [r7, #6]
 80016b4:	f083 0301 	eor.w	r3, r3, #1
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <neom8n_init+0x42>
		return false;
 80016be:	2300      	movs	r3, #0
 80016c0:	e01c      	b.n	80016fc <neom8n_init+0x7c>
	}

	tmp = msgbox_get(TRCIVR_MSGBOX_NAME_CRSF_TX, TRCIVR_MSGBOX_NAMELEN_CRSF_TX, &s_crsf_tx_msgbox_id);
 80016c2:	4a12      	ldr	r2, [pc, #72]	@ (800170c <neom8n_init+0x8c>)
 80016c4:	2107      	movs	r1, #7
 80016c6:	4812      	ldr	r0, [pc, #72]	@ (8001710 <neom8n_init+0x90>)
 80016c8:	f002 ff26 	bl	8004518 <msgbox_get>
 80016cc:	4603      	mov	r3, r0
 80016ce:	71bb      	strb	r3, [r7, #6]
	if (!tmp) {
 80016d0:	79bb      	ldrb	r3, [r7, #6]
 80016d2:	f083 0301 	eor.w	r3, r3, #1
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <neom8n_init+0x60>
		return false;
 80016dc:	2300      	movs	r3, #0
 80016de:	e00d      	b.n	80016fc <neom8n_init+0x7c>
	}

	status = HAL_UART_Receive_DMA(s_neom8n_huart, s_uart_rx_buf, NEOM8N_LEN_RXBUF);
 80016e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001714 <neom8n_init+0x94>)
 80016e2:	2296      	movs	r2, #150	@ 0x96
 80016e4:	490c      	ldr	r1, [pc, #48]	@ (8001718 <neom8n_init+0x98>)
 80016e6:	4618      	mov	r0, r3
 80016e8:	f007 fd7b 	bl	80091e2 <HAL_UART_Receive_DMA>
 80016ec:	4603      	mov	r3, r0
 80016ee:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <neom8n_init+0x7a>
		return false;
 80016f6:	2300      	movs	r3, #0
 80016f8:	e000      	b.n	80016fc <neom8n_init+0x7c>
	}

	return true;
 80016fa:	2301      	movs	r3, #1
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20000e3c 	.word	0x20000e3c
 8001708:	20000f08 	.word	0x20000f08
 800170c:	20000e34 	.word	0x20000e34
 8001710:	0800bc28 	.word	0x0800bc28
 8001714:	20004b70 	.word	0x20004b70
 8001718:	20000d9c 	.word	0x20000d9c
 800171c:	00000000 	.word	0x00000000

08001720 <neom8n_flush_rx>:


void neom8n_flush_rx()
{
 8001720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001724:	b0c6      	sub	sp, #280	@ 0x118
 8001726:	af04      	add	r7, sp, #16
	if (!s_is_uart_rx_buf_full) {
 8001728:	4b5f      	ldr	r3, [pc, #380]	@ (80018a8 <neom8n_flush_rx+0x188>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	f083 0301 	eor.w	r3, r3, #1
 8001730:	b2db      	uxtb	r3, r3
 8001732:	2b00      	cmp	r3, #0
 8001734:	f040 80ab 	bne.w	800188e <neom8n_flush_rx+0x16e>
		return;
	}
	s_is_uart_rx_buf_full = false;
 8001738:	4b5b      	ldr	r3, [pc, #364]	@ (80018a8 <neom8n_flush_rx+0x188>)
 800173a:	2200      	movs	r2, #0
 800173c:	701a      	strb	r2, [r3, #0]

	struct ubx_frame ubx_frame = {0,};
 800173e:	4a5b      	ldr	r2, [pc, #364]	@ (80018ac <neom8n_flush_rx+0x18c>)
 8001740:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001744:	4611      	mov	r1, r2
 8001746:	2264      	movs	r2, #100	@ 0x64
 8001748:	4618      	mov	r0, r3
 800174a:	f008 fce6 	bl	800a11a <memcpy>
	struct ubx_nav_pvt nav_pvt_frame = {0,};
 800174e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001752:	225c      	movs	r2, #92	@ 0x5c
 8001754:	2100      	movs	r1, #0
 8001756:	4618      	mov	r0, r3
 8001758:	f008 fc3f 	bl	8009fda <memset>
	struct crsf_frame crsf_frame = {0,};
 800175c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001760:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001764:	4a52      	ldr	r2, [pc, #328]	@ (80018b0 <neom8n_flush_rx+0x190>)
 8001766:	461c      	mov	r4, r3
 8001768:	4615      	mov	r5, r2
 800176a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800176c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800176e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001770:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001772:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001774:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001776:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800177a:	c407      	stmia	r4!, {r0, r1, r2}
 800177c:	8023      	strh	r3, [r4, #0]
	uint16_t read_len = 0;
 800177e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001782:	f5a3 7381 	sub.w	r3, r3, #258	@ 0x102
 8001786:	2200      	movs	r2, #0
 8001788:	801a      	strh	r2, [r3, #0]
	ubx_parse_frames(&s_neom8n_ubx_frame_queue, s_uart_rx_buf, NEOM8N_LEN_RXBUF, &read_len);
 800178a:	1dbb      	adds	r3, r7, #6
 800178c:	2296      	movs	r2, #150	@ 0x96
 800178e:	4949      	ldr	r1, [pc, #292]	@ (80018b4 <neom8n_flush_rx+0x194>)
 8001790:	4849      	ldr	r0, [pc, #292]	@ (80018b8 <neom8n_flush_rx+0x198>)
 8001792:	f002 fca3 	bl	80040dc <ubx_parse_frames>

	while (ubx_pop_frame_queue(&s_neom8n_ubx_frame_queue, &ubx_frame)) {
 8001796:	e062      	b.n	800185e <neom8n_flush_rx+0x13e>

		if (!ubx_parse_nav_pvt(&ubx_frame, &nav_pvt_frame)) {
 8001798:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 800179c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80017a0:	4611      	mov	r1, r2
 80017a2:	4618      	mov	r0, r3
 80017a4:	f002 faf2 	bl	8003d8c <ubx_parse_nav_pvt>
 80017a8:	4603      	mov	r3, r0
 80017aa:	f083 0301 	eor.w	r3, r3, #1
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d153      	bne.n	800185c <neom8n_flush_rx+0x13c>
			continue;
		}
		crsf_framing_gps(&crsf_frame, nav_pvt_frame.latitude_100ndeg, nav_pvt_frame.longitude_100ndeg, (nav_pvt_frame.groundspeed_mmps)/10000.0, (nav_pvt_frame.heading_of_motion_10udeg)/1000.0, (nav_pvt_frame.alti_ellipsoid_mm)/1000.0, nav_pvt_frame.satellite);
 80017b4:	6e7d      	ldr	r5, [r7, #100]	@ 0x64
 80017b6:	6e3e      	ldr	r6, [r7, #96]	@ 0x60
 80017b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe feb1 	bl	8000524 <__aeabi_i2d>
 80017c2:	a337      	add	r3, pc, #220	@ (adr r3, 80018a0 <neom8n_flush_rx+0x180>)
 80017c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c8:	f7ff f840 	bl	800084c <__aeabi_ddiv>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	4610      	mov	r0, r2
 80017d2:	4619      	mov	r1, r3
 80017d4:	f7ff f922 	bl	8000a1c <__aeabi_d2uiz>
 80017d8:	4603      	mov	r3, r0
 80017da:	fa1f f883 	uxth.w	r8, r3
 80017de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe fe9e 	bl	8000524 <__aeabi_i2d>
 80017e8:	f04f 0200 	mov.w	r2, #0
 80017ec:	4b33      	ldr	r3, [pc, #204]	@ (80018bc <neom8n_flush_rx+0x19c>)
 80017ee:	f7ff f82d 	bl	800084c <__aeabi_ddiv>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	4610      	mov	r0, r2
 80017f8:	4619      	mov	r1, r3
 80017fa:	f7ff f90f 	bl	8000a1c <__aeabi_d2uiz>
 80017fe:	4603      	mov	r3, r0
 8001800:	b29c      	uxth	r4, r3
 8001802:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001804:	4618      	mov	r0, r3
 8001806:	f7fe fe8d 	bl	8000524 <__aeabi_i2d>
 800180a:	f04f 0200 	mov.w	r2, #0
 800180e:	4b2b      	ldr	r3, [pc, #172]	@ (80018bc <neom8n_flush_rx+0x19c>)
 8001810:	f7ff f81c 	bl	800084c <__aeabi_ddiv>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	4610      	mov	r0, r2
 800181a:	4619      	mov	r1, r3
 800181c:	f7ff f8fe 	bl	8000a1c <__aeabi_d2uiz>
 8001820:	4603      	mov	r3, r0
 8001822:	b29b      	uxth	r3, r3
 8001824:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8001828:	f107 0008 	add.w	r0, r7, #8
 800182c:	9202      	str	r2, [sp, #8]
 800182e:	9301      	str	r3, [sp, #4]
 8001830:	9400      	str	r4, [sp, #0]
 8001832:	4643      	mov	r3, r8
 8001834:	4632      	mov	r2, r6
 8001836:	4629      	mov	r1, r5
 8001838:	f001 fda6 	bl	8003388 <crsf_framing_gps>

		msgbox_publish(s_crsf_tx_msgbox_id, crsf_frame.frame, crsf_get_frame_length(&crsf_frame));
 800183c:	4b20      	ldr	r3, [pc, #128]	@ (80018c0 <neom8n_flush_rx+0x1a0>)
 800183e:	681c      	ldr	r4, [r3, #0]
 8001840:	f107 0308 	add.w	r3, r7, #8
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff fefd 	bl	8001644 <crsf_get_frame_length>
 800184a:	4603      	mov	r3, r0
 800184c:	461a      	mov	r2, r3
 800184e:	f107 0308 	add.w	r3, r7, #8
 8001852:	4619      	mov	r1, r3
 8001854:	4620      	mov	r0, r4
 8001856:	f002 fe7d 	bl	8004554 <msgbox_publish>
 800185a:	e000      	b.n	800185e <neom8n_flush_rx+0x13e>
			continue;
 800185c:	bf00      	nop
	while (ubx_pop_frame_queue(&s_neom8n_ubx_frame_queue, &ubx_frame)) {
 800185e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001862:	4619      	mov	r1, r3
 8001864:	4814      	ldr	r0, [pc, #80]	@ (80018b8 <neom8n_flush_rx+0x198>)
 8001866:	f002 fbe7 	bl	8004038 <ubx_pop_frame_queue>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d193      	bne.n	8001798 <neom8n_flush_rx+0x78>
	}

	if (HAL_UART_Receive_DMA(s_neom8n_huart, s_uart_rx_buf, NEOM8N_LEN_RXBUF) != HAL_OK) {
 8001870:	4b14      	ldr	r3, [pc, #80]	@ (80018c4 <neom8n_flush_rx+0x1a4>)
 8001872:	2296      	movs	r2, #150	@ 0x96
 8001874:	490f      	ldr	r1, [pc, #60]	@ (80018b4 <neom8n_flush_rx+0x194>)
 8001876:	4618      	mov	r0, r3
 8001878:	f007 fcb3 	bl	80091e2 <HAL_UART_Receive_DMA>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d006      	beq.n	8001890 <neom8n_flush_rx+0x170>
		assert(false);
 8001882:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <neom8n_flush_rx+0x1a8>)
 8001884:	4a11      	ldr	r2, [pc, #68]	@ (80018cc <neom8n_flush_rx+0x1ac>)
 8001886:	2150      	movs	r1, #80	@ 0x50
 8001888:	4811      	ldr	r0, [pc, #68]	@ (80018d0 <neom8n_flush_rx+0x1b0>)
 800188a:	f008 fa71 	bl	8009d70 <__assert_func>
		return;
 800188e:	bf00      	nop
	}
}
 8001890:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001894:	46bd      	mov	sp, r7
 8001896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800189a:	bf00      	nop
 800189c:	f3af 8000 	nop.w
 80018a0:	00000000 	.word	0x00000000
 80018a4:	40c38800 	.word	0x40c38800
 80018a8:	20000e38 	.word	0x20000e38
 80018ac:	0800bc64 	.word	0x0800bc64
 80018b0:	0800bcc8 	.word	0x0800bcc8
 80018b4:	20000d9c 	.word	0x20000d9c
 80018b8:	20000e3c 	.word	0x20000e3c
 80018bc:	408f4000 	.word	0x408f4000
 80018c0:	20000e34 	.word	0x20000e34
 80018c4:	20004b70 	.word	0x20004b70
 80018c8:	0800bc30 	.word	0x0800bc30
 80018cc:	0800c2b0 	.word	0x0800c2b0
 80018d0:	0800bc38 	.word	0x0800bc38

080018d4 <neom8n_loop>:



void neom8n_loop()
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
	neom8n_flush_rx();
 80018d8:	f7ff ff22 	bl	8001720 <neom8n_flush_rx>
}
 80018dc:	bf00      	nop
 80018de:	bd80      	pop	{r7, pc}

080018e0 <neom8n_uart_rx_cplt_callback>:




void neom8n_uart_rx_cplt_callback(UART_HandleTypeDef *huart)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == s_neom8n_huart->Instance) {
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	4b06      	ldr	r3, [pc, #24]	@ (8001908 <neom8n_uart_rx_cplt_callback+0x28>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d102      	bne.n	80018fa <neom8n_uart_rx_cplt_callback+0x1a>
		s_is_uart_rx_buf_full = true;
 80018f4:	4b05      	ldr	r3, [pc, #20]	@ (800190c <neom8n_uart_rx_cplt_callback+0x2c>)
 80018f6:	2201      	movs	r2, #1
 80018f8:	701a      	strb	r2, [r3, #0]
	}

}
 80018fa:	bf00      	nop
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	20004b70 	.word	0x20004b70
 800190c:	20000e38 	.word	0x20000e38

08001910 <crsf_get_len>:

	return frame->frame[CRSF_IDX_SYNC];
}

static inline uint8_t crsf_get_len(const struct crsf_frame* frame)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
	assert(frame);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d105      	bne.n	800192a <crsf_get_len+0x1a>
 800191e:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <crsf_get_len+0x28>)
 8001920:	4a06      	ldr	r2, [pc, #24]	@ (800193c <crsf_get_len+0x2c>)
 8001922:	21aa      	movs	r1, #170	@ 0xaa
 8001924:	4806      	ldr	r0, [pc, #24]	@ (8001940 <crsf_get_len+0x30>)
 8001926:	f008 fa23 	bl	8009d70 <__assert_func>

	return frame->frame[CRSF_IDX_LEN];
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	785b      	ldrb	r3, [r3, #1]
}
 800192e:	4618      	mov	r0, r3
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	0800bd08 	.word	0x0800bd08
 800193c:	0800c300 	.word	0x0800c300
 8001940:	0800bd10 	.word	0x0800bd10

08001944 <crsf_get_frame_length>:
	return frame->frame[CRSF_IDX_CRC(crsf_get_len(frame))];
}


static inline uint8_t crsf_get_frame_length(const struct crsf_frame* frame)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
	assert(frame);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d105      	bne.n	800195e <crsf_get_frame_length+0x1a>
 8001952:	4b08      	ldr	r3, [pc, #32]	@ (8001974 <crsf_get_frame_length+0x30>)
 8001954:	4a08      	ldr	r2, [pc, #32]	@ (8001978 <crsf_get_frame_length+0x34>)
 8001956:	21d0      	movs	r1, #208	@ 0xd0
 8001958:	4808      	ldr	r0, [pc, #32]	@ (800197c <crsf_get_frame_length+0x38>)
 800195a:	f008 fa09 	bl	8009d70 <__assert_func>

	return crsf_get_len(frame) + CRSF_LEN_SYNC + CRSF_LEN_LEN;
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f7ff ffd6 	bl	8001910 <crsf_get_len>
 8001964:	4603      	mov	r3, r0
 8001966:	3302      	adds	r3, #2
 8001968:	b2db      	uxtb	r3, r3
}
 800196a:	4618      	mov	r0, r3
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	0800bd08 	.word	0x0800bd08
 8001978:	0800c2e8 	.word	0x0800c2e8
 800197c:	0800bd10 	.word	0x0800bd10

08001980 <DEG_TO_RAD>:
#include <math.h>

#define RADIAN (180.0f/M_PI)

static inline float DEG_TO_RAD(float degree)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	ed87 0a01 	vstr	s0, [r7, #4]
	return degree / RADIAN;
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f7fe fddc 	bl	8000548 <__aeabi_f2d>
 8001990:	a309      	add	r3, pc, #36	@ (adr r3, 80019b8 <DEG_TO_RAD+0x38>)
 8001992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001996:	f7fe ff59 	bl	800084c <__aeabi_ddiv>
 800199a:	4602      	mov	r2, r0
 800199c:	460b      	mov	r3, r1
 800199e:	4610      	mov	r0, r2
 80019a0:	4619      	mov	r1, r3
 80019a2:	f7ff f85b 	bl	8000a5c <__aeabi_d2f>
 80019a6:	4603      	mov	r3, r0
 80019a8:	ee07 3a90 	vmov	s15, r3
}
 80019ac:	eeb0 0a67 	vmov.f32	s0, s15
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	1a63c1f8 	.word	0x1a63c1f8
 80019bc:	404ca5dc 	.word	0x404ca5dc

080019c0 <app_icm20602_init>:
static struct compfilter s_comfilter;

static uint32_t s_tx_crsf_msgbox_id;

bool app_icm20602_init()
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af02      	add	r7, sp, #8
	bool ret = false;
 80019c6:	2300      	movs	r3, #0
 80019c8:	71fb      	strb	r3, [r7, #7]

	ret = icm20602_init(&s_icm20602, &hspi2, ICM20602_CS_GPIO_Port, ICM20602_CS_Pin, ICM20602_INT_GPIO_Port, ICM20602_INT_Pin, 4000.0/65536.0, 32.0/65536.0, 0.996);
 80019ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019ce:	9301      	str	r3, [sp, #4]
 80019d0:	4b54      	ldr	r3, [pc, #336]	@ (8001b24 <app_icm20602_init+0x164>)
 80019d2:	9300      	str	r3, [sp, #0]
 80019d4:	ed9f 1a54 	vldr	s2, [pc, #336]	@ 8001b28 <app_icm20602_init+0x168>
 80019d8:	eddf 0a54 	vldr	s1, [pc, #336]	@ 8001b2c <app_icm20602_init+0x16c>
 80019dc:	ed9f 0a54 	vldr	s0, [pc, #336]	@ 8001b30 <app_icm20602_init+0x170>
 80019e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019e4:	4a4f      	ldr	r2, [pc, #316]	@ (8001b24 <app_icm20602_init+0x164>)
 80019e6:	4953      	ldr	r1, [pc, #332]	@ (8001b34 <app_icm20602_init+0x174>)
 80019e8:	4853      	ldr	r0, [pc, #332]	@ (8001b38 <app_icm20602_init+0x178>)
 80019ea:	f000 fc7b 	bl	80022e4 <icm20602_init>
 80019ee:	4603      	mov	r3, r0
 80019f0:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(50);
 80019f2:	2032      	movs	r0, #50	@ 0x32
 80019f4:	f004 f884 	bl	8005b00 <HAL_Delay>
	if (!ret) {
 80019f8:	79fb      	ldrb	r3, [r7, #7]
 80019fa:	f083 0301 	eor.w	r3, r3, #1
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <app_icm20602_init+0x48>
		return false;
 8001a04:	2300      	movs	r3, #0
 8001a06:	e088      	b.n	8001b1a <app_icm20602_init+0x15a>
	}

	// PWR_MGMT_2 0x6C
//	ret = icm20602_write_spi_byte(&s_icm20602, ICM20602_REG_PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
	ret = icm20602_write_spi_byte(&s_icm20602, ICM20602_REG_PWR_MGMT_2, 0x00);// Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	216c      	movs	r1, #108	@ 0x6c
 8001a0c:	484a      	ldr	r0, [pc, #296]	@ (8001b38 <app_icm20602_init+0x178>)
 8001a0e:	f000 fc55 	bl	80022bc <icm20602_write_spi_byte>
 8001a12:	4603      	mov	r3, r0
 8001a14:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(50);
 8001a16:	2032      	movs	r0, #50	@ 0x32
 8001a18:	f004 f872 	bl	8005b00 <HAL_Delay>
	if (!ret) {
 8001a1c:	79fb      	ldrb	r3, [r7, #7]
 8001a1e:	f083 0301 	eor.w	r3, r3, #1
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <app_icm20602_init+0x6c>
		return false;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	e076      	b.n	8001b1a <app_icm20602_init+0x15a>
	}

	// set sample rate to 1000Hz and apply a software filter
	ret = icm20602_write_spi_byte(&s_icm20602, ICM20602_REG_SMPLRT_DIV, 0x00);
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	2119      	movs	r1, #25
 8001a30:	4841      	ldr	r0, [pc, #260]	@ (8001b38 <app_icm20602_init+0x178>)
 8001a32:	f000 fc43 	bl	80022bc <icm20602_write_spi_byte>
 8001a36:	4603      	mov	r3, r0
 8001a38:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(50);
 8001a3a:	2032      	movs	r0, #50	@ 0x32
 8001a3c:	f004 f860 	bl	8005b00 <HAL_Delay>
	if (!ret) {
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	f083 0301 	eor.w	r3, r3, #1
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <app_icm20602_init+0x90>
		return false;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	e064      	b.n	8001b1a <app_icm20602_init+0x15a>
	}

	// Gyro DLPF Config
	//icm20602_write_spi_byte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ret = icm20602_write_spi_byte(&s_icm20602, ICM20602_REG_CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 8001a50:	2205      	movs	r2, #5
 8001a52:	211a      	movs	r1, #26
 8001a54:	4838      	ldr	r0, [pc, #224]	@ (8001b38 <app_icm20602_init+0x178>)
 8001a56:	f000 fc31 	bl	80022bc <icm20602_write_spi_byte>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(50);
 8001a5e:	2032      	movs	r0, #50	@ 0x32
 8001a60:	f004 f84e 	bl	8005b00 <HAL_Delay>
	if (!ret) {
 8001a64:	79fb      	ldrb	r3, [r7, #7]
 8001a66:	f083 0301 	eor.w	r3, r3, #1
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <app_icm20602_init+0xb4>
		return false;
 8001a70:	2300      	movs	r3, #0
 8001a72:	e052      	b.n	8001b1a <app_icm20602_init+0x15a>
	}

	// GYRO_CONFIG 0x1B
	ret = icm20602_write_spi_byte(&s_icm20602, ICM20602_REG_GYRO_CONFIG, 0x18); // Gyro sensitivity +-2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 8001a74:	2218      	movs	r2, #24
 8001a76:	211b      	movs	r1, #27
 8001a78:	482f      	ldr	r0, [pc, #188]	@ (8001b38 <app_icm20602_init+0x178>)
 8001a7a:	f000 fc1f 	bl	80022bc <icm20602_write_spi_byte>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(50);
 8001a82:	2032      	movs	r0, #50	@ 0x32
 8001a84:	f004 f83c 	bl	8005b00 <HAL_Delay>
	if (!ret) {
 8001a88:	79fb      	ldrb	r3, [r7, #7]
 8001a8a:	f083 0301 	eor.w	r3, r3, #1
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <app_icm20602_init+0xd8>
		return false;
 8001a94:	2300      	movs	r3, #0
 8001a96:	e040      	b.n	8001b1a <app_icm20602_init+0x15a>
	}

	// ACCEL_CONFIG 0x1C
	ret = icm20602_write_spi_byte(&s_icm20602, ICM20602_REG_ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 8001a98:	2218      	movs	r2, #24
 8001a9a:	211c      	movs	r1, #28
 8001a9c:	4826      	ldr	r0, [pc, #152]	@ (8001b38 <app_icm20602_init+0x178>)
 8001a9e:	f000 fc0d 	bl	80022bc <icm20602_write_spi_byte>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(50);
 8001aa6:	2032      	movs	r0, #50	@ 0x32
 8001aa8:	f004 f82a 	bl	8005b00 <HAL_Delay>
	if (!ret) {
 8001aac:	79fb      	ldrb	r3, [r7, #7]
 8001aae:	f083 0301 	eor.w	r3, r3, #1
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <app_icm20602_init+0xfc>
		return false;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	e02e      	b.n	8001b1a <app_icm20602_init+0x15a>
	}

	// ACCEL_CONFIG2 0x1D
	ret = icm20602_write_spi_byte(&s_icm20602, ICM20602_REG_ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 8001abc:	2203      	movs	r2, #3
 8001abe:	211d      	movs	r1, #29
 8001ac0:	481d      	ldr	r0, [pc, #116]	@ (8001b38 <app_icm20602_init+0x178>)
 8001ac2:	f000 fbfb 	bl	80022bc <icm20602_write_spi_byte>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(50);
 8001aca:	2032      	movs	r0, #50	@ 0x32
 8001acc:	f004 f818 	bl	8005b00 <HAL_Delay>
	if (!ret) {
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	f083 0301 	eor.w	r3, r3, #1
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <app_icm20602_init+0x120>
		return false;
 8001adc:	2300      	movs	r3, #0
 8001ade:	e01c      	b.n	8001b1a <app_icm20602_init+0x15a>
//	ret = icm20602_calibrate_accel(&s_icm20602);
//	if (!ret) {
//		return false;
//	}
//
	ret = icm20602_calibrate_gyro(&s_icm20602);
 8001ae0:	4815      	ldr	r0, [pc, #84]	@ (8001b38 <app_icm20602_init+0x178>)
 8001ae2:	f000 fe45 	bl	8002770 <icm20602_calibrate_gyro>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	f083 0301 	eor.w	r3, r3, #1
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <app_icm20602_init+0x13a>
		return false;
 8001af6:	2300      	movs	r3, #0
 8001af8:	e00f      	b.n	8001b1a <app_icm20602_init+0x15a>
	}

	ret = msgbox_get(TRCIVR_MSGBOX_NAME_CRSF_TX, TRCIVR_MSGBOX_NAMELEN_CRSF_TX, &s_tx_crsf_msgbox_id);
 8001afa:	4a10      	ldr	r2, [pc, #64]	@ (8001b3c <app_icm20602_init+0x17c>)
 8001afc:	2107      	movs	r1, #7
 8001afe:	4810      	ldr	r0, [pc, #64]	@ (8001b40 <app_icm20602_init+0x180>)
 8001b00:	f002 fd0a 	bl	8004518 <msgbox_get>
 8001b04:	4603      	mov	r3, r0
 8001b06:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	f083 0301 	eor.w	r3, r3, #1
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <app_icm20602_init+0x158>
		return false;
 8001b14:	2300      	movs	r3, #0
 8001b16:	e000      	b.n	8001b1a <app_icm20602_init+0x15a>
	}

	return ret;
 8001b18:	79fb      	ldrb	r3, [r7, #7]
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40020400 	.word	0x40020400
 8001b28:	3f7ef9db 	.word	0x3f7ef9db
 8001b2c:	3a000000 	.word	0x3a000000
 8001b30:	3d7a0000 	.word	0x3d7a0000
 8001b34:	20004964 	.word	0x20004964
 8001b38:	20001b28 	.word	0x20001b28
 8001b3c:	20001b64 	.word	0x20001b64
 8001b40:	0800bd78 	.word	0x0800bd78

08001b44 <app_icm20602_loop>:

static float s_x_accel_g, s_y_accel_g, s_z_accel_g;
static float s_x_gyro_dps, s_y_gyro_dps, s_z_gyro_dps;

void app_icm20602_loop()
{
 8001b44:	b5b0      	push	{r4, r5, r7, lr}
 8001b46:	b094      	sub	sp, #80	@ 0x50
 8001b48:	af04      	add	r7, sp, #16
	if (icm20602_is_data_ready(&s_icm20602)) {
 8001b4a:	4858      	ldr	r0, [pc, #352]	@ (8001cac <app_icm20602_loop+0x168>)
 8001b4c:	f000 fd92 	bl	8002674 <icm20602_is_data_ready>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f000 80a6 	beq.w	8001ca4 <app_icm20602_loop+0x160>
		struct crsf_frame frame = {0,};
 8001b58:	4b55      	ldr	r3, [pc, #340]	@ (8001cb0 <app_icm20602_loop+0x16c>)
 8001b5a:	463c      	mov	r4, r7
 8001b5c:	461d      	mov	r5, r3
 8001b5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b6a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b6e:	c407      	stmia	r4!, {r0, r1, r2}
 8001b70:	8023      	strh	r3, [r4, #0]

		icm20602_get_accel_gyro_lsb(&s_icm20602, &s_x_accel_lsb, &s_y_accel_lsb, &s_z_accel_lsb, &s_x_gyro_lsb, &s_y_gyro_lsb, &s_z_gyro_lsb);
 8001b72:	4b50      	ldr	r3, [pc, #320]	@ (8001cb4 <app_icm20602_loop+0x170>)
 8001b74:	9302      	str	r3, [sp, #8]
 8001b76:	4b50      	ldr	r3, [pc, #320]	@ (8001cb8 <app_icm20602_loop+0x174>)
 8001b78:	9301      	str	r3, [sp, #4]
 8001b7a:	4b50      	ldr	r3, [pc, #320]	@ (8001cbc <app_icm20602_loop+0x178>)
 8001b7c:	9300      	str	r3, [sp, #0]
 8001b7e:	4b50      	ldr	r3, [pc, #320]	@ (8001cc0 <app_icm20602_loop+0x17c>)
 8001b80:	4a50      	ldr	r2, [pc, #320]	@ (8001cc4 <app_icm20602_loop+0x180>)
 8001b82:	4951      	ldr	r1, [pc, #324]	@ (8001cc8 <app_icm20602_loop+0x184>)
 8001b84:	4849      	ldr	r0, [pc, #292]	@ (8001cac <app_icm20602_loop+0x168>)
 8001b86:	f000 fc6f 	bl	8002468 <icm20602_get_accel_gyro_lsb>
		icm20602_parse_accel(&s_icm20602, s_x_accel_lsb, s_y_accel_lsb, s_z_accel_lsb, &s_x_accel_g, &s_y_accel_g, &s_z_accel_g);
 8001b8a:	4b4f      	ldr	r3, [pc, #316]	@ (8001cc8 <app_icm20602_loop+0x184>)
 8001b8c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8001b90:	4b4c      	ldr	r3, [pc, #304]	@ (8001cc4 <app_icm20602_loop+0x180>)
 8001b92:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001b96:	4b4a      	ldr	r3, [pc, #296]	@ (8001cc0 <app_icm20602_loop+0x17c>)
 8001b98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b9c:	484b      	ldr	r0, [pc, #300]	@ (8001ccc <app_icm20602_loop+0x188>)
 8001b9e:	9002      	str	r0, [sp, #8]
 8001ba0:	484b      	ldr	r0, [pc, #300]	@ (8001cd0 <app_icm20602_loop+0x18c>)
 8001ba2:	9001      	str	r0, [sp, #4]
 8001ba4:	484b      	ldr	r0, [pc, #300]	@ (8001cd4 <app_icm20602_loop+0x190>)
 8001ba6:	9000      	str	r0, [sp, #0]
 8001ba8:	4840      	ldr	r0, [pc, #256]	@ (8001cac <app_icm20602_loop+0x168>)
 8001baa:	f000 fe85 	bl	80028b8 <icm20602_parse_accel>
		icm20602_parse_gyro(&s_icm20602, s_x_gyro_lsb, s_y_gyro_lsb, s_z_gyro_lsb, &s_x_gyro_dps, &s_y_gyro_dps, &s_z_gyro_dps);
 8001bae:	4b43      	ldr	r3, [pc, #268]	@ (8001cbc <app_icm20602_loop+0x178>)
 8001bb0:	f9b3 1000 	ldrsh.w	r1, [r3]
 8001bb4:	4b40      	ldr	r3, [pc, #256]	@ (8001cb8 <app_icm20602_loop+0x174>)
 8001bb6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001bba:	4b3e      	ldr	r3, [pc, #248]	@ (8001cb4 <app_icm20602_loop+0x170>)
 8001bbc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bc0:	4845      	ldr	r0, [pc, #276]	@ (8001cd8 <app_icm20602_loop+0x194>)
 8001bc2:	9002      	str	r0, [sp, #8]
 8001bc4:	4845      	ldr	r0, [pc, #276]	@ (8001cdc <app_icm20602_loop+0x198>)
 8001bc6:	9001      	str	r0, [sp, #4]
 8001bc8:	4845      	ldr	r0, [pc, #276]	@ (8001ce0 <app_icm20602_loop+0x19c>)
 8001bca:	9000      	str	r0, [sp, #0]
 8001bcc:	4837      	ldr	r0, [pc, #220]	@ (8001cac <app_icm20602_loop+0x168>)
 8001bce:	f000 fe27 	bl	8002820 <icm20602_parse_gyro>

		compfilter_calc_angle(&s_comfilter, s_x_accel_g, s_y_accel_g, s_z_accel_g, s_x_gyro_dps, s_y_gyro_dps, s_z_gyro_dps);
 8001bd2:	4b40      	ldr	r3, [pc, #256]	@ (8001cd4 <app_icm20602_loop+0x190>)
 8001bd4:	edd3 7a00 	vldr	s15, [r3]
 8001bd8:	4b3d      	ldr	r3, [pc, #244]	@ (8001cd0 <app_icm20602_loop+0x18c>)
 8001bda:	ed93 7a00 	vldr	s14, [r3]
 8001bde:	4b3b      	ldr	r3, [pc, #236]	@ (8001ccc <app_icm20602_loop+0x188>)
 8001be0:	edd3 6a00 	vldr	s13, [r3]
 8001be4:	4b3e      	ldr	r3, [pc, #248]	@ (8001ce0 <app_icm20602_loop+0x19c>)
 8001be6:	ed93 6a00 	vldr	s12, [r3]
 8001bea:	4b3c      	ldr	r3, [pc, #240]	@ (8001cdc <app_icm20602_loop+0x198>)
 8001bec:	edd3 5a00 	vldr	s11, [r3]
 8001bf0:	4b39      	ldr	r3, [pc, #228]	@ (8001cd8 <app_icm20602_loop+0x194>)
 8001bf2:	ed93 5a00 	vldr	s10, [r3]
 8001bf6:	eef0 2a45 	vmov.f32	s5, s10
 8001bfa:	eeb0 2a65 	vmov.f32	s4, s11
 8001bfe:	eef0 1a46 	vmov.f32	s3, s12
 8001c02:	eeb0 1a66 	vmov.f32	s2, s13
 8001c06:	eef0 0a47 	vmov.f32	s1, s14
 8001c0a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c0e:	4835      	ldr	r0, [pc, #212]	@ (8001ce4 <app_icm20602_loop+0x1a0>)
 8001c10:	f000 ff5e 	bl	8002ad0 <compfilter_calc_angle>

		crsf_framing_attitude(&frame, (int16_t)(DEG_TO_RAD(s_comfilter.x_angle_deg)*10000.0f), (int16_t)(DEG_TO_RAD(s_comfilter.y_angle_deg)*10000.0f), (int16_t)(DEG_TO_RAD(s_comfilter.z_angle_deg)*10000.0f));
 8001c14:	4b33      	ldr	r3, [pc, #204]	@ (8001ce4 <app_icm20602_loop+0x1a0>)
 8001c16:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c1a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c1e:	f7ff feaf 	bl	8001980 <DEG_TO_RAD>
 8001c22:	eef0 7a40 	vmov.f32	s15, s0
 8001c26:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001ce8 <app_icm20602_loop+0x1a4>
 8001c2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c32:	ee17 3a90 	vmov	r3, s15
 8001c36:	b21c      	sxth	r4, r3
 8001c38:	4b2a      	ldr	r3, [pc, #168]	@ (8001ce4 <app_icm20602_loop+0x1a0>)
 8001c3a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c3e:	eeb0 0a67 	vmov.f32	s0, s15
 8001c42:	f7ff fe9d 	bl	8001980 <DEG_TO_RAD>
 8001c46:	eef0 7a40 	vmov.f32	s15, s0
 8001c4a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001ce8 <app_icm20602_loop+0x1a4>
 8001c4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c56:	ee17 3a90 	vmov	r3, s15
 8001c5a:	b21d      	sxth	r5, r3
 8001c5c:	4b21      	ldr	r3, [pc, #132]	@ (8001ce4 <app_icm20602_loop+0x1a0>)
 8001c5e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c62:	eeb0 0a67 	vmov.f32	s0, s15
 8001c66:	f7ff fe8b 	bl	8001980 <DEG_TO_RAD>
 8001c6a:	eef0 7a40 	vmov.f32	s15, s0
 8001c6e:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001ce8 <app_icm20602_loop+0x1a4>
 8001c72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c7a:	ee17 3a90 	vmov	r3, s15
 8001c7e:	b21b      	sxth	r3, r3
 8001c80:	4638      	mov	r0, r7
 8001c82:	462a      	mov	r2, r5
 8001c84:	4621      	mov	r1, r4
 8001c86:	f001 fbd9 	bl	800343c <crsf_framing_attitude>
//		printf("x : %ld, y : %ld, z : %ld\n\r", (int32_t)s_comfilter.x_angle_deg, (int32_t)s_comfilter.y_angle_deg, (int32_t)s_comfilter.z_angle_deg);
//		printf("ax: %ld, ay: %ld, az: %ld -- gx: %ld, gy: %ld, gz: %ld\n\r", (int32_t)s_x_accel_g, (int32_t)s_y_accel_g, (int32_t)s_z_accel_g, (int32_t)s_x_gyro_dps, (int32_t)s_y_gyro_dps, (int32_t)s_z_gyro_dps);
		msgbox_publish(s_tx_crsf_msgbox_id, frame.frame, crsf_get_frame_length(&frame));
 8001c8a:	4b18      	ldr	r3, [pc, #96]	@ (8001cec <app_icm20602_loop+0x1a8>)
 8001c8c:	681c      	ldr	r4, [r3, #0]
 8001c8e:	463b      	mov	r3, r7
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff fe57 	bl	8001944 <crsf_get_frame_length>
 8001c96:	4603      	mov	r3, r0
 8001c98:	461a      	mov	r2, r3
 8001c9a:	463b      	mov	r3, r7
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4620      	mov	r0, r4
 8001ca0:	f002 fc58 	bl	8004554 <msgbox_publish>
	}
}
 8001ca4:	bf00      	nop
 8001ca6:	3740      	adds	r7, #64	@ 0x40
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bdb0      	pop	{r4, r5, r7, pc}
 8001cac:	20001b28 	.word	0x20001b28
 8001cb0:	0800bd80 	.word	0x0800bd80
 8001cb4:	20001b72 	.word	0x20001b72
 8001cb8:	20001b70 	.word	0x20001b70
 8001cbc:	20001b6e 	.word	0x20001b6e
 8001cc0:	20001b6c 	.word	0x20001b6c
 8001cc4:	20001b6a 	.word	0x20001b6a
 8001cc8:	20001b68 	.word	0x20001b68
 8001ccc:	20001b7c 	.word	0x20001b7c
 8001cd0:	20001b78 	.word	0x20001b78
 8001cd4:	20001b74 	.word	0x20001b74
 8001cd8:	20001b88 	.word	0x20001b88
 8001cdc:	20001b84 	.word	0x20001b84
 8001ce0:	20001b80 	.word	0x20001b80
 8001ce4:	20001b44 	.word	0x20001b44
 8001ce8:	461c4000 	.word	0x461c4000
 8001cec:	20001b64 	.word	0x20001b64

08001cf0 <app_icm20602_irq_handler>:

void app_icm20602_irq_handler()
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
	icm20602_irq_handler(&s_icm20602);
 8001cf4:	4802      	ldr	r0, [pc, #8]	@ (8001d00 <app_icm20602_irq_handler+0x10>)
 8001cf6:	f000 fcd1 	bl	800269c <icm20602_irq_handler>
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20001b28 	.word	0x20001b28

08001d04 <imu_init>:
#include "icm20602/icm20602.h"
#include "imu.h"


bool imu_init()
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
	bool tmp = false;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	71fb      	strb	r3, [r7, #7]
	tmp = app_icm20602_init();
 8001d0e:	f7ff fe57 	bl	80019c0 <app_icm20602_init>
 8001d12:	4603      	mov	r3, r0
 8001d14:	71fb      	strb	r3, [r7, #7]
	if (!tmp) {
 8001d16:	79fb      	ldrb	r3, [r7, #7]
 8001d18:	f083 0301 	eor.w	r3, r3, #1
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <imu_init+0x22>
		return false;
 8001d22:	2300      	movs	r3, #0
 8001d24:	e000      	b.n	8001d28 <imu_init+0x24>
	}

	return true;
 8001d26:	2301      	movs	r3, #1
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3708      	adds	r7, #8
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}

08001d30 <imu_loop>:

void imu_loop()
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
	app_icm20602_loop();
 8001d34:	f7ff ff06 	bl	8001b44 <app_icm20602_loop>
}
 8001d38:	bf00      	nop
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <crsf_get_len>:
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
	assert(frame);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d105      	bne.n	8001d56 <crsf_get_len+0x1a>
 8001d4a:	4b06      	ldr	r3, [pc, #24]	@ (8001d64 <crsf_get_len+0x28>)
 8001d4c:	4a06      	ldr	r2, [pc, #24]	@ (8001d68 <crsf_get_len+0x2c>)
 8001d4e:	21aa      	movs	r1, #170	@ 0xaa
 8001d50:	4806      	ldr	r0, [pc, #24]	@ (8001d6c <crsf_get_len+0x30>)
 8001d52:	f008 f80d 	bl	8009d70 <__assert_func>
	return frame->frame[CRSF_IDX_LEN];
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	785b      	ldrb	r3, [r3, #1]
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3708      	adds	r7, #8
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	0800bdc0 	.word	0x0800bdc0
 8001d68:	0800c328 	.word	0x0800c328
 8001d6c:	0800bdc8 	.word	0x0800bdc8

08001d70 <crsf_get_frame_length>:
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
	assert(frame);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d105      	bne.n	8001d8a <crsf_get_frame_length+0x1a>
 8001d7e:	4b08      	ldr	r3, [pc, #32]	@ (8001da0 <crsf_get_frame_length+0x30>)
 8001d80:	4a08      	ldr	r2, [pc, #32]	@ (8001da4 <crsf_get_frame_length+0x34>)
 8001d82:	21d0      	movs	r1, #208	@ 0xd0
 8001d84:	4808      	ldr	r0, [pc, #32]	@ (8001da8 <crsf_get_frame_length+0x38>)
 8001d86:	f007 fff3 	bl	8009d70 <__assert_func>
	return crsf_get_len(frame) + CRSF_LEN_SYNC + CRSF_LEN_LEN;
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f7ff ffd6 	bl	8001d3c <crsf_get_len>
 8001d90:	4603      	mov	r3, r0
 8001d92:	3302      	adds	r3, #2
 8001d94:	b2db      	uxtb	r3, r3
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	0800bdc0 	.word	0x0800bdc0
 8001da4:	0800c310 	.word	0x0800c310
 8001da8:	0800bdc8 	.word	0x0800bdc8

08001dac <rp3_init>:
static struct crsf_frame_queue s_crsf_tx_queue;

static void crsf_tx_msgbox_callback(uint8_t msg[], uint8_t msg_len);

bool rp3_init()
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
	bool ret = false;
 8001db2:	2300      	movs	r3, #0
 8001db4:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status = HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	71bb      	strb	r3, [r7, #6]

	ret = crsf_init_frame_queue(&s_crsf_rx_queue);
 8001dba:	482d      	ldr	r0, [pc, #180]	@ (8001e70 <rp3_init+0xc4>)
 8001dbc:	f001 fbf6 	bl	80035ac <crsf_init_frame_queue>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001dc4:	79fb      	ldrb	r3, [r7, #7]
 8001dc6:	f083 0301 	eor.w	r3, r3, #1
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <rp3_init+0x28>
		return false;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	e049      	b.n	8001e68 <rp3_init+0xbc>
	}

	ret = crsf_init_frame_queue(&s_crsf_tx_queue);
 8001dd4:	4827      	ldr	r0, [pc, #156]	@ (8001e74 <rp3_init+0xc8>)
 8001dd6:	f001 fbe9 	bl	80035ac <crsf_init_frame_queue>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001dde:	79fb      	ldrb	r3, [r7, #7]
 8001de0:	f083 0301 	eor.w	r3, r3, #1
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <rp3_init+0x42>
		return false;
 8001dea:	2300      	movs	r3, #0
 8001dec:	e03c      	b.n	8001e68 <rp3_init+0xbc>
	}

	ret = msgbox_get(TRCIVR_MSGBOX_NAME_CRSF_RX, TRCIVR_MSGBOX_NAMELEN_CRSF_RX, &s_crsf_rx_msgbox_id);
 8001dee:	4a22      	ldr	r2, [pc, #136]	@ (8001e78 <rp3_init+0xcc>)
 8001df0:	2107      	movs	r1, #7
 8001df2:	4822      	ldr	r0, [pc, #136]	@ (8001e7c <rp3_init+0xd0>)
 8001df4:	f002 fb90 	bl	8004518 <msgbox_get>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	f083 0301 	eor.w	r3, r3, #1
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <rp3_init+0x60>
		return false;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	e02d      	b.n	8001e68 <rp3_init+0xbc>
	}

	ret = msgbox_get(TRCIVR_MSGBOX_NAME_CRSF_TX, TRCIVR_MSGBOX_NAMELEN_CRSF_TX, &s_crsf_tx_msgbox_id);
 8001e0c:	4a1c      	ldr	r2, [pc, #112]	@ (8001e80 <rp3_init+0xd4>)
 8001e0e:	2107      	movs	r1, #7
 8001e10:	481c      	ldr	r0, [pc, #112]	@ (8001e84 <rp3_init+0xd8>)
 8001e12:	f002 fb81 	bl	8004518 <msgbox_get>
 8001e16:	4603      	mov	r3, r0
 8001e18:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001e1a:	79fb      	ldrb	r3, [r7, #7]
 8001e1c:	f083 0301 	eor.w	r3, r3, #1
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <rp3_init+0x7e>
		return false;
 8001e26:	2300      	movs	r3, #0
 8001e28:	e01e      	b.n	8001e68 <rp3_init+0xbc>
	}

	ret = msgbox_subscribe(s_crsf_tx_msgbox_id, crsf_tx_msgbox_callback);
 8001e2a:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <rp3_init+0xd4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4916      	ldr	r1, [pc, #88]	@ (8001e88 <rp3_init+0xdc>)
 8001e30:	4618      	mov	r0, r3
 8001e32:	f002 fbe9 	bl	8004608 <msgbox_subscribe>
 8001e36:	4603      	mov	r3, r0
 8001e38:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	f083 0301 	eor.w	r3, r3, #1
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <rp3_init+0x9e>
		return false;
 8001e46:	2300      	movs	r3, #0
 8001e48:	e00e      	b.n	8001e68 <rp3_init+0xbc>
	}

	status = HAL_UART_Receive_DMA(s_huart, s_uart_rx_buf, UART_LEN_RXBUF);
 8001e4a:	4b10      	ldr	r3, [pc, #64]	@ (8001e8c <rp3_init+0xe0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	223e      	movs	r2, #62	@ 0x3e
 8001e50:	490f      	ldr	r1, [pc, #60]	@ (8001e90 <rp3_init+0xe4>)
 8001e52:	4618      	mov	r0, r3
 8001e54:	f007 f9c5 	bl	80091e2 <HAL_UART_Receive_DMA>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	71bb      	strb	r3, [r7, #6]
	if (status != HAL_OK) {
 8001e5c:	79bb      	ldrb	r3, [r7, #6]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <rp3_init+0xba>
		return false;
 8001e62:	2300      	movs	r3, #0
 8001e64:	e000      	b.n	8001e68 <rp3_init+0xbc>
	}
	return true;
 8001e66:	2301      	movs	r3, #1
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3708      	adds	r7, #8
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	20001bd4 	.word	0x20001bd4
 8001e74:	200027f4 	.word	0x200027f4
 8001e78:	20001bcc 	.word	0x20001bcc
 8001e7c:	0800be38 	.word	0x0800be38
 8001e80:	20001bd0 	.word	0x20001bd0
 8001e84:	0800be40 	.word	0x0800be40
 8001e88:	08001e95 	.word	0x08001e95
 8001e8c:	20000000 	.word	0x20000000
 8001e90:	20001b8c 	.word	0x20001b8c

08001e94 <crsf_tx_msgbox_callback>:


// msgbox_callback_fp
static void crsf_tx_msgbox_callback(uint8_t msg[], uint8_t msg_len)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	70fb      	strb	r3, [r7, #3]
	uint8_t read_len = 0;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	73fb      	strb	r3, [r7, #15]
	crsf_parse_frames(&s_crsf_tx_queue, msg, msg_len, &read_len);
 8001ea4:	f107 030f 	add.w	r3, r7, #15
 8001ea8:	78fa      	ldrb	r2, [r7, #3]
 8001eaa:	6879      	ldr	r1, [r7, #4]
 8001eac:	4803      	ldr	r0, [pc, #12]	@ (8001ebc <crsf_tx_msgbox_callback+0x28>)
 8001eae:	f001 fc7b 	bl	80037a8 <crsf_parse_frames>
}
 8001eb2:	bf00      	nop
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	200027f4 	.word	0x200027f4

08001ec0 <rp3_flush_tx>:

void rp3_flush_tx()
{
 8001ec0:	b5b0      	push	{r4, r5, r7, lr}
 8001ec2:	b090      	sub	sp, #64	@ 0x40
 8001ec4:	af00      	add	r7, sp, #0

	struct crsf_frame frame = {0,};
 8001ec6:	4b13      	ldr	r3, [pc, #76]	@ (8001f14 <rp3_flush_tx+0x54>)
 8001ec8:	463c      	mov	r4, r7
 8001eca:	461d      	mov	r5, r3
 8001ecc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ece:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ed0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ed2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ed4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ed6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ed8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001edc:	c407      	stmia	r4!, {r0, r1, r2}
 8001ede:	8023      	strh	r3, [r4, #0]

	while (crsf_pop_frame_queue(&s_crsf_tx_queue, &frame)) {
 8001ee0:	e00a      	b.n	8001ef8 <rp3_flush_tx+0x38>

//		HAL_UART_Transmit(s_huart, frame.frame, (uint16_t)crsf_get_frame_length(&frame), 200);
		HAL_UART_Transmit(&huart1, frame.frame, (uint16_t)crsf_get_frame_length(&frame), 200);
 8001ee2:	463b      	mov	r3, r7
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff ff43 	bl	8001d70 <crsf_get_frame_length>
 8001eea:	4603      	mov	r3, r0
 8001eec:	461a      	mov	r2, r3
 8001eee:	4639      	mov	r1, r7
 8001ef0:	23c8      	movs	r3, #200	@ 0xc8
 8001ef2:	4809      	ldr	r0, [pc, #36]	@ (8001f18 <rp3_flush_tx+0x58>)
 8001ef4:	f007 f8ea 	bl	80090cc <HAL_UART_Transmit>
	while (crsf_pop_frame_queue(&s_crsf_tx_queue, &frame)) {
 8001ef8:	463b      	mov	r3, r7
 8001efa:	4619      	mov	r1, r3
 8001efc:	4807      	ldr	r0, [pc, #28]	@ (8001f1c <rp3_flush_tx+0x5c>)
 8001efe:	f001 fbe3 	bl	80036c8 <crsf_pop_frame_queue>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d1ec      	bne.n	8001ee2 <rp3_flush_tx+0x22>
	}
}
 8001f08:	bf00      	nop
 8001f0a:	bf00      	nop
 8001f0c:	3740      	adds	r7, #64	@ 0x40
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bdb0      	pop	{r4, r5, r7, pc}
 8001f12:	bf00      	nop
 8001f14:	0800be48 	.word	0x0800be48
 8001f18:	20004ae0 	.word	0x20004ae0
 8001f1c:	200027f4 	.word	0x200027f4

08001f20 <rp3_flush_rx>:

void rp3_flush_rx()
{
 8001f20:	b5b0      	push	{r4, r5, r7, lr}
 8001f22:	b090      	sub	sp, #64	@ 0x40
 8001f24:	af00      	add	r7, sp, #0
	if (!s_is_uart_rx_buf_full) {
 8001f26:	4b2b      	ldr	r3, [pc, #172]	@ (8001fd4 <rp3_flush_rx+0xb4>)
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	f083 0301 	eor.w	r3, r3, #1
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d14a      	bne.n	8001fca <rp3_flush_rx+0xaa>
		return;
	}

	s_is_uart_rx_buf_full = false;
 8001f34:	4b27      	ldr	r3, [pc, #156]	@ (8001fd4 <rp3_flush_rx+0xb4>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	701a      	strb	r2, [r3, #0]

	uint8_t read_len = 0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	crsf_parse_frames(&s_crsf_rx_queue, s_uart_rx_buf, UART_LEN_RXBUF, &read_len);
 8001f40:	f107 033e 	add.w	r3, r7, #62	@ 0x3e
 8001f44:	223e      	movs	r2, #62	@ 0x3e
 8001f46:	4924      	ldr	r1, [pc, #144]	@ (8001fd8 <rp3_flush_rx+0xb8>)
 8001f48:	4824      	ldr	r0, [pc, #144]	@ (8001fdc <rp3_flush_rx+0xbc>)
 8001f4a:	f001 fc2d 	bl	80037a8 <crsf_parse_frames>

	struct crsf_frame frame = {0,};
 8001f4e:	4b24      	ldr	r3, [pc, #144]	@ (8001fe0 <rp3_flush_rx+0xc0>)
 8001f50:	463c      	mov	r4, r7
 8001f52:	461d      	mov	r5, r3
 8001f54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f60:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001f64:	c407      	stmia	r4!, {r0, r1, r2}
 8001f66:	8023      	strh	r3, [r4, #0]
	bool ret = false;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	while (true) {
		ret = crsf_pop_frame_queue(&s_crsf_rx_queue, &frame);
 8001f6e:	463b      	mov	r3, r7
 8001f70:	4619      	mov	r1, r3
 8001f72:	481a      	ldr	r0, [pc, #104]	@ (8001fdc <rp3_flush_rx+0xbc>)
 8001f74:	f001 fba8 	bl	80036c8 <crsf_pop_frame_queue>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if (!ret) {
 8001f7e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001f82:	f083 0301 	eor.w	r3, r3, #1
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d10d      	bne.n	8001fa8 <rp3_flush_rx+0x88>
			break;
		}
		msgbox_publish(s_crsf_rx_msgbox_id, frame.frame, crsf_get_frame_length(&frame));
 8001f8c:	4b15      	ldr	r3, [pc, #84]	@ (8001fe4 <rp3_flush_rx+0xc4>)
 8001f8e:	681c      	ldr	r4, [r3, #0]
 8001f90:	463b      	mov	r3, r7
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7ff feec 	bl	8001d70 <crsf_get_frame_length>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	463b      	mov	r3, r7
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	4620      	mov	r0, r4
 8001fa2:	f002 fad7 	bl	8004554 <msgbox_publish>
		ret = crsf_pop_frame_queue(&s_crsf_rx_queue, &frame);
 8001fa6:	e7e2      	b.n	8001f6e <rp3_flush_rx+0x4e>
			break;
 8001fa8:	bf00      	nop
	}

	if (HAL_UART_Receive_DMA(s_huart, s_uart_rx_buf, UART_LEN_RXBUF) != HAL_OK) {
 8001faa:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe8 <rp3_flush_rx+0xc8>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	223e      	movs	r2, #62	@ 0x3e
 8001fb0:	4909      	ldr	r1, [pc, #36]	@ (8001fd8 <rp3_flush_rx+0xb8>)
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f007 f915 	bl	80091e2 <HAL_UART_Receive_DMA>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d006      	beq.n	8001fcc <rp3_flush_rx+0xac>
		assert(false);
 8001fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001fec <rp3_flush_rx+0xcc>)
 8001fc0:	4a0b      	ldr	r2, [pc, #44]	@ (8001ff0 <rp3_flush_rx+0xd0>)
 8001fc2:	216c      	movs	r1, #108	@ 0x6c
 8001fc4:	480b      	ldr	r0, [pc, #44]	@ (8001ff4 <rp3_flush_rx+0xd4>)
 8001fc6:	f007 fed3 	bl	8009d70 <__assert_func>
		return;
 8001fca:	bf00      	nop
		return;
	}

}
 8001fcc:	3740      	adds	r7, #64	@ 0x40
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bdb0      	pop	{r4, r5, r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	20001bca 	.word	0x20001bca
 8001fd8:	20001b8c 	.word	0x20001b8c
 8001fdc:	20001bd4 	.word	0x20001bd4
 8001fe0:	0800be48 	.word	0x0800be48
 8001fe4:	20001bcc 	.word	0x20001bcc
 8001fe8:	20000000 	.word	0x20000000
 8001fec:	0800be88 	.word	0x0800be88
 8001ff0:	0800c338 	.word	0x0800c338
 8001ff4:	0800be90 	.word	0x0800be90

08001ff8 <rp3_uart_rx_cplt_callback>:

void rp3_uart_rx_cplt_callback(UART_HandleTypeDef *huart)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
	if (huart->Instance != s_huart->Instance) {
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	4b07      	ldr	r3, [pc, #28]	@ (8002024 <rp3_uart_rx_cplt_callback+0x2c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	429a      	cmp	r2, r3
 800200c:	d103      	bne.n	8002016 <rp3_uart_rx_cplt_callback+0x1e>
		return;
	}
	s_is_uart_rx_buf_full = true;
 800200e:	4b06      	ldr	r3, [pc, #24]	@ (8002028 <rp3_uart_rx_cplt_callback+0x30>)
 8002010:	2201      	movs	r2, #1
 8002012:	701a      	strb	r2, [r3, #0]
 8002014:	e000      	b.n	8002018 <rp3_uart_rx_cplt_callback+0x20>
		return;
 8002016:	bf00      	nop
}
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	20000000 	.word	0x20000000
 8002028:	20001bca 	.word	0x20001bca

0800202c <trcivr_init>:
#include "rtt24/rtt24.h"
#include "tranceiver.h"


bool trcivr_init()
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
	bool ret = false;
 8002032:	2300      	movs	r3, #0
 8002034:	71fb      	strb	r3, [r7, #7]

	ret = rp3_init();
 8002036:	f7ff feb9 	bl	8001dac <rp3_init>
 800203a:	4603      	mov	r3, r0
 800203c:	71fb      	strb	r3, [r7, #7]
	if (!ret ) {
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	f083 0301 	eor.w	r3, r3, #1
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <trcivr_init+0x22>
		return false;
 800204a:	2300      	movs	r3, #0
 800204c:	e000      	b.n	8002050 <trcivr_init+0x24>
	}

	return true;
 800204e:	2301      	movs	r3, #1
}
 8002050:	4618      	mov	r0, r3
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <trcivr_loop>:

void trcivr_loop()
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
	rp3_flush_rx();
 800205c:	f7ff ff60 	bl	8001f20 <rp3_flush_rx>
	rp3_flush_tx();
 8002060:	f7ff ff2e 	bl	8001ec0 <rp3_flush_tx>
}
 8002064:	bf00      	nop
 8002066:	bd80      	pop	{r7, pc}

08002068 <trcivr_uart_rx_cplt_callback>:

void trcivr_uart_rx_cplt_callback(UART_HandleTypeDef *huart)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
	rp3_uart_rx_cplt_callback(huart);
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	f7ff ffc1 	bl	8001ff8 <rp3_uart_rx_cplt_callback>


}
 8002076:	bf00      	nop
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
	...

08002080 <en_cs>:

#include <assert.h>
#include "icm20602.h"

static void en_cs(struct icm20602 *imu)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
	assert(imu);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d105      	bne.n	800209a <en_cs+0x1a>
 800208e:	4b09      	ldr	r3, [pc, #36]	@ (80020b4 <en_cs+0x34>)
 8002090:	4a09      	ldr	r2, [pc, #36]	@ (80020b8 <en_cs+0x38>)
 8002092:	210e      	movs	r1, #14
 8002094:	4809      	ldr	r0, [pc, #36]	@ (80020bc <en_cs+0x3c>)
 8002096:	f007 fe6b 	bl	8009d70 <__assert_func>

	HAL_GPIO_WritePin(imu->cs_port, imu->cs_pin, GPIO_PIN_RESET);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6858      	ldr	r0, [r3, #4]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	891b      	ldrh	r3, [r3, #8]
 80020a2:	2200      	movs	r2, #0
 80020a4:	4619      	mov	r1, r3
 80020a6:	f004 ff5b 	bl	8006f60 <HAL_GPIO_WritePin>
}
 80020aa:	bf00      	nop
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	0800bebc 	.word	0x0800bebc
 80020b8:	0800c348 	.word	0x0800c348
 80020bc:	0800bec0 	.word	0x0800bec0

080020c0 <dis_cs>:

static void dis_cs(struct icm20602 *imu)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
	assert(imu);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d105      	bne.n	80020da <dis_cs+0x1a>
 80020ce:	4b09      	ldr	r3, [pc, #36]	@ (80020f4 <dis_cs+0x34>)
 80020d0:	4a09      	ldr	r2, [pc, #36]	@ (80020f8 <dis_cs+0x38>)
 80020d2:	2115      	movs	r1, #21
 80020d4:	4809      	ldr	r0, [pc, #36]	@ (80020fc <dis_cs+0x3c>)
 80020d6:	f007 fe4b 	bl	8009d70 <__assert_func>

	HAL_GPIO_WritePin(imu->cs_port, imu->cs_pin, GPIO_PIN_SET);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6858      	ldr	r0, [r3, #4]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	891b      	ldrh	r3, [r3, #8]
 80020e2:	2201      	movs	r2, #1
 80020e4:	4619      	mov	r1, r3
 80020e6:	f004 ff3b 	bl	8006f60 <HAL_GPIO_WritePin>
}
 80020ea:	bf00      	nop
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	0800bebc 	.word	0x0800bebc
 80020f8:	0800c350 	.word	0x0800c350
 80020fc:	0800bec0 	.word	0x0800bec0

08002100 <icm20602_read_spi>:

static bool icm20602_read_spi(struct icm20602 *imu, uint8_t reg, uint8_t *buf, uint8_t size)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b086      	sub	sp, #24
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	607a      	str	r2, [r7, #4]
 800210a:	461a      	mov	r2, r3
 800210c:	460b      	mov	r3, r1
 800210e:	72fb      	strb	r3, [r7, #11]
 8002110:	4613      	mov	r3, r2
 8002112:	72bb      	strb	r3, [r7, #10]
	assert(imu);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d105      	bne.n	8002126 <icm20602_read_spi+0x26>
 800211a:	4b27      	ldr	r3, [pc, #156]	@ (80021b8 <icm20602_read_spi+0xb8>)
 800211c:	4a27      	ldr	r2, [pc, #156]	@ (80021bc <icm20602_read_spi+0xbc>)
 800211e:	211c      	movs	r1, #28
 8002120:	4827      	ldr	r0, [pc, #156]	@ (80021c0 <icm20602_read_spi+0xc0>)
 8002122:	f007 fe25 	bl	8009d70 <__assert_func>
	assert(buf);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d105      	bne.n	8002138 <icm20602_read_spi+0x38>
 800212c:	4b25      	ldr	r3, [pc, #148]	@ (80021c4 <icm20602_read_spi+0xc4>)
 800212e:	4a23      	ldr	r2, [pc, #140]	@ (80021bc <icm20602_read_spi+0xbc>)
 8002130:	211d      	movs	r1, #29
 8002132:	4823      	ldr	r0, [pc, #140]	@ (80021c0 <icm20602_read_spi+0xc0>)
 8002134:	f007 fe1c 	bl	8009d70 <__assert_func>
	assert(size != 0);
 8002138:	7abb      	ldrb	r3, [r7, #10]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d105      	bne.n	800214a <icm20602_read_spi+0x4a>
 800213e:	4b22      	ldr	r3, [pc, #136]	@ (80021c8 <icm20602_read_spi+0xc8>)
 8002140:	4a1e      	ldr	r2, [pc, #120]	@ (80021bc <icm20602_read_spi+0xbc>)
 8002142:	211e      	movs	r1, #30
 8002144:	481e      	ldr	r0, [pc, #120]	@ (80021c0 <icm20602_read_spi+0xc0>)
 8002146:	f007 fe13 	bl	8009d70 <__assert_func>

	HAL_StatusTypeDef spi_status;
	reg |= 0x80;
 800214a:	7afb      	ldrb	r3, [r7, #11]
 800214c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002150:	b2db      	uxtb	r3, r3
 8002152:	72fb      	strb	r3, [r7, #11]

	en_cs(imu);
 8002154:	68f8      	ldr	r0, [r7, #12]
 8002156:	f7ff ff93 	bl	8002080 <en_cs>
	spi_status = HAL_SPI_Transmit(imu->hspi, &reg, 1, 500);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	6818      	ldr	r0, [r3, #0]
 800215e:	f107 010b 	add.w	r1, r7, #11
 8002162:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002166:	2201      	movs	r2, #1
 8002168:	f005 fd5d 	bl	8007c26 <HAL_SPI_Transmit>
 800216c:	4603      	mov	r3, r0
 800216e:	75fb      	strb	r3, [r7, #23]
	if (spi_status != HAL_OK) {
 8002170:	7dfb      	ldrb	r3, [r7, #23]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d004      	beq.n	8002180 <icm20602_read_spi+0x80>
		dis_cs(imu);
 8002176:	68f8      	ldr	r0, [r7, #12]
 8002178:	f7ff ffa2 	bl	80020c0 <dis_cs>
		return 0;
 800217c:	2300      	movs	r3, #0
 800217e:	e016      	b.n	80021ae <icm20602_read_spi+0xae>
	}

	spi_status = HAL_SPI_Receive(imu->hspi, buf, size, 2000);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	6818      	ldr	r0, [r3, #0]
 8002184:	7abb      	ldrb	r3, [r7, #10]
 8002186:	b29a      	uxth	r2, r3
 8002188:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800218c:	6879      	ldr	r1, [r7, #4]
 800218e:	f005 fe8e 	bl	8007eae <HAL_SPI_Receive>
 8002192:	4603      	mov	r3, r0
 8002194:	75fb      	strb	r3, [r7, #23]
	if (spi_status != HAL_OK) {
 8002196:	7dfb      	ldrb	r3, [r7, #23]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d004      	beq.n	80021a6 <icm20602_read_spi+0xa6>
		dis_cs(imu);
 800219c:	68f8      	ldr	r0, [r7, #12]
 800219e:	f7ff ff8f 	bl	80020c0 <dis_cs>
		return 0;
 80021a2:	2300      	movs	r3, #0
 80021a4:	e003      	b.n	80021ae <icm20602_read_spi+0xae>
	}

	dis_cs(imu);
 80021a6:	68f8      	ldr	r0, [r7, #12]
 80021a8:	f7ff ff8a 	bl	80020c0 <dis_cs>

	return true;
 80021ac:	2301      	movs	r3, #1
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	0800bebc 	.word	0x0800bebc
 80021bc:	0800c358 	.word	0x0800c358
 80021c0:	0800bec0 	.word	0x0800bec0
 80021c4:	0800bee4 	.word	0x0800bee4
 80021c8:	0800bee8 	.word	0x0800bee8

080021cc <icm20602_write_spi>:

static bool icm20602_write_spi(struct icm20602 *imu, uint8_t reg, const uint8_t *buf, uint8_t size)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	607a      	str	r2, [r7, #4]
 80021d6:	461a      	mov	r2, r3
 80021d8:	460b      	mov	r3, r1
 80021da:	72fb      	strb	r3, [r7, #11]
 80021dc:	4613      	mov	r3, r2
 80021de:	72bb      	strb	r3, [r7, #10]
	assert(imu);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d105      	bne.n	80021f2 <icm20602_write_spi+0x26>
 80021e6:	4b27      	ldr	r3, [pc, #156]	@ (8002284 <icm20602_write_spi+0xb8>)
 80021e8:	4a27      	ldr	r2, [pc, #156]	@ (8002288 <icm20602_write_spi+0xbc>)
 80021ea:	2137      	movs	r1, #55	@ 0x37
 80021ec:	4827      	ldr	r0, [pc, #156]	@ (800228c <icm20602_write_spi+0xc0>)
 80021ee:	f007 fdbf 	bl	8009d70 <__assert_func>
	assert(buf);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d105      	bne.n	8002204 <icm20602_write_spi+0x38>
 80021f8:	4b25      	ldr	r3, [pc, #148]	@ (8002290 <icm20602_write_spi+0xc4>)
 80021fa:	4a23      	ldr	r2, [pc, #140]	@ (8002288 <icm20602_write_spi+0xbc>)
 80021fc:	2138      	movs	r1, #56	@ 0x38
 80021fe:	4823      	ldr	r0, [pc, #140]	@ (800228c <icm20602_write_spi+0xc0>)
 8002200:	f007 fdb6 	bl	8009d70 <__assert_func>
	assert(size != 0);
 8002204:	7abb      	ldrb	r3, [r7, #10]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d105      	bne.n	8002216 <icm20602_write_spi+0x4a>
 800220a:	4b22      	ldr	r3, [pc, #136]	@ (8002294 <icm20602_write_spi+0xc8>)
 800220c:	4a1e      	ldr	r2, [pc, #120]	@ (8002288 <icm20602_write_spi+0xbc>)
 800220e:	2139      	movs	r1, #57	@ 0x39
 8002210:	481e      	ldr	r0, [pc, #120]	@ (800228c <icm20602_write_spi+0xc0>)
 8002212:	f007 fdad 	bl	8009d70 <__assert_func>

	HAL_StatusTypeDef spi_status;
	reg &= 0x7f;
 8002216:	7afb      	ldrb	r3, [r7, #11]
 8002218:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800221c:	b2db      	uxtb	r3, r3
 800221e:	72fb      	strb	r3, [r7, #11]

	en_cs(imu);
 8002220:	68f8      	ldr	r0, [r7, #12]
 8002222:	f7ff ff2d 	bl	8002080 <en_cs>
	spi_status = HAL_SPI_Transmit(imu->hspi, &reg, 1, 500);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6818      	ldr	r0, [r3, #0]
 800222a:	f107 010b 	add.w	r1, r7, #11
 800222e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002232:	2201      	movs	r2, #1
 8002234:	f005 fcf7 	bl	8007c26 <HAL_SPI_Transmit>
 8002238:	4603      	mov	r3, r0
 800223a:	75fb      	strb	r3, [r7, #23]
	if (spi_status != HAL_OK) {
 800223c:	7dfb      	ldrb	r3, [r7, #23]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d004      	beq.n	800224c <icm20602_write_spi+0x80>
		dis_cs(imu);
 8002242:	68f8      	ldr	r0, [r7, #12]
 8002244:	f7ff ff3c 	bl	80020c0 <dis_cs>
		return 0;
 8002248:	2300      	movs	r3, #0
 800224a:	e016      	b.n	800227a <icm20602_write_spi+0xae>
	}

	spi_status = HAL_SPI_Transmit(imu->hspi, buf, size, 2000);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6818      	ldr	r0, [r3, #0]
 8002250:	7abb      	ldrb	r3, [r7, #10]
 8002252:	b29a      	uxth	r2, r3
 8002254:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002258:	6879      	ldr	r1, [r7, #4]
 800225a:	f005 fce4 	bl	8007c26 <HAL_SPI_Transmit>
 800225e:	4603      	mov	r3, r0
 8002260:	75fb      	strb	r3, [r7, #23]
	if (spi_status != HAL_OK) {
 8002262:	7dfb      	ldrb	r3, [r7, #23]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d004      	beq.n	8002272 <icm20602_write_spi+0xa6>
		dis_cs(imu);
 8002268:	68f8      	ldr	r0, [r7, #12]
 800226a:	f7ff ff29 	bl	80020c0 <dis_cs>
		return 0;
 800226e:	2300      	movs	r3, #0
 8002270:	e003      	b.n	800227a <icm20602_write_spi+0xae>
	}

	dis_cs(imu);
 8002272:	68f8      	ldr	r0, [r7, #12]
 8002274:	f7ff ff24 	bl	80020c0 <dis_cs>

	return true;
 8002278:	2301      	movs	r3, #1
}
 800227a:	4618      	mov	r0, r3
 800227c:	3718      	adds	r7, #24
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	0800bebc 	.word	0x0800bebc
 8002288:	0800c36c 	.word	0x0800c36c
 800228c:	0800bec0 	.word	0x0800bec0
 8002290:	0800bee4 	.word	0x0800bee4
 8002294:	0800bee8 	.word	0x0800bee8

08002298 <icm20602_read_spi_byte>:

/*static*/ bool icm20602_read_spi_byte(struct icm20602 *imu, uint8_t reg, uint8_t *buf)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	460b      	mov	r3, r1
 80022a2:	607a      	str	r2, [r7, #4]
 80022a4:	72fb      	strb	r3, [r7, #11]
	return icm20602_read_spi(imu, reg, buf, 1);
 80022a6:	7af9      	ldrb	r1, [r7, #11]
 80022a8:	2301      	movs	r3, #1
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	68f8      	ldr	r0, [r7, #12]
 80022ae:	f7ff ff27 	bl	8002100 <icm20602_read_spi>
 80022b2:	4603      	mov	r3, r0
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3710      	adds	r7, #16
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <icm20602_write_spi_byte>:

/*static*/ bool icm20602_write_spi_byte(struct icm20602 *imu, uint8_t reg, uint8_t buf)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	460b      	mov	r3, r1
 80022c6:	70fb      	strb	r3, [r7, #3]
 80022c8:	4613      	mov	r3, r2
 80022ca:	70bb      	strb	r3, [r7, #2]
	return icm20602_write_spi(imu, reg, &buf, 1);
 80022cc:	1cba      	adds	r2, r7, #2
 80022ce:	78f9      	ldrb	r1, [r7, #3]
 80022d0:	2301      	movs	r3, #1
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f7ff ff7a 	bl	80021cc <icm20602_write_spi>
 80022d8:	4603      	mov	r3, r0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
	...

080022e4 <icm20602_init>:

bool icm20602_init(struct icm20602 *imu, SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port, uint16_t cs_pin, GPIO_TypeDef *int_port, uint16_t int_pin, float degree_per_lsb, float g_per_lsb, float compfilter_alpha)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b08a      	sub	sp, #40	@ 0x28
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	61f8      	str	r0, [r7, #28]
 80022ec:	61b9      	str	r1, [r7, #24]
 80022ee:	617a      	str	r2, [r7, #20]
 80022f0:	ed87 0a03 	vstr	s0, [r7, #12]
 80022f4:	edc7 0a02 	vstr	s1, [r7, #8]
 80022f8:	ed87 1a01 	vstr	s2, [r7, #4]
 80022fc:	827b      	strh	r3, [r7, #18]
	assert(imu);
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d105      	bne.n	8002310 <icm20602_init+0x2c>
 8002304:	4b52      	ldr	r3, [pc, #328]	@ (8002450 <icm20602_init+0x16c>)
 8002306:	4a53      	ldr	r2, [pc, #332]	@ (8002454 <icm20602_init+0x170>)
 8002308:	215c      	movs	r1, #92	@ 0x5c
 800230a:	4853      	ldr	r0, [pc, #332]	@ (8002458 <icm20602_init+0x174>)
 800230c:	f007 fd30 	bl	8009d70 <__assert_func>
	assert(hspi);
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d105      	bne.n	8002322 <icm20602_init+0x3e>
 8002316:	4b51      	ldr	r3, [pc, #324]	@ (800245c <icm20602_init+0x178>)
 8002318:	4a4e      	ldr	r2, [pc, #312]	@ (8002454 <icm20602_init+0x170>)
 800231a:	215d      	movs	r1, #93	@ 0x5d
 800231c:	484e      	ldr	r0, [pc, #312]	@ (8002458 <icm20602_init+0x174>)
 800231e:	f007 fd27 	bl	8009d70 <__assert_func>
	assert(cs_port);
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d105      	bne.n	8002334 <icm20602_init+0x50>
 8002328:	4b4d      	ldr	r3, [pc, #308]	@ (8002460 <icm20602_init+0x17c>)
 800232a:	4a4a      	ldr	r2, [pc, #296]	@ (8002454 <icm20602_init+0x170>)
 800232c:	215e      	movs	r1, #94	@ 0x5e
 800232e:	484a      	ldr	r0, [pc, #296]	@ (8002458 <icm20602_init+0x174>)
 8002330:	f007 fd1e 	bl	8009d70 <__assert_func>
	assert(int_port);
 8002334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002336:	2b00      	cmp	r3, #0
 8002338:	d105      	bne.n	8002346 <icm20602_init+0x62>
 800233a:	4b4a      	ldr	r3, [pc, #296]	@ (8002464 <icm20602_init+0x180>)
 800233c:	4a45      	ldr	r2, [pc, #276]	@ (8002454 <icm20602_init+0x170>)
 800233e:	215f      	movs	r1, #95	@ 0x5f
 8002340:	4845      	ldr	r0, [pc, #276]	@ (8002458 <icm20602_init+0x174>)
 8002342:	f007 fd15 	bl	8009d70 <__assert_func>

	dis_cs(imu);
 8002346:	69f8      	ldr	r0, [r7, #28]
 8002348:	f7ff feba 	bl	80020c0 <dis_cs>

	imu->hspi = hspi;
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	69ba      	ldr	r2, [r7, #24]
 8002350:	601a      	str	r2, [r3, #0]
	imu->cs_port = cs_port;
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	605a      	str	r2, [r3, #4]
	imu->cs_pin = cs_pin;
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	8a7a      	ldrh	r2, [r7, #18]
 800235c:	811a      	strh	r2, [r3, #8]
	imu->int_port = int_port;
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002362:	60da      	str	r2, [r3, #12]
	imu->int_pin = int_pin;
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002368:	821a      	strh	r2, [r3, #16]

	imu->degree_per_lsb = degree_per_lsb;
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	68fa      	ldr	r2, [r7, #12]
 800236e:	615a      	str	r2, [r3, #20]
	imu->g_per_lsb = g_per_lsb;
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	68ba      	ldr	r2, [r7, #8]
 8002374:	619a      	str	r2, [r3, #24]

	bool tmp = false;
 8002376:	2300      	movs	r3, #0
 8002378:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t who_am_i = 0;
 800237c:	2300      	movs	r3, #0
 800237e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	for (uint8_t i = 0; i < 5; i++) {
 8002382:	2300      	movs	r3, #0
 8002384:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002388:	e01c      	b.n	80023c4 <icm20602_init+0xe0>
		tmp = icm20602_read_spi_byte(imu, ICM20602_REG_WHO_AM_I, &who_am_i);
 800238a:	f107 0325 	add.w	r3, r7, #37	@ 0x25
 800238e:	461a      	mov	r2, r3
 8002390:	2175      	movs	r1, #117	@ 0x75
 8002392:	69f8      	ldr	r0, [r7, #28]
 8002394:	f7ff ff80 	bl	8002298 <icm20602_read_spi_byte>
 8002398:	4603      	mov	r3, r0
 800239a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (who_am_i == 0x12 && tmp) {
 800239e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80023a2:	2b12      	cmp	r3, #18
 80023a4:	d103      	bne.n	80023ae <icm20602_init+0xca>
 80023a6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d10e      	bne.n	80023cc <icm20602_init+0xe8>
			break;
		} else if (i == 4) {
 80023ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023b2:	2b04      	cmp	r3, #4
 80023b4:	d101      	bne.n	80023ba <icm20602_init+0xd6>
			return false;
 80023b6:	2300      	movs	r3, #0
 80023b8:	e045      	b.n	8002446 <icm20602_init+0x162>
	for (uint8_t i = 0; i < 5; i++) {
 80023ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023be:	3301      	adds	r3, #1
 80023c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80023c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d9de      	bls.n	800238a <icm20602_init+0xa6>
		}
	}

	// PWR_MGMT_1 0x6B
	tmp = icm20602_write_spi_byte(imu, ICM20602_REG_PWR_MGMT_1, 0x80); //Reset ICM20602
 80023cc:	2280      	movs	r2, #128	@ 0x80
 80023ce:	216b      	movs	r1, #107	@ 0x6b
 80023d0:	69f8      	ldr	r0, [r7, #28]
 80023d2:	f7ff ff73 	bl	80022bc <icm20602_write_spi_byte>
 80023d6:	4603      	mov	r3, r0
 80023d8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	HAL_Delay(50);
 80023dc:	2032      	movs	r0, #50	@ 0x32
 80023de:	f003 fb8f 	bl	8005b00 <HAL_Delay>
	if (!tmp) {
 80023e2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80023e6:	f083 0301 	eor.w	r3, r3, #1
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <icm20602_init+0x110>
		return false;
 80023f0:	2300      	movs	r3, #0
 80023f2:	e028      	b.n	8002446 <icm20602_init+0x162>
	}

	// PWR_MGMT_1 0x6B
	tmp = icm20602_write_spi_byte(imu, ICM20602_REG_PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 80023f4:	2201      	movs	r2, #1
 80023f6:	216b      	movs	r1, #107	@ 0x6b
 80023f8:	69f8      	ldr	r0, [r7, #28]
 80023fa:	f7ff ff5f 	bl	80022bc <icm20602_write_spi_byte>
 80023fe:	4603      	mov	r3, r0
 8002400:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	HAL_Delay(50);
 8002404:	2032      	movs	r0, #50	@ 0x32
 8002406:	f003 fb7b 	bl	8005b00 <HAL_Delay>
	if (!tmp) {
 800240a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800240e:	f083 0301 	eor.w	r3, r3, #1
 8002412:	b2db      	uxtb	r3, r3
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <icm20602_init+0x138>
		return false;
 8002418:	2300      	movs	r3, #0
 800241a:	e014      	b.n	8002446 <icm20602_init+0x162>
	}

	tmp = icm20602_write_spi_byte(imu, ICM20602_REG_INT_ENABLE, 0x01); // Enable DRDY Interrupt
 800241c:	2201      	movs	r2, #1
 800241e:	2138      	movs	r1, #56	@ 0x38
 8002420:	69f8      	ldr	r0, [r7, #28]
 8002422:	f7ff ff4b 	bl	80022bc <icm20602_write_spi_byte>
 8002426:	4603      	mov	r3, r0
 8002428:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	HAL_Delay(50);
 800242c:	2032      	movs	r0, #50	@ 0x32
 800242e:	f003 fb67 	bl	8005b00 <HAL_Delay>
	if (!tmp) {
 8002432:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002436:	f083 0301 	eor.w	r3, r3, #1
 800243a:	b2db      	uxtb	r3, r3
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <icm20602_init+0x160>
		return false;
 8002440:	2300      	movs	r3, #0
 8002442:	e000      	b.n	8002446 <icm20602_init+0x162>
	}

	return true;
 8002444:	2301      	movs	r3, #1
}
 8002446:	4618      	mov	r0, r3
 8002448:	3728      	adds	r7, #40	@ 0x28
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	0800bebc 	.word	0x0800bebc
 8002454:	0800c380 	.word	0x0800c380
 8002458:	0800bec0 	.word	0x0800bec0
 800245c:	0800bef4 	.word	0x0800bef4
 8002460:	0800befc 	.word	0x0800befc
 8002464:	0800bf04 	.word	0x0800bf04

08002468 <icm20602_get_accel_gyro_lsb>:

bool icm20602_get_accel_gyro_lsb(struct icm20602 *imu, int16_t *x_accel_lsb, int16_t *y_accel_lsb, int16_t *z_accel_lsb, int16_t *x_gyro_lsb, int16_t *y_gyro_lsb, int16_t *z_gyro_lsb)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b088      	sub	sp, #32
 800246c:	af00      	add	r7, sp, #0
 800246e:	60f8      	str	r0, [r7, #12]
 8002470:	60b9      	str	r1, [r7, #8]
 8002472:	607a      	str	r2, [r7, #4]
 8002474:	603b      	str	r3, [r7, #0]
	assert(x_accel_lsb);
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d105      	bne.n	8002488 <icm20602_get_accel_gyro_lsb+0x20>
 800247c:	4b42      	ldr	r3, [pc, #264]	@ (8002588 <icm20602_get_accel_gyro_lsb+0x120>)
 800247e:	4a43      	ldr	r2, [pc, #268]	@ (800258c <icm20602_get_accel_gyro_lsb+0x124>)
 8002480:	2190      	movs	r1, #144	@ 0x90
 8002482:	4843      	ldr	r0, [pc, #268]	@ (8002590 <icm20602_get_accel_gyro_lsb+0x128>)
 8002484:	f007 fc74 	bl	8009d70 <__assert_func>
	assert(y_accel_lsb);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d105      	bne.n	800249a <icm20602_get_accel_gyro_lsb+0x32>
 800248e:	4b41      	ldr	r3, [pc, #260]	@ (8002594 <icm20602_get_accel_gyro_lsb+0x12c>)
 8002490:	4a3e      	ldr	r2, [pc, #248]	@ (800258c <icm20602_get_accel_gyro_lsb+0x124>)
 8002492:	2191      	movs	r1, #145	@ 0x91
 8002494:	483e      	ldr	r0, [pc, #248]	@ (8002590 <icm20602_get_accel_gyro_lsb+0x128>)
 8002496:	f007 fc6b 	bl	8009d70 <__assert_func>
	assert(z_accel_lsb);
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d105      	bne.n	80024ac <icm20602_get_accel_gyro_lsb+0x44>
 80024a0:	4b3d      	ldr	r3, [pc, #244]	@ (8002598 <icm20602_get_accel_gyro_lsb+0x130>)
 80024a2:	4a3a      	ldr	r2, [pc, #232]	@ (800258c <icm20602_get_accel_gyro_lsb+0x124>)
 80024a4:	2192      	movs	r1, #146	@ 0x92
 80024a6:	483a      	ldr	r0, [pc, #232]	@ (8002590 <icm20602_get_accel_gyro_lsb+0x128>)
 80024a8:	f007 fc62 	bl	8009d70 <__assert_func>
	assert(x_gyro_lsb);
 80024ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d105      	bne.n	80024be <icm20602_get_accel_gyro_lsb+0x56>
 80024b2:	4b3a      	ldr	r3, [pc, #232]	@ (800259c <icm20602_get_accel_gyro_lsb+0x134>)
 80024b4:	4a35      	ldr	r2, [pc, #212]	@ (800258c <icm20602_get_accel_gyro_lsb+0x124>)
 80024b6:	2193      	movs	r1, #147	@ 0x93
 80024b8:	4835      	ldr	r0, [pc, #212]	@ (8002590 <icm20602_get_accel_gyro_lsb+0x128>)
 80024ba:	f007 fc59 	bl	8009d70 <__assert_func>
	assert(y_gyro_lsb);
 80024be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d105      	bne.n	80024d0 <icm20602_get_accel_gyro_lsb+0x68>
 80024c4:	4b36      	ldr	r3, [pc, #216]	@ (80025a0 <icm20602_get_accel_gyro_lsb+0x138>)
 80024c6:	4a31      	ldr	r2, [pc, #196]	@ (800258c <icm20602_get_accel_gyro_lsb+0x124>)
 80024c8:	2194      	movs	r1, #148	@ 0x94
 80024ca:	4831      	ldr	r0, [pc, #196]	@ (8002590 <icm20602_get_accel_gyro_lsb+0x128>)
 80024cc:	f007 fc50 	bl	8009d70 <__assert_func>
	assert(z_gyro_lsb);
 80024d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d105      	bne.n	80024e2 <icm20602_get_accel_gyro_lsb+0x7a>
 80024d6:	4b33      	ldr	r3, [pc, #204]	@ (80025a4 <icm20602_get_accel_gyro_lsb+0x13c>)
 80024d8:	4a2c      	ldr	r2, [pc, #176]	@ (800258c <icm20602_get_accel_gyro_lsb+0x124>)
 80024da:	2195      	movs	r1, #149	@ 0x95
 80024dc:	482c      	ldr	r0, [pc, #176]	@ (8002590 <icm20602_get_accel_gyro_lsb+0x128>)
 80024de:	f007 fc47 	bl	8009d70 <__assert_func>

	bool ret;
	uint8_t data[14];

	ret = icm20602_read_spi(imu, ICM20602_REG_ACCEL_XOUT_H, data, 14);
 80024e2:	f107 0210 	add.w	r2, r7, #16
 80024e6:	230e      	movs	r3, #14
 80024e8:	213b      	movs	r1, #59	@ 0x3b
 80024ea:	68f8      	ldr	r0, [r7, #12]
 80024ec:	f7ff fe08 	bl	8002100 <icm20602_read_spi>
 80024f0:	4603      	mov	r3, r0
 80024f2:	77fb      	strb	r3, [r7, #31]
	if (!ret) {
 80024f4:	7ffb      	ldrb	r3, [r7, #31]
 80024f6:	f083 0301 	eor.w	r3, r3, #1
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <icm20602_get_accel_gyro_lsb+0x9c>
		return ret;
 8002500:	7ffb      	ldrb	r3, [r7, #31]
 8002502:	e03c      	b.n	800257e <icm20602_get_accel_gyro_lsb+0x116>
	}

	*x_accel_lsb = ((data[0] << 8) | data[1]);
 8002504:	7c3b      	ldrb	r3, [r7, #16]
 8002506:	b21b      	sxth	r3, r3
 8002508:	021b      	lsls	r3, r3, #8
 800250a:	b21a      	sxth	r2, r3
 800250c:	7c7b      	ldrb	r3, [r7, #17]
 800250e:	b21b      	sxth	r3, r3
 8002510:	4313      	orrs	r3, r2
 8002512:	b21a      	sxth	r2, r3
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	801a      	strh	r2, [r3, #0]
	*y_accel_lsb = ((data[2] << 8) | data[3]);
 8002518:	7cbb      	ldrb	r3, [r7, #18]
 800251a:	b21b      	sxth	r3, r3
 800251c:	021b      	lsls	r3, r3, #8
 800251e:	b21a      	sxth	r2, r3
 8002520:	7cfb      	ldrb	r3, [r7, #19]
 8002522:	b21b      	sxth	r3, r3
 8002524:	4313      	orrs	r3, r2
 8002526:	b21a      	sxth	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	801a      	strh	r2, [r3, #0]
	*z_accel_lsb = ((data[4] << 8) | data[5]);
 800252c:	7d3b      	ldrb	r3, [r7, #20]
 800252e:	b21b      	sxth	r3, r3
 8002530:	021b      	lsls	r3, r3, #8
 8002532:	b21a      	sxth	r2, r3
 8002534:	7d7b      	ldrb	r3, [r7, #21]
 8002536:	b21b      	sxth	r3, r3
 8002538:	4313      	orrs	r3, r2
 800253a:	b21a      	sxth	r2, r3
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	801a      	strh	r2, [r3, #0]

	*x_gyro_lsb = ((data[8] << 8) | data[9]);
 8002540:	7e3b      	ldrb	r3, [r7, #24]
 8002542:	b21b      	sxth	r3, r3
 8002544:	021b      	lsls	r3, r3, #8
 8002546:	b21a      	sxth	r2, r3
 8002548:	7e7b      	ldrb	r3, [r7, #25]
 800254a:	b21b      	sxth	r3, r3
 800254c:	4313      	orrs	r3, r2
 800254e:	b21a      	sxth	r2, r3
 8002550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002552:	801a      	strh	r2, [r3, #0]
	*y_gyro_lsb = ((data[10] << 8) | data[11]);
 8002554:	7ebb      	ldrb	r3, [r7, #26]
 8002556:	b21b      	sxth	r3, r3
 8002558:	021b      	lsls	r3, r3, #8
 800255a:	b21a      	sxth	r2, r3
 800255c:	7efb      	ldrb	r3, [r7, #27]
 800255e:	b21b      	sxth	r3, r3
 8002560:	4313      	orrs	r3, r2
 8002562:	b21a      	sxth	r2, r3
 8002564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002566:	801a      	strh	r2, [r3, #0]
	*z_gyro_lsb = ((data[12] << 8) | data[13]);
 8002568:	7f3b      	ldrb	r3, [r7, #28]
 800256a:	b21b      	sxth	r3, r3
 800256c:	021b      	lsls	r3, r3, #8
 800256e:	b21a      	sxth	r2, r3
 8002570:	7f7b      	ldrb	r3, [r7, #29]
 8002572:	b21b      	sxth	r3, r3
 8002574:	4313      	orrs	r3, r2
 8002576:	b21a      	sxth	r2, r3
 8002578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800257a:	801a      	strh	r2, [r3, #0]

	return ret;
 800257c:	7ffb      	ldrb	r3, [r7, #31]
}
 800257e:	4618      	mov	r0, r3
 8002580:	3720      	adds	r7, #32
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	0800bf10 	.word	0x0800bf10
 800258c:	0800c390 	.word	0x0800c390
 8002590:	0800bec0 	.word	0x0800bec0
 8002594:	0800bf1c 	.word	0x0800bf1c
 8002598:	0800bf28 	.word	0x0800bf28
 800259c:	0800bf34 	.word	0x0800bf34
 80025a0:	0800bf40 	.word	0x0800bf40
 80025a4:	0800bf4c 	.word	0x0800bf4c

080025a8 <icm20602_get_accel_lsb>:

	return ret;
}

bool icm20602_get_accel_lsb(struct icm20602 *imu, int16_t *x_accel_lsb, int16_t *y_accel_lsb, int16_t *z_accel_lsb)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
 80025b4:	603b      	str	r3, [r7, #0]
	assert(x_accel_lsb);
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d105      	bne.n	80025c8 <icm20602_get_accel_lsb+0x20>
 80025bc:	4b28      	ldr	r3, [pc, #160]	@ (8002660 <icm20602_get_accel_lsb+0xb8>)
 80025be:	4a29      	ldr	r2, [pc, #164]	@ (8002664 <icm20602_get_accel_lsb+0xbc>)
 80025c0:	21c0      	movs	r1, #192	@ 0xc0
 80025c2:	4829      	ldr	r0, [pc, #164]	@ (8002668 <icm20602_get_accel_lsb+0xc0>)
 80025c4:	f007 fbd4 	bl	8009d70 <__assert_func>
	assert(y_accel_lsb);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d105      	bne.n	80025da <icm20602_get_accel_lsb+0x32>
 80025ce:	4b27      	ldr	r3, [pc, #156]	@ (800266c <icm20602_get_accel_lsb+0xc4>)
 80025d0:	4a24      	ldr	r2, [pc, #144]	@ (8002664 <icm20602_get_accel_lsb+0xbc>)
 80025d2:	21c1      	movs	r1, #193	@ 0xc1
 80025d4:	4824      	ldr	r0, [pc, #144]	@ (8002668 <icm20602_get_accel_lsb+0xc0>)
 80025d6:	f007 fbcb 	bl	8009d70 <__assert_func>
	assert(z_accel_lsb);
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d105      	bne.n	80025ec <icm20602_get_accel_lsb+0x44>
 80025e0:	4b23      	ldr	r3, [pc, #140]	@ (8002670 <icm20602_get_accel_lsb+0xc8>)
 80025e2:	4a20      	ldr	r2, [pc, #128]	@ (8002664 <icm20602_get_accel_lsb+0xbc>)
 80025e4:	21c2      	movs	r1, #194	@ 0xc2
 80025e6:	4820      	ldr	r0, [pc, #128]	@ (8002668 <icm20602_get_accel_lsb+0xc0>)
 80025e8:	f007 fbc2 	bl	8009d70 <__assert_func>

	bool ret;
	uint8_t data[6] ={0,};
 80025ec:	f107 0310 	add.w	r3, r7, #16
 80025f0:	2200      	movs	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	809a      	strh	r2, [r3, #4]

	ret = icm20602_read_spi(imu, ICM20602_REG_ACCEL_XOUT_H, data, 6);
 80025f6:	f107 0210 	add.w	r2, r7, #16
 80025fa:	2306      	movs	r3, #6
 80025fc:	213b      	movs	r1, #59	@ 0x3b
 80025fe:	68f8      	ldr	r0, [r7, #12]
 8002600:	f7ff fd7e 	bl	8002100 <icm20602_read_spi>
 8002604:	4603      	mov	r3, r0
 8002606:	75fb      	strb	r3, [r7, #23]
	if (!ret) {
 8002608:	7dfb      	ldrb	r3, [r7, #23]
 800260a:	f083 0301 	eor.w	r3, r3, #1
 800260e:	b2db      	uxtb	r3, r3
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <icm20602_get_accel_lsb+0x70>
		return ret;
 8002614:	7dfb      	ldrb	r3, [r7, #23]
 8002616:	e01e      	b.n	8002656 <icm20602_get_accel_lsb+0xae>
	}

	*x_accel_lsb = ((data[0] << 8) | data[1]);
 8002618:	7c3b      	ldrb	r3, [r7, #16]
 800261a:	b21b      	sxth	r3, r3
 800261c:	021b      	lsls	r3, r3, #8
 800261e:	b21a      	sxth	r2, r3
 8002620:	7c7b      	ldrb	r3, [r7, #17]
 8002622:	b21b      	sxth	r3, r3
 8002624:	4313      	orrs	r3, r2
 8002626:	b21a      	sxth	r2, r3
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	801a      	strh	r2, [r3, #0]
	*y_accel_lsb = ((data[2] << 8) | data[3]);
 800262c:	7cbb      	ldrb	r3, [r7, #18]
 800262e:	b21b      	sxth	r3, r3
 8002630:	021b      	lsls	r3, r3, #8
 8002632:	b21a      	sxth	r2, r3
 8002634:	7cfb      	ldrb	r3, [r7, #19]
 8002636:	b21b      	sxth	r3, r3
 8002638:	4313      	orrs	r3, r2
 800263a:	b21a      	sxth	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	801a      	strh	r2, [r3, #0]
	*z_accel_lsb = ((data[4] << 8) | data[5]);
 8002640:	7d3b      	ldrb	r3, [r7, #20]
 8002642:	b21b      	sxth	r3, r3
 8002644:	021b      	lsls	r3, r3, #8
 8002646:	b21a      	sxth	r2, r3
 8002648:	7d7b      	ldrb	r3, [r7, #21]
 800264a:	b21b      	sxth	r3, r3
 800264c:	4313      	orrs	r3, r2
 800264e:	b21a      	sxth	r2, r3
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	801a      	strh	r2, [r3, #0]

	return ret;
 8002654:	7dfb      	ldrb	r3, [r7, #23]
}
 8002656:	4618      	mov	r0, r3
 8002658:	3718      	adds	r7, #24
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	0800bf10 	.word	0x0800bf10
 8002664:	0800c3ac 	.word	0x0800c3ac
 8002668:	0800bec0 	.word	0x0800bec0
 800266c:	0800bf1c 	.word	0x0800bf1c
 8002670:	0800bf28 	.word	0x0800bf28

08002674 <icm20602_is_data_ready>:
//
//	return true;
//}

bool icm20602_is_data_ready(struct icm20602 *imu)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
	bool ret = imu->is_data_ready = true;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	749a      	strb	r2, [r3, #18]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	7c9b      	ldrb	r3, [r3, #18]
 8002686:	73fb      	strb	r3, [r7, #15]
	imu->is_data_ready = false;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	749a      	strb	r2, [r3, #18]
	return ret;
 800268e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002690:	4618      	mov	r0, r3
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <icm20602_irq_handler>:


// exti
void icm20602_irq_handler(struct icm20602 *imu)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
	imu->is_data_ready = true;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	749a      	strb	r2, [r3, #18]
}
 80026aa:	bf00      	nop
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <icm20602_remove_gyro_bias_lsb>:

bool icm20602_remove_gyro_bias_lsb(struct icm20602 *imu, int16_t x_bias_lsb, int16_t y_bias_lsb, int16_t z_bias_lsb)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b084      	sub	sp, #16
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	60f8      	str	r0, [r7, #12]
 80026be:	4608      	mov	r0, r1
 80026c0:	4611      	mov	r1, r2
 80026c2:	461a      	mov	r2, r3
 80026c4:	4603      	mov	r3, r0
 80026c6:	817b      	strh	r3, [r7, #10]
 80026c8:	460b      	mov	r3, r1
 80026ca:	813b      	strh	r3, [r7, #8]
 80026cc:	4613      	mov	r3, r2
 80026ce:	80fb      	strh	r3, [r7, #6]
	icm20602_write_spi_byte(imu, ICM20602_REG_XG_OFFS_USRH, (x_bias_lsb * -2) >> 8);	// gyro_lsb x offset high byte
 80026d0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80026d4:	4613      	mov	r3, r2
 80026d6:	07db      	lsls	r3, r3, #31
 80026d8:	1a9b      	subs	r3, r3, r2
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	121b      	asrs	r3, r3, #8
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	461a      	mov	r2, r3
 80026e2:	2113      	movs	r1, #19
 80026e4:	68f8      	ldr	r0, [r7, #12]
 80026e6:	f7ff fde9 	bl	80022bc <icm20602_write_spi_byte>
	icm20602_write_spi_byte(imu, ICM20602_REG_XG_OFFS_USRL, x_bias_lsb * -2);	// gyro_lsb x offset low byte
 80026ea:	897b      	ldrh	r3, [r7, #10]
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	461a      	mov	r2, r3
 80026f0:	01d2      	lsls	r2, r2, #7
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	461a      	mov	r2, r3
 80026fa:	2114      	movs	r1, #20
 80026fc:	68f8      	ldr	r0, [r7, #12]
 80026fe:	f7ff fddd 	bl	80022bc <icm20602_write_spi_byte>

	icm20602_write_spi_byte(imu, ICM20602_REG_YG_OFFS_USRH, (y_bias_lsb * -2) >> 8);	// gyro_lsb y offset high byte
 8002702:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002706:	4613      	mov	r3, r2
 8002708:	07db      	lsls	r3, r3, #31
 800270a:	1a9b      	subs	r3, r3, r2
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	121b      	asrs	r3, r3, #8
 8002710:	b2db      	uxtb	r3, r3
 8002712:	461a      	mov	r2, r3
 8002714:	2115      	movs	r1, #21
 8002716:	68f8      	ldr	r0, [r7, #12]
 8002718:	f7ff fdd0 	bl	80022bc <icm20602_write_spi_byte>
	icm20602_write_spi_byte(imu, ICM20602_REG_YG_OFFS_USRL, y_bias_lsb * -2);	// gyro_lsb y offset low byte
 800271c:	893b      	ldrh	r3, [r7, #8]
 800271e:	b2db      	uxtb	r3, r3
 8002720:	461a      	mov	r2, r3
 8002722:	01d2      	lsls	r2, r2, #7
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	b2db      	uxtb	r3, r3
 800272a:	461a      	mov	r2, r3
 800272c:	2116      	movs	r1, #22
 800272e:	68f8      	ldr	r0, [r7, #12]
 8002730:	f7ff fdc4 	bl	80022bc <icm20602_write_spi_byte>

	icm20602_write_spi_byte(imu, ICM20602_REG_ZG_OFFS_USRH, (z_bias_lsb * -2) >> 8);	// gyro_lsb z offset high byte
 8002734:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002738:	4613      	mov	r3, r2
 800273a:	07db      	lsls	r3, r3, #31
 800273c:	1a9b      	subs	r3, r3, r2
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	121b      	asrs	r3, r3, #8
 8002742:	b2db      	uxtb	r3, r3
 8002744:	461a      	mov	r2, r3
 8002746:	2117      	movs	r1, #23
 8002748:	68f8      	ldr	r0, [r7, #12]
 800274a:	f7ff fdb7 	bl	80022bc <icm20602_write_spi_byte>
	icm20602_write_spi_byte(imu, ICM20602_REG_ZG_OFFS_USRL, z_bias_lsb * -2);	// gyro_lsb z offset low byte
 800274e:	88fb      	ldrh	r3, [r7, #6]
 8002750:	b2db      	uxtb	r3, r3
 8002752:	461a      	mov	r2, r3
 8002754:	01d2      	lsls	r2, r2, #7
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	b2db      	uxtb	r3, r3
 800275c:	461a      	mov	r2, r3
 800275e:	2118      	movs	r1, #24
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	f7ff fdab 	bl	80022bc <icm20602_write_spi_byte>

	return true;
 8002766:	2301      	movs	r3, #1
}
 8002768:	4618      	mov	r0, r3
 800276a:	3710      	adds	r7, #16
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}

08002770 <icm20602_calibrate_gyro>:
	return true;
}


bool icm20602_calibrate_gyro(struct icm20602 *imu)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b088      	sub	sp, #32
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
//			bias_gyro_lsb[j] += tmp_bias[j];
//			bias_gyro_lsb[j] *= ((i-1) / i);	//int16_t   0   0 .
//		}
//	}

	for (int i = 0; i < 1000; i++) {
 8002778:	2300      	movs	r3, #0
 800277a:	617b      	str	r3, [r7, #20]
 800277c:	e020      	b.n	80027c0 <icm20602_calibrate_gyro+0x50>
		icm20602_get_accel_lsb(imu, &tmp_x_gyro_bias_lsb, &tmp_y_gyro_bias_lsb, &tmp_z_gyro_bias_lsb);
 800277e:	f107 030e 	add.w	r3, r7, #14
 8002782:	f107 0210 	add.w	r2, r7, #16
 8002786:	f107 0112 	add.w	r1, r7, #18
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f7ff ff0c 	bl	80025a8 <icm20602_get_accel_lsb>
		x_gyro_bias_lsb += tmp_x_gyro_bias_lsb;
 8002790:	8bfa      	ldrh	r2, [r7, #30]
 8002792:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002796:	b29b      	uxth	r3, r3
 8002798:	4413      	add	r3, r2
 800279a:	b29b      	uxth	r3, r3
 800279c:	83fb      	strh	r3, [r7, #30]
		y_gyro_bias_lsb += tmp_y_gyro_bias_lsb;
 800279e:	8bba      	ldrh	r2, [r7, #28]
 80027a0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	4413      	add	r3, r2
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	83bb      	strh	r3, [r7, #28]
		z_gyro_bias_lsb += tmp_z_gyro_bias_lsb;
 80027ac:	8b7a      	ldrh	r2, [r7, #26]
 80027ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	4413      	add	r3, r2
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	837b      	strh	r3, [r7, #26]
	for (int i = 0; i < 1000; i++) {
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	3301      	adds	r3, #1
 80027be:	617b      	str	r3, [r7, #20]
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80027c6:	dbda      	blt.n	800277e <icm20602_calibrate_gyro+0xe>
	}

	x_gyro_bias_lsb /= 1000;
 80027c8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80027cc:	4a13      	ldr	r2, [pc, #76]	@ (800281c <icm20602_calibrate_gyro+0xac>)
 80027ce:	fb82 1203 	smull	r1, r2, r2, r3
 80027d2:	1192      	asrs	r2, r2, #6
 80027d4:	17db      	asrs	r3, r3, #31
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	83fb      	strh	r3, [r7, #30]
	y_gyro_bias_lsb /= 1000;
 80027da:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80027de:	4a0f      	ldr	r2, [pc, #60]	@ (800281c <icm20602_calibrate_gyro+0xac>)
 80027e0:	fb82 1203 	smull	r1, r2, r2, r3
 80027e4:	1192      	asrs	r2, r2, #6
 80027e6:	17db      	asrs	r3, r3, #31
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	83bb      	strh	r3, [r7, #28]
	z_gyro_bias_lsb /= 1000;
 80027ec:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80027f0:	4a0a      	ldr	r2, [pc, #40]	@ (800281c <icm20602_calibrate_gyro+0xac>)
 80027f2:	fb82 1203 	smull	r1, r2, r2, r3
 80027f6:	1192      	asrs	r2, r2, #6
 80027f8:	17db      	asrs	r3, r3, #31
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	837b      	strh	r3, [r7, #26]

	return icm20602_remove_gyro_bias_lsb(imu, x_gyro_bias_lsb, y_gyro_bias_lsb, z_gyro_bias_lsb);
 80027fe:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002802:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8002806:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f7ff ff53 	bl	80026b6 <icm20602_remove_gyro_bias_lsb>
 8002810:	4603      	mov	r3, r0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3720      	adds	r7, #32
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	10624dd3 	.word	0x10624dd3

08002820 <icm20602_parse_gyro>:
}

//	calculate

void icm20602_parse_gyro(const struct icm20602 *imu, int16_t x_gyro_lsb, int16_t y_gyro_lsb, int16_t z_gyro_lsb, float *x_gyro_dps, float *y_gyro_dps, float *z_gyro_dps)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	4608      	mov	r0, r1
 800282a:	4611      	mov	r1, r2
 800282c:	461a      	mov	r2, r3
 800282e:	4603      	mov	r3, r0
 8002830:	817b      	strh	r3, [r7, #10]
 8002832:	460b      	mov	r3, r1
 8002834:	813b      	strh	r3, [r7, #8]
 8002836:	4613      	mov	r3, r2
 8002838:	80fb      	strh	r3, [r7, #6]
	assert(imu);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d106      	bne.n	800284e <icm20602_parse_gyro+0x2e>
 8002840:	4b1a      	ldr	r3, [pc, #104]	@ (80028ac <icm20602_parse_gyro+0x8c>)
 8002842:	4a1b      	ldr	r2, [pc, #108]	@ (80028b0 <icm20602_parse_gyro+0x90>)
 8002844:	f240 1151 	movw	r1, #337	@ 0x151
 8002848:	481a      	ldr	r0, [pc, #104]	@ (80028b4 <icm20602_parse_gyro+0x94>)
 800284a:	f007 fa91 	bl	8009d70 <__assert_func>


	*x_gyro_dps = x_gyro_lsb * imu->degree_per_lsb;
 800284e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002852:	ee07 3a90 	vmov	s15, r3
 8002856:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002860:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	edc3 7a00 	vstr	s15, [r3]
	*y_gyro_dps = y_gyro_lsb * imu->degree_per_lsb;
 800286a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800286e:	ee07 3a90 	vmov	s15, r3
 8002872:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	edd3 7a05 	vldr	s15, [r3, #20]
 800287c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	edc3 7a00 	vstr	s15, [r3]
	*z_gyro_dps = z_gyro_lsb * imu->degree_per_lsb;
 8002886:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800288a:	ee07 3a90 	vmov	s15, r3
 800288e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	edd3 7a05 	vldr	s15, [r3, #20]
 8002898:	ee67 7a27 	vmul.f32	s15, s14, s15
 800289c:	6a3b      	ldr	r3, [r7, #32]
 800289e:	edc3 7a00 	vstr	s15, [r3]

}
 80028a2:	bf00      	nop
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	0800bebc 	.word	0x0800bebc
 80028b0:	0800c3c4 	.word	0x0800c3c4
 80028b4:	0800bec0 	.word	0x0800bec0

080028b8 <icm20602_parse_accel>:

void icm20602_parse_accel(const struct icm20602 *imu, int16_t x_accel_lsb, int16_t y_accel_lsb, int16_t z_accel_lsb, float *x_accel_g, float *y_accel_g, float *z_accel_g)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b085      	sub	sp, #20
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	4608      	mov	r0, r1
 80028c2:	4611      	mov	r1, r2
 80028c4:	461a      	mov	r2, r3
 80028c6:	4603      	mov	r3, r0
 80028c8:	817b      	strh	r3, [r7, #10]
 80028ca:	460b      	mov	r3, r1
 80028cc:	813b      	strh	r3, [r7, #8]
 80028ce:	4613      	mov	r3, r2
 80028d0:	80fb      	strh	r3, [r7, #6]
	*x_accel_g = x_accel_lsb * imu->g_per_lsb;
 80028d2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80028d6:	ee07 3a90 	vmov	s15, r3
 80028da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	edd3 7a06 	vldr	s15, [r3, #24]
 80028e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	edc3 7a00 	vstr	s15, [r3]
	*y_accel_g = y_accel_lsb * imu->g_per_lsb;
 80028ee:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80028f2:	ee07 3a90 	vmov	s15, r3
 80028f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	edd3 7a06 	vldr	s15, [r3, #24]
 8002900:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	edc3 7a00 	vstr	s15, [r3]
	*z_accel_g = z_accel_lsb * imu->g_per_lsb;
 800290a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800290e:	ee07 3a90 	vmov	s15, r3
 8002912:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	edd3 7a06 	vldr	s15, [r3, #24]
 800291c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002920:	6a3b      	ldr	r3, [r7, #32]
 8002922:	edc3 7a00 	vstr	s15, [r3]

}
 8002926:	bf00      	nop
 8002928:	3714      	adds	r7, #20
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr

08002932 <map>:

#include <assert.h>
#include "servo.h"

uint32_t map(uint32_t x, uint32_t min_in, uint32_t max_in, uint32_t min_out, uint32_t max_out)
{
 8002932:	b480      	push	{r7}
 8002934:	b085      	sub	sp, #20
 8002936:	af00      	add	r7, sp, #0
 8002938:	60f8      	str	r0, [r7, #12]
 800293a:	60b9      	str	r1, [r7, #8]
 800293c:	607a      	str	r2, [r7, #4]
 800293e:	603b      	str	r3, [r7, #0]
  return (x - min_in) * (max_out - min_out) / (max_in - min_in) + min_out;
 8002940:	68fa      	ldr	r2, [r7, #12]
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	69b9      	ldr	r1, [r7, #24]
 8002948:	683a      	ldr	r2, [r7, #0]
 800294a:	1a8a      	subs	r2, r1, r2
 800294c:	fb03 f202 	mul.w	r2, r3, r2
 8002950:	6879      	ldr	r1, [r7, #4]
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	1acb      	subs	r3, r1, r3
 8002956:	fbb2 f2f3 	udiv	r2, r2, r3
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	4413      	add	r3, r2
}
 800295e:	4618      	mov	r0, r3
 8002960:	3714      	adds	r7, #20
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
	...

0800296c <servo_init>:

bool servo_init(struct servo *servo, TIM_HandleTypeDef *htim, uint32_t channel, uint32_t min_input, uint32_t max_input, uint32_t min_ccr, uint32_t max_ccr)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b086      	sub	sp, #24
 8002970:	af00      	add	r7, sp, #0
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	607a      	str	r2, [r7, #4]
 8002978:	603b      	str	r3, [r7, #0]
	assert(servo);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d105      	bne.n	800298c <servo_init+0x20>
 8002980:	4b1a      	ldr	r3, [pc, #104]	@ (80029ec <servo_init+0x80>)
 8002982:	4a1b      	ldr	r2, [pc, #108]	@ (80029f0 <servo_init+0x84>)
 8002984:	2112      	movs	r1, #18
 8002986:	481b      	ldr	r0, [pc, #108]	@ (80029f4 <servo_init+0x88>)
 8002988:	f007 f9f2 	bl	8009d70 <__assert_func>
	assert(htim);
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d105      	bne.n	800299e <servo_init+0x32>
 8002992:	4b19      	ldr	r3, [pc, #100]	@ (80029f8 <servo_init+0x8c>)
 8002994:	4a16      	ldr	r2, [pc, #88]	@ (80029f0 <servo_init+0x84>)
 8002996:	2113      	movs	r1, #19
 8002998:	4816      	ldr	r0, [pc, #88]	@ (80029f4 <servo_init+0x88>)
 800299a:	f007 f9e9 	bl	8009d70 <__assert_func>

	servo->htim = htim;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	68ba      	ldr	r2, [r7, #8]
 80029a2:	601a      	str	r2, [r3, #0]
	servo->channel = channel;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	605a      	str	r2, [r3, #4]

	servo->min_input = min_input;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	609a      	str	r2, [r3, #8]
	servo->max_input = max_input;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6a3a      	ldr	r2, [r7, #32]
 80029b4:	60da      	str	r2, [r3, #12]

	servo->min_ccr = min_ccr;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029ba:	611a      	str	r2, [r3, #16]
	servo->max_ccr = max_ccr;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80029c0:	615a      	str	r2, [r3, #20]

	HAL_StatusTypeDef status = HAL_TIM_PWM_Start(servo->htim, servo->channel);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	4619      	mov	r1, r3
 80029cc:	4610      	mov	r0, r2
 80029ce:	f005 fec3 	bl	8008758 <HAL_TIM_PWM_Start>
 80029d2:	4603      	mov	r3, r0
 80029d4:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 80029d6:	7dfb      	ldrb	r3, [r7, #23]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <servo_init+0x74>
		return false;
 80029dc:	2300      	movs	r3, #0
 80029de:	e000      	b.n	80029e2 <servo_init+0x76>
	}

	return true;
 80029e0:	2301      	movs	r3, #1
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	0800bf58 	.word	0x0800bf58
 80029f0:	0800c3d8 	.word	0x0800c3d8
 80029f4:	0800bf60 	.word	0x0800bf60
 80029f8:	0800bf80 	.word	0x0800bf80

080029fc <servo_write>:

bool servo_write(struct servo *servo, uint32_t input)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af02      	add	r7, sp, #8
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	6039      	str	r1, [r7, #0]
	assert(servo);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d105      	bne.n	8002a18 <servo_write+0x1c>
 8002a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8002a84 <servo_write+0x88>)
 8002a0e:	4a1e      	ldr	r2, [pc, #120]	@ (8002a88 <servo_write+0x8c>)
 8002a10:	2128      	movs	r1, #40	@ 0x28
 8002a12:	481e      	ldr	r0, [pc, #120]	@ (8002a8c <servo_write+0x90>)
 8002a14:	f007 f9ac 	bl	8009d70 <__assert_func>

	uint32_t ccr = map(input, servo->min_input, servo->max_input, servo->min_ccr, servo->max_ccr);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6899      	ldr	r1, [r3, #8]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	68da      	ldr	r2, [r3, #12]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6918      	ldr	r0, [r3, #16]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	695b      	ldr	r3, [r3, #20]
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	6838      	ldr	r0, [r7, #0]
 8002a2e:	f7ff ff80 	bl	8002932 <map>
 8002a32:	60f8      	str	r0, [r7, #12]

	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, ccr);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d105      	bne.n	8002a48 <servo_write+0x4c>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68fa      	ldr	r2, [r7, #12]
 8002a44:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a46:	e018      	b.n	8002a7a <servo_write+0x7e>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	2b04      	cmp	r3, #4
 8002a4e:	d105      	bne.n	8002a5c <servo_write+0x60>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6393      	str	r3, [r2, #56]	@ 0x38
 8002a5a:	e00e      	b.n	8002a7a <servo_write+0x7e>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	2b08      	cmp	r3, #8
 8002a62:	d105      	bne.n	8002a70 <servo_write+0x74>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002a6e:	e004      	b.n	8002a7a <servo_write+0x7e>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	6413      	str	r3, [r2, #64]	@ 0x40

	return true;
 8002a7a:	2301      	movs	r3, #1
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3710      	adds	r7, #16
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	0800bf58 	.word	0x0800bf58
 8002a88:	0800c3e4 	.word	0x0800c3e4
 8002a8c:	0800bf60 	.word	0x0800bf60

08002a90 <DEG_TO_RAD>:
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	ed87 0a01 	vstr	s0, [r7, #4]
	return degree / RADIAN;
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7fd fd54 	bl	8000548 <__aeabi_f2d>
 8002aa0:	a309      	add	r3, pc, #36	@ (adr r3, 8002ac8 <DEG_TO_RAD+0x38>)
 8002aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa6:	f7fd fed1 	bl	800084c <__aeabi_ddiv>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	460b      	mov	r3, r1
 8002aae:	4610      	mov	r0, r2
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	f7fd ffd3 	bl	8000a5c <__aeabi_d2f>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	ee07 3a90 	vmov	s15, r3
}
 8002abc:	eeb0 0a67 	vmov.f32	s0, s15
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	1a63c1f8 	.word	0x1a63c1f8
 8002acc:	404ca5dc 	.word	0x404ca5dc

08002ad0 <compfilter_calc_angle>:
#include "platform/hal/platform_hal.h"
#include "compfilter.h"
#include "lib/math.h"

bool compfilter_calc_angle(struct compfilter *cmpf, float x_accel_g, float y_accel_g, float z_accel_g, float x_gyro_dps, float y_gyro_dps, float z_gyro_dps)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	ed2d 8b02 	vpush	{d8}
 8002ad6:	b090      	sub	sp, #64	@ 0x40
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	61f8      	str	r0, [r7, #28]
 8002adc:	ed87 0a06 	vstr	s0, [r7, #24]
 8002ae0:	edc7 0a05 	vstr	s1, [r7, #20]
 8002ae4:	ed87 1a04 	vstr	s2, [r7, #16]
 8002ae8:	edc7 1a03 	vstr	s3, [r7, #12]
 8002aec:	ed87 2a02 	vstr	s4, [r7, #8]
 8002af0:	edc7 2a01 	vstr	s5, [r7, #4]
	assert(cmpf);
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d105      	bne.n	8002b06 <compfilter_calc_angle+0x36>
 8002afa:	4bcb      	ldr	r3, [pc, #812]	@ (8002e28 <compfilter_calc_angle+0x358>)
 8002afc:	4acb      	ldr	r2, [pc, #812]	@ (8002e2c <compfilter_calc_angle+0x35c>)
 8002afe:	2110      	movs	r1, #16
 8002b00:	48cb      	ldr	r0, [pc, #812]	@ (8002e30 <compfilter_calc_angle+0x360>)
 8002b02:	f007 f935 	bl	8009d70 <__assert_func>

	cmpf->x_gyro_dps = x_gyro_dps;
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	615a      	str	r2, [r3, #20]
	cmpf->y_gyro_dps = y_gyro_dps;
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	68ba      	ldr	r2, [r7, #8]
 8002b10:	619a      	str	r2, [r3, #24]
	cmpf->z_gyro_dps = z_gyro_dps;
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	61da      	str	r2, [r3, #28]


	uint32_t current_time_ms = HAL_GetTick();
 8002b18:	f002 ffe6 	bl	8005ae8 <HAL_GetTick>
 8002b1c:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (current_time_ms == cmpf->prev_time_ms) {
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d101      	bne.n	8002b2c <compfilter_calc_angle+0x5c>
		return false;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	e170      	b.n	8002e0e <compfilter_calc_angle+0x33e>
	}
	float dt_s = ((float)current_time_ms - (float)cmpf->prev_time_ms) / 1000.0f;
 8002b2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b2e:	ee07 3a90 	vmov	s15, r3
 8002b32:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	ee07 3a90 	vmov	s15, r3
 8002b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b46:	eddf 6abb 	vldr	s13, [pc, #748]	@ 8002e34 <compfilter_calc_angle+0x364>
 8002b4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b4e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

	float add_x_angle_by_gyro_deg = x_gyro_dps * dt_s;	//   
 8002b52:	ed97 7a03 	vldr	s14, [r7, #12]
 8002b56:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002b5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b5e:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	float add_y_angle_by_gyro_deg = y_gyro_dps * dt_s;	//   
 8002b62:	ed97 7a02 	vldr	s14, [r7, #8]
 8002b66:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b6e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	float add_z_angle_by_gyro_deg = z_gyro_dps * dt_s;	//   
 8002b72:	ed97 7a01 	vldr	s14, [r7, #4]
 8002b76:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002b7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b7e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c


	cmpf->x_angle_deg -= add_y_angle_by_gyro_deg * sinf(DEG_TO_RAD(add_z_angle_by_gyro_deg));
 8002b82:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8002b86:	f7ff ff83 	bl	8002a90 <DEG_TO_RAD>
 8002b8a:	eef0 7a40 	vmov.f32	s15, s0
 8002b8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002b92:	f008 f8d5 	bl	800ad40 <sinf>
 8002b96:	eeb0 7a40 	vmov.f32	s14, s0
 8002b9a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002b9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	ed93 7a02 	vldr	s14, [r3, #8]
 8002ba8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	edc3 7a02 	vstr	s15, [r3, #8]
	cmpf->y_angle_deg += add_x_angle_by_gyro_deg * sinf(DEG_TO_RAD(add_z_angle_by_gyro_deg));
 8002bb2:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8002bb6:	f7ff ff6b 	bl	8002a90 <DEG_TO_RAD>
 8002bba:	eef0 7a40 	vmov.f32	s15, s0
 8002bbe:	eeb0 0a67 	vmov.f32	s0, s15
 8002bc2:	f008 f8bd 	bl	800ad40 <sinf>
 8002bc6:	eeb0 7a40 	vmov.f32	s14, s0
 8002bca:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002bce:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	edd3 7a03 	vldr	s15, [r3, #12]
 8002bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	edc3 7a03 	vstr	s15, [r3, #12]
	cmpf->z_angle_deg += add_z_angle_by_gyro_deg;
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	ed93 7a04 	vldr	s14, [r3, #16]
 8002be8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002bec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	edc3 7a04 	vstr	s15, [r3, #16]

//	cmpf->total_accel_vevtor = sqrtf((x_accel_g*x_accel_g) + (y_accel_g*y_accel_g) + (z_accel_g* z_accel_g));

	float x_angle_by_accel_deg = atan2f(y_accel_g, sqrtf(x_accel_g*x_accel_g + z_accel_g*z_accel_g)) * RADIAN;
 8002bf6:	edd7 7a06 	vldr	s15, [r7, #24]
 8002bfa:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002bfe:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c02:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002c06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c0a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c0e:	f008 f879 	bl	800ad04 <sqrtf>
 8002c12:	eef0 7a40 	vmov.f32	s15, s0
 8002c16:	eef0 0a67 	vmov.f32	s1, s15
 8002c1a:	ed97 0a05 	vldr	s0, [r7, #20]
 8002c1e:	f008 f86f 	bl	800ad00 <atan2f>
 8002c22:	ee10 3a10 	vmov	r3, s0
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7fd fc8e 	bl	8000548 <__aeabi_f2d>
 8002c2c:	a37c      	add	r3, pc, #496	@ (adr r3, 8002e20 <compfilter_calc_angle+0x350>)
 8002c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c32:	f7fd fce1 	bl	80005f8 <__aeabi_dmul>
 8002c36:	4602      	mov	r2, r0
 8002c38:	460b      	mov	r3, r1
 8002c3a:	4610      	mov	r0, r2
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	f7fd ff0d 	bl	8000a5c <__aeabi_d2f>
 8002c42:	4603      	mov	r3, r0
 8002c44:	62bb      	str	r3, [r7, #40]	@ 0x28
	float y_angle_by_accel_deg = atan2f(-x_accel_g, sqrtf(y_accel_g*y_accel_g + z_accel_g*z_accel_g)) * RADIAN;
 8002c46:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c4a:	eeb1 8a67 	vneg.f32	s16, s15
 8002c4e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c52:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002c56:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c5a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002c5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c62:	eeb0 0a67 	vmov.f32	s0, s15
 8002c66:	f008 f84d 	bl	800ad04 <sqrtf>
 8002c6a:	eef0 7a40 	vmov.f32	s15, s0
 8002c6e:	eef0 0a67 	vmov.f32	s1, s15
 8002c72:	eeb0 0a48 	vmov.f32	s0, s16
 8002c76:	f008 f843 	bl	800ad00 <atan2f>
 8002c7a:	ee10 3a10 	vmov	r3, s0
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7fd fc62 	bl	8000548 <__aeabi_f2d>
 8002c84:	a366      	add	r3, pc, #408	@ (adr r3, 8002e20 <compfilter_calc_angle+0x350>)
 8002c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8a:	f7fd fcb5 	bl	80005f8 <__aeabi_dmul>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	460b      	mov	r3, r1
 8002c92:	4610      	mov	r0, r2
 8002c94:	4619      	mov	r1, r3
 8002c96:	f7fd fee1 	bl	8000a5c <__aeabi_d2f>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	627b      	str	r3, [r7, #36]	@ 0x24

	float alpha = cmpf->alpha;
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	623b      	str	r3, [r7, #32]

	cmpf->x_angle_deg = (1 - alpha) * x_angle_by_accel_deg + alpha * (cmpf->x_angle_deg + add_x_angle_by_gyro_deg);
 8002ca4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002ca8:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cac:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cb0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002cb4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	edd3 6a02 	vldr	s13, [r3, #8]
 8002cbe:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002cc2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002cc6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	edc3 7a02 	vstr	s15, [r3, #8]
	cmpf->y_angle_deg = (1 - alpha) * y_angle_by_accel_deg + alpha * (cmpf->y_angle_deg + add_y_angle_by_gyro_deg);
 8002cd8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002cdc:	edd7 7a08 	vldr	s15, [r7, #32]
 8002ce0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ce4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002ce8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	edd3 6a03 	vldr	s13, [r3, #12]
 8002cf2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002cf6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002cfa:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cfe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	edc3 7a03 	vstr	s15, [r3, #12]

	if (cmpf->x_angle_deg >= 180) {
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d12:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002e38 <compfilter_calc_angle+0x368>
 8002d16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d1e:	db0a      	blt.n	8002d36 <compfilter_calc_angle+0x266>
		cmpf->x_angle_deg -= 360;
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d26:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8002e3c <compfilter_calc_angle+0x36c>
 8002d2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	edc3 7a02 	vstr	s15, [r3, #8]
 8002d34:	e013      	b.n	8002d5e <compfilter_calc_angle+0x28e>
	} else if (cmpf->x_angle_deg < -180) {
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d3c:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002e40 <compfilter_calc_angle+0x370>
 8002d40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d48:	d509      	bpl.n	8002d5e <compfilter_calc_angle+0x28e>
		cmpf->x_angle_deg += 360;
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d50:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8002e3c <compfilter_calc_angle+0x36c>
 8002d54:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	edc3 7a02 	vstr	s15, [r3, #8]
	}

	if (cmpf->y_angle_deg >= 180) {
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d64:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8002e38 <compfilter_calc_angle+0x368>
 8002d68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d70:	db0a      	blt.n	8002d88 <compfilter_calc_angle+0x2b8>
		cmpf->y_angle_deg -= 360;
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d78:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8002e3c <compfilter_calc_angle+0x36c>
 8002d7c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	edc3 7a03 	vstr	s15, [r3, #12]
 8002d86:	e013      	b.n	8002db0 <compfilter_calc_angle+0x2e0>
	} else if (cmpf->y_angle_deg < -180) {
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d8e:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8002e40 <compfilter_calc_angle+0x370>
 8002d92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d9a:	d509      	bpl.n	8002db0 <compfilter_calc_angle+0x2e0>
		cmpf->y_angle_deg += 360;
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002da2:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002e3c <compfilter_calc_angle+0x36c>
 8002da6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	edc3 7a03 	vstr	s15, [r3, #12]
	}

	if (cmpf->z_angle_deg >= 180) {
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	edd3 7a04 	vldr	s15, [r3, #16]
 8002db6:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002e38 <compfilter_calc_angle+0x368>
 8002dba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dc2:	db0a      	blt.n	8002dda <compfilter_calc_angle+0x30a>
		cmpf->z_angle_deg -= 360;
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	edd3 7a04 	vldr	s15, [r3, #16]
 8002dca:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8002e3c <compfilter_calc_angle+0x36c>
 8002dce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	edc3 7a04 	vstr	s15, [r3, #16]
 8002dd8:	e013      	b.n	8002e02 <compfilter_calc_angle+0x332>
	} else if (cmpf->z_angle_deg < -180) {
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	edd3 7a04 	vldr	s15, [r3, #16]
 8002de0:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002e40 <compfilter_calc_angle+0x370>
 8002de4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dec:	d509      	bpl.n	8002e02 <compfilter_calc_angle+0x332>
		cmpf->z_angle_deg += 360;
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	edd3 7a04 	vldr	s15, [r3, #16]
 8002df4:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002e3c <compfilter_calc_angle+0x36c>
 8002df8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	edc3 7a04 	vstr	s15, [r3, #16]
	}

	cmpf->prev_time_ms = HAL_GetTick();
 8002e02:	f002 fe71 	bl	8005ae8 <HAL_GetTick>
 8002e06:	4602      	mov	r2, r0
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	605a      	str	r2, [r3, #4]

	return true;
 8002e0c:	2301      	movs	r3, #1
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3740      	adds	r7, #64	@ 0x40
 8002e12:	46bd      	mov	sp, r7
 8002e14:	ecbd 8b02 	vpop	{d8}
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	f3af 8000 	nop.w
 8002e20:	1a63c1f8 	.word	0x1a63c1f8
 8002e24:	404ca5dc 	.word	0x404ca5dc
 8002e28:	0800bf88 	.word	0x0800bf88
 8002e2c:	0800c3f0 	.word	0x0800c3f0
 8002e30:	0800bf90 	.word	0x0800bf90
 8002e34:	447a0000 	.word	0x447a0000
 8002e38:	43340000 	.word	0x43340000
 8002e3c:	43b40000 	.word	0x43b40000
 8002e40:	c3340000 	.word	0xc3340000

08002e44 <crsf_get_len>:

	return frame->frame[CRSF_IDX_SYNC];
}

static inline uint8_t crsf_get_len(const struct crsf_frame* frame)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
	assert(frame);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d105      	bne.n	8002e5e <crsf_get_len+0x1a>
 8002e52:	4b06      	ldr	r3, [pc, #24]	@ (8002e6c <crsf_get_len+0x28>)
 8002e54:	4a06      	ldr	r2, [pc, #24]	@ (8002e70 <crsf_get_len+0x2c>)
 8002e56:	21aa      	movs	r1, #170	@ 0xaa
 8002e58:	4806      	ldr	r0, [pc, #24]	@ (8002e74 <crsf_get_len+0x30>)
 8002e5a:	f006 ff89 	bl	8009d70 <__assert_func>

	return frame->frame[CRSF_IDX_LEN];
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	785b      	ldrb	r3, [r3, #1]
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	0800bfb4 	.word	0x0800bfb4
 8002e70:	0800c464 	.word	0x0800c464
 8002e74:	0800bfbc 	.word	0x0800bfbc

08002e78 <crsf_get_payload_length>:

static inline uint8_t crsf_get_payload_length(const struct crsf_frame* frame)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
	assert(frame);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d105      	bne.n	8002e92 <crsf_get_payload_length+0x1a>
 8002e86:	4b08      	ldr	r3, [pc, #32]	@ (8002ea8 <crsf_get_payload_length+0x30>)
 8002e88:	4a08      	ldr	r2, [pc, #32]	@ (8002eac <crsf_get_payload_length+0x34>)
 8002e8a:	21b1      	movs	r1, #177	@ 0xb1
 8002e8c:	4808      	ldr	r0, [pc, #32]	@ (8002eb0 <crsf_get_payload_length+0x38>)
 8002e8e:	f006 ff6f 	bl	8009d70 <__assert_func>

	return crsf_get_len(frame) - (CRSF_LEN_SYNC + CRSF_LEN_LEN);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f7ff ffd6 	bl	8002e44 <crsf_get_len>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	3b02      	subs	r3, #2
 8002e9c:	b2db      	uxtb	r3, r3
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3708      	adds	r7, #8
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	0800bfb4 	.word	0x0800bfb4
 8002eac:	0800c44c 	.word	0x0800c44c
 8002eb0:	0800bfbc 	.word	0x0800bfbc

08002eb4 <crsf_get_type>:

static inline enum crsf_type crsf_get_type(const struct crsf_frame* frame)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
	assert(frame);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d105      	bne.n	8002ece <crsf_get_type+0x1a>
 8002ec2:	4b06      	ldr	r3, [pc, #24]	@ (8002edc <crsf_get_type+0x28>)
 8002ec4:	4a06      	ldr	r2, [pc, #24]	@ (8002ee0 <crsf_get_type+0x2c>)
 8002ec6:	21b8      	movs	r1, #184	@ 0xb8
 8002ec8:	4806      	ldr	r0, [pc, #24]	@ (8002ee4 <crsf_get_type+0x30>)
 8002eca:	f006 ff51 	bl	8009d70 <__assert_func>

	return (enum crsf_type)frame->frame[CRSF_IDX_TYPE];
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	789b      	ldrb	r3, [r3, #2]
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3708      	adds	r7, #8
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	0800bfb4 	.word	0x0800bfb4
 8002ee0:	0800c4c8 	.word	0x0800c4c8
 8002ee4:	0800bfbc 	.word	0x0800bfbc

08002ee8 <crsf_get_frame_length>:
	return frame->frame[CRSF_IDX_CRC(crsf_get_len(frame))];
}


static inline uint8_t crsf_get_frame_length(const struct crsf_frame* frame)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
	assert(frame);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d105      	bne.n	8002f02 <crsf_get_frame_length+0x1a>
 8002ef6:	4b08      	ldr	r3, [pc, #32]	@ (8002f18 <crsf_get_frame_length+0x30>)
 8002ef8:	4a08      	ldr	r2, [pc, #32]	@ (8002f1c <crsf_get_frame_length+0x34>)
 8002efa:	21d0      	movs	r1, #208	@ 0xd0
 8002efc:	4808      	ldr	r0, [pc, #32]	@ (8002f20 <crsf_get_frame_length+0x38>)
 8002efe:	f006 ff37 	bl	8009d70 <__assert_func>

	return crsf_get_len(frame) + CRSF_LEN_SYNC + CRSF_LEN_LEN;
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f7ff ff9e 	bl	8002e44 <crsf_get_len>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	3302      	adds	r3, #2
 8002f0c:	b2db      	uxtb	r3, r3
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	0800bfb4 	.word	0x0800bfb4
 8002f1c:	0800c4b0 	.word	0x0800c4b0
 8002f20:	0800bfbc 	.word	0x0800bfbc

08002f24 <u16_to_buf_big_endian>:
{
	return (uint16_t)buf[1] | (uint16_t)(buf[0] << 8);
}

static void u16_to_buf_big_endian(uint8_t* buf, uint16_t value)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	807b      	strh	r3, [r7, #2]
	buf[0] = value >> 8;
 8002f30:	887b      	ldrh	r3, [r7, #2]
 8002f32:	0a1b      	lsrs	r3, r3, #8
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	b2da      	uxtb	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	701a      	strb	r2, [r3, #0]
	buf[1] = value & 0xff;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	3301      	adds	r3, #1
 8002f40:	887a      	ldrh	r2, [r7, #2]
 8002f42:	b2d2      	uxtb	r2, r2
 8002f44:	701a      	strb	r2, [r3, #0]
}
 8002f46:	bf00      	nop
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr

08002f52 <u32_to_buf_big_endian>:
	buf[1] = (value >> 8) & 0xff;
	buf[2] = value & 0xff;
}

static void u32_to_buf_big_endian(uint8_t* buf, int32_t value)
{
 8002f52:	b480      	push	{r7}
 8002f54:	b083      	sub	sp, #12
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
 8002f5a:	6039      	str	r1, [r7, #0]
	buf[0] = value >> 24;
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	161b      	asrs	r3, r3, #24
 8002f60:	b2da      	uxtb	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	701a      	strb	r2, [r3, #0]
	buf[1] = (value >> 16) & 0xff;
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	141a      	asrs	r2, r3, #16
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	b2d2      	uxtb	r2, r2
 8002f70:	701a      	strb	r2, [r3, #0]
	buf[2] = (value >> 8) & 0xff;
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	121a      	asrs	r2, r3, #8
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	3302      	adds	r3, #2
 8002f7a:	b2d2      	uxtb	r2, r2
 8002f7c:	701a      	strb	r2, [r3, #0]
	buf[3] = value & 0xff;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	3303      	adds	r3, #3
 8002f82:	683a      	ldr	r2, [r7, #0]
 8002f84:	b2d2      	uxtb	r2, r2
 8002f86:	701a      	strb	r2, [r3, #0]
}
 8002f88:	bf00      	nop
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr

08002f94 <crsf_set_sync>:

static void crsf_set_sync(struct crsf_frame* frame, uint8_t sync)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d105      	bne.n	8002fb2 <crsf_set_sync+0x1e>
 8002fa6:	4b06      	ldr	r3, [pc, #24]	@ (8002fc0 <crsf_set_sync+0x2c>)
 8002fa8:	4a06      	ldr	r2, [pc, #24]	@ (8002fc4 <crsf_set_sync+0x30>)
 8002faa:	213a      	movs	r1, #58	@ 0x3a
 8002fac:	4806      	ldr	r0, [pc, #24]	@ (8002fc8 <crsf_set_sync+0x34>)
 8002fae:	f006 fedf 	bl	8009d70 <__assert_func>

	frame->frame[CRSF_IDX_SYNC] = sync;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	78fa      	ldrb	r2, [r7, #3]
 8002fb6:	701a      	strb	r2, [r3, #0]
}
 8002fb8:	bf00      	nop
 8002fba:	3708      	adds	r7, #8
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	0800bfb4 	.word	0x0800bfb4
 8002fc4:	0800c408 	.word	0x0800c408
 8002fc8:	0800bfe0 	.word	0x0800bfe0

08002fcc <crsf_set_len>:

static void crsf_set_len(struct crsf_frame* frame, uint8_t len)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d105      	bne.n	8002fea <crsf_set_len+0x1e>
 8002fde:	4b06      	ldr	r3, [pc, #24]	@ (8002ff8 <crsf_set_len+0x2c>)
 8002fe0:	4a06      	ldr	r2, [pc, #24]	@ (8002ffc <crsf_set_len+0x30>)
 8002fe2:	2141      	movs	r1, #65	@ 0x41
 8002fe4:	4806      	ldr	r0, [pc, #24]	@ (8003000 <crsf_set_len+0x34>)
 8002fe6:	f006 fec3 	bl	8009d70 <__assert_func>

	frame->frame[CRSF_IDX_LEN] = len;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	78fa      	ldrb	r2, [r7, #3]
 8002fee:	705a      	strb	r2, [r3, #1]
}
 8002ff0:	bf00      	nop
 8002ff2:	3708      	adds	r7, #8
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	0800bfb4 	.word	0x0800bfb4
 8002ffc:	0800c418 	.word	0x0800c418
 8003000:	0800bfe0 	.word	0x0800bfe0

08003004 <crsf_set_type>:

static void crsf_set_type(struct crsf_frame* frame, enum crsf_type type)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	460b      	mov	r3, r1
 800300e:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d105      	bne.n	8003022 <crsf_set_type+0x1e>
 8003016:	4b06      	ldr	r3, [pc, #24]	@ (8003030 <crsf_set_type+0x2c>)
 8003018:	4a06      	ldr	r2, [pc, #24]	@ (8003034 <crsf_set_type+0x30>)
 800301a:	2148      	movs	r1, #72	@ 0x48
 800301c:	4806      	ldr	r0, [pc, #24]	@ (8003038 <crsf_set_type+0x34>)
 800301e:	f006 fea7 	bl	8009d70 <__assert_func>

	frame->frame[CRSF_IDX_TYPE] = (uint8_t)type;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	78fa      	ldrb	r2, [r7, #3]
 8003026:	709a      	strb	r2, [r3, #2]
}
 8003028:	bf00      	nop
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	0800bfb4 	.word	0x0800bfb4
 8003034:	0800c428 	.word	0x0800c428
 8003038:	0800bfe0 	.word	0x0800bfe0

0800303c <crsf_set_payload>:

static void crsf_set_payload(struct crsf_frame* frame, const uint8_t payload[])
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
	assert(frame);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d105      	bne.n	8003058 <crsf_set_payload+0x1c>
 800304c:	4b10      	ldr	r3, [pc, #64]	@ (8003090 <crsf_set_payload+0x54>)
 800304e:	4a11      	ldr	r2, [pc, #68]	@ (8003094 <crsf_set_payload+0x58>)
 8003050:	214f      	movs	r1, #79	@ 0x4f
 8003052:	4811      	ldr	r0, [pc, #68]	@ (8003098 <crsf_set_payload+0x5c>)
 8003054:	f006 fe8c 	bl	8009d70 <__assert_func>

	for (uint8_t i = 0; i < crsf_get_payload_length(frame); i++) {
 8003058:	2300      	movs	r3, #0
 800305a:	73fb      	strb	r3, [r7, #15]
 800305c:	e00a      	b.n	8003074 <crsf_set_payload+0x38>
		frame->frame[CRSF_IDX_PAYLOAD + i] = payload[i];
 800305e:	7bfb      	ldrb	r3, [r7, #15]
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	441a      	add	r2, r3
 8003064:	7bfb      	ldrb	r3, [r7, #15]
 8003066:	3303      	adds	r3, #3
 8003068:	7811      	ldrb	r1, [r2, #0]
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < crsf_get_payload_length(frame); i++) {
 800306e:	7bfb      	ldrb	r3, [r7, #15]
 8003070:	3301      	adds	r3, #1
 8003072:	73fb      	strb	r3, [r7, #15]
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f7ff feff 	bl	8002e78 <crsf_get_payload_length>
 800307a:	4603      	mov	r3, r0
 800307c:	461a      	mov	r2, r3
 800307e:	7bfb      	ldrb	r3, [r7, #15]
 8003080:	4293      	cmp	r3, r2
 8003082:	d3ec      	bcc.n	800305e <crsf_set_payload+0x22>
	}
}
 8003084:	bf00      	nop
 8003086:	bf00      	nop
 8003088:	3710      	adds	r7, #16
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	0800bfb4 	.word	0x0800bfb4
 8003094:	0800c438 	.word	0x0800c438
 8003098:	0800bfe0 	.word	0x0800bfe0

0800309c <crsf_set_crc>:

static void crsf_set_crc(struct crsf_frame* frame, uint8_t crc)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	460b      	mov	r3, r1
 80030a6:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d105      	bne.n	80030ba <crsf_set_crc+0x1e>
 80030ae:	4b09      	ldr	r3, [pc, #36]	@ (80030d4 <crsf_set_crc+0x38>)
 80030b0:	4a09      	ldr	r2, [pc, #36]	@ (80030d8 <crsf_set_crc+0x3c>)
 80030b2:	2158      	movs	r1, #88	@ 0x58
 80030b4:	4809      	ldr	r0, [pc, #36]	@ (80030dc <crsf_set_crc+0x40>)
 80030b6:	f006 fe5b 	bl	8009d70 <__assert_func>

	frame->frame[CRSF_IDX_CRC(crsf_get_len(frame))] = crc;
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f7ff fec2 	bl	8002e44 <crsf_get_len>
 80030c0:	4603      	mov	r3, r0
 80030c2:	3301      	adds	r3, #1
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	78f9      	ldrb	r1, [r7, #3]
 80030c8:	54d1      	strb	r1, [r2, r3]
}
 80030ca:	bf00      	nop
 80030cc:	3708      	adds	r7, #8
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	0800bfb4 	.word	0x0800bfb4
 80030d8:	0800c474 	.word	0x0800c474
 80030dc:	0800bfe0 	.word	0x0800bfe0

080030e0 <crsf_crc8_dvbs2>:

static uint8_t crsf_crc8_dvbs2(uint8_t crc, uint8_t val)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	4603      	mov	r3, r0
 80030e8:	460a      	mov	r2, r1
 80030ea:	71fb      	strb	r3, [r7, #7]
 80030ec:	4613      	mov	r3, r2
 80030ee:	71bb      	strb	r3, [r7, #6]
	crc ^= val;
 80030f0:	79fa      	ldrb	r2, [r7, #7]
 80030f2:	79bb      	ldrb	r3, [r7, #6]
 80030f4:	4053      	eors	r3, r2
 80030f6:	71fb      	strb	r3, [r7, #7]
	for (int j = 0; j < 8; j++) {
 80030f8:	2300      	movs	r3, #0
 80030fa:	60fb      	str	r3, [r7, #12]
 80030fc:	e013      	b.n	8003126 <crsf_crc8_dvbs2+0x46>
		if (crc & 0x80) {
 80030fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003102:	2b00      	cmp	r3, #0
 8003104:	da09      	bge.n	800311a <crsf_crc8_dvbs2+0x3a>
			crc = (crc << 1) ^ 0xD5;
 8003106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310a:	005b      	lsls	r3, r3, #1
 800310c:	b25b      	sxtb	r3, r3
 800310e:	f083 032a 	eor.w	r3, r3, #42	@ 0x2a
 8003112:	43db      	mvns	r3, r3
 8003114:	b25b      	sxtb	r3, r3
 8003116:	71fb      	strb	r3, [r7, #7]
 8003118:	e002      	b.n	8003120 <crsf_crc8_dvbs2+0x40>

		}
		else {
			crc <<= 1;
 800311a:	79fb      	ldrb	r3, [r7, #7]
 800311c:	005b      	lsls	r3, r3, #1
 800311e:	71fb      	strb	r3, [r7, #7]
	for (int j = 0; j < 8; j++) {
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	3301      	adds	r3, #1
 8003124:	60fb      	str	r3, [r7, #12]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2b07      	cmp	r3, #7
 800312a:	dde8      	ble.n	80030fe <crsf_crc8_dvbs2+0x1e>
		}
	}
	return crc;
 800312c:	79fb      	ldrb	r3, [r7, #7]
}
 800312e:	4618      	mov	r0, r3
 8003130:	3714      	adds	r7, #20
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
	...

0800313c <crsf_calc_crc8_buf>:

uint8_t crsf_calc_crc8_buf(const uint8_t* buf, uint8_t len)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	460b      	mov	r3, r1
 8003146:	70fb      	strb	r3, [r7, #3]
	assert(buf);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d105      	bne.n	800315a <crsf_calc_crc8_buf+0x1e>
 800314e:	4b11      	ldr	r3, [pc, #68]	@ (8003194 <crsf_calc_crc8_buf+0x58>)
 8003150:	4a11      	ldr	r2, [pc, #68]	@ (8003198 <crsf_calc_crc8_buf+0x5c>)
 8003152:	216e      	movs	r1, #110	@ 0x6e
 8003154:	4811      	ldr	r0, [pc, #68]	@ (800319c <crsf_calc_crc8_buf+0x60>)
 8003156:	f006 fe0b 	bl	8009d70 <__assert_func>

	uint8_t crc = 0;
 800315a:	2300      	movs	r3, #0
 800315c:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = CRSF_IDX_TYPE; i < len - CRSF_LEN_CRC; i++) {
 800315e:	2302      	movs	r3, #2
 8003160:	73bb      	strb	r3, [r7, #14]
 8003162:	e00d      	b.n	8003180 <crsf_calc_crc8_buf+0x44>
		crc = crsf_crc8_dvbs2(crc, buf[i]);
 8003164:	7bbb      	ldrb	r3, [r7, #14]
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	4413      	add	r3, r2
 800316a:	781a      	ldrb	r2, [r3, #0]
 800316c:	7bfb      	ldrb	r3, [r7, #15]
 800316e:	4611      	mov	r1, r2
 8003170:	4618      	mov	r0, r3
 8003172:	f7ff ffb5 	bl	80030e0 <crsf_crc8_dvbs2>
 8003176:	4603      	mov	r3, r0
 8003178:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = CRSF_IDX_TYPE; i < len - CRSF_LEN_CRC; i++) {
 800317a:	7bbb      	ldrb	r3, [r7, #14]
 800317c:	3301      	adds	r3, #1
 800317e:	73bb      	strb	r3, [r7, #14]
 8003180:	7bba      	ldrb	r2, [r7, #14]
 8003182:	78fb      	ldrb	r3, [r7, #3]
 8003184:	3b01      	subs	r3, #1
 8003186:	429a      	cmp	r2, r3
 8003188:	dbec      	blt.n	8003164 <crsf_calc_crc8_buf+0x28>
	}

	return crc;
 800318a:	7bfb      	ldrb	r3, [r7, #15]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	0800c004 	.word	0x0800c004
 8003198:	0800c484 	.word	0x0800c484
 800319c:	0800bfe0 	.word	0x0800bfe0

080031a0 <crsf_calc_crc8_frame>:

uint8_t crsf_calc_crc8_frame(const struct crsf_frame* frame)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b084      	sub	sp, #16
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
	assert(frame);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d105      	bne.n	80031ba <crsf_calc_crc8_frame+0x1a>
 80031ae:	4b12      	ldr	r3, [pc, #72]	@ (80031f8 <crsf_calc_crc8_frame+0x58>)
 80031b0:	4a12      	ldr	r2, [pc, #72]	@ (80031fc <crsf_calc_crc8_frame+0x5c>)
 80031b2:	217a      	movs	r1, #122	@ 0x7a
 80031b4:	4812      	ldr	r0, [pc, #72]	@ (8003200 <crsf_calc_crc8_frame+0x60>)
 80031b6:	f006 fddb 	bl	8009d70 <__assert_func>

	uint8_t crc = 0;
 80031ba:	2300      	movs	r3, #0
 80031bc:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = CRSF_IDX_TYPE; i < CRSF_IDX_CRC(crsf_get_len(frame)); i++) {
 80031be:	2302      	movs	r3, #2
 80031c0:	73bb      	strb	r3, [r7, #14]
 80031c2:	e00c      	b.n	80031de <crsf_calc_crc8_frame+0x3e>
		crc = crsf_crc8_dvbs2(crc, frame->frame[i]);
 80031c4:	7bbb      	ldrb	r3, [r7, #14]
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	5cd2      	ldrb	r2, [r2, r3]
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
 80031cc:	4611      	mov	r1, r2
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7ff ff86 	bl	80030e0 <crsf_crc8_dvbs2>
 80031d4:	4603      	mov	r3, r0
 80031d6:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = CRSF_IDX_TYPE; i < CRSF_IDX_CRC(crsf_get_len(frame)); i++) {
 80031d8:	7bbb      	ldrb	r3, [r7, #14]
 80031da:	3301      	adds	r3, #1
 80031dc:	73bb      	strb	r3, [r7, #14]
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7ff fe30 	bl	8002e44 <crsf_get_len>
 80031e4:	4603      	mov	r3, r0
 80031e6:	461a      	mov	r2, r3
 80031e8:	7bbb      	ldrb	r3, [r7, #14]
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d9ea      	bls.n	80031c4 <crsf_calc_crc8_frame+0x24>
	}

	return crc;
 80031ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3710      	adds	r7, #16
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	0800bfb4 	.word	0x0800bfb4
 80031fc:	0800c498 	.word	0x0800c498
 8003200:	0800bfe0 	.word	0x0800bfe0

08003204 <crsf_parse_frame>:

bool crsf_parse_frame(struct crsf_frame* frame, const uint8_t* buf, uint8_t buf_len, uint8_t* read_len)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b086      	sub	sp, #24
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	603b      	str	r3, [r7, #0]
 8003210:	4613      	mov	r3, r2
 8003212:	71fb      	strb	r3, [r7, #7]
	if (buf_len < CRSF_LEN_METADATA) {
 8003214:	79fb      	ldrb	r3, [r7, #7]
 8003216:	2b03      	cmp	r3, #3
 8003218:	d804      	bhi.n	8003224 <crsf_parse_frame+0x20>
		*read_len = buf_len;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	79fa      	ldrb	r2, [r7, #7]
 800321e:	701a      	strb	r2, [r3, #0]
		return false;
 8003220:	2300      	movs	r3, #0
 8003222:	e065      	b.n	80032f0 <crsf_parse_frame+0xec>
	}
	if (buf[0] != CRSF_SYNC_CHAR) {
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2bc8      	cmp	r3, #200	@ 0xc8
 800322a:	d004      	beq.n	8003236 <crsf_parse_frame+0x32>
		*read_len = 1;
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	2201      	movs	r2, #1
 8003230:	701a      	strb	r2, [r3, #0]
		return false;
 8003232:	2300      	movs	r3, #0
 8003234:	e05c      	b.n	80032f0 <crsf_parse_frame+0xec>
	}
	crsf_set_sync(frame, buf[0]);
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	4619      	mov	r1, r3
 800323c:	68f8      	ldr	r0, [r7, #12]
 800323e:	f7ff fea9 	bl	8002f94 <crsf_set_sync>
	if (buf[1] < 2) {
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	3301      	adds	r3, #1
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	2b01      	cmp	r3, #1
 800324a:	d804      	bhi.n	8003256 <crsf_parse_frame+0x52>
		*read_len = 2;
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	2202      	movs	r2, #2
 8003250:	701a      	strb	r2, [r3, #0]
		return false;
 8003252:	2300      	movs	r3, #0
 8003254:	e04c      	b.n	80032f0 <crsf_parse_frame+0xec>
	}
	if (buf_len < buf[1] + 2 || CRSF_PLDLEN_MAX + 2 < buf[1]) {
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	3301      	adds	r3, #1
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	1c5a      	adds	r2, r3, #1
 800325e:	79fb      	ldrb	r3, [r7, #7]
 8003260:	429a      	cmp	r2, r3
 8003262:	da04      	bge.n	800326e <crsf_parse_frame+0x6a>
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	3301      	adds	r3, #1
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	2b3e      	cmp	r3, #62	@ 0x3e
 800326c:	d904      	bls.n	8003278 <crsf_parse_frame+0x74>
		*read_len = buf_len;
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	79fa      	ldrb	r2, [r7, #7]
 8003272:	701a      	strb	r2, [r3, #0]
		return false;
 8003274:	2300      	movs	r3, #0
 8003276:	e03b      	b.n	80032f0 <crsf_parse_frame+0xec>
	}

	crsf_set_len(frame, buf[CRSF_IDX_LEN]);
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	3301      	adds	r3, #1
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	4619      	mov	r1, r3
 8003280:	68f8      	ldr	r0, [r7, #12]
 8003282:	f7ff fea3 	bl	8002fcc <crsf_set_len>
	crsf_set_type(frame, (enum crsf_type)buf[CRSF_IDX_TYPE]);
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	3302      	adds	r3, #2
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	4619      	mov	r1, r3
 800328e:	68f8      	ldr	r0, [r7, #12]
 8003290:	f7ff feb8 	bl	8003004 <crsf_set_type>
	uint8_t len = crsf_get_len(frame);
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f7ff fdd5 	bl	8002e44 <crsf_get_len>
 800329a:	4603      	mov	r3, r0
 800329c:	75fb      	strb	r3, [r7, #23]
	uint8_t crc_idx = CRSF_IDX_CRC(len);
 800329e:	7dfb      	ldrb	r3, [r7, #23]
 80032a0:	3301      	adds	r3, #1
 80032a2:	75bb      	strb	r3, [r7, #22]

	uint8_t crc = crsf_calc_crc8_buf(buf, crsf_get_frame_length(frame));
 80032a4:	68f8      	ldr	r0, [r7, #12]
 80032a6:	f7ff fe1f 	bl	8002ee8 <crsf_get_frame_length>
 80032aa:	4603      	mov	r3, r0
 80032ac:	4619      	mov	r1, r3
 80032ae:	68b8      	ldr	r0, [r7, #8]
 80032b0:	f7ff ff44 	bl	800313c <crsf_calc_crc8_buf>
 80032b4:	4603      	mov	r3, r0
 80032b6:	757b      	strb	r3, [r7, #21]
	*read_len = crsf_get_frame_length(frame);
 80032b8:	68f8      	ldr	r0, [r7, #12]
 80032ba:	f7ff fe15 	bl	8002ee8 <crsf_get_frame_length>
 80032be:	4603      	mov	r3, r0
 80032c0:	461a      	mov	r2, r3
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	701a      	strb	r2, [r3, #0]

	if (buf[crc_idx] != crc) {
 80032c6:	7dbb      	ldrb	r3, [r7, #22]
 80032c8:	68ba      	ldr	r2, [r7, #8]
 80032ca:	4413      	add	r3, r2
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	7d7a      	ldrb	r2, [r7, #21]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d001      	beq.n	80032d8 <crsf_parse_frame+0xd4>
		return false;
 80032d4:	2300      	movs	r3, #0
 80032d6:	e00b      	b.n	80032f0 <crsf_parse_frame+0xec>
	}
	crsf_set_crc(frame, crc);
 80032d8:	7d7b      	ldrb	r3, [r7, #21]
 80032da:	4619      	mov	r1, r3
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	f7ff fedd 	bl	800309c <crsf_set_crc>

	crsf_set_payload(frame, buf + CRSF_IDX_PAYLOAD);
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	3303      	adds	r3, #3
 80032e6:	4619      	mov	r1, r3
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	f7ff fea7 	bl	800303c <crsf_set_payload>

	return true;
 80032ee:	2301      	movs	r3, #1
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3718      	adds	r7, #24
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <crsf_parse_rc_channels>:

	return true;
}

bool crsf_parse_rc_channels(const struct crsf_frame* frame, struct crsf_rc_channels* rc_channels)
{
 80032f8:	b5b0      	push	{r4, r5, r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
	assert(frame);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d105      	bne.n	8003314 <crsf_parse_rc_channels+0x1c>
 8003308:	4b1b      	ldr	r3, [pc, #108]	@ (8003378 <crsf_parse_rc_channels+0x80>)
 800330a:	4a1c      	ldr	r2, [pc, #112]	@ (800337c <crsf_parse_rc_channels+0x84>)
 800330c:	21c7      	movs	r1, #199	@ 0xc7
 800330e:	481c      	ldr	r0, [pc, #112]	@ (8003380 <crsf_parse_rc_channels+0x88>)
 8003310:	f006 fd2e 	bl	8009d70 <__assert_func>
	assert(rc_channels);
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d105      	bne.n	8003326 <crsf_parse_rc_channels+0x2e>
 800331a:	4b1a      	ldr	r3, [pc, #104]	@ (8003384 <crsf_parse_rc_channels+0x8c>)
 800331c:	4a17      	ldr	r2, [pc, #92]	@ (800337c <crsf_parse_rc_channels+0x84>)
 800331e:	21c8      	movs	r1, #200	@ 0xc8
 8003320:	4817      	ldr	r0, [pc, #92]	@ (8003380 <crsf_parse_rc_channels+0x88>)
 8003322:	f006 fd25 	bl	8009d70 <__assert_func>

	if (crsf_get_type(frame) != CRSF_TYPE_RC_CHANNELS) {
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f7ff fdc4 	bl	8002eb4 <crsf_get_type>
 800332c:	4603      	mov	r3, r0
 800332e:	2b16      	cmp	r3, #22
 8003330:	d001      	beq.n	8003336 <crsf_parse_rc_channels+0x3e>
		return false;
 8003332:	2300      	movs	r3, #0
 8003334:	e01b      	b.n	800336e <crsf_parse_rc_channels+0x76>
	}

	if (crsf_get_payload_length(frame) != CRSF_PLDLEN_RC_CHANNELS) {
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7ff fd9e 	bl	8002e78 <crsf_get_payload_length>
 800333c:	4603      	mov	r3, r0
 800333e:	2b16      	cmp	r3, #22
 8003340:	d001      	beq.n	8003346 <crsf_parse_rc_channels+0x4e>
		return false;
 8003342:	2300      	movs	r3, #0
 8003344:	e013      	b.n	800336e <crsf_parse_rc_channels+0x76>
	}

	const uint8_t* const payload = frame->frame + CRSF_IDX_PAYLOAD;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	3303      	adds	r3, #3
 800334a:	60fb      	str	r3, [r7, #12]

	const struct crsf_rc_channels* tmp = (struct crsf_rc_channels*)(payload);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	60bb      	str	r3, [r7, #8]
	*rc_channels = *tmp;
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	68ba      	ldr	r2, [r7, #8]
 8003354:	6811      	ldr	r1, [r2, #0]
 8003356:	6855      	ldr	r5, [r2, #4]
 8003358:	6894      	ldr	r4, [r2, #8]
 800335a:	68d0      	ldr	r0, [r2, #12]
 800335c:	6019      	str	r1, [r3, #0]
 800335e:	605d      	str	r5, [r3, #4]
 8003360:	609c      	str	r4, [r3, #8]
 8003362:	60d8      	str	r0, [r3, #12]
 8003364:	6911      	ldr	r1, [r2, #16]
 8003366:	6119      	str	r1, [r3, #16]
 8003368:	8a92      	ldrh	r2, [r2, #20]
 800336a:	829a      	strh	r2, [r3, #20]

	return true;
 800336c:	2301      	movs	r3, #1
}
 800336e:	4618      	mov	r0, r3
 8003370:	3710      	adds	r7, #16
 8003372:	46bd      	mov	sp, r7
 8003374:	bdb0      	pop	{r4, r5, r7, pc}
 8003376:	bf00      	nop
 8003378:	0800bfb4 	.word	0x0800bfb4
 800337c:	0800c4d8 	.word	0x0800c4d8
 8003380:	0800bfe0 	.word	0x0800bfe0
 8003384:	0800c00c 	.word	0x0800c00c

08003388 <crsf_framing_gps>:
}


void crsf_framing_gps(struct crsf_frame* frame, int32_t latitude_100ndeg, int32_t longitude_100ndeg,
	uint16_t groundspeed_damph, uint16_t heading_cdeg, uint16_t altitude_m, uint8_t satellites)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
 8003394:	807b      	strh	r3, [r7, #2]
	assert(frame);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d106      	bne.n	80033aa <crsf_framing_gps+0x22>
 800339c:	4b24      	ldr	r3, [pc, #144]	@ (8003430 <crsf_framing_gps+0xa8>)
 800339e:	4a25      	ldr	r2, [pc, #148]	@ (8003434 <crsf_framing_gps+0xac>)
 80033a0:	f240 1109 	movw	r1, #265	@ 0x109
 80033a4:	4824      	ldr	r0, [pc, #144]	@ (8003438 <crsf_framing_gps+0xb0>)
 80033a6:	f006 fce3 	bl	8009d70 <__assert_func>

	crsf_set_sync(frame, CRSF_SYNC_CHAR);
 80033aa:	21c8      	movs	r1, #200	@ 0xc8
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f7ff fdf1 	bl	8002f94 <crsf_set_sync>
	crsf_set_len(frame, CRSF_PLDLEN_GPS + CRSF_LEN_TYPE + CRSF_LEN_CRC);
 80033b2:	2111      	movs	r1, #17
 80033b4:	68f8      	ldr	r0, [r7, #12]
 80033b6:	f7ff fe09 	bl	8002fcc <crsf_set_len>
	crsf_set_type(frame, CRSF_TYPE_GPS);
 80033ba:	2102      	movs	r1, #2
 80033bc:	68f8      	ldr	r0, [r7, #12]
 80033be:	f7ff fe21 	bl	8003004 <crsf_set_type>

	uint8_t* const payload = frame->frame + CRSF_IDX_PAYLOAD;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	3303      	adds	r3, #3
 80033c6:	617b      	str	r3, [r7, #20]

	u32_to_buf_big_endian(payload, latitude_100ndeg);
 80033c8:	68b9      	ldr	r1, [r7, #8]
 80033ca:	6978      	ldr	r0, [r7, #20]
 80033cc:	f7ff fdc1 	bl	8002f52 <u32_to_buf_big_endian>
	u32_to_buf_big_endian(payload + 4, longitude_100ndeg);
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	3304      	adds	r3, #4
 80033d4:	6879      	ldr	r1, [r7, #4]
 80033d6:	4618      	mov	r0, r3
 80033d8:	f7ff fdbb 	bl	8002f52 <u32_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 8, groundspeed_damph);
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	3308      	adds	r3, #8
 80033e0:	887a      	ldrh	r2, [r7, #2]
 80033e2:	4611      	mov	r1, r2
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff fd9d 	bl	8002f24 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 10, heading_cdeg);
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	330a      	adds	r3, #10
 80033ee:	8c3a      	ldrh	r2, [r7, #32]
 80033f0:	4611      	mov	r1, r2
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7ff fd96 	bl	8002f24 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 12, altitude_m + 1000);
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	f103 020c 	add.w	r2, r3, #12
 80033fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003400:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8003404:	b29b      	uxth	r3, r3
 8003406:	4619      	mov	r1, r3
 8003408:	4610      	mov	r0, r2
 800340a:	f7ff fd8b 	bl	8002f24 <u16_to_buf_big_endian>
	payload[14] = satellites;
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	330e      	adds	r3, #14
 8003412:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8003416:	701a      	strb	r2, [r3, #0]

	crsf_set_crc(frame, crsf_calc_crc8_frame(frame));
 8003418:	68f8      	ldr	r0, [r7, #12]
 800341a:	f7ff fec1 	bl	80031a0 <crsf_calc_crc8_frame>
 800341e:	4603      	mov	r3, r0
 8003420:	4619      	mov	r1, r3
 8003422:	68f8      	ldr	r0, [r7, #12]
 8003424:	f7ff fe3a 	bl	800309c <crsf_set_crc>
}
 8003428:	bf00      	nop
 800342a:	3718      	adds	r7, #24
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	0800bfb4 	.word	0x0800bfb4
 8003434:	0800c4f0 	.word	0x0800c4f0
 8003438:	0800bfe0 	.word	0x0800bfe0

0800343c <crsf_framing_attitude>:

	crsf_set_crc(frame, crsf_calc_crc8_frame(frame));
}

void crsf_framing_attitude(struct crsf_frame* frame, int16_t pitch_angle_100urad, int16_t roll_angle_100urad, int16_t yaw_angle_100urad)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b086      	sub	sp, #24
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	4608      	mov	r0, r1
 8003446:	4611      	mov	r1, r2
 8003448:	461a      	mov	r2, r3
 800344a:	4603      	mov	r3, r0
 800344c:	817b      	strh	r3, [r7, #10]
 800344e:	460b      	mov	r3, r1
 8003450:	813b      	strh	r3, [r7, #8]
 8003452:	4613      	mov	r3, r2
 8003454:	80fb      	strh	r3, [r7, #6]
	assert(frame);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d106      	bne.n	800346a <crsf_framing_attitude+0x2e>
 800345c:	4b1a      	ldr	r3, [pc, #104]	@ (80034c8 <crsf_framing_attitude+0x8c>)
 800345e:	4a1b      	ldr	r2, [pc, #108]	@ (80034cc <crsf_framing_attitude+0x90>)
 8003460:	f240 114f 	movw	r1, #335	@ 0x14f
 8003464:	481a      	ldr	r0, [pc, #104]	@ (80034d0 <crsf_framing_attitude+0x94>)
 8003466:	f006 fc83 	bl	8009d70 <__assert_func>

	crsf_set_sync(frame, CRSF_SYNC_CHAR);
 800346a:	21c8      	movs	r1, #200	@ 0xc8
 800346c:	68f8      	ldr	r0, [r7, #12]
 800346e:	f7ff fd91 	bl	8002f94 <crsf_set_sync>
	crsf_set_len(frame, CRSF_PLDLEN_ATTITUDE + CRSF_LEN_TYPE + CRSF_LEN_CRC);
 8003472:	2108      	movs	r1, #8
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	f7ff fda9 	bl	8002fcc <crsf_set_len>
	crsf_set_type(frame, CRSF_TYPE_ATTITUDE);
 800347a:	211e      	movs	r1, #30
 800347c:	68f8      	ldr	r0, [r7, #12]
 800347e:	f7ff fdc1 	bl	8003004 <crsf_set_type>

	uint8_t* const payload = frame->frame + CRSF_IDX_PAYLOAD;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	3303      	adds	r3, #3
 8003486:	617b      	str	r3, [r7, #20]


	u16_to_buf_big_endian(payload, pitch_angle_100urad);
 8003488:	897b      	ldrh	r3, [r7, #10]
 800348a:	4619      	mov	r1, r3
 800348c:	6978      	ldr	r0, [r7, #20]
 800348e:	f7ff fd49 	bl	8002f24 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 2, roll_angle_100urad);
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	3302      	adds	r3, #2
 8003496:	893a      	ldrh	r2, [r7, #8]
 8003498:	4611      	mov	r1, r2
 800349a:	4618      	mov	r0, r3
 800349c:	f7ff fd42 	bl	8002f24 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 4, yaw_angle_100urad);
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	3304      	adds	r3, #4
 80034a4:	88fa      	ldrh	r2, [r7, #6]
 80034a6:	4611      	mov	r1, r2
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7ff fd3b 	bl	8002f24 <u16_to_buf_big_endian>

	crsf_set_crc(frame, crsf_calc_crc8_frame(frame));
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	f7ff fe76 	bl	80031a0 <crsf_calc_crc8_frame>
 80034b4:	4603      	mov	r3, r0
 80034b6:	4619      	mov	r1, r3
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f7ff fdef 	bl	800309c <crsf_set_crc>
}
 80034be:	bf00      	nop
 80034c0:	3718      	adds	r7, #24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	0800bfb4 	.word	0x0800bfb4
 80034cc:	0800c504 	.word	0x0800c504
 80034d0:	0800bfe0 	.word	0x0800bfe0

080034d4 <crsf_framing_voltages>:

	crsf_set_crc(frame, crsf_calc_crc8_frame(frame));
}

void crsf_framing_voltages(struct crsf_frame* frame, uint8_t voltage_src_id, uint16_t voltages_mv[], uint8_t voltages_len)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b086      	sub	sp, #24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	607a      	str	r2, [r7, #4]
 80034de:	461a      	mov	r2, r3
 80034e0:	460b      	mov	r3, r1
 80034e2:	72fb      	strb	r3, [r7, #11]
 80034e4:	4613      	mov	r3, r2
 80034e6:	72bb      	strb	r3, [r7, #10]
	assert(frame);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d106      	bne.n	80034fc <crsf_framing_voltages+0x28>
 80034ee:	4b2a      	ldr	r3, [pc, #168]	@ (8003598 <crsf_framing_voltages+0xc4>)
 80034f0:	4a2a      	ldr	r2, [pc, #168]	@ (800359c <crsf_framing_voltages+0xc8>)
 80034f2:	f44f 71c2 	mov.w	r1, #388	@ 0x184
 80034f6:	482a      	ldr	r0, [pc, #168]	@ (80035a0 <crsf_framing_voltages+0xcc>)
 80034f8:	f006 fc3a 	bl	8009d70 <__assert_func>
	assert(voltages_mv);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d106      	bne.n	8003510 <crsf_framing_voltages+0x3c>
 8003502:	4b28      	ldr	r3, [pc, #160]	@ (80035a4 <crsf_framing_voltages+0xd0>)
 8003504:	4a25      	ldr	r2, [pc, #148]	@ (800359c <crsf_framing_voltages+0xc8>)
 8003506:	f240 1185 	movw	r1, #389	@ 0x185
 800350a:	4825      	ldr	r0, [pc, #148]	@ (80035a0 <crsf_framing_voltages+0xcc>)
 800350c:	f006 fc30 	bl	8009d70 <__assert_func>
	assert(voltages_len <= 29);
 8003510:	7abb      	ldrb	r3, [r7, #10]
 8003512:	2b1d      	cmp	r3, #29
 8003514:	d906      	bls.n	8003524 <crsf_framing_voltages+0x50>
 8003516:	4b24      	ldr	r3, [pc, #144]	@ (80035a8 <crsf_framing_voltages+0xd4>)
 8003518:	4a20      	ldr	r2, [pc, #128]	@ (800359c <crsf_framing_voltages+0xc8>)
 800351a:	f44f 71c3 	mov.w	r1, #390	@ 0x186
 800351e:	4820      	ldr	r0, [pc, #128]	@ (80035a0 <crsf_framing_voltages+0xcc>)
 8003520:	f006 fc26 	bl	8009d70 <__assert_func>

	crsf_set_sync(frame, CRSF_SYNC_CHAR);
 8003524:	21c8      	movs	r1, #200	@ 0xc8
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f7ff fd34 	bl	8002f94 <crsf_set_sync>
	crsf_set_len(frame, CRSF_PLDLEN_VOLTAGES(voltages_len) + CRSF_LEN_TYPE + CRSF_LEN_CRC);
 800352c:	7abb      	ldrb	r3, [r7, #10]
 800352e:	005b      	lsls	r3, r3, #1
 8003530:	b2db      	uxtb	r3, r3
 8003532:	3303      	adds	r3, #3
 8003534:	b2db      	uxtb	r3, r3
 8003536:	4619      	mov	r1, r3
 8003538:	68f8      	ldr	r0, [r7, #12]
 800353a:	f7ff fd47 	bl	8002fcc <crsf_set_len>
	crsf_set_type(frame, CRSF_TYPE_VOLTAGES);
 800353e:	210e      	movs	r1, #14
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f7ff fd5f 	bl	8003004 <crsf_set_type>

	uint8_t* const payload = frame->frame + CRSF_IDX_PAYLOAD;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	3303      	adds	r3, #3
 800354a:	613b      	str	r3, [r7, #16]

	payload[0] = voltage_src_id;
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	7afa      	ldrb	r2, [r7, #11]
 8003550:	701a      	strb	r2, [r3, #0]
	uint8_t voltages_idx;
	for (voltages_idx = 0; voltages_idx < voltages_len; voltages_idx++) {
 8003552:	2300      	movs	r3, #0
 8003554:	75fb      	strb	r3, [r7, #23]
 8003556:	e00f      	b.n	8003578 <crsf_framing_voltages+0xa4>
		u16_to_buf_big_endian(payload + 1 + (voltages_idx * 2), voltages_mv[voltages_idx]);
 8003558:	7dfb      	ldrb	r3, [r7, #23]
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	3301      	adds	r3, #1
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	18d0      	adds	r0, r2, r3
 8003562:	7dfb      	ldrb	r3, [r7, #23]
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	4413      	add	r3, r2
 800356a:	881b      	ldrh	r3, [r3, #0]
 800356c:	4619      	mov	r1, r3
 800356e:	f7ff fcd9 	bl	8002f24 <u16_to_buf_big_endian>
	for (voltages_idx = 0; voltages_idx < voltages_len; voltages_idx++) {
 8003572:	7dfb      	ldrb	r3, [r7, #23]
 8003574:	3301      	adds	r3, #1
 8003576:	75fb      	strb	r3, [r7, #23]
 8003578:	7dfa      	ldrb	r2, [r7, #23]
 800357a:	7abb      	ldrb	r3, [r7, #10]
 800357c:	429a      	cmp	r2, r3
 800357e:	d3eb      	bcc.n	8003558 <crsf_framing_voltages+0x84>
	}

	crsf_set_crc(frame, crsf_calc_crc8_frame(frame));
 8003580:	68f8      	ldr	r0, [r7, #12]
 8003582:	f7ff fe0d 	bl	80031a0 <crsf_calc_crc8_frame>
 8003586:	4603      	mov	r3, r0
 8003588:	4619      	mov	r1, r3
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f7ff fd86 	bl	800309c <crsf_set_crc>
}
 8003590:	bf00      	nop
 8003592:	3718      	adds	r7, #24
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	0800bfb4 	.word	0x0800bfb4
 800359c:	0800c51c 	.word	0x0800c51c
 80035a0:	0800bfe0 	.word	0x0800bfe0
 80035a4:	0800c030 	.word	0x0800c030
 80035a8:	0800c03c 	.word	0x0800c03c

080035ac <crsf_init_frame_queue>:




bool crsf_init_frame_queue(struct crsf_frame_queue *queue)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
	assert(queue);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d105      	bne.n	80035c6 <crsf_init_frame_queue+0x1a>
 80035ba:	4b09      	ldr	r3, [pc, #36]	@ (80035e0 <crsf_init_frame_queue+0x34>)
 80035bc:	4a09      	ldr	r2, [pc, #36]	@ (80035e4 <crsf_init_frame_queue+0x38>)
 80035be:	2110      	movs	r1, #16
 80035c0:	4809      	ldr	r0, [pc, #36]	@ (80035e8 <crsf_init_frame_queue+0x3c>)
 80035c2:	f006 fbd5 	bl	8009d70 <__assert_func>

	queue->len = 0;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 2c1d 	strb.w	r2, [r3, #3101]	@ 0xc1d
	queue->head = 0;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 2c1c 	strb.w	r2, [r3, #3100]	@ 0xc1c

	return true;
 80035d6:	2301      	movs	r3, #1
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3708      	adds	r7, #8
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	0800c06c 	.word	0x0800c06c
 80035e4:	0800c534 	.word	0x0800c534
 80035e8:	0800c074 	.word	0x0800c074

080035ec <crsf_push_frame_queue>:

bool crsf_push_frame_queue(struct crsf_frame_queue *queue, const struct crsf_frame *frame)
{
 80035ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
	assert(queue);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d105      	bne.n	8003608 <crsf_push_frame_queue+0x1c>
 80035fc:	4b2d      	ldr	r3, [pc, #180]	@ (80036b4 <crsf_push_frame_queue+0xc8>)
 80035fe:	4a2e      	ldr	r2, [pc, #184]	@ (80036b8 <crsf_push_frame_queue+0xcc>)
 8003600:	211a      	movs	r1, #26
 8003602:	482e      	ldr	r0, [pc, #184]	@ (80036bc <crsf_push_frame_queue+0xd0>)
 8003604:	f006 fbb4 	bl	8009d70 <__assert_func>
	assert(queue->len <= CRSF_FRAMESLEN_MAX);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f893 3c1d 	ldrb.w	r3, [r3, #3101]	@ 0xc1d
 800360e:	2b32      	cmp	r3, #50	@ 0x32
 8003610:	d905      	bls.n	800361e <crsf_push_frame_queue+0x32>
 8003612:	4b2b      	ldr	r3, [pc, #172]	@ (80036c0 <crsf_push_frame_queue+0xd4>)
 8003614:	4a28      	ldr	r2, [pc, #160]	@ (80036b8 <crsf_push_frame_queue+0xcc>)
 8003616:	211b      	movs	r1, #27
 8003618:	4828      	ldr	r0, [pc, #160]	@ (80036bc <crsf_push_frame_queue+0xd0>)
 800361a:	f006 fba9 	bl	8009d70 <__assert_func>

	if (queue->len == CRSF_FRAMESLEN_MAX) {
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f893 3c1d 	ldrb.w	r3, [r3, #3101]	@ 0xc1d
 8003624:	2b32      	cmp	r3, #50	@ 0x32
 8003626:	d101      	bne.n	800362c <crsf_push_frame_queue+0x40>
		return false;
 8003628:	2300      	movs	r3, #0
 800362a:	e03f      	b.n	80036ac <crsf_push_frame_queue+0xc0>
	}

	struct crsf_frame *const dest = queue->frames + (queue->head + queue->len) % CRSF_FRAMESLEN_MAX;
 800362c:	6879      	ldr	r1, [r7, #4]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f893 3c1c 	ldrb.w	r3, [r3, #3100]	@ 0xc1c
 8003634:	461a      	mov	r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f893 3c1d 	ldrb.w	r3, [r3, #3101]	@ 0xc1d
 800363c:	4413      	add	r3, r2
 800363e:	4a21      	ldr	r2, [pc, #132]	@ (80036c4 <crsf_push_frame_queue+0xd8>)
 8003640:	fb82 0203 	smull	r0, r2, r2, r3
 8003644:	1110      	asrs	r0, r2, #4
 8003646:	17da      	asrs	r2, r3, #31
 8003648:	1a82      	subs	r2, r0, r2
 800364a:	2032      	movs	r0, #50	@ 0x32
 800364c:	fb00 f202 	mul.w	r2, r0, r2
 8003650:	1a9a      	subs	r2, r3, r2
 8003652:	4613      	mov	r3, r2
 8003654:	015b      	lsls	r3, r3, #5
 8003656:	1a9b      	subs	r3, r3, r2
 8003658:	005b      	lsls	r3, r3, #1
 800365a:	440b      	add	r3, r1
 800365c:	60fb      	str	r3, [r7, #12]
	*dest = *frame;
 800365e:	68fa      	ldr	r2, [r7, #12]
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	4610      	mov	r0, r2
 8003664:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8003668:	4602      	mov	r2, r0
 800366a:	4619      	mov	r1, r3
 800366c:	f8d1 c000 	ldr.w	ip, [r1]
 8003670:	684e      	ldr	r6, [r1, #4]
 8003672:	688d      	ldr	r5, [r1, #8]
 8003674:	68c9      	ldr	r1, [r1, #12]
 8003676:	f8c2 c000 	str.w	ip, [r2]
 800367a:	6056      	str	r6, [r2, #4]
 800367c:	6095      	str	r5, [r2, #8]
 800367e:	60d1      	str	r1, [r2, #12]
 8003680:	3310      	adds	r3, #16
 8003682:	3010      	adds	r0, #16
 8003684:	42a3      	cmp	r3, r4
 8003686:	d1ef      	bne.n	8003668 <crsf_push_frame_queue+0x7c>
 8003688:	4602      	mov	r2, r0
 800368a:	681c      	ldr	r4, [r3, #0]
 800368c:	6858      	ldr	r0, [r3, #4]
 800368e:	6899      	ldr	r1, [r3, #8]
 8003690:	6014      	str	r4, [r2, #0]
 8003692:	6050      	str	r0, [r2, #4]
 8003694:	6091      	str	r1, [r2, #8]
 8003696:	899b      	ldrh	r3, [r3, #12]
 8003698:	8193      	strh	r3, [r2, #12]
	queue->len += 1;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	f893 3c1d 	ldrb.w	r3, [r3, #3101]	@ 0xc1d
 80036a0:	3301      	adds	r3, #1
 80036a2:	b2da      	uxtb	r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f883 2c1d 	strb.w	r2, [r3, #3101]	@ 0xc1d

	return true;
 80036aa:	2301      	movs	r3, #1
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3714      	adds	r7, #20
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036b4:	0800c06c 	.word	0x0800c06c
 80036b8:	0800c54c 	.word	0x0800c54c
 80036bc:	0800c074 	.word	0x0800c074
 80036c0:	0800c0a8 	.word	0x0800c0a8
 80036c4:	51eb851f 	.word	0x51eb851f

080036c8 <crsf_pop_frame_queue>:

bool crsf_pop_frame_queue(struct crsf_frame_queue *queue, struct crsf_frame *frame)
{
 80036c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036ca:	b085      	sub	sp, #20
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]
	assert(queue);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d105      	bne.n	80036e4 <crsf_pop_frame_queue+0x1c>
 80036d8:	4b2e      	ldr	r3, [pc, #184]	@ (8003794 <crsf_pop_frame_queue+0xcc>)
 80036da:	4a2f      	ldr	r2, [pc, #188]	@ (8003798 <crsf_pop_frame_queue+0xd0>)
 80036dc:	212a      	movs	r1, #42	@ 0x2a
 80036de:	482f      	ldr	r0, [pc, #188]	@ (800379c <crsf_pop_frame_queue+0xd4>)
 80036e0:	f006 fb46 	bl	8009d70 <__assert_func>
	assert(frame);
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d105      	bne.n	80036f6 <crsf_pop_frame_queue+0x2e>
 80036ea:	4b2d      	ldr	r3, [pc, #180]	@ (80037a0 <crsf_pop_frame_queue+0xd8>)
 80036ec:	4a2a      	ldr	r2, [pc, #168]	@ (8003798 <crsf_pop_frame_queue+0xd0>)
 80036ee:	212b      	movs	r1, #43	@ 0x2b
 80036f0:	482a      	ldr	r0, [pc, #168]	@ (800379c <crsf_pop_frame_queue+0xd4>)
 80036f2:	f006 fb3d 	bl	8009d70 <__assert_func>

	if (queue->len == 0) {
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f893 3c1d 	ldrb.w	r3, [r3, #3101]	@ 0xc1d
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d101      	bne.n	8003704 <crsf_pop_frame_queue+0x3c>
		return false;
 8003700:	2300      	movs	r3, #0
 8003702:	e043      	b.n	800378c <crsf_pop_frame_queue+0xc4>
	}

	struct crsf_frame *src = &(queue->frames[queue->head]);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f893 3c1c 	ldrb.w	r3, [r3, #3100]	@ 0xc1c
 800370a:	461a      	mov	r2, r3
 800370c:	4613      	mov	r3, r2
 800370e:	015b      	lsls	r3, r3, #5
 8003710:	1a9b      	subs	r3, r3, r2
 8003712:	005b      	lsls	r3, r3, #1
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	4413      	add	r3, r2
 8003718:	60fb      	str	r3, [r7, #12]
	*frame = *src;
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	4610      	mov	r0, r2
 8003720:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8003724:	4602      	mov	r2, r0
 8003726:	4619      	mov	r1, r3
 8003728:	f8d1 c000 	ldr.w	ip, [r1]
 800372c:	684e      	ldr	r6, [r1, #4]
 800372e:	688d      	ldr	r5, [r1, #8]
 8003730:	68c9      	ldr	r1, [r1, #12]
 8003732:	f8c2 c000 	str.w	ip, [r2]
 8003736:	6056      	str	r6, [r2, #4]
 8003738:	6095      	str	r5, [r2, #8]
 800373a:	60d1      	str	r1, [r2, #12]
 800373c:	3310      	adds	r3, #16
 800373e:	3010      	adds	r0, #16
 8003740:	42a3      	cmp	r3, r4
 8003742:	d1ef      	bne.n	8003724 <crsf_pop_frame_queue+0x5c>
 8003744:	4602      	mov	r2, r0
 8003746:	681c      	ldr	r4, [r3, #0]
 8003748:	6858      	ldr	r0, [r3, #4]
 800374a:	6899      	ldr	r1, [r3, #8]
 800374c:	6014      	str	r4, [r2, #0]
 800374e:	6050      	str	r0, [r2, #4]
 8003750:	6091      	str	r1, [r2, #8]
 8003752:	899b      	ldrh	r3, [r3, #12]
 8003754:	8193      	strh	r3, [r2, #12]
	queue->len -= 1;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	f893 3c1d 	ldrb.w	r3, [r3, #3101]	@ 0xc1d
 800375c:	3b01      	subs	r3, #1
 800375e:	b2da      	uxtb	r2, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	f883 2c1d 	strb.w	r2, [r3, #3101]	@ 0xc1d
	queue->head = (queue->head + 1) % CRSF_FRAMESLEN_MAX;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f893 3c1c 	ldrb.w	r3, [r3, #3100]	@ 0xc1c
 800376c:	3301      	adds	r3, #1
 800376e:	4a0d      	ldr	r2, [pc, #52]	@ (80037a4 <crsf_pop_frame_queue+0xdc>)
 8003770:	fb82 1203 	smull	r1, r2, r2, r3
 8003774:	1111      	asrs	r1, r2, #4
 8003776:	17da      	asrs	r2, r3, #31
 8003778:	1a8a      	subs	r2, r1, r2
 800377a:	2132      	movs	r1, #50	@ 0x32
 800377c:	fb01 f202 	mul.w	r2, r1, r2
 8003780:	1a9a      	subs	r2, r3, r2
 8003782:	b2d2      	uxtb	r2, r2
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f883 2c1c 	strb.w	r2, [r3, #3100]	@ 0xc1c

	return true;
 800378a:	2301      	movs	r3, #1
}
 800378c:	4618      	mov	r0, r3
 800378e:	3714      	adds	r7, #20
 8003790:	46bd      	mov	sp, r7
 8003792:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003794:	0800c06c 	.word	0x0800c06c
 8003798:	0800c564 	.word	0x0800c564
 800379c:	0800c074 	.word	0x0800c074
 80037a0:	0800c0cc 	.word	0x0800c0cc
 80037a4:	51eb851f 	.word	0x51eb851f

080037a8 <crsf_parse_frames>:

	return true;
}

void crsf_parse_frames(struct crsf_frame_queue *queue, const uint8_t *buf, uint8_t buf_len, uint8_t *read_len)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b096      	sub	sp, #88	@ 0x58
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	60b9      	str	r1, [r7, #8]
 80037b2:	603b      	str	r3, [r7, #0]
 80037b4:	4613      	mov	r3, r2
 80037b6:	71fb      	strb	r3, [r7, #7]
	assert(queue);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d105      	bne.n	80037ca <crsf_parse_frames+0x22>
 80037be:	4b29      	ldr	r3, [pc, #164]	@ (8003864 <crsf_parse_frames+0xbc>)
 80037c0:	4a29      	ldr	r2, [pc, #164]	@ (8003868 <crsf_parse_frames+0xc0>)
 80037c2:	2145      	movs	r1, #69	@ 0x45
 80037c4:	4829      	ldr	r0, [pc, #164]	@ (800386c <crsf_parse_frames+0xc4>)
 80037c6:	f006 fad3 	bl	8009d70 <__assert_func>
	assert(buf);
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d105      	bne.n	80037dc <crsf_parse_frames+0x34>
 80037d0:	4b27      	ldr	r3, [pc, #156]	@ (8003870 <crsf_parse_frames+0xc8>)
 80037d2:	4a25      	ldr	r2, [pc, #148]	@ (8003868 <crsf_parse_frames+0xc0>)
 80037d4:	2146      	movs	r1, #70	@ 0x46
 80037d6:	4825      	ldr	r0, [pc, #148]	@ (800386c <crsf_parse_frames+0xc4>)
 80037d8:	f006 faca 	bl	8009d70 <__assert_func>
	assert(read_len);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d105      	bne.n	80037ee <crsf_parse_frames+0x46>
 80037e2:	4b24      	ldr	r3, [pc, #144]	@ (8003874 <crsf_parse_frames+0xcc>)
 80037e4:	4a20      	ldr	r2, [pc, #128]	@ (8003868 <crsf_parse_frames+0xc0>)
 80037e6:	2147      	movs	r1, #71	@ 0x47
 80037e8:	4820      	ldr	r0, [pc, #128]	@ (800386c <crsf_parse_frames+0xc4>)
 80037ea:	f006 fac1 	bl	8009d70 <__assert_func>
	struct crsf_frame frame;
	uint8_t tmp_read_len;
	uint8_t total_read_len;
	bool is_parse_success;

	for (total_read_len=0; total_read_len<buf_len; /*intentionally do nothing*/) {
 80037ee:	2300      	movs	r3, #0
 80037f0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80037f4:	e027      	b.n	8003846 <crsf_parse_frames+0x9e>
		is_parse_success = crsf_parse_frame(&frame, buf + total_read_len, buf_len - total_read_len, &tmp_read_len);
 80037f6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80037fa:	68ba      	ldr	r2, [r7, #8]
 80037fc:	18d1      	adds	r1, r2, r3
 80037fe:	79fa      	ldrb	r2, [r7, #7]
 8003800:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	b2da      	uxtb	r2, r3
 8003808:	f107 0317 	add.w	r3, r7, #23
 800380c:	f107 0018 	add.w	r0, r7, #24
 8003810:	f7ff fcf8 	bl	8003204 <crsf_parse_frame>
 8003814:	4603      	mov	r3, r0
 8003816:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

		total_read_len += tmp_read_len;
 800381a:	7dfa      	ldrb	r2, [r7, #23]
 800381c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003820:	4413      	add	r3, r2
 8003822:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (is_parse_success) {
 8003826:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00b      	beq.n	8003846 <crsf_parse_frames+0x9e>
			if (!crsf_push_frame_queue(queue, &frame)) {
 800382e:	f107 0318 	add.w	r3, r7, #24
 8003832:	4619      	mov	r1, r3
 8003834:	68f8      	ldr	r0, [r7, #12]
 8003836:	f7ff fed9 	bl	80035ec <crsf_push_frame_queue>
 800383a:	4603      	mov	r3, r0
 800383c:	f083 0301 	eor.w	r3, r3, #1
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d105      	bne.n	8003852 <crsf_parse_frames+0xaa>
	for (total_read_len=0; total_read_len<buf_len; /*intentionally do nothing*/) {
 8003846:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800384a:	79fb      	ldrb	r3, [r7, #7]
 800384c:	429a      	cmp	r2, r3
 800384e:	d3d2      	bcc.n	80037f6 <crsf_parse_frames+0x4e>
 8003850:	e000      	b.n	8003854 <crsf_parse_frames+0xac>
				break;
 8003852:	bf00      	nop
			}
		}
	}

	*read_len = total_read_len;
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800385a:	701a      	strb	r2, [r3, #0]
}
 800385c:	bf00      	nop
 800385e:	3758      	adds	r7, #88	@ 0x58
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	0800c06c 	.word	0x0800c06c
 8003868:	0800c57c 	.word	0x0800c57c
 800386c:	0800c074 	.word	0x0800c074
 8003870:	0800c0d4 	.word	0x0800c0d4
 8003874:	0800c0d8 	.word	0x0800c0d8

08003878 <ubx_get_class>:
	assert (frame);
	return frame->frame[UBX_IDX_SYNC_B];
}

static inline uint8_t ubx_get_class(const struct ubx_frame *frame)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
	assert (frame);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d105      	bne.n	8003892 <ubx_get_class+0x1a>
 8003886:	4b06      	ldr	r3, [pc, #24]	@ (80038a0 <ubx_get_class+0x28>)
 8003888:	4a06      	ldr	r2, [pc, #24]	@ (80038a4 <ubx_get_class+0x2c>)
 800388a:	217f      	movs	r1, #127	@ 0x7f
 800388c:	4806      	ldr	r0, [pc, #24]	@ (80038a8 <ubx_get_class+0x30>)
 800388e:	f006 fa6f 	bl	8009d70 <__assert_func>
	return frame->frame[UBX_IDX_CLASS];
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	789b      	ldrb	r3, [r3, #2]
}
 8003896:	4618      	mov	r0, r3
 8003898:	3708      	adds	r7, #8
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	0800c0e4 	.word	0x0800c0e4
 80038a4:	0800c654 	.word	0x0800c654
 80038a8:	0800c0ec 	.word	0x0800c0ec

080038ac <ubx_get_id>:

static inline uint8_t ubx_get_id(const struct ubx_frame *frame)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
	assert (frame);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d105      	bne.n	80038c6 <ubx_get_id+0x1a>
 80038ba:	4b06      	ldr	r3, [pc, #24]	@ (80038d4 <ubx_get_id+0x28>)
 80038bc:	4a06      	ldr	r2, [pc, #24]	@ (80038d8 <ubx_get_id+0x2c>)
 80038be:	2185      	movs	r1, #133	@ 0x85
 80038c0:	4806      	ldr	r0, [pc, #24]	@ (80038dc <ubx_get_id+0x30>)
 80038c2:	f006 fa55 	bl	8009d70 <__assert_func>
	return frame->frame[UBX_IDX_ID];
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	78db      	ldrb	r3, [r3, #3]
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	0800c0e4 	.word	0x0800c0e4
 80038d8:	0800c664 	.word	0x0800c664
 80038dc:	0800c0ec 	.word	0x0800c0ec

080038e0 <ubx_get_len>:

static inline uint16_t ubx_get_len(const struct ubx_frame *frame)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
	assert (frame);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d105      	bne.n	80038fa <ubx_get_len+0x1a>
 80038ee:	4b08      	ldr	r3, [pc, #32]	@ (8003910 <ubx_get_len+0x30>)
 80038f0:	4a08      	ldr	r2, [pc, #32]	@ (8003914 <ubx_get_len+0x34>)
 80038f2:	218b      	movs	r1, #139	@ 0x8b
 80038f4:	4808      	ldr	r0, [pc, #32]	@ (8003918 <ubx_get_len+0x38>)
 80038f6:	f006 fa3b 	bl	8009d70 <__assert_func>

	uint16_t *ptr = (uint16_t*)&(frame->frame[UBX_IDX_LEN]);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	3304      	adds	r3, #4
 80038fe:	60fb      	str	r3, [r7, #12]
	uint16_t len = *ptr;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	881b      	ldrh	r3, [r3, #0]
 8003904:	817b      	strh	r3, [r7, #10]
	return len;
 8003906:	897b      	ldrh	r3, [r7, #10]
}
 8003908:	4618      	mov	r0, r3
 800390a:	3710      	adds	r7, #16
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}
 8003910:	0800c0e4 	.word	0x0800c0e4
 8003914:	0800c5e8 	.word	0x0800c5e8
 8003918:	0800c0ec 	.word	0x0800c0ec

0800391c <ubx_get_frame_length>:
	assert (frame);
	return frame->frame[UBX_IDX_CK_B(ubx_get_len(frame))];
}

static inline uint16_t ubx_get_frame_length(const struct ubx_frame *frame)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
	assert(frame);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d105      	bne.n	8003936 <ubx_get_frame_length+0x1a>
 800392a:	4b08      	ldr	r3, [pc, #32]	@ (800394c <ubx_get_frame_length+0x30>)
 800392c:	4a08      	ldr	r2, [pc, #32]	@ (8003950 <ubx_get_frame_length+0x34>)
 800392e:	21ab      	movs	r1, #171	@ 0xab
 8003930:	4808      	ldr	r0, [pc, #32]	@ (8003954 <ubx_get_frame_length+0x38>)
 8003932:	f006 fa1d 	bl	8009d70 <__assert_func>
	return ubx_get_len(frame) + UBX_LEN_SYNC_A + UBX_LEN_SYNC_B + UBX_LEN_CLASS + UBX_LEN_ID + UBX_LEN_LEN + UBX_LEN_CK_A + UBX_LEN_CK_B;
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff ffd2 	bl	80038e0 <ubx_get_len>
 800393c:	4603      	mov	r3, r0
 800393e:	3308      	adds	r3, #8
 8003940:	b29b      	uxth	r3, r3
}
 8003942:	4618      	mov	r0, r3
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	0800c0e4 	.word	0x0800c0e4
 8003950:	0800c63c 	.word	0x0800c63c
 8003954:	0800c0ec 	.word	0x0800c0ec

08003958 <ubx_checksum>:
{
	return buf[1] | (buf[0] << 8);
}

static void ubx_checksum(uint8_t *ck_a, uint8_t *ck_b, uint8_t val)
{
 8003958:	b480      	push	{r7}
 800395a:	b085      	sub	sp, #20
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	4613      	mov	r3, r2
 8003964:	71fb      	strb	r3, [r7, #7]
	*ck_a = *ck_a + val;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	781a      	ldrb	r2, [r3, #0]
 800396a:	79fb      	ldrb	r3, [r7, #7]
 800396c:	4413      	add	r3, r2
 800396e:	b2da      	uxtb	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	701a      	strb	r2, [r3, #0]
	*ck_b = *ck_b + *ck_a;
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	781a      	ldrb	r2, [r3, #0]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	4413      	add	r3, r2
 800397e:	b2da      	uxtb	r2, r3
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	701a      	strb	r2, [r3, #0]
}
 8003984:	bf00      	nop
 8003986:	3714      	adds	r7, #20
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <ubx_set_sync_a>:

static void ubx_set_sync_a(struct ubx_frame *frame, uint8_t sync_a)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	460b      	mov	r3, r1
 800399a:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d105      	bne.n	80039ae <ubx_set_sync_a+0x1e>
 80039a2:	4b06      	ldr	r3, [pc, #24]	@ (80039bc <ubx_set_sync_a+0x2c>)
 80039a4:	4a06      	ldr	r2, [pc, #24]	@ (80039c0 <ubx_set_sync_a+0x30>)
 80039a6:	2122      	movs	r1, #34	@ 0x22
 80039a8:	4806      	ldr	r0, [pc, #24]	@ (80039c4 <ubx_set_sync_a+0x34>)
 80039aa:	f006 f9e1 	bl	8009d70 <__assert_func>

	frame->frame[UBX_IDX_SYNC_A] = sync_a;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	78fa      	ldrb	r2, [r7, #3]
 80039b2:	701a      	strb	r2, [r3, #0]

}
 80039b4:	bf00      	nop
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	0800c0e4 	.word	0x0800c0e4
 80039c0:	0800c590 	.word	0x0800c590
 80039c4:	0800c10c 	.word	0x0800c10c

080039c8 <ubx_set_sync_b>:

static void ubx_set_sync_b(struct ubx_frame *frame, uint8_t sync_b)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	460b      	mov	r3, r1
 80039d2:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d105      	bne.n	80039e6 <ubx_set_sync_b+0x1e>
 80039da:	4b06      	ldr	r3, [pc, #24]	@ (80039f4 <ubx_set_sync_b+0x2c>)
 80039dc:	4a06      	ldr	r2, [pc, #24]	@ (80039f8 <ubx_set_sync_b+0x30>)
 80039de:	212a      	movs	r1, #42	@ 0x2a
 80039e0:	4806      	ldr	r0, [pc, #24]	@ (80039fc <ubx_set_sync_b+0x34>)
 80039e2:	f006 f9c5 	bl	8009d70 <__assert_func>

	frame->frame[UBX_IDX_SYNC_B] = sync_b;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	78fa      	ldrb	r2, [r7, #3]
 80039ea:	705a      	strb	r2, [r3, #1]

}
 80039ec:	bf00      	nop
 80039ee:	3708      	adds	r7, #8
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	0800c0e4 	.word	0x0800c0e4
 80039f8:	0800c5a0 	.word	0x0800c5a0
 80039fc:	0800c10c 	.word	0x0800c10c

08003a00 <ubx_set_class>:

static void ubx_set_class(struct ubx_frame *frame, enum ubx_class class)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	460b      	mov	r3, r1
 8003a0a:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d105      	bne.n	8003a1e <ubx_set_class+0x1e>
 8003a12:	4b06      	ldr	r3, [pc, #24]	@ (8003a2c <ubx_set_class+0x2c>)
 8003a14:	4a06      	ldr	r2, [pc, #24]	@ (8003a30 <ubx_set_class+0x30>)
 8003a16:	2132      	movs	r1, #50	@ 0x32
 8003a18:	4806      	ldr	r0, [pc, #24]	@ (8003a34 <ubx_set_class+0x34>)
 8003a1a:	f006 f9a9 	bl	8009d70 <__assert_func>
	frame->frame[UBX_IDX_CLASS] = (uint8_t)class;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	78fa      	ldrb	r2, [r7, #3]
 8003a22:	709a      	strb	r2, [r3, #2]

}
 8003a24:	bf00      	nop
 8003a26:	3708      	adds	r7, #8
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	0800c0e4 	.word	0x0800c0e4
 8003a30:	0800c5b0 	.word	0x0800c5b0
 8003a34:	0800c10c 	.word	0x0800c10c

08003a38 <ubx_set_id>:

static void ubx_set_id(struct ubx_frame *frame, enum ubx_id id)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	460b      	mov	r3, r1
 8003a42:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d105      	bne.n	8003a56 <ubx_set_id+0x1e>
 8003a4a:	4b06      	ldr	r3, [pc, #24]	@ (8003a64 <ubx_set_id+0x2c>)
 8003a4c:	4a06      	ldr	r2, [pc, #24]	@ (8003a68 <ubx_set_id+0x30>)
 8003a4e:	2139      	movs	r1, #57	@ 0x39
 8003a50:	4806      	ldr	r0, [pc, #24]	@ (8003a6c <ubx_set_id+0x34>)
 8003a52:	f006 f98d 	bl	8009d70 <__assert_func>

	frame->frame[UBX_IDX_ID] = (uint8_t)id;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	78fa      	ldrb	r2, [r7, #3]
 8003a5a:	70da      	strb	r2, [r3, #3]

}
 8003a5c:	bf00      	nop
 8003a5e:	3708      	adds	r7, #8
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	0800c0e4 	.word	0x0800c0e4
 8003a68:	0800c5c0 	.word	0x0800c5c0
 8003a6c:	0800c10c 	.word	0x0800c10c

08003a70 <ubx_set_len>:

static void ubx_set_len(struct ubx_frame *frame, uint16_t len)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	460b      	mov	r3, r1
 8003a7a:	807b      	strh	r3, [r7, #2]
	assert(frame);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d105      	bne.n	8003a8e <ubx_set_len+0x1e>
 8003a82:	4b08      	ldr	r3, [pc, #32]	@ (8003aa4 <ubx_set_len+0x34>)
 8003a84:	4a08      	ldr	r2, [pc, #32]	@ (8003aa8 <ubx_set_len+0x38>)
 8003a86:	2141      	movs	r1, #65	@ 0x41
 8003a88:	4808      	ldr	r0, [pc, #32]	@ (8003aac <ubx_set_len+0x3c>)
 8003a8a:	f006 f971 	bl	8009d70 <__assert_func>

	uint16_t *ptr = (uint16_t*)&(frame->frame[UBX_IDX_LEN]);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	3304      	adds	r3, #4
 8003a92:	60fb      	str	r3, [r7, #12]
	*ptr = len;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	887a      	ldrh	r2, [r7, #2]
 8003a98:	801a      	strh	r2, [r3, #0]
}
 8003a9a:	bf00      	nop
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	0800c0e4 	.word	0x0800c0e4
 8003aa8:	0800c5cc 	.word	0x0800c5cc
 8003aac:	0800c10c 	.word	0x0800c10c

08003ab0 <ubx_set_payload>:

static void ubx_set_payload(struct ubx_frame *frame, const uint8_t payload[], uint16_t payload_len)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b086      	sub	sp, #24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	60f8      	str	r0, [r7, #12]
 8003ab8:	60b9      	str	r1, [r7, #8]
 8003aba:	4613      	mov	r3, r2
 8003abc:	80fb      	strh	r3, [r7, #6]
	assert(frame);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d105      	bne.n	8003ad0 <ubx_set_payload+0x20>
 8003ac4:	4b10      	ldr	r3, [pc, #64]	@ (8003b08 <ubx_set_payload+0x58>)
 8003ac6:	4a11      	ldr	r2, [pc, #68]	@ (8003b0c <ubx_set_payload+0x5c>)
 8003ac8:	2149      	movs	r1, #73	@ 0x49
 8003aca:	4811      	ldr	r0, [pc, #68]	@ (8003b10 <ubx_set_payload+0x60>)
 8003acc:	f006 f950 	bl	8009d70 <__assert_func>

	for (uint16_t i=0; i<ubx_get_len(frame); i++) {
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	82fb      	strh	r3, [r7, #22]
 8003ad4:	e00a      	b.n	8003aec <ubx_set_payload+0x3c>
		 frame->frame[UBX_IDX_PAYLOAD+i] = payload[i];
 8003ad6:	8afb      	ldrh	r3, [r7, #22]
 8003ad8:	68ba      	ldr	r2, [r7, #8]
 8003ada:	441a      	add	r2, r3
 8003adc:	8afb      	ldrh	r3, [r7, #22]
 8003ade:	3306      	adds	r3, #6
 8003ae0:	7811      	ldrb	r1, [r2, #0]
 8003ae2:	68fa      	ldr	r2, [r7, #12]
 8003ae4:	54d1      	strb	r1, [r2, r3]
	for (uint16_t i=0; i<ubx_get_len(frame); i++) {
 8003ae6:	8afb      	ldrh	r3, [r7, #22]
 8003ae8:	3301      	adds	r3, #1
 8003aea:	82fb      	strh	r3, [r7, #22]
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	f7ff fef7 	bl	80038e0 <ubx_get_len>
 8003af2:	4603      	mov	r3, r0
 8003af4:	461a      	mov	r2, r3
 8003af6:	8afb      	ldrh	r3, [r7, #22]
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d3ec      	bcc.n	8003ad6 <ubx_set_payload+0x26>
	}
}
 8003afc:	bf00      	nop
 8003afe:	bf00      	nop
 8003b00:	3718      	adds	r7, #24
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	0800c0e4 	.word	0x0800c0e4
 8003b0c:	0800c5d8 	.word	0x0800c5d8
 8003b10:	0800c10c 	.word	0x0800c10c

08003b14 <ubx_set_ck_a>:

static void ubx_set_ck_a(struct ubx_frame *frame, uint8_t ck_a)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	460b      	mov	r3, r1
 8003b1e:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d105      	bne.n	8003b32 <ubx_set_ck_a+0x1e>
 8003b26:	4b09      	ldr	r3, [pc, #36]	@ (8003b4c <ubx_set_ck_a+0x38>)
 8003b28:	4a09      	ldr	r2, [pc, #36]	@ (8003b50 <ubx_set_ck_a+0x3c>)
 8003b2a:	2152      	movs	r1, #82	@ 0x52
 8003b2c:	4809      	ldr	r0, [pc, #36]	@ (8003b54 <ubx_set_ck_a+0x40>)
 8003b2e:	f006 f91f 	bl	8009d70 <__assert_func>
	frame->frame[UBX_IDX_CK_A(ubx_get_len(frame))] = ck_a;
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7ff fed4 	bl	80038e0 <ubx_get_len>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	3306      	adds	r3, #6
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	78f9      	ldrb	r1, [r7, #3]
 8003b40:	54d1      	strb	r1, [r2, r3]
}
 8003b42:	bf00      	nop
 8003b44:	3708      	adds	r7, #8
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	0800c0e4 	.word	0x0800c0e4
 8003b50:	0800c5f4 	.word	0x0800c5f4
 8003b54:	0800c10c 	.word	0x0800c10c

08003b58 <ubx_set_ck_b>:

static void ubx_set_ck_b(struct ubx_frame *frame, uint8_t ck_b)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	460b      	mov	r3, r1
 8003b62:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d105      	bne.n	8003b76 <ubx_set_ck_b+0x1e>
 8003b6a:	4b09      	ldr	r3, [pc, #36]	@ (8003b90 <ubx_set_ck_b+0x38>)
 8003b6c:	4a09      	ldr	r2, [pc, #36]	@ (8003b94 <ubx_set_ck_b+0x3c>)
 8003b6e:	2158      	movs	r1, #88	@ 0x58
 8003b70:	4809      	ldr	r0, [pc, #36]	@ (8003b98 <ubx_set_ck_b+0x40>)
 8003b72:	f006 f8fd 	bl	8009d70 <__assert_func>
	frame->frame[UBX_IDX_CK_B(ubx_get_len(frame))] = ck_b;
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f7ff feb2 	bl	80038e0 <ubx_get_len>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	3307      	adds	r3, #7
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	78f9      	ldrb	r1, [r7, #3]
 8003b84:	54d1      	strb	r1, [r2, r3]

}
 8003b86:	bf00      	nop
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	0800c0e4 	.word	0x0800c0e4
 8003b94:	0800c604 	.word	0x0800c604
 8003b98:	0800c10c 	.word	0x0800c10c

08003b9c <ubx_calc_checksum_buf>:


void ubx_calc_checksum_buf(const uint8_t *buf, uint16_t buf_len, uint8_t *ck_a, uint8_t *ck_b)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b086      	sub	sp, #24
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	607a      	str	r2, [r7, #4]
 8003ba6:	603b      	str	r3, [r7, #0]
 8003ba8:	460b      	mov	r3, r1
 8003baa:	817b      	strh	r3, [r7, #10]
	assert(buf);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d105      	bne.n	8003bbe <ubx_calc_checksum_buf+0x22>
 8003bb2:	4b1b      	ldr	r3, [pc, #108]	@ (8003c20 <ubx_calc_checksum_buf+0x84>)
 8003bb4:	4a1b      	ldr	r2, [pc, #108]	@ (8003c24 <ubx_calc_checksum_buf+0x88>)
 8003bb6:	2160      	movs	r1, #96	@ 0x60
 8003bb8:	481b      	ldr	r0, [pc, #108]	@ (8003c28 <ubx_calc_checksum_buf+0x8c>)
 8003bba:	f006 f8d9 	bl	8009d70 <__assert_func>
	assert(ck_a);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d105      	bne.n	8003bd0 <ubx_calc_checksum_buf+0x34>
 8003bc4:	4b19      	ldr	r3, [pc, #100]	@ (8003c2c <ubx_calc_checksum_buf+0x90>)
 8003bc6:	4a17      	ldr	r2, [pc, #92]	@ (8003c24 <ubx_calc_checksum_buf+0x88>)
 8003bc8:	2161      	movs	r1, #97	@ 0x61
 8003bca:	4817      	ldr	r0, [pc, #92]	@ (8003c28 <ubx_calc_checksum_buf+0x8c>)
 8003bcc:	f006 f8d0 	bl	8009d70 <__assert_func>
	assert(ck_b);
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d105      	bne.n	8003be2 <ubx_calc_checksum_buf+0x46>
 8003bd6:	4b16      	ldr	r3, [pc, #88]	@ (8003c30 <ubx_calc_checksum_buf+0x94>)
 8003bd8:	4a12      	ldr	r2, [pc, #72]	@ (8003c24 <ubx_calc_checksum_buf+0x88>)
 8003bda:	2162      	movs	r1, #98	@ 0x62
 8003bdc:	4812      	ldr	r0, [pc, #72]	@ (8003c28 <ubx_calc_checksum_buf+0x8c>)
 8003bde:	f006 f8c7 	bl	8009d70 <__assert_func>

	*ck_a = 0;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	701a      	strb	r2, [r3, #0]
	*ck_b = 0;
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	2200      	movs	r2, #0
 8003bec:	701a      	strb	r2, [r3, #0]

	for (uint16_t i=2; i < buf_len-2; i++) {
 8003bee:	2302      	movs	r3, #2
 8003bf0:	82fb      	strh	r3, [r7, #22]
 8003bf2:	e00b      	b.n	8003c0c <ubx_calc_checksum_buf+0x70>
		ubx_checksum(ck_a, ck_b, buf[i]);
 8003bf4:	8afb      	ldrh	r3, [r7, #22]
 8003bf6:	68fa      	ldr	r2, [r7, #12]
 8003bf8:	4413      	add	r3, r2
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	6839      	ldr	r1, [r7, #0]
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f7ff fea9 	bl	8003958 <ubx_checksum>
	for (uint16_t i=2; i < buf_len-2; i++) {
 8003c06:	8afb      	ldrh	r3, [r7, #22]
 8003c08:	3301      	adds	r3, #1
 8003c0a:	82fb      	strh	r3, [r7, #22]
 8003c0c:	8afa      	ldrh	r2, [r7, #22]
 8003c0e:	897b      	ldrh	r3, [r7, #10]
 8003c10:	3b02      	subs	r3, #2
 8003c12:	429a      	cmp	r2, r3
 8003c14:	dbee      	blt.n	8003bf4 <ubx_calc_checksum_buf+0x58>
	}
}
 8003c16:	bf00      	nop
 8003c18:	bf00      	nop
 8003c1a:	3718      	adds	r7, #24
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	0800c12c 	.word	0x0800c12c
 8003c24:	0800c614 	.word	0x0800c614
 8003c28:	0800c10c 	.word	0x0800c10c
 8003c2c:	0800c130 	.word	0x0800c130
 8003c30:	0800c138 	.word	0x0800c138

08003c34 <ubx_parse_frame>:
	}
}


bool ubx_parse_frame(struct ubx_frame *frame, const uint8_t *buf, uint16_t buf_len, uint16_t *read_len)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	603b      	str	r3, [r7, #0]
 8003c40:	4613      	mov	r3, r2
 8003c42:	80fb      	strh	r3, [r7, #6]
	assert(frame);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d105      	bne.n	8003c56 <ubx_parse_frame+0x22>
 8003c4a:	4b4c      	ldr	r3, [pc, #304]	@ (8003d7c <ubx_parse_frame+0x148>)
 8003c4c:	4a4c      	ldr	r2, [pc, #304]	@ (8003d80 <ubx_parse_frame+0x14c>)
 8003c4e:	2180      	movs	r1, #128	@ 0x80
 8003c50:	484c      	ldr	r0, [pc, #304]	@ (8003d84 <ubx_parse_frame+0x150>)
 8003c52:	f006 f88d 	bl	8009d70 <__assert_func>
	assert(buf);
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d105      	bne.n	8003c68 <ubx_parse_frame+0x34>
 8003c5c:	4b4a      	ldr	r3, [pc, #296]	@ (8003d88 <ubx_parse_frame+0x154>)
 8003c5e:	4a48      	ldr	r2, [pc, #288]	@ (8003d80 <ubx_parse_frame+0x14c>)
 8003c60:	2181      	movs	r1, #129	@ 0x81
 8003c62:	4848      	ldr	r0, [pc, #288]	@ (8003d84 <ubx_parse_frame+0x150>)
 8003c64:	f006 f884 	bl	8009d70 <__assert_func>

	if (buf_len < UBX_LEN_METADATA) {
 8003c68:	88fb      	ldrh	r3, [r7, #6]
 8003c6a:	2b07      	cmp	r3, #7
 8003c6c:	d804      	bhi.n	8003c78 <ubx_parse_frame+0x44>
		*read_len = buf_len;
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	88fa      	ldrh	r2, [r7, #6]
 8003c72:	801a      	strh	r2, [r3, #0]
		return false;
 8003c74:	2300      	movs	r3, #0
 8003c76:	e07c      	b.n	8003d72 <ubx_parse_frame+0x13e>
	}

	if (buf[0] != UBX_SYNC_A) {
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	2bb5      	cmp	r3, #181	@ 0xb5
 8003c7e:	d004      	beq.n	8003c8a <ubx_parse_frame+0x56>
		*read_len = 1;
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	2201      	movs	r2, #1
 8003c84:	801a      	strh	r2, [r3, #0]
		return false;
 8003c86:	2300      	movs	r3, #0
 8003c88:	e073      	b.n	8003d72 <ubx_parse_frame+0x13e>
	}

	if (buf[1] != UBX_SYNC_B) {
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	2b62      	cmp	r3, #98	@ 0x62
 8003c92:	d004      	beq.n	8003c9e <ubx_parse_frame+0x6a>
		*read_len = 2;
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	2202      	movs	r2, #2
 8003c98:	801a      	strh	r2, [r3, #0]
		return false;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	e069      	b.n	8003d72 <ubx_parse_frame+0x13e>
	}

	ubx_set_sync_a(frame, buf[UBX_IDX_SYNC_A]);
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	f7ff fe73 	bl	8003990 <ubx_set_sync_a>
	ubx_set_sync_b(frame, buf[UBX_IDX_SYNC_B]);
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	3301      	adds	r3, #1
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	4619      	mov	r1, r3
 8003cb2:	68f8      	ldr	r0, [r7, #12]
 8003cb4:	f7ff fe88 	bl	80039c8 <ubx_set_sync_b>
	ubx_set_class(frame, buf[UBX_IDX_CLASS]);
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	3302      	adds	r3, #2
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	68f8      	ldr	r0, [r7, #12]
 8003cc2:	f7ff fe9d 	bl	8003a00 <ubx_set_class>
	ubx_set_id(frame, buf[UBX_IDX_ID]);
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	3303      	adds	r3, #3
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	4619      	mov	r1, r3
 8003cce:	68f8      	ldr	r0, [r7, #12]
 8003cd0:	f7ff feb2 	bl	8003a38 <ubx_set_id>

	uint16_t *len = (uint16_t*)(&buf[UBX_IDX_LEN]);
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	3304      	adds	r3, #4
 8003cd8:	617b      	str	r3, [r7, #20]

	if (buf_len < *len+UBX_LEN_METADATA || *len > UBX_PLDLEN_MAX) {
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	881b      	ldrh	r3, [r3, #0]
 8003cde:	1dda      	adds	r2, r3, #7
 8003ce0:	88fb      	ldrh	r3, [r7, #6]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	da03      	bge.n	8003cee <ubx_parse_frame+0xba>
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	881b      	ldrh	r3, [r3, #0]
 8003cea:	2ba4      	cmp	r3, #164	@ 0xa4
 8003cec:	d904      	bls.n	8003cf8 <ubx_parse_frame+0xc4>
		*read_len = buf_len;
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	88fa      	ldrh	r2, [r7, #6]
 8003cf2:	801a      	strh	r2, [r3, #0]
		return false;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	e03c      	b.n	8003d72 <ubx_parse_frame+0x13e>
	}

	ubx_set_len(frame, *len);
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	881b      	ldrh	r3, [r3, #0]
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	68f8      	ldr	r0, [r7, #12]
 8003d00:	f7ff feb6 	bl	8003a70 <ubx_set_len>

	uint8_t ck_a = 0, ck_b = 0;
 8003d04:	2300      	movs	r3, #0
 8003d06:	74fb      	strb	r3, [r7, #19]
 8003d08:	2300      	movs	r3, #0
 8003d0a:	74bb      	strb	r3, [r7, #18]
	ubx_calc_checksum_buf(buf, ubx_get_frame_length(frame), &ck_a, &ck_b);
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f7ff fe05 	bl	800391c <ubx_get_frame_length>
 8003d12:	4603      	mov	r3, r0
 8003d14:	4619      	mov	r1, r3
 8003d16:	f107 0312 	add.w	r3, r7, #18
 8003d1a:	f107 0213 	add.w	r2, r7, #19
 8003d1e:	68b8      	ldr	r0, [r7, #8]
 8003d20:	f7ff ff3c 	bl	8003b9c <ubx_calc_checksum_buf>
	if (ck_a != buf[UBX_IDX_CK_A(*len)] || ck_b != buf[UBX_IDX_CK_B(*len)]) {
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	881b      	ldrh	r3, [r3, #0]
 8003d28:	3306      	adds	r3, #6
 8003d2a:	68ba      	ldr	r2, [r7, #8]
 8003d2c:	4413      	add	r3, r2
 8003d2e:	781a      	ldrb	r2, [r3, #0]
 8003d30:	7cfb      	ldrb	r3, [r7, #19]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d108      	bne.n	8003d48 <ubx_parse_frame+0x114>
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	881b      	ldrh	r3, [r3, #0]
 8003d3a:	3307      	adds	r3, #7
 8003d3c:	68ba      	ldr	r2, [r7, #8]
 8003d3e:	4413      	add	r3, r2
 8003d40:	781a      	ldrb	r2, [r3, #0]
 8003d42:	7cbb      	ldrb	r3, [r7, #18]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d001      	beq.n	8003d4c <ubx_parse_frame+0x118>
		return false;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	e012      	b.n	8003d72 <ubx_parse_frame+0x13e>
	}

	ubx_set_ck_a(frame, ck_a);
 8003d4c:	7cfb      	ldrb	r3, [r7, #19]
 8003d4e:	4619      	mov	r1, r3
 8003d50:	68f8      	ldr	r0, [r7, #12]
 8003d52:	f7ff fedf 	bl	8003b14 <ubx_set_ck_a>
	ubx_set_ck_b(frame, ck_b);
 8003d56:	7cbb      	ldrb	r3, [r7, #18]
 8003d58:	4619      	mov	r1, r3
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f7ff fefc 	bl	8003b58 <ubx_set_ck_b>

	ubx_set_payload(frame, &buf[UBX_IDX_PAYLOAD], *len);
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	1d99      	adds	r1, r3, #6
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	881b      	ldrh	r3, [r3, #0]
 8003d68:	461a      	mov	r2, r3
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	f7ff fea0 	bl	8003ab0 <ubx_set_payload>

	return true;
 8003d70:	2301      	movs	r3, #1
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3718      	adds	r7, #24
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	0800c0e4 	.word	0x0800c0e4
 8003d80:	0800c62c 	.word	0x0800c62c
 8003d84:	0800c10c 	.word	0x0800c10c
 8003d88:	0800c12c 	.word	0x0800c12c

08003d8c <ubx_parse_nav_pvt>:

	return true;
}

bool ubx_parse_nav_pvt(struct ubx_frame *frame, struct ubx_nav_pvt *nav_pvt)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
	assert(frame);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d105      	bne.n	8003da8 <ubx_parse_nav_pvt+0x1c>
 8003d9c:	4b6b      	ldr	r3, [pc, #428]	@ (8003f4c <ubx_parse_nav_pvt+0x1c0>)
 8003d9e:	4a6c      	ldr	r2, [pc, #432]	@ (8003f50 <ubx_parse_nav_pvt+0x1c4>)
 8003da0:	21cc      	movs	r1, #204	@ 0xcc
 8003da2:	486c      	ldr	r0, [pc, #432]	@ (8003f54 <ubx_parse_nav_pvt+0x1c8>)
 8003da4:	f005 ffe4 	bl	8009d70 <__assert_func>
	assert(nav_pvt);
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d105      	bne.n	8003dba <ubx_parse_nav_pvt+0x2e>
 8003dae:	4b6a      	ldr	r3, [pc, #424]	@ (8003f58 <ubx_parse_nav_pvt+0x1cc>)
 8003db0:	4a67      	ldr	r2, [pc, #412]	@ (8003f50 <ubx_parse_nav_pvt+0x1c4>)
 8003db2:	21cd      	movs	r1, #205	@ 0xcd
 8003db4:	4867      	ldr	r0, [pc, #412]	@ (8003f54 <ubx_parse_nav_pvt+0x1c8>)
 8003db6:	f005 ffdb 	bl	8009d70 <__assert_func>

	if (ubx_get_class(frame) != UBX_CLASS_NAV || ubx_get_id(frame) != UBX_ID_PVT) {
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f7ff fd5c 	bl	8003878 <ubx_get_class>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d105      	bne.n	8003dd2 <ubx_parse_nav_pvt+0x46>
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f7ff fd70 	bl	80038ac <ubx_get_id>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b07      	cmp	r3, #7
 8003dd0:	d001      	beq.n	8003dd6 <ubx_parse_nav_pvt+0x4a>
		return false;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	e0b5      	b.n	8003f42 <ubx_parse_nav_pvt+0x1b6>
	}

	if (ubx_get_len(frame) != UBX_PLDLEN_NAV_PVT) {
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f7ff fd82 	bl	80038e0 <ubx_get_len>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b5c      	cmp	r3, #92	@ 0x5c
 8003de0:	d001      	beq.n	8003de6 <ubx_parse_nav_pvt+0x5a>
		return false;
 8003de2:	2300      	movs	r3, #0
 8003de4:	e0ad      	b.n	8003f42 <ubx_parse_nav_pvt+0x1b6>
	}

	const uint8_t *payload = &(frame->frame[UBX_IDX_PAYLOAD]);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	3306      	adds	r3, #6
 8003dea:	60fb      	str	r3, [r7, #12]

	nav_pvt->tow_ms = *((uint32_t*)(payload));
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	601a      	str	r2, [r3, #0]
	nav_pvt->year = *((uint16_t*)(payload+4));
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	889a      	ldrh	r2, [r3, #4]
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	809a      	strh	r2, [r3, #4]
	nav_pvt->month = payload[6];
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	3306      	adds	r3, #6
 8003e00:	781a      	ldrb	r2, [r3, #0]
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	719a      	strb	r2, [r3, #6]
	nav_pvt->day = payload[12];
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	330c      	adds	r3, #12
 8003e0a:	781a      	ldrb	r2, [r3, #0]
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	71da      	strb	r2, [r3, #7]
	nav_pvt->hour = payload[8];
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	3308      	adds	r3, #8
 8003e14:	781a      	ldrb	r2, [r3, #0]
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	721a      	strb	r2, [r3, #8]
	nav_pvt->minuate = payload[9];
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	3309      	adds	r3, #9
 8003e1e:	781a      	ldrb	r2, [r3, #0]
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	725a      	strb	r2, [r3, #9]
	nav_pvt->second = payload[10];
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	330a      	adds	r3, #10
 8003e28:	781a      	ldrb	r2, [r3, #0]
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	729a      	strb	r2, [r3, #10]
	nav_pvt->valid = payload[11];
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	330b      	adds	r3, #11
 8003e32:	781a      	ldrb	r2, [r3, #0]
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	72da      	strb	r2, [r3, #11]
	nav_pvt->time_accuracy_ns = *((uint32_t*)(payload+12));
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	68da      	ldr	r2, [r3, #12]
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	60da      	str	r2, [r3, #12]
	nav_pvt->fraction_of_second_ns = *((int32_t*)(payload+16));
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	691a      	ldr	r2, [r3, #16]
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	611a      	str	r2, [r3, #16]
	nav_pvt->gnss_fix_type = payload[20];
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	3314      	adds	r3, #20
 8003e4c:	781a      	ldrb	r2, [r3, #0]
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	751a      	strb	r2, [r3, #20]
	nav_pvt->flags = payload[21];
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	3315      	adds	r3, #21
 8003e56:	781a      	ldrb	r2, [r3, #0]
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	755a      	strb	r2, [r3, #21]
	nav_pvt->flags2 = payload[22];
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	3316      	adds	r3, #22
 8003e60:	781a      	ldrb	r2, [r3, #0]
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	759a      	strb	r2, [r3, #22]
	nav_pvt->satellite = payload[23];
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	3317      	adds	r3, #23
 8003e6a:	781a      	ldrb	r2, [r3, #0]
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	75da      	strb	r2, [r3, #23]
	nav_pvt->longitude_100ndeg = *((int32_t*)(payload+24));
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	699a      	ldr	r2, [r3, #24]
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	619a      	str	r2, [r3, #24]
	nav_pvt->latitude_100ndeg = *((int32_t*)(payload+28));
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	69da      	ldr	r2, [r3, #28]
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	61da      	str	r2, [r3, #28]
	nav_pvt->alti_ellipsoid_mm = *((int32_t*)(payload+32));
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6a1a      	ldr	r2, [r3, #32]
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	621a      	str	r2, [r3, #32]
	nav_pvt->alti_msl_mm = *((int32_t*)(payload+36));
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	625a      	str	r2, [r3, #36]	@ 0x24
	nav_pvt->horizontal_accuracy_mm = *((uint32_t*)(payload+40));
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	629a      	str	r2, [r3, #40]	@ 0x28
	nav_pvt->vertical_accuracy_mm = *((uint32_t*)(payload+44));
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	62da      	str	r2, [r3, #44]	@ 0x2c
	nav_pvt->northward_velocity_mmps = *((int32_t*)(payload+48));
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	631a      	str	r2, [r3, #48]	@ 0x30
	nav_pvt->eastward_velocity_mmps = *((int32_t*)(payload+52));
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	635a      	str	r2, [r3, #52]	@ 0x34
	nav_pvt->down_velocity_mmps = *((int32_t*)(payload+56));
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	639a      	str	r2, [r3, #56]	@ 0x38
	nav_pvt->groundspeed_mmps = *((int32_t*)(payload+60));
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	63da      	str	r2, [r3, #60]	@ 0x3c
	nav_pvt->heading_of_motion_10udeg = *((int32_t*)(payload+64));
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	641a      	str	r2, [r3, #64]	@ 0x40
	nav_pvt->velocity_accuracy_mmps = *((uint32_t*)(payload+68));
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	645a      	str	r2, [r3, #68]	@ 0x44
	nav_pvt->heading_accuracy_10udeg = *((uint32_t*)(payload+72));
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	649a      	str	r2, [r3, #72]	@ 0x48
	nav_pvt->position_dop_centi = *((uint16_t*)(payload+76));
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
	nav_pvt->flags3 = *((uint16_t*)(payload+78));
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
	nav_pvt->reserved1 = payload[80];
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	3350      	adds	r3, #80	@ 0x50
 8003ef4:	781a      	ldrb	r2, [r3, #0]
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	nav_pvt->reserved2 = payload[81];
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	3351      	adds	r3, #81	@ 0x51
 8003f00:	781a      	ldrb	r2, [r3, #0]
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	nav_pvt->reserved3 = payload[82];
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	3352      	adds	r3, #82	@ 0x52
 8003f0c:	781a      	ldrb	r2, [r3, #0]
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
	nav_pvt->reserved4 = payload[83];
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	3353      	adds	r3, #83	@ 0x53
 8003f18:	781a      	ldrb	r2, [r3, #0]
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	nav_pvt->heading_of_vehicle_10udeg = *((int32_t*)(payload+84));
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	655a      	str	r2, [r3, #84]	@ 0x54
	nav_pvt->magnetic_declination_cdeg = *((int16_t*)(payload+88));
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f9b3 2058 	ldrsh.w	r2, [r3, #88]	@ 0x58
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
	nav_pvt->magnetic_declination_accuracy_cdeg = *((uint16_t*)(payload+90));
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f8b3 205a 	ldrh.w	r2, [r3, #90]	@ 0x5a
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

	return true;
 8003f40:	2301      	movs	r3, #1
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3710      	adds	r7, #16
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	0800c0e4 	.word	0x0800c0e4
 8003f50:	0800c670 	.word	0x0800c670
 8003f54:	0800c10c 	.word	0x0800c10c
 8003f58:	0800c14c 	.word	0x0800c14c

08003f5c <ubx_init_frame_queue>:

#include "ubx_frame_queue.h"


bool ubx_init_frame_queue(struct ubx_frame_queue *queue)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
	assert(queue);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d105      	bne.n	8003f76 <ubx_init_frame_queue+0x1a>
 8003f6a:	4b09      	ldr	r3, [pc, #36]	@ (8003f90 <ubx_init_frame_queue+0x34>)
 8003f6c:	4a09      	ldr	r2, [pc, #36]	@ (8003f94 <ubx_init_frame_queue+0x38>)
 8003f6e:	210d      	movs	r1, #13
 8003f70:	4809      	ldr	r0, [pc, #36]	@ (8003f98 <ubx_init_frame_queue+0x3c>)
 8003f72:	f005 fefd 	bl	8009d70 <__assert_func>

	queue->head = 0;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
	queue->len = 0;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9

	return true;
 8003f86:	2301      	movs	r3, #1
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3708      	adds	r7, #8
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	0800c154 	.word	0x0800c154
 8003f94:	0800c684 	.word	0x0800c684
 8003f98:	0800c15c 	.word	0x0800c15c

08003f9c <ubx_push_frame_queue>:

bool ubx_push_frame_queue(struct ubx_frame_queue *queue, const struct ubx_frame *frame)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
	assert(queue);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d105      	bne.n	8003fb8 <ubx_push_frame_queue+0x1c>
 8003fac:	4b1e      	ldr	r3, [pc, #120]	@ (8004028 <ubx_push_frame_queue+0x8c>)
 8003fae:	4a1f      	ldr	r2, [pc, #124]	@ (800402c <ubx_push_frame_queue+0x90>)
 8003fb0:	2117      	movs	r1, #23
 8003fb2:	481f      	ldr	r0, [pc, #124]	@ (8004030 <ubx_push_frame_queue+0x94>)
 8003fb4:	f005 fedc 	bl	8009d70 <__assert_func>
	assert(queue->len <= UBX_FRAMESLEN_MAX);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d905      	bls.n	8003fce <ubx_push_frame_queue+0x32>
 8003fc2:	4b1c      	ldr	r3, [pc, #112]	@ (8004034 <ubx_push_frame_queue+0x98>)
 8003fc4:	4a19      	ldr	r2, [pc, #100]	@ (800402c <ubx_push_frame_queue+0x90>)
 8003fc6:	2118      	movs	r1, #24
 8003fc8:	4819      	ldr	r0, [pc, #100]	@ (8004030 <ubx_push_frame_queue+0x94>)
 8003fca:	f005 fed1 	bl	8009d70 <__assert_func>

	if (queue->len == UBX_FRAMESLEN_MAX) {
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d101      	bne.n	8003fdc <ubx_push_frame_queue+0x40>
		return false;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	e020      	b.n	800401e <ubx_push_frame_queue+0x82>
	}

	struct ubx_frame *const dest = queue->frames + (queue->head + queue->len) % UBX_FRAMESLEN_MAX;
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f893 10c8 	ldrb.w	r1, [r3, #200]	@ 0xc8
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8003fea:	440b      	add	r3, r1
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	2164      	movs	r1, #100	@ 0x64
 8003ff4:	fb01 f303 	mul.w	r3, r1, r3
 8003ff8:	4413      	add	r3, r2
 8003ffa:	60fb      	str	r3, [r7, #12]
	*dest = *frame;
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	4610      	mov	r0, r2
 8004002:	4619      	mov	r1, r3
 8004004:	2364      	movs	r3, #100	@ 0x64
 8004006:	461a      	mov	r2, r3
 8004008:	f006 f887 	bl	800a11a <memcpy>
	queue->len += 1;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8004012:	3301      	adds	r3, #1
 8004014:	b2da      	uxtb	r2, r3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9

	return true;
 800401c:	2301      	movs	r3, #1
}
 800401e:	4618      	mov	r0, r3
 8004020:	3710      	adds	r7, #16
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	0800c154 	.word	0x0800c154
 800402c:	0800c69c 	.word	0x0800c69c
 8004030:	0800c15c 	.word	0x0800c15c
 8004034:	0800c190 	.word	0x0800c190

08004038 <ubx_pop_frame_queue>:

bool ubx_pop_frame_queue(struct ubx_frame_queue *queue, struct ubx_frame *frame)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
	assert(queue);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d105      	bne.n	8004054 <ubx_pop_frame_queue+0x1c>
 8004048:	4b20      	ldr	r3, [pc, #128]	@ (80040cc <ubx_pop_frame_queue+0x94>)
 800404a:	4a21      	ldr	r2, [pc, #132]	@ (80040d0 <ubx_pop_frame_queue+0x98>)
 800404c:	2127      	movs	r1, #39	@ 0x27
 800404e:	4821      	ldr	r0, [pc, #132]	@ (80040d4 <ubx_pop_frame_queue+0x9c>)
 8004050:	f005 fe8e 	bl	8009d70 <__assert_func>
	assert(frame);
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d105      	bne.n	8004066 <ubx_pop_frame_queue+0x2e>
 800405a:	4b1f      	ldr	r3, [pc, #124]	@ (80040d8 <ubx_pop_frame_queue+0xa0>)
 800405c:	4a1c      	ldr	r2, [pc, #112]	@ (80040d0 <ubx_pop_frame_queue+0x98>)
 800405e:	2128      	movs	r1, #40	@ 0x28
 8004060:	481c      	ldr	r0, [pc, #112]	@ (80040d4 <ubx_pop_frame_queue+0x9c>)
 8004062:	f005 fe85 	bl	8009d70 <__assert_func>

	if (queue->len == 0) {
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800406c:	2b00      	cmp	r3, #0
 800406e:	d101      	bne.n	8004074 <ubx_pop_frame_queue+0x3c>
		return false;
 8004070:	2300      	movs	r3, #0
 8004072:	e027      	b.n	80040c4 <ubx_pop_frame_queue+0x8c>
	}

	struct ubx_frame *src = &(queue->frames[queue->head]);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 800407a:	461a      	mov	r2, r3
 800407c:	2364      	movs	r3, #100	@ 0x64
 800407e:	fb02 f303 	mul.w	r3, r2, r3
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	4413      	add	r3, r2
 8004086:	60fb      	str	r3, [r7, #12]
	*frame = *src;
 8004088:	683a      	ldr	r2, [r7, #0]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	4610      	mov	r0, r2
 800408e:	4619      	mov	r1, r3
 8004090:	2364      	movs	r3, #100	@ 0x64
 8004092:	461a      	mov	r2, r3
 8004094:	f006 f841 	bl	800a11a <memcpy>
	queue->len -= 1;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800409e:	3b01      	subs	r3, #1
 80040a0:	b2da      	uxtb	r2, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
	queue->head = (queue->head + 1) % UBX_FRAMESLEN_MAX;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 80040ae:	3301      	adds	r3, #1
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f003 0301 	and.w	r3, r3, #1
 80040b6:	bfb8      	it	lt
 80040b8:	425b      	neglt	r3, r3
 80040ba:	b2da      	uxtb	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

	return true;
 80040c2:	2301      	movs	r3, #1
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	0800c154 	.word	0x0800c154
 80040d0:	0800c6b4 	.word	0x0800c6b4
 80040d4:	0800c15c 	.word	0x0800c15c
 80040d8:	0800c1b0 	.word	0x0800c1b0

080040dc <ubx_parse_frames>:

	return true;
}

void ubx_parse_frames(struct ubx_frame_queue *queue, uint8_t *buf, uint16_t buf_len, uint16_t *read_len)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b0a0      	sub	sp, #128	@ 0x80
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	603b      	str	r3, [r7, #0]
 80040e8:	4613      	mov	r3, r2
 80040ea:	80fb      	strh	r3, [r7, #6]
	assert(queue);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d105      	bne.n	80040fe <ubx_parse_frames+0x22>
 80040f2:	4b29      	ldr	r3, [pc, #164]	@ (8004198 <ubx_parse_frames+0xbc>)
 80040f4:	4a29      	ldr	r2, [pc, #164]	@ (800419c <ubx_parse_frames+0xc0>)
 80040f6:	2142      	movs	r1, #66	@ 0x42
 80040f8:	4829      	ldr	r0, [pc, #164]	@ (80041a0 <ubx_parse_frames+0xc4>)
 80040fa:	f005 fe39 	bl	8009d70 <__assert_func>
	assert(buf);
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d105      	bne.n	8004110 <ubx_parse_frames+0x34>
 8004104:	4b27      	ldr	r3, [pc, #156]	@ (80041a4 <ubx_parse_frames+0xc8>)
 8004106:	4a25      	ldr	r2, [pc, #148]	@ (800419c <ubx_parse_frames+0xc0>)
 8004108:	2143      	movs	r1, #67	@ 0x43
 800410a:	4825      	ldr	r0, [pc, #148]	@ (80041a0 <ubx_parse_frames+0xc4>)
 800410c:	f005 fe30 	bl	8009d70 <__assert_func>
	assert(read_len);
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d105      	bne.n	8004122 <ubx_parse_frames+0x46>
 8004116:	4b24      	ldr	r3, [pc, #144]	@ (80041a8 <ubx_parse_frames+0xcc>)
 8004118:	4a20      	ldr	r2, [pc, #128]	@ (800419c <ubx_parse_frames+0xc0>)
 800411a:	2144      	movs	r1, #68	@ 0x44
 800411c:	4820      	ldr	r0, [pc, #128]	@ (80041a0 <ubx_parse_frames+0xc4>)
 800411e:	f005 fe27 	bl	8009d70 <__assert_func>
	struct ubx_frame frame;
	uint16_t tmp_read_len;
	uint16_t total_read_len;
	bool is_parse_success;

	for (total_read_len=0; total_read_len<buf_len; /*intentionally do nothing*/) {
 8004122:	2300      	movs	r3, #0
 8004124:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8004128:	e027      	b.n	800417a <ubx_parse_frames+0x9e>
		is_parse_success = ubx_parse_frame(&frame, buf + total_read_len, buf_len - total_read_len, &tmp_read_len);
 800412a:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 800412e:	68ba      	ldr	r2, [r7, #8]
 8004130:	18d1      	adds	r1, r2, r3
 8004132:	88fa      	ldrh	r2, [r7, #6]
 8004134:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	b29a      	uxth	r2, r3
 800413c:	f107 0316 	add.w	r3, r7, #22
 8004140:	f107 0018 	add.w	r0, r7, #24
 8004144:	f7ff fd76 	bl	8003c34 <ubx_parse_frame>
 8004148:	4603      	mov	r3, r0
 800414a:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

		total_read_len += tmp_read_len;
 800414e:	8afa      	ldrh	r2, [r7, #22]
 8004150:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8004154:	4413      	add	r3, r2
 8004156:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
		if (is_parse_success) {
 800415a:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00b      	beq.n	800417a <ubx_parse_frames+0x9e>
			if (!ubx_push_frame_queue(queue, &frame)) {
 8004162:	f107 0318 	add.w	r3, r7, #24
 8004166:	4619      	mov	r1, r3
 8004168:	68f8      	ldr	r0, [r7, #12]
 800416a:	f7ff ff17 	bl	8003f9c <ubx_push_frame_queue>
 800416e:	4603      	mov	r3, r0
 8004170:	f083 0301 	eor.w	r3, r3, #1
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d105      	bne.n	8004186 <ubx_parse_frames+0xaa>
	for (total_read_len=0; total_read_len<buf_len; /*intentionally do nothing*/) {
 800417a:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 800417e:	88fb      	ldrh	r3, [r7, #6]
 8004180:	429a      	cmp	r2, r3
 8004182:	d3d2      	bcc.n	800412a <ubx_parse_frames+0x4e>
 8004184:	e000      	b.n	8004188 <ubx_parse_frames+0xac>
				break;
 8004186:	bf00      	nop
			}
		}
	}
	*read_len = total_read_len;
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 800418e:	801a      	strh	r2, [r3, #0]
}
 8004190:	bf00      	nop
 8004192:	3780      	adds	r7, #128	@ 0x80
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	0800c154 	.word	0x0800c154
 800419c:	0800c6c8 	.word	0x0800c6c8
 80041a0:	0800c15c 	.word	0x0800c15c
 80041a4:	0800c1b8 	.word	0x0800c1b8
 80041a8:	0800c1bc 	.word	0x0800c1bc

080041ac <main>:
#include "main.h"



int main()
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
	platform_hal_init();
 80041b2:	f005 fd4f 	bl	8009c54 <platform_hal_init>
	if (!setup()) {
 80041b6:	f7fc fe4d 	bl	8000e54 <setup>
 80041ba:	4603      	mov	r3, r0
 80041bc:	f083 0301 	eor.w	r3, r3, #1
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d002      	beq.n	80041cc <main+0x20>

		return -1;
 80041c6:	f04f 33ff 	mov.w	r3, #4294967295
 80041ca:	e008      	b.n	80041de <main+0x32>
	}
	int i=0;
 80041cc:	2300      	movs	r3, #0
 80041ce:	607b      	str	r3, [r7, #4]

	for (;;) {
		i++;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	3301      	adds	r3, #1
 80041d4:	607b      	str	r3, [r7, #4]
		loop();
 80041d6:	f7fc fe83 	bl	8000ee0 <loop>
		i++;
 80041da:	bf00      	nop
 80041dc:	e7f8      	b.n	80041d0 <main+0x24>
	}

	return 0;
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3708      	adds	r7, #8
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
	...

080041e8 <msgbox_hash>:

static struct msgbox s_msgboxes[MSGBOX_CNT_MAX];
static int s_msgboxes_len = 0;

static uint32_t msgbox_hash(uint32_t hash, char val)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	460b      	mov	r3, r1
 80041f2:	70fb      	strb	r3, [r7, #3]
	return (hash*31 + val) % MSGBOX_CNT_MAX;
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	4613      	mov	r3, r2
 80041f8:	015b      	lsls	r3, r3, #5
 80041fa:	1a9a      	subs	r2, r3, r2
 80041fc:	78fb      	ldrb	r3, [r7, #3]
 80041fe:	441a      	add	r2, r3
 8004200:	4b06      	ldr	r3, [pc, #24]	@ (800421c <msgbox_hash+0x34>)
 8004202:	fba3 1302 	umull	r1, r3, r3, r2
 8004206:	091b      	lsrs	r3, r3, #4
 8004208:	2132      	movs	r1, #50	@ 0x32
 800420a:	fb01 f303 	mul.w	r3, r1, r3
 800420e:	1ad3      	subs	r3, r2, r3
}
 8004210:	4618      	mov	r0, r3
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr
 800421c:	51eb851f 	.word	0x51eb851f

08004220 <msgbox_hash_name>:

static uint32_t msgbox_hash_name(const char msgbox_name[], uint8_t msgbox_name_len)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	460b      	mov	r3, r1
 800422a:	70fb      	strb	r3, [r7, #3]
	assert(msgbox_name);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d105      	bne.n	800423e <msgbox_hash_name+0x1e>
 8004232:	4b14      	ldr	r3, [pc, #80]	@ (8004284 <msgbox_hash_name+0x64>)
 8004234:	4a14      	ldr	r2, [pc, #80]	@ (8004288 <msgbox_hash_name+0x68>)
 8004236:	2128      	movs	r1, #40	@ 0x28
 8004238:	4814      	ldr	r0, [pc, #80]	@ (800428c <msgbox_hash_name+0x6c>)
 800423a:	f005 fd99 	bl	8009d70 <__assert_func>
	assert(msgbox_name_len <= MSGBOX_NAMELEN_MAX);
 800423e:	78fb      	ldrb	r3, [r7, #3]
 8004240:	2b14      	cmp	r3, #20
 8004242:	d905      	bls.n	8004250 <msgbox_hash_name+0x30>
 8004244:	4b12      	ldr	r3, [pc, #72]	@ (8004290 <msgbox_hash_name+0x70>)
 8004246:	4a10      	ldr	r2, [pc, #64]	@ (8004288 <msgbox_hash_name+0x68>)
 8004248:	2129      	movs	r1, #41	@ 0x29
 800424a:	4810      	ldr	r0, [pc, #64]	@ (800428c <msgbox_hash_name+0x6c>)
 800424c:	f005 fd90 	bl	8009d70 <__assert_func>

	uint32_t msgbox_id = 0xD2;
 8004250:	23d2      	movs	r3, #210	@ 0xd2
 8004252:	60fb      	str	r3, [r7, #12]
	for (uint8_t i=0; i<msgbox_name_len; i++) {
 8004254:	2300      	movs	r3, #0
 8004256:	72fb      	strb	r3, [r7, #11]
 8004258:	e00b      	b.n	8004272 <msgbox_hash_name+0x52>
		msgbox_id = msgbox_hash(msgbox_id, msgbox_name[i]);
 800425a:	7afb      	ldrb	r3, [r7, #11]
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	4413      	add	r3, r2
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	4619      	mov	r1, r3
 8004264:	68f8      	ldr	r0, [r7, #12]
 8004266:	f7ff ffbf 	bl	80041e8 <msgbox_hash>
 800426a:	60f8      	str	r0, [r7, #12]
	for (uint8_t i=0; i<msgbox_name_len; i++) {
 800426c:	7afb      	ldrb	r3, [r7, #11]
 800426e:	3301      	adds	r3, #1
 8004270:	72fb      	strb	r3, [r7, #11]
 8004272:	7afa      	ldrb	r2, [r7, #11]
 8004274:	78fb      	ldrb	r3, [r7, #3]
 8004276:	429a      	cmp	r2, r3
 8004278:	d3ef      	bcc.n	800425a <msgbox_hash_name+0x3a>
	}

	return msgbox_id;
 800427a:	68fb      	ldr	r3, [r7, #12]
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	0800c1c8 	.word	0x0800c1c8
 8004288:	0800c6dc 	.word	0x0800c6dc
 800428c:	0800c1d4 	.word	0x0800c1d4
 8004290:	0800c1f8 	.word	0x0800c1f8

08004294 <msgbox_find_id>:

static bool msgbox_find_id(const char msgbox_name[], uint8_t msgbox_name_len, uint32_t *msgbox_id)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b088      	sub	sp, #32
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	460b      	mov	r3, r1
 800429e:	607a      	str	r2, [r7, #4]
 80042a0:	72fb      	strb	r3, [r7, #11]
	assert(msgbox_name);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d105      	bne.n	80042b4 <msgbox_find_id+0x20>
 80042a8:	4b30      	ldr	r3, [pc, #192]	@ (800436c <msgbox_find_id+0xd8>)
 80042aa:	4a31      	ldr	r2, [pc, #196]	@ (8004370 <msgbox_find_id+0xdc>)
 80042ac:	2135      	movs	r1, #53	@ 0x35
 80042ae:	4831      	ldr	r0, [pc, #196]	@ (8004374 <msgbox_find_id+0xe0>)
 80042b0:	f005 fd5e 	bl	8009d70 <__assert_func>
	assert(msgbox_name_len <= MSGBOX_NAMELEN_MAX);
 80042b4:	7afb      	ldrb	r3, [r7, #11]
 80042b6:	2b14      	cmp	r3, #20
 80042b8:	d905      	bls.n	80042c6 <msgbox_find_id+0x32>
 80042ba:	4b2f      	ldr	r3, [pc, #188]	@ (8004378 <msgbox_find_id+0xe4>)
 80042bc:	4a2c      	ldr	r2, [pc, #176]	@ (8004370 <msgbox_find_id+0xdc>)
 80042be:	2136      	movs	r1, #54	@ 0x36
 80042c0:	482c      	ldr	r0, [pc, #176]	@ (8004374 <msgbox_find_id+0xe0>)
 80042c2:	f005 fd55 	bl	8009d70 <__assert_func>
	assert(msgbox_id);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d105      	bne.n	80042d8 <msgbox_find_id+0x44>
 80042cc:	4b2b      	ldr	r3, [pc, #172]	@ (800437c <msgbox_find_id+0xe8>)
 80042ce:	4a28      	ldr	r2, [pc, #160]	@ (8004370 <msgbox_find_id+0xdc>)
 80042d0:	2137      	movs	r1, #55	@ 0x37
 80042d2:	4828      	ldr	r0, [pc, #160]	@ (8004374 <msgbox_find_id+0xe0>)
 80042d4:	f005 fd4c 	bl	8009d70 <__assert_func>

	if (s_msgboxes_len == 0) {
 80042d8:	4b29      	ldr	r3, [pc, #164]	@ (8004380 <msgbox_find_id+0xec>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d101      	bne.n	80042e4 <msgbox_find_id+0x50>
		return false;
 80042e0:	2300      	movs	r3, #0
 80042e2:	e03e      	b.n	8004362 <msgbox_find_id+0xce>
	}

	int tmp_msgbox_id = msgbox_hash_name(msgbox_name, msgbox_name_len);
 80042e4:	7afb      	ldrb	r3, [r7, #11]
 80042e6:	4619      	mov	r1, r3
 80042e8:	68f8      	ldr	r0, [r7, #12]
 80042ea:	f7ff ff99 	bl	8004220 <msgbox_hash_name>
 80042ee:	4603      	mov	r3, r0
 80042f0:	61fb      	str	r3, [r7, #28]

	struct msgbox *mb = NULL;
 80042f2:	2300      	movs	r3, #0
 80042f4:	617b      	str	r3, [r7, #20]
	for (uint32_t i=0; i<MSGBOX_CNT_MAX; i++) {
 80042f6:	2300      	movs	r3, #0
 80042f8:	61bb      	str	r3, [r7, #24]
 80042fa:	e02e      	b.n	800435a <msgbox_find_id+0xc6>
		mb = &s_msgboxes[tmp_msgbox_id];
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	2268      	movs	r2, #104	@ 0x68
 8004300:	fb02 f303 	mul.w	r3, r2, r3
 8004304:	4a1f      	ldr	r2, [pc, #124]	@ (8004384 <msgbox_find_id+0xf0>)
 8004306:	4413      	add	r3, r2
 8004308:	617b      	str	r3, [r7, #20]
		if (mb->using &&
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d013      	beq.n	800433a <msgbox_find_id+0xa6>
			mb->name_len == msgbox_name_len &&
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	7d5b      	ldrb	r3, [r3, #21]
		if (mb->using &&
 8004316:	7afa      	ldrb	r2, [r7, #11]
 8004318:	429a      	cmp	r2, r3
 800431a:	d10e      	bne.n	800433a <msgbox_find_id+0xa6>
			strncmp(msgbox_name, mb->name, msgbox_name_len) == 0) {
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	3301      	adds	r3, #1
 8004320:	7afa      	ldrb	r2, [r7, #11]
 8004322:	4619      	mov	r1, r3
 8004324:	68f8      	ldr	r0, [r7, #12]
 8004326:	f005 fe60 	bl	8009fea <strncmp>
 800432a:	4603      	mov	r3, r0
			mb->name_len == msgbox_name_len &&
 800432c:	2b00      	cmp	r3, #0
 800432e:	d104      	bne.n	800433a <msgbox_find_id+0xa6>
			*msgbox_id = tmp_msgbox_id;
 8004330:	69fa      	ldr	r2, [r7, #28]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	601a      	str	r2, [r3, #0]
			return true;
 8004336:	2301      	movs	r3, #1
 8004338:	e013      	b.n	8004362 <msgbox_find_id+0xce>
		}
		tmp_msgbox_id = (tmp_msgbox_id+1) % MSGBOX_CNT_MAX;
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	3301      	adds	r3, #1
 800433e:	4a12      	ldr	r2, [pc, #72]	@ (8004388 <msgbox_find_id+0xf4>)
 8004340:	fb82 1203 	smull	r1, r2, r2, r3
 8004344:	1111      	asrs	r1, r2, #4
 8004346:	17da      	asrs	r2, r3, #31
 8004348:	1a8a      	subs	r2, r1, r2
 800434a:	2132      	movs	r1, #50	@ 0x32
 800434c:	fb01 f202 	mul.w	r2, r1, r2
 8004350:	1a9b      	subs	r3, r3, r2
 8004352:	61fb      	str	r3, [r7, #28]
	for (uint32_t i=0; i<MSGBOX_CNT_MAX; i++) {
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	3301      	adds	r3, #1
 8004358:	61bb      	str	r3, [r7, #24]
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	2b31      	cmp	r3, #49	@ 0x31
 800435e:	d9cd      	bls.n	80042fc <msgbox_find_id+0x68>
	}
	return false;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3720      	adds	r7, #32
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	0800c1c8 	.word	0x0800c1c8
 8004370:	0800c6f0 	.word	0x0800c6f0
 8004374:	0800c1d4 	.word	0x0800c1d4
 8004378:	0800c1f8 	.word	0x0800c1f8
 800437c:	0800c220 	.word	0x0800c220
 8004380:	20004864 	.word	0x20004864
 8004384:	20003414 	.word	0x20003414
 8004388:	51eb851f 	.word	0x51eb851f

0800438c <msgbox_find_new_id>:

static bool msgbox_find_new_id(const char msgbox_name[], uint8_t msgbox_name_len, uint32_t *msgbox_id)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b086      	sub	sp, #24
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	460b      	mov	r3, r1
 8004396:	607a      	str	r2, [r7, #4]
 8004398:	72fb      	strb	r3, [r7, #11]

	assert(msgbox_id);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d105      	bne.n	80043ac <msgbox_find_new_id+0x20>
 80043a0:	4b1f      	ldr	r3, [pc, #124]	@ (8004420 <msgbox_find_new_id+0x94>)
 80043a2:	4a20      	ldr	r2, [pc, #128]	@ (8004424 <msgbox_find_new_id+0x98>)
 80043a4:	2150      	movs	r1, #80	@ 0x50
 80043a6:	4820      	ldr	r0, [pc, #128]	@ (8004428 <msgbox_find_new_id+0x9c>)
 80043a8:	f005 fce2 	bl	8009d70 <__assert_func>

	if (s_msgboxes_len == MSGBOX_CNT_MAX) {
 80043ac:	4b1f      	ldr	r3, [pc, #124]	@ (800442c <msgbox_find_new_id+0xa0>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2b32      	cmp	r3, #50	@ 0x32
 80043b2:	d101      	bne.n	80043b8 <msgbox_find_new_id+0x2c>
		return false;
 80043b4:	2300      	movs	r3, #0
 80043b6:	e02e      	b.n	8004416 <msgbox_find_new_id+0x8a>
	}

	int tmp_msgbox_id = msgbox_hash_name(msgbox_name, msgbox_name_len);
 80043b8:	7afb      	ldrb	r3, [r7, #11]
 80043ba:	4619      	mov	r1, r3
 80043bc:	68f8      	ldr	r0, [r7, #12]
 80043be:	f7ff ff2f 	bl	8004220 <msgbox_hash_name>
 80043c2:	4603      	mov	r3, r0
 80043c4:	617b      	str	r3, [r7, #20]

	for (uint32_t i=0; i<MSGBOX_CNT_MAX; i++) {
 80043c6:	2300      	movs	r3, #0
 80043c8:	613b      	str	r3, [r7, #16]
 80043ca:	e020      	b.n	800440e <msgbox_find_new_id+0x82>
		if (!s_msgboxes[tmp_msgbox_id].using) {
 80043cc:	4a18      	ldr	r2, [pc, #96]	@ (8004430 <msgbox_find_new_id+0xa4>)
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	2168      	movs	r1, #104	@ 0x68
 80043d2:	fb01 f303 	mul.w	r3, r1, r3
 80043d6:	4413      	add	r3, r2
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	f083 0301 	eor.w	r3, r3, #1
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d004      	beq.n	80043ee <msgbox_find_new_id+0x62>
			*msgbox_id = tmp_msgbox_id;
 80043e4:	697a      	ldr	r2, [r7, #20]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	601a      	str	r2, [r3, #0]
			return true;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e013      	b.n	8004416 <msgbox_find_new_id+0x8a>
		}
		tmp_msgbox_id = (tmp_msgbox_id+1) % MSGBOX_CNT_MAX;
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	3301      	adds	r3, #1
 80043f2:	4a10      	ldr	r2, [pc, #64]	@ (8004434 <msgbox_find_new_id+0xa8>)
 80043f4:	fb82 1203 	smull	r1, r2, r2, r3
 80043f8:	1111      	asrs	r1, r2, #4
 80043fa:	17da      	asrs	r2, r3, #31
 80043fc:	1a8a      	subs	r2, r1, r2
 80043fe:	2132      	movs	r1, #50	@ 0x32
 8004400:	fb01 f202 	mul.w	r2, r1, r2
 8004404:	1a9b      	subs	r3, r3, r2
 8004406:	617b      	str	r3, [r7, #20]
	for (uint32_t i=0; i<MSGBOX_CNT_MAX; i++) {
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	3301      	adds	r3, #1
 800440c:	613b      	str	r3, [r7, #16]
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	2b31      	cmp	r3, #49	@ 0x31
 8004412:	d9db      	bls.n	80043cc <msgbox_find_new_id+0x40>
	}

	return false;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	3718      	adds	r7, #24
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	0800c220 	.word	0x0800c220
 8004424:	0800c700 	.word	0x0800c700
 8004428:	0800c1d4 	.word	0x0800c1d4
 800442c:	20004864 	.word	0x20004864
 8004430:	20003414 	.word	0x20003414
 8004434:	51eb851f 	.word	0x51eb851f

08004438 <msgbox_create>:

static bool msgbox_create(const char msgbox_name[], uint8_t msgbox_name_len, uint32_t *msgbox_id)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b086      	sub	sp, #24
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	460b      	mov	r3, r1
 8004442:	607a      	str	r2, [r7, #4]
 8004444:	72fb      	strb	r3, [r7, #11]
	assert(msgbox_name);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d105      	bne.n	8004458 <msgbox_create+0x20>
 800444c:	4b2b      	ldr	r3, [pc, #172]	@ (80044fc <msgbox_create+0xc4>)
 800444e:	4a2c      	ldr	r2, [pc, #176]	@ (8004500 <msgbox_create+0xc8>)
 8004450:	2165      	movs	r1, #101	@ 0x65
 8004452:	482c      	ldr	r0, [pc, #176]	@ (8004504 <msgbox_create+0xcc>)
 8004454:	f005 fc8c 	bl	8009d70 <__assert_func>
	assert(msgbox_name_len<=MSGBOX_NAMELEN_MAX);
 8004458:	7afb      	ldrb	r3, [r7, #11]
 800445a:	2b14      	cmp	r3, #20
 800445c:	d905      	bls.n	800446a <msgbox_create+0x32>
 800445e:	4b2a      	ldr	r3, [pc, #168]	@ (8004508 <msgbox_create+0xd0>)
 8004460:	4a27      	ldr	r2, [pc, #156]	@ (8004500 <msgbox_create+0xc8>)
 8004462:	2166      	movs	r1, #102	@ 0x66
 8004464:	4827      	ldr	r0, [pc, #156]	@ (8004504 <msgbox_create+0xcc>)
 8004466:	f005 fc83 	bl	8009d70 <__assert_func>
	assert(msgbox_id);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d105      	bne.n	800447c <msgbox_create+0x44>
 8004470:	4b26      	ldr	r3, [pc, #152]	@ (800450c <msgbox_create+0xd4>)
 8004472:	4a23      	ldr	r2, [pc, #140]	@ (8004500 <msgbox_create+0xc8>)
 8004474:	2167      	movs	r1, #103	@ 0x67
 8004476:	4823      	ldr	r0, [pc, #140]	@ (8004504 <msgbox_create+0xcc>)
 8004478:	f005 fc7a 	bl	8009d70 <__assert_func>

	if (!msgbox_find_new_id(msgbox_name, msgbox_name_len, msgbox_id)) {
 800447c:	7afb      	ldrb	r3, [r7, #11]
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	4619      	mov	r1, r3
 8004482:	68f8      	ldr	r0, [r7, #12]
 8004484:	f7ff ff82 	bl	800438c <msgbox_find_new_id>
 8004488:	4603      	mov	r3, r0
 800448a:	f083 0301 	eor.w	r3, r3, #1
 800448e:	b2db      	uxtb	r3, r3
 8004490:	2b00      	cmp	r3, #0
 8004492:	d001      	beq.n	8004498 <msgbox_create+0x60>
		return false;
 8004494:	2300      	movs	r3, #0
 8004496:	e02c      	b.n	80044f2 <msgbox_create+0xba>
	}
	struct msgbox *mb = &s_msgboxes[*msgbox_id];
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2268      	movs	r2, #104	@ 0x68
 800449e:	fb02 f303 	mul.w	r3, r2, r3
 80044a2:	4a1b      	ldr	r2, [pc, #108]	@ (8004510 <msgbox_create+0xd8>)
 80044a4:	4413      	add	r3, r2
 80044a6:	613b      	str	r3, [r7, #16]

	strncpy(mb->name, msgbox_name, msgbox_name_len);
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	3301      	adds	r3, #1
 80044ac:	7afa      	ldrb	r2, [r7, #11]
 80044ae:	68f9      	ldr	r1, [r7, #12]
 80044b0:	4618      	mov	r0, r3
 80044b2:	f005 fdac 	bl	800a00e <strncpy>
	mb->name_len = msgbox_name_len;
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	7afa      	ldrb	r2, [r7, #11]
 80044ba:	755a      	strb	r2, [r3, #21]
	mb->subs_cnt = 0;
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	2200      	movs	r2, #0
 80044c0:	759a      	strb	r2, [r3, #22]
	mb->using = true;
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	2201      	movs	r2, #1
 80044c6:	701a      	strb	r2, [r3, #0]
	for (uint8_t i=0; i<MSGBOX_SUBCNT_MAX; i++) {
 80044c8:	2300      	movs	r3, #0
 80044ca:	75fb      	strb	r3, [r7, #23]
 80044cc:	e008      	b.n	80044e0 <msgbox_create+0xa8>
		mb->callbacks[i] = NULL;
 80044ce:	7dfa      	ldrb	r2, [r7, #23]
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	3206      	adds	r2, #6
 80044d4:	2100      	movs	r1, #0
 80044d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (uint8_t i=0; i<MSGBOX_SUBCNT_MAX; i++) {
 80044da:	7dfb      	ldrb	r3, [r7, #23]
 80044dc:	3301      	adds	r3, #1
 80044de:	75fb      	strb	r3, [r7, #23]
 80044e0:	7dfb      	ldrb	r3, [r7, #23]
 80044e2:	2b13      	cmp	r3, #19
 80044e4:	d9f3      	bls.n	80044ce <msgbox_create+0x96>
	}
	s_msgboxes_len += 1;
 80044e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004514 <msgbox_create+0xdc>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	3301      	adds	r3, #1
 80044ec:	4a09      	ldr	r2, [pc, #36]	@ (8004514 <msgbox_create+0xdc>)
 80044ee:	6013      	str	r3, [r2, #0]

	return true;
 80044f0:	2301      	movs	r3, #1
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3718      	adds	r7, #24
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	0800c1c8 	.word	0x0800c1c8
 8004500:	0800c714 	.word	0x0800c714
 8004504:	0800c1d4 	.word	0x0800c1d4
 8004508:	0800c22c 	.word	0x0800c22c
 800450c:	0800c220 	.word	0x0800c220
 8004510:	20003414 	.word	0x20003414
 8004514:	20004864 	.word	0x20004864

08004518 <msgbox_get>:

	s_msgboxes_len -= 1;
}

bool msgbox_get(const char msgbox_name[], uint8_t msgbox_name_len, uint32_t *msgbox_id)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	460b      	mov	r3, r1
 8004522:	607a      	str	r2, [r7, #4]
 8004524:	72fb      	strb	r3, [r7, #11]
	if (msgbox_find_id(msgbox_name, msgbox_name_len, msgbox_id)) {
 8004526:	7afb      	ldrb	r3, [r7, #11]
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	4619      	mov	r1, r3
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f7ff feb1 	bl	8004294 <msgbox_find_id>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d001      	beq.n	800453c <msgbox_get+0x24>
		return true;
 8004538:	2301      	movs	r3, #1
 800453a:	e006      	b.n	800454a <msgbox_get+0x32>
	}
	return msgbox_create(msgbox_name, msgbox_name_len, msgbox_id);
 800453c:	7afb      	ldrb	r3, [r7, #11]
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	4619      	mov	r1, r3
 8004542:	68f8      	ldr	r0, [r7, #12]
 8004544:	f7ff ff78 	bl	8004438 <msgbox_create>
 8004548:	4603      	mov	r3, r0
}
 800454a:	4618      	mov	r0, r3
 800454c:	3710      	adds	r7, #16
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
	...

08004554 <msgbox_publish>:
{
	msgbox_destroy(msgbox_id);
}

bool msgbox_publish(uint32_t msgbox_id, uint8_t msg[], uint8_t msg_len)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b088      	sub	sp, #32
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	4613      	mov	r3, r2
 8004560:	71fb      	strb	r3, [r7, #7]
	assert(msgbox_id < MSGBOX_CNT_MAX);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2b31      	cmp	r3, #49	@ 0x31
 8004566:	d905      	bls.n	8004574 <msgbox_publish+0x20>
 8004568:	4b22      	ldr	r3, [pc, #136]	@ (80045f4 <msgbox_publish+0xa0>)
 800456a:	4a23      	ldr	r2, [pc, #140]	@ (80045f8 <msgbox_publish+0xa4>)
 800456c:	219c      	movs	r1, #156	@ 0x9c
 800456e:	4823      	ldr	r0, [pc, #140]	@ (80045fc <msgbox_publish+0xa8>)
 8004570:	f005 fbfe 	bl	8009d70 <__assert_func>
	assert(msg);
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d105      	bne.n	8004586 <msgbox_publish+0x32>
 800457a:	4b21      	ldr	r3, [pc, #132]	@ (8004600 <msgbox_publish+0xac>)
 800457c:	4a1e      	ldr	r2, [pc, #120]	@ (80045f8 <msgbox_publish+0xa4>)
 800457e:	219d      	movs	r1, #157	@ 0x9d
 8004580:	481e      	ldr	r0, [pc, #120]	@ (80045fc <msgbox_publish+0xa8>)
 8004582:	f005 fbf5 	bl	8009d70 <__assert_func>

	if (!msg_len) {
 8004586:	79fb      	ldrb	r3, [r7, #7]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d101      	bne.n	8004590 <msgbox_publish+0x3c>
		return true;
 800458c:	2301      	movs	r3, #1
 800458e:	e02d      	b.n	80045ec <msgbox_publish+0x98>
	}

	struct msgbox *mb = &s_msgboxes[msgbox_id];
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2268      	movs	r2, #104	@ 0x68
 8004594:	fb02 f303 	mul.w	r3, r2, r3
 8004598:	4a1a      	ldr	r2, [pc, #104]	@ (8004604 <msgbox_publish+0xb0>)
 800459a:	4413      	add	r3, r2
 800459c:	61bb      	str	r3, [r7, #24]
	if (!mb->using) {
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	f083 0301 	eor.w	r3, r3, #1
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d001      	beq.n	80045b0 <msgbox_publish+0x5c>
		return false;
 80045ac:	2300      	movs	r3, #0
 80045ae:	e01d      	b.n	80045ec <msgbox_publish+0x98>
	}
	if (mb->subs_cnt == 0) {
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	7d9b      	ldrb	r3, [r3, #22]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d101      	bne.n	80045bc <msgbox_publish+0x68>
		return true;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e017      	b.n	80045ec <msgbox_publish+0x98>
	}

	msgbox_callback_fp *callbacks = mb->callbacks;
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	3318      	adds	r3, #24
 80045c0:	617b      	str	r3, [r7, #20]
	for (uint8_t i=0; i<mb->subs_cnt; i++) {
 80045c2:	2300      	movs	r3, #0
 80045c4:	77fb      	strb	r3, [r7, #31]
 80045c6:	e00b      	b.n	80045e0 <msgbox_publish+0x8c>
		callbacks[i](msg, msg_len);
 80045c8:	7ffb      	ldrb	r3, [r7, #31]
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	4413      	add	r3, r2
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	79fa      	ldrb	r2, [r7, #7]
 80045d4:	4611      	mov	r1, r2
 80045d6:	68b8      	ldr	r0, [r7, #8]
 80045d8:	4798      	blx	r3
	for (uint8_t i=0; i<mb->subs_cnt; i++) {
 80045da:	7ffb      	ldrb	r3, [r7, #31]
 80045dc:	3301      	adds	r3, #1
 80045de:	77fb      	strb	r3, [r7, #31]
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	7d9b      	ldrb	r3, [r3, #22]
 80045e4:	7ffa      	ldrb	r2, [r7, #31]
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d3ee      	bcc.n	80045c8 <msgbox_publish+0x74>
	}

	return true;
 80045ea:	2301      	movs	r3, #1
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3720      	adds	r7, #32
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	0800c250 	.word	0x0800c250
 80045f8:	0800c724 	.word	0x0800c724
 80045fc:	0800c1d4 	.word	0x0800c1d4
 8004600:	0800c278 	.word	0x0800c278
 8004604:	20003414 	.word	0x20003414

08004608 <msgbox_subscribe>:

bool msgbox_subscribe(uint32_t msgbox_id, msgbox_callback_fp callback)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
	assert(msgbox_id < MSGBOX_CNT_MAX);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2b31      	cmp	r3, #49	@ 0x31
 8004616:	d905      	bls.n	8004624 <msgbox_subscribe+0x1c>
 8004618:	4b1b      	ldr	r3, [pc, #108]	@ (8004688 <msgbox_subscribe+0x80>)
 800461a:	4a1c      	ldr	r2, [pc, #112]	@ (800468c <msgbox_subscribe+0x84>)
 800461c:	21b5      	movs	r1, #181	@ 0xb5
 800461e:	481c      	ldr	r0, [pc, #112]	@ (8004690 <msgbox_subscribe+0x88>)
 8004620:	f005 fba6 	bl	8009d70 <__assert_func>
	assert(callback);
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d105      	bne.n	8004636 <msgbox_subscribe+0x2e>
 800462a:	4b1a      	ldr	r3, [pc, #104]	@ (8004694 <msgbox_subscribe+0x8c>)
 800462c:	4a17      	ldr	r2, [pc, #92]	@ (800468c <msgbox_subscribe+0x84>)
 800462e:	21b6      	movs	r1, #182	@ 0xb6
 8004630:	4817      	ldr	r0, [pc, #92]	@ (8004690 <msgbox_subscribe+0x88>)
 8004632:	f005 fb9d 	bl	8009d70 <__assert_func>

	struct msgbox *mb = &s_msgboxes[msgbox_id];
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2268      	movs	r2, #104	@ 0x68
 800463a:	fb02 f303 	mul.w	r3, r2, r3
 800463e:	4a16      	ldr	r2, [pc, #88]	@ (8004698 <msgbox_subscribe+0x90>)
 8004640:	4413      	add	r3, r2
 8004642:	60fb      	str	r3, [r7, #12]

	if (!mb->using) {
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	f083 0301 	eor.w	r3, r3, #1
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2b00      	cmp	r3, #0
 8004650:	d001      	beq.n	8004656 <msgbox_subscribe+0x4e>
		return false;
 8004652:	2300      	movs	r3, #0
 8004654:	e014      	b.n	8004680 <msgbox_subscribe+0x78>
	}

	if (mb->subs_cnt == MSGBOX_SUBCNT_MAX) {
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	7d9b      	ldrb	r3, [r3, #22]
 800465a:	2b14      	cmp	r3, #20
 800465c:	d101      	bne.n	8004662 <msgbox_subscribe+0x5a>
		return false;
 800465e:	2300      	movs	r3, #0
 8004660:	e00e      	b.n	8004680 <msgbox_subscribe+0x78>
	}

	mb->callbacks[mb->subs_cnt] = callback;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	7d9b      	ldrb	r3, [r3, #22]
 8004666:	461a      	mov	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	3206      	adds	r2, #6
 800466c:	6839      	ldr	r1, [r7, #0]
 800466e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	mb->subs_cnt++;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	7d9b      	ldrb	r3, [r3, #22]
 8004676:	3301      	adds	r3, #1
 8004678:	b2da      	uxtb	r2, r3
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	759a      	strb	r2, [r3, #22]

	return true;
 800467e:	2301      	movs	r3, #1
}
 8004680:	4618      	mov	r0, r3
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	0800c250 	.word	0x0800c250
 800468c:	0800c734 	.word	0x0800c734
 8004690:	0800c1d4 	.word	0x0800c1d4
 8004694:	0800c27c 	.word	0x0800c27c
 8004698:	20003414 	.word	0x20003414

0800469c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80046a2:	463b      	mov	r3, r7
 80046a4:	2200      	movs	r2, #0
 80046a6:	601a      	str	r2, [r3, #0]
 80046a8:	605a      	str	r2, [r3, #4]
 80046aa:	609a      	str	r2, [r3, #8]
 80046ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80046ae:	4b2f      	ldr	r3, [pc, #188]	@ (800476c <MX_ADC1_Init+0xd0>)
 80046b0:	4a2f      	ldr	r2, [pc, #188]	@ (8004770 <MX_ADC1_Init+0xd4>)
 80046b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80046b4:	4b2d      	ldr	r3, [pc, #180]	@ (800476c <MX_ADC1_Init+0xd0>)
 80046b6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80046ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80046bc:	4b2b      	ldr	r3, [pc, #172]	@ (800476c <MX_ADC1_Init+0xd0>)
 80046be:	2200      	movs	r2, #0
 80046c0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80046c2:	4b2a      	ldr	r3, [pc, #168]	@ (800476c <MX_ADC1_Init+0xd0>)
 80046c4:	2201      	movs	r2, #1
 80046c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80046c8:	4b28      	ldr	r3, [pc, #160]	@ (800476c <MX_ADC1_Init+0xd0>)
 80046ca:	2201      	movs	r2, #1
 80046cc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80046ce:	4b27      	ldr	r3, [pc, #156]	@ (800476c <MX_ADC1_Init+0xd0>)
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80046d6:	4b25      	ldr	r3, [pc, #148]	@ (800476c <MX_ADC1_Init+0xd0>)
 80046d8:	2200      	movs	r2, #0
 80046da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80046dc:	4b23      	ldr	r3, [pc, #140]	@ (800476c <MX_ADC1_Init+0xd0>)
 80046de:	4a25      	ldr	r2, [pc, #148]	@ (8004774 <MX_ADC1_Init+0xd8>)
 80046e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80046e2:	4b22      	ldr	r3, [pc, #136]	@ (800476c <MX_ADC1_Init+0xd0>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80046e8:	4b20      	ldr	r3, [pc, #128]	@ (800476c <MX_ADC1_Init+0xd0>)
 80046ea:	2203      	movs	r2, #3
 80046ec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80046ee:	4b1f      	ldr	r3, [pc, #124]	@ (800476c <MX_ADC1_Init+0xd0>)
 80046f0:	2201      	movs	r2, #1
 80046f2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80046f6:	4b1d      	ldr	r3, [pc, #116]	@ (800476c <MX_ADC1_Init+0xd0>)
 80046f8:	2201      	movs	r2, #1
 80046fa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80046fc:	481b      	ldr	r0, [pc, #108]	@ (800476c <MX_ADC1_Init+0xd0>)
 80046fe:	f001 fa23 	bl	8005b48 <HAL_ADC_Init>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d001      	beq.n	800470c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8004708:	f005 fb2c 	bl	8009d64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800470c:	2304      	movs	r3, #4
 800470e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004710:	2301      	movs	r3, #1
 8004712:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8004714:	2307      	movs	r3, #7
 8004716:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004718:	463b      	mov	r3, r7
 800471a:	4619      	mov	r1, r3
 800471c:	4813      	ldr	r0, [pc, #76]	@ (800476c <MX_ADC1_Init+0xd0>)
 800471e:	f001 fb69 	bl	8005df4 <HAL_ADC_ConfigChannel>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d001      	beq.n	800472c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8004728:	f005 fb1c 	bl	8009d64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800472c:	2307      	movs	r3, #7
 800472e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004730:	2302      	movs	r3, #2
 8004732:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004734:	463b      	mov	r3, r7
 8004736:	4619      	mov	r1, r3
 8004738:	480c      	ldr	r0, [pc, #48]	@ (800476c <MX_ADC1_Init+0xd0>)
 800473a:	f001 fb5b 	bl	8005df4 <HAL_ADC_ConfigChannel>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d001      	beq.n	8004748 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8004744:	f005 fb0e 	bl	8009d64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8004748:	2311      	movs	r3, #17
 800474a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800474c:	2303      	movs	r3, #3
 800474e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004750:	463b      	mov	r3, r7
 8004752:	4619      	mov	r1, r3
 8004754:	4805      	ldr	r0, [pc, #20]	@ (800476c <MX_ADC1_Init+0xd0>)
 8004756:	f001 fb4d 	bl	8005df4 <HAL_ADC_ConfigChannel>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d001      	beq.n	8004764 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8004760:	f005 fb00 	bl	8009d64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004764:	bf00      	nop
 8004766:	3710      	adds	r7, #16
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	20004868 	.word	0x20004868
 8004770:	40012000 	.word	0x40012000
 8004774:	0f000001 	.word	0x0f000001

08004778 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b08a      	sub	sp, #40	@ 0x28
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004780:	f107 0314 	add.w	r3, r7, #20
 8004784:	2200      	movs	r2, #0
 8004786:	601a      	str	r2, [r3, #0]
 8004788:	605a      	str	r2, [r3, #4]
 800478a:	609a      	str	r2, [r3, #8]
 800478c:	60da      	str	r2, [r3, #12]
 800478e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a2f      	ldr	r2, [pc, #188]	@ (8004854 <HAL_ADC_MspInit+0xdc>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d157      	bne.n	800484a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800479a:	2300      	movs	r3, #0
 800479c:	613b      	str	r3, [r7, #16]
 800479e:	4b2e      	ldr	r3, [pc, #184]	@ (8004858 <HAL_ADC_MspInit+0xe0>)
 80047a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047a2:	4a2d      	ldr	r2, [pc, #180]	@ (8004858 <HAL_ADC_MspInit+0xe0>)
 80047a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80047aa:	4b2b      	ldr	r3, [pc, #172]	@ (8004858 <HAL_ADC_MspInit+0xe0>)
 80047ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b2:	613b      	str	r3, [r7, #16]
 80047b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047b6:	2300      	movs	r3, #0
 80047b8:	60fb      	str	r3, [r7, #12]
 80047ba:	4b27      	ldr	r3, [pc, #156]	@ (8004858 <HAL_ADC_MspInit+0xe0>)
 80047bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047be:	4a26      	ldr	r2, [pc, #152]	@ (8004858 <HAL_ADC_MspInit+0xe0>)
 80047c0:	f043 0301 	orr.w	r3, r3, #1
 80047c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80047c6:	4b24      	ldr	r3, [pc, #144]	@ (8004858 <HAL_ADC_MspInit+0xe0>)
 80047c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ca:	f003 0301 	and.w	r3, r3, #1
 80047ce:	60fb      	str	r3, [r7, #12]
 80047d0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = EXBAT2_Pin|EXBAT1_Pin;
 80047d2:	2390      	movs	r3, #144	@ 0x90
 80047d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047d6:	2303      	movs	r3, #3
 80047d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047da:	2300      	movs	r3, #0
 80047dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047de:	f107 0314 	add.w	r3, r7, #20
 80047e2:	4619      	mov	r1, r3
 80047e4:	481d      	ldr	r0, [pc, #116]	@ (800485c <HAL_ADC_MspInit+0xe4>)
 80047e6:	f002 fa37 	bl	8006c58 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80047ea:	4b1d      	ldr	r3, [pc, #116]	@ (8004860 <HAL_ADC_MspInit+0xe8>)
 80047ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004864 <HAL_ADC_MspInit+0xec>)
 80047ee:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80047f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004860 <HAL_ADC_MspInit+0xe8>)
 80047f2:	2200      	movs	r2, #0
 80047f4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80047f6:	4b1a      	ldr	r3, [pc, #104]	@ (8004860 <HAL_ADC_MspInit+0xe8>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80047fc:	4b18      	ldr	r3, [pc, #96]	@ (8004860 <HAL_ADC_MspInit+0xe8>)
 80047fe:	2200      	movs	r2, #0
 8004800:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004802:	4b17      	ldr	r3, [pc, #92]	@ (8004860 <HAL_ADC_MspInit+0xe8>)
 8004804:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004808:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800480a:	4b15      	ldr	r3, [pc, #84]	@ (8004860 <HAL_ADC_MspInit+0xe8>)
 800480c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004810:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004812:	4b13      	ldr	r3, [pc, #76]	@ (8004860 <HAL_ADC_MspInit+0xe8>)
 8004814:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004818:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800481a:	4b11      	ldr	r3, [pc, #68]	@ (8004860 <HAL_ADC_MspInit+0xe8>)
 800481c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004820:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004822:	4b0f      	ldr	r3, [pc, #60]	@ (8004860 <HAL_ADC_MspInit+0xe8>)
 8004824:	2200      	movs	r2, #0
 8004826:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004828:	4b0d      	ldr	r3, [pc, #52]	@ (8004860 <HAL_ADC_MspInit+0xe8>)
 800482a:	2200      	movs	r2, #0
 800482c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800482e:	480c      	ldr	r0, [pc, #48]	@ (8004860 <HAL_ADC_MspInit+0xe8>)
 8004830:	f001 fea2 	bl	8006578 <HAL_DMA_Init>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800483a:	f005 fa93 	bl	8009d64 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a07      	ldr	r2, [pc, #28]	@ (8004860 <HAL_ADC_MspInit+0xe8>)
 8004842:	639a      	str	r2, [r3, #56]	@ 0x38
 8004844:	4a06      	ldr	r2, [pc, #24]	@ (8004860 <HAL_ADC_MspInit+0xe8>)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800484a:	bf00      	nop
 800484c:	3728      	adds	r7, #40	@ 0x28
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	40012000 	.word	0x40012000
 8004858:	40023800 	.word	0x40023800
 800485c:	40020000 	.word	0x40020000
 8004860:	200048b0 	.word	0x200048b0
 8004864:	40026410 	.word	0x40026410

08004868 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800486e:	2300      	movs	r3, #0
 8004870:	607b      	str	r3, [r7, #4]
 8004872:	4b2b      	ldr	r3, [pc, #172]	@ (8004920 <MX_DMA_Init+0xb8>)
 8004874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004876:	4a2a      	ldr	r2, [pc, #168]	@ (8004920 <MX_DMA_Init+0xb8>)
 8004878:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800487c:	6313      	str	r3, [r2, #48]	@ 0x30
 800487e:	4b28      	ldr	r3, [pc, #160]	@ (8004920 <MX_DMA_Init+0xb8>)
 8004880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004882:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004886:	607b      	str	r3, [r7, #4]
 8004888:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800488a:	2300      	movs	r3, #0
 800488c:	603b      	str	r3, [r7, #0]
 800488e:	4b24      	ldr	r3, [pc, #144]	@ (8004920 <MX_DMA_Init+0xb8>)
 8004890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004892:	4a23      	ldr	r2, [pc, #140]	@ (8004920 <MX_DMA_Init+0xb8>)
 8004894:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004898:	6313      	str	r3, [r2, #48]	@ 0x30
 800489a:	4b21      	ldr	r3, [pc, #132]	@ (8004920 <MX_DMA_Init+0xb8>)
 800489c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800489e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048a2:	603b      	str	r3, [r7, #0]
 80048a4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80048a6:	2200      	movs	r2, #0
 80048a8:	2100      	movs	r1, #0
 80048aa:	2010      	movs	r0, #16
 80048ac:	f001 fe2d 	bl	800650a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80048b0:	2010      	movs	r0, #16
 80048b2:	f001 fe46 	bl	8006542 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80048b6:	2200      	movs	r2, #0
 80048b8:	2100      	movs	r1, #0
 80048ba:	2011      	movs	r0, #17
 80048bc:	f001 fe25 	bl	800650a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80048c0:	2011      	movs	r0, #17
 80048c2:	f001 fe3e 	bl	8006542 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80048c6:	2200      	movs	r2, #0
 80048c8:	2100      	movs	r1, #0
 80048ca:	2038      	movs	r0, #56	@ 0x38
 80048cc:	f001 fe1d 	bl	800650a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80048d0:	2038      	movs	r0, #56	@ 0x38
 80048d2:	f001 fe36 	bl	8006542 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80048d6:	2200      	movs	r2, #0
 80048d8:	2100      	movs	r1, #0
 80048da:	2039      	movs	r0, #57	@ 0x39
 80048dc:	f001 fe15 	bl	800650a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80048e0:	2039      	movs	r0, #57	@ 0x39
 80048e2:	f001 fe2e 	bl	8006542 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80048e6:	2200      	movs	r2, #0
 80048e8:	2100      	movs	r1, #0
 80048ea:	203a      	movs	r0, #58	@ 0x3a
 80048ec:	f001 fe0d 	bl	800650a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80048f0:	203a      	movs	r0, #58	@ 0x3a
 80048f2:	f001 fe26 	bl	8006542 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80048f6:	2200      	movs	r2, #0
 80048f8:	2100      	movs	r1, #0
 80048fa:	2045      	movs	r0, #69	@ 0x45
 80048fc:	f001 fe05 	bl	800650a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8004900:	2045      	movs	r0, #69	@ 0x45
 8004902:	f001 fe1e 	bl	8006542 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8004906:	2200      	movs	r2, #0
 8004908:	2100      	movs	r1, #0
 800490a:	2046      	movs	r0, #70	@ 0x46
 800490c:	f001 fdfd 	bl	800650a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8004910:	2046      	movs	r0, #70	@ 0x46
 8004912:	f001 fe16 	bl	8006542 <HAL_NVIC_EnableIRQ>

}
 8004916:	bf00      	nop
 8004918:	3708      	adds	r7, #8
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	40023800 	.word	0x40023800

08004924 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b08a      	sub	sp, #40	@ 0x28
 8004928:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800492a:	f107 0314 	add.w	r3, r7, #20
 800492e:	2200      	movs	r2, #0
 8004930:	601a      	str	r2, [r3, #0]
 8004932:	605a      	str	r2, [r3, #4]
 8004934:	609a      	str	r2, [r3, #8]
 8004936:	60da      	str	r2, [r3, #12]
 8004938:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800493a:	2300      	movs	r3, #0
 800493c:	613b      	str	r3, [r7, #16]
 800493e:	4b51      	ldr	r3, [pc, #324]	@ (8004a84 <MX_GPIO_Init+0x160>)
 8004940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004942:	4a50      	ldr	r2, [pc, #320]	@ (8004a84 <MX_GPIO_Init+0x160>)
 8004944:	f043 0304 	orr.w	r3, r3, #4
 8004948:	6313      	str	r3, [r2, #48]	@ 0x30
 800494a:	4b4e      	ldr	r3, [pc, #312]	@ (8004a84 <MX_GPIO_Init+0x160>)
 800494c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800494e:	f003 0304 	and.w	r3, r3, #4
 8004952:	613b      	str	r3, [r7, #16]
 8004954:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004956:	2300      	movs	r3, #0
 8004958:	60fb      	str	r3, [r7, #12]
 800495a:	4b4a      	ldr	r3, [pc, #296]	@ (8004a84 <MX_GPIO_Init+0x160>)
 800495c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800495e:	4a49      	ldr	r2, [pc, #292]	@ (8004a84 <MX_GPIO_Init+0x160>)
 8004960:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004964:	6313      	str	r3, [r2, #48]	@ 0x30
 8004966:	4b47      	ldr	r3, [pc, #284]	@ (8004a84 <MX_GPIO_Init+0x160>)
 8004968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800496a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800496e:	60fb      	str	r3, [r7, #12]
 8004970:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004972:	2300      	movs	r3, #0
 8004974:	60bb      	str	r3, [r7, #8]
 8004976:	4b43      	ldr	r3, [pc, #268]	@ (8004a84 <MX_GPIO_Init+0x160>)
 8004978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800497a:	4a42      	ldr	r2, [pc, #264]	@ (8004a84 <MX_GPIO_Init+0x160>)
 800497c:	f043 0301 	orr.w	r3, r3, #1
 8004980:	6313      	str	r3, [r2, #48]	@ 0x30
 8004982:	4b40      	ldr	r3, [pc, #256]	@ (8004a84 <MX_GPIO_Init+0x160>)
 8004984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	60bb      	str	r3, [r7, #8]
 800498c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800498e:	2300      	movs	r3, #0
 8004990:	607b      	str	r3, [r7, #4]
 8004992:	4b3c      	ldr	r3, [pc, #240]	@ (8004a84 <MX_GPIO_Init+0x160>)
 8004994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004996:	4a3b      	ldr	r2, [pc, #236]	@ (8004a84 <MX_GPIO_Init+0x160>)
 8004998:	f043 0302 	orr.w	r3, r3, #2
 800499c:	6313      	str	r3, [r2, #48]	@ 0x30
 800499e:	4b39      	ldr	r3, [pc, #228]	@ (8004a84 <MX_GPIO_Init+0x160>)
 80049a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	607b      	str	r3, [r7, #4]
 80049a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_SET);
 80049aa:	2201      	movs	r2, #1
 80049ac:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80049b0:	4835      	ldr	r0, [pc, #212]	@ (8004a88 <MX_GPIO_Init+0x164>)
 80049b2:	f002 fad5 	bl	8006f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BNO08X_WAKE_Pin|BNO08X_CS_Pin, GPIO_PIN_SET);
 80049b6:	2201      	movs	r2, #1
 80049b8:	2122      	movs	r1, #34	@ 0x22
 80049ba:	4834      	ldr	r0, [pc, #208]	@ (8004a8c <MX_GPIO_Init+0x168>)
 80049bc:	f002 fad0 	bl	8006f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BNO08X_NRST_Pin|ICM20602_CS_Pin, GPIO_PIN_SET);
 80049c0:	2201      	movs	r2, #1
 80049c2:	f242 0104 	movw	r1, #8196	@ 0x2004
 80049c6:	4832      	ldr	r0, [pc, #200]	@ (8004a90 <MX_GPIO_Init+0x16c>)
 80049c8:	f002 faca 	bl	8006f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DEBUG_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 80049cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80049d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049d2:	2301      	movs	r3, #1
 80049d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049d6:	2300      	movs	r3, #0
 80049d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049da:	2300      	movs	r3, #0
 80049dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 80049de:	f107 0314 	add.w	r3, r7, #20
 80049e2:	4619      	mov	r1, r3
 80049e4:	4828      	ldr	r0, [pc, #160]	@ (8004a88 <MX_GPIO_Init+0x164>)
 80049e6:	f002 f937 	bl	8006c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : BNO08X_WAKE_Pin BNO08X_CS_Pin */
  GPIO_InitStruct.Pin = BNO08X_WAKE_Pin|BNO08X_CS_Pin;
 80049ea:	2322      	movs	r3, #34	@ 0x22
 80049ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049ee:	2301      	movs	r3, #1
 80049f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049f2:	2300      	movs	r3, #0
 80049f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80049f6:	2302      	movs	r3, #2
 80049f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049fa:	f107 0314 	add.w	r3, r7, #20
 80049fe:	4619      	mov	r1, r3
 8004a00:	4822      	ldr	r0, [pc, #136]	@ (8004a8c <MX_GPIO_Init+0x168>)
 8004a02:	f002 f929 	bl	8006c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : BNO08X_INT_Pin */
  GPIO_InitStruct.Pin = BNO08X_INT_Pin;
 8004a06:	2340      	movs	r3, #64	@ 0x40
 8004a08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004a0a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8004a0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a10:	2300      	movs	r3, #0
 8004a12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BNO08X_INT_GPIO_Port, &GPIO_InitStruct);
 8004a14:	f107 0314 	add.w	r3, r7, #20
 8004a18:	4619      	mov	r1, r3
 8004a1a:	481c      	ldr	r0, [pc, #112]	@ (8004a8c <MX_GPIO_Init+0x168>)
 8004a1c:	f002 f91c 	bl	8006c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : BNO08X_NRST_Pin ICM20602_CS_Pin */
  GPIO_InitStruct.Pin = BNO08X_NRST_Pin|ICM20602_CS_Pin;
 8004a20:	f242 0304 	movw	r3, #8196	@ 0x2004
 8004a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a26:	2301      	movs	r3, #1
 8004a28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a2e:	2302      	movs	r3, #2
 8004a30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a32:	f107 0314 	add.w	r3, r7, #20
 8004a36:	4619      	mov	r1, r3
 8004a38:	4815      	ldr	r0, [pc, #84]	@ (8004a90 <MX_GPIO_Init+0x16c>)
 8004a3a:	f002 f90d 	bl	8006c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : ICM20602_INT_Pin */
  GPIO_InitStruct.Pin = ICM20602_INT_Pin;
 8004a3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004a44:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004a48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ICM20602_INT_GPIO_Port, &GPIO_InitStruct);
 8004a4e:	f107 0314 	add.w	r3, r7, #20
 8004a52:	4619      	mov	r1, r3
 8004a54:	480e      	ldr	r0, [pc, #56]	@ (8004a90 <MX_GPIO_Init+0x16c>)
 8004a56:	f002 f8ff 	bl	8006c58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	2100      	movs	r1, #0
 8004a5e:	2017      	movs	r0, #23
 8004a60:	f001 fd53 	bl	800650a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004a64:	2017      	movs	r0, #23
 8004a66:	f001 fd6c 	bl	8006542 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	2100      	movs	r1, #0
 8004a6e:	2028      	movs	r0, #40	@ 0x28
 8004a70:	f001 fd4b 	bl	800650a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004a74:	2028      	movs	r0, #40	@ 0x28
 8004a76:	f001 fd64 	bl	8006542 <HAL_NVIC_EnableIRQ>

}
 8004a7a:	bf00      	nop
 8004a7c:	3728      	adds	r7, #40	@ 0x28
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	40023800 	.word	0x40023800
 8004a88:	40020800 	.word	0x40020800
 8004a8c:	40020000 	.word	0x40020000
 8004a90:	40020400 	.word	0x40020400

08004a94 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004a98:	4b13      	ldr	r3, [pc, #76]	@ (8004ae8 <MX_I2C1_Init+0x54>)
 8004a9a:	4a14      	ldr	r2, [pc, #80]	@ (8004aec <MX_I2C1_Init+0x58>)
 8004a9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400;
 8004a9e:	4b12      	ldr	r3, [pc, #72]	@ (8004ae8 <MX_I2C1_Init+0x54>)
 8004aa0:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004aa4:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004aa6:	4b10      	ldr	r3, [pc, #64]	@ (8004ae8 <MX_I2C1_Init+0x54>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004aac:	4b0e      	ldr	r3, [pc, #56]	@ (8004ae8 <MX_I2C1_Init+0x54>)
 8004aae:	2200      	movs	r2, #0
 8004ab0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8004ae8 <MX_I2C1_Init+0x54>)
 8004ab4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004ab8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004aba:	4b0b      	ldr	r3, [pc, #44]	@ (8004ae8 <MX_I2C1_Init+0x54>)
 8004abc:	2200      	movs	r2, #0
 8004abe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004ac0:	4b09      	ldr	r3, [pc, #36]	@ (8004ae8 <MX_I2C1_Init+0x54>)
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004ac6:	4b08      	ldr	r3, [pc, #32]	@ (8004ae8 <MX_I2C1_Init+0x54>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004acc:	4b06      	ldr	r3, [pc, #24]	@ (8004ae8 <MX_I2C1_Init+0x54>)
 8004ace:	2200      	movs	r2, #0
 8004ad0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004ad2:	4805      	ldr	r0, [pc, #20]	@ (8004ae8 <MX_I2C1_Init+0x54>)
 8004ad4:	f002 fa82 	bl	8006fdc <HAL_I2C_Init>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8004ade:	f005 f941 	bl	8009d64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004ae2:	bf00      	nop
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	20004910 	.word	0x20004910
 8004aec:	40005400 	.word	0x40005400

08004af0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b08a      	sub	sp, #40	@ 0x28
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004af8:	f107 0314 	add.w	r3, r7, #20
 8004afc:	2200      	movs	r2, #0
 8004afe:	601a      	str	r2, [r3, #0]
 8004b00:	605a      	str	r2, [r3, #4]
 8004b02:	609a      	str	r2, [r3, #8]
 8004b04:	60da      	str	r2, [r3, #12]
 8004b06:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a19      	ldr	r2, [pc, #100]	@ (8004b74 <HAL_I2C_MspInit+0x84>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d12c      	bne.n	8004b6c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b12:	2300      	movs	r3, #0
 8004b14:	613b      	str	r3, [r7, #16]
 8004b16:	4b18      	ldr	r3, [pc, #96]	@ (8004b78 <HAL_I2C_MspInit+0x88>)
 8004b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1a:	4a17      	ldr	r2, [pc, #92]	@ (8004b78 <HAL_I2C_MspInit+0x88>)
 8004b1c:	f043 0302 	orr.w	r3, r3, #2
 8004b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b22:	4b15      	ldr	r3, [pc, #84]	@ (8004b78 <HAL_I2C_MspInit+0x88>)
 8004b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	613b      	str	r3, [r7, #16]
 8004b2c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 8004b2e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004b32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b34:	2312      	movs	r3, #18
 8004b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004b40:	2304      	movs	r3, #4
 8004b42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b44:	f107 0314 	add.w	r3, r7, #20
 8004b48:	4619      	mov	r1, r3
 8004b4a:	480c      	ldr	r0, [pc, #48]	@ (8004b7c <HAL_I2C_MspInit+0x8c>)
 8004b4c:	f002 f884 	bl	8006c58 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004b50:	2300      	movs	r3, #0
 8004b52:	60fb      	str	r3, [r7, #12]
 8004b54:	4b08      	ldr	r3, [pc, #32]	@ (8004b78 <HAL_I2C_MspInit+0x88>)
 8004b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b58:	4a07      	ldr	r2, [pc, #28]	@ (8004b78 <HAL_I2C_MspInit+0x88>)
 8004b5a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004b5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b60:	4b05      	ldr	r3, [pc, #20]	@ (8004b78 <HAL_I2C_MspInit+0x88>)
 8004b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b68:	60fb      	str	r3, [r7, #12]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004b6c:	bf00      	nop
 8004b6e:	3728      	adds	r7, #40	@ 0x28
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	40005400 	.word	0x40005400
 8004b78:	40023800 	.word	0x40023800
 8004b7c:	40020400 	.word	0x40020400

08004b80 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004b84:	4b17      	ldr	r3, [pc, #92]	@ (8004be4 <MX_SPI2_Init+0x64>)
 8004b86:	4a18      	ldr	r2, [pc, #96]	@ (8004be8 <MX_SPI2_Init+0x68>)
 8004b88:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004b8a:	4b16      	ldr	r3, [pc, #88]	@ (8004be4 <MX_SPI2_Init+0x64>)
 8004b8c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004b90:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004b92:	4b14      	ldr	r3, [pc, #80]	@ (8004be4 <MX_SPI2_Init+0x64>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004b98:	4b12      	ldr	r3, [pc, #72]	@ (8004be4 <MX_SPI2_Init+0x64>)
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004b9e:	4b11      	ldr	r3, [pc, #68]	@ (8004be4 <MX_SPI2_Init+0x64>)
 8004ba0:	2202      	movs	r2, #2
 8004ba2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8004be4 <MX_SPI2_Init+0x64>)
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004baa:	4b0e      	ldr	r3, [pc, #56]	@ (8004be4 <MX_SPI2_Init+0x64>)
 8004bac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004bb0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004bb2:	4b0c      	ldr	r3, [pc, #48]	@ (8004be4 <MX_SPI2_Init+0x64>)
 8004bb4:	2210      	movs	r2, #16
 8004bb6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8004be4 <MX_SPI2_Init+0x64>)
 8004bba:	2200      	movs	r2, #0
 8004bbc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004bbe:	4b09      	ldr	r3, [pc, #36]	@ (8004be4 <MX_SPI2_Init+0x64>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004bc4:	4b07      	ldr	r3, [pc, #28]	@ (8004be4 <MX_SPI2_Init+0x64>)
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004bca:	4b06      	ldr	r3, [pc, #24]	@ (8004be4 <MX_SPI2_Init+0x64>)
 8004bcc:	220a      	movs	r2, #10
 8004bce:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004bd0:	4804      	ldr	r0, [pc, #16]	@ (8004be4 <MX_SPI2_Init+0x64>)
 8004bd2:	f002 ff9f 	bl	8007b14 <HAL_SPI_Init>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d001      	beq.n	8004be0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004bdc:	f005 f8c2 	bl	8009d64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004be0:	bf00      	nop
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	20004964 	.word	0x20004964
 8004be8:	40003800 	.word	0x40003800

08004bec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b08a      	sub	sp, #40	@ 0x28
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bf4:	f107 0314 	add.w	r3, r7, #20
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	601a      	str	r2, [r3, #0]
 8004bfc:	605a      	str	r2, [r3, #4]
 8004bfe:	609a      	str	r2, [r3, #8]
 8004c00:	60da      	str	r2, [r3, #12]
 8004c02:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a19      	ldr	r2, [pc, #100]	@ (8004c70 <HAL_SPI_MspInit+0x84>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d12c      	bne.n	8004c68 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004c0e:	2300      	movs	r3, #0
 8004c10:	613b      	str	r3, [r7, #16]
 8004c12:	4b18      	ldr	r3, [pc, #96]	@ (8004c74 <HAL_SPI_MspInit+0x88>)
 8004c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c16:	4a17      	ldr	r2, [pc, #92]	@ (8004c74 <HAL_SPI_MspInit+0x88>)
 8004c18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c1e:	4b15      	ldr	r3, [pc, #84]	@ (8004c74 <HAL_SPI_MspInit+0x88>)
 8004c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c26:	613b      	str	r3, [r7, #16]
 8004c28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	60fb      	str	r3, [r7, #12]
 8004c2e:	4b11      	ldr	r3, [pc, #68]	@ (8004c74 <HAL_SPI_MspInit+0x88>)
 8004c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c32:	4a10      	ldr	r2, [pc, #64]	@ (8004c74 <HAL_SPI_MspInit+0x88>)
 8004c34:	f043 0302 	orr.w	r3, r3, #2
 8004c38:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c3a:	4b0e      	ldr	r3, [pc, #56]	@ (8004c74 <HAL_SPI_MspInit+0x88>)
 8004c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	60fb      	str	r3, [r7, #12]
 8004c44:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8004c46:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 8004c4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c50:	2300      	movs	r3, #0
 8004c52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c54:	2303      	movs	r3, #3
 8004c56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004c58:	2305      	movs	r3, #5
 8004c5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c5c:	f107 0314 	add.w	r3, r7, #20
 8004c60:	4619      	mov	r1, r3
 8004c62:	4805      	ldr	r0, [pc, #20]	@ (8004c78 <HAL_SPI_MspInit+0x8c>)
 8004c64:	f001 fff8 	bl	8006c58 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8004c68:	bf00      	nop
 8004c6a:	3728      	adds	r7, #40	@ 0x28
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	40003800 	.word	0x40003800
 8004c74:	40023800 	.word	0x40023800
 8004c78:	40020400 	.word	0x40020400

08004c7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b083      	sub	sp, #12
 8004c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c82:	2300      	movs	r3, #0
 8004c84:	607b      	str	r3, [r7, #4]
 8004c86:	4b10      	ldr	r3, [pc, #64]	@ (8004cc8 <HAL_MspInit+0x4c>)
 8004c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c8a:	4a0f      	ldr	r2, [pc, #60]	@ (8004cc8 <HAL_MspInit+0x4c>)
 8004c8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c90:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c92:	4b0d      	ldr	r3, [pc, #52]	@ (8004cc8 <HAL_MspInit+0x4c>)
 8004c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c9a:	607b      	str	r3, [r7, #4]
 8004c9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	603b      	str	r3, [r7, #0]
 8004ca2:	4b09      	ldr	r3, [pc, #36]	@ (8004cc8 <HAL_MspInit+0x4c>)
 8004ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca6:	4a08      	ldr	r2, [pc, #32]	@ (8004cc8 <HAL_MspInit+0x4c>)
 8004ca8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cac:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cae:	4b06      	ldr	r3, [pc, #24]	@ (8004cc8 <HAL_MspInit+0x4c>)
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cb6:	603b      	str	r3, [r7, #0]
 8004cb8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004cba:	bf00      	nop
 8004cbc:	370c      	adds	r7, #12
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	40023800 	.word	0x40023800

08004ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004cd0:	bf00      	nop
 8004cd2:	e7fd      	b.n	8004cd0 <NMI_Handler+0x4>

08004cd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004cd8:	bf00      	nop
 8004cda:	e7fd      	b.n	8004cd8 <HardFault_Handler+0x4>

08004cdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ce0:	bf00      	nop
 8004ce2:	e7fd      	b.n	8004ce0 <MemManage_Handler+0x4>

08004ce4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ce8:	bf00      	nop
 8004cea:	e7fd      	b.n	8004ce8 <BusFault_Handler+0x4>

08004cec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004cec:	b480      	push	{r7}
 8004cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004cf0:	bf00      	nop
 8004cf2:	e7fd      	b.n	8004cf0 <UsageFault_Handler+0x4>

08004cf4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004cf8:	bf00      	nop
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr

08004d02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d02:	b480      	push	{r7}
 8004d04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d06:	bf00      	nop
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d10:	b480      	push	{r7}
 8004d12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d14:	bf00      	nop
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr

08004d1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d1e:	b580      	push	{r7, lr}
 8004d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d22:	f000 fecd 	bl	8005ac0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d26:	bf00      	nop
 8004d28:	bd80      	pop	{r7, pc}
	...

08004d2c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004d30:	4802      	ldr	r0, [pc, #8]	@ (8004d3c <DMA1_Stream5_IRQHandler+0x10>)
 8004d32:	f001 fd27 	bl	8006784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004d36:	bf00      	nop
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	20004cd8 	.word	0x20004cd8

08004d40 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004d44:	4802      	ldr	r0, [pc, #8]	@ (8004d50 <DMA1_Stream6_IRQHandler+0x10>)
 8004d46:	f001 fd1d 	bl	8006784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004d4a:	bf00      	nop
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	20004c78 	.word	0x20004c78

08004d54 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BNO08X_INT_Pin);
 8004d58:	2040      	movs	r0, #64	@ 0x40
 8004d5a:	f002 f91b 	bl	8006f94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004d5e:	bf00      	nop
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ICM20602_INT_Pin);
 8004d66:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004d6a:	f002 f913 	bl	8006f94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  app_icm20602_irq_handler();
 8004d6e:	f7fc ffbf 	bl	8001cf0 <app_icm20602_irq_handler>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004d72:	bf00      	nop
 8004d74:	bd80      	pop	{r7, pc}
	...

08004d78 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004d7c:	4802      	ldr	r0, [pc, #8]	@ (8004d88 <DMA2_Stream0_IRQHandler+0x10>)
 8004d7e:	f001 fd01 	bl	8006784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004d82:	bf00      	nop
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	200048b0 	.word	0x200048b0

08004d8c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8004d90:	4802      	ldr	r0, [pc, #8]	@ (8004d9c <DMA2_Stream1_IRQHandler+0x10>)
 8004d92:	f001 fcf7 	bl	8006784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004d96:	bf00      	nop
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	20004d38 	.word	0x20004d38

08004da0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004da4:	4802      	ldr	r0, [pc, #8]	@ (8004db0 <DMA2_Stream2_IRQHandler+0x10>)
 8004da6:	f001 fced 	bl	8006784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004daa:	bf00      	nop
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	20004bb8 	.word	0x20004bb8

08004db4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8004db8:	4802      	ldr	r0, [pc, #8]	@ (8004dc4 <DMA2_Stream6_IRQHandler+0x10>)
 8004dba:	f001 fce3 	bl	8006784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8004dbe:	bf00      	nop
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	20004d98 	.word	0x20004d98

08004dc8 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004dcc:	4802      	ldr	r0, [pc, #8]	@ (8004dd8 <DMA2_Stream7_IRQHandler+0x10>)
 8004dce:	f001 fcd9 	bl	8006784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8004dd2:	bf00      	nop
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	20004c18 	.word	0x20004c18

08004ddc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0
  return 1;
 8004de0:	2301      	movs	r3, #1
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <_kill>:

int _kill(int pid, int sig)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004df6:	f005 f963 	bl	800a0c0 <__errno>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2216      	movs	r2, #22
 8004dfe:	601a      	str	r2, [r3, #0]
  return -1;
 8004e00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3708      	adds	r7, #8
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <_exit>:

void _exit (int status)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004e14:	f04f 31ff 	mov.w	r1, #4294967295
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f7ff ffe7 	bl	8004dec <_kill>
  while (1) {}    /* Make sure we hang here */
 8004e1e:	bf00      	nop
 8004e20:	e7fd      	b.n	8004e1e <_exit+0x12>

08004e22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b086      	sub	sp, #24
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	60f8      	str	r0, [r7, #12]
 8004e2a:	60b9      	str	r1, [r7, #8]
 8004e2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e2e:	2300      	movs	r3, #0
 8004e30:	617b      	str	r3, [r7, #20]
 8004e32:	e00a      	b.n	8004e4a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004e34:	f3af 8000 	nop.w
 8004e38:	4601      	mov	r1, r0
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	1c5a      	adds	r2, r3, #1
 8004e3e:	60ba      	str	r2, [r7, #8]
 8004e40:	b2ca      	uxtb	r2, r1
 8004e42:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	3301      	adds	r3, #1
 8004e48:	617b      	str	r3, [r7, #20]
 8004e4a:	697a      	ldr	r2, [r7, #20]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	dbf0      	blt.n	8004e34 <_read+0x12>
  }

  return len;
 8004e52:	687b      	ldr	r3, [r7, #4]
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3718      	adds	r7, #24
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <_close>:
  }
  return len;
}

int _close(int file)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b083      	sub	sp, #12
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004e64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004e84:	605a      	str	r2, [r3, #4]
  return 0;
 8004e86:	2300      	movs	r3, #0
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <_isatty>:

int _isatty(int file)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004e9c:	2301      	movs	r3, #1
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	370c      	adds	r7, #12
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr

08004eaa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004eaa:	b480      	push	{r7}
 8004eac:	b085      	sub	sp, #20
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	60f8      	str	r0, [r7, #12]
 8004eb2:	60b9      	str	r1, [r7, #8]
 8004eb4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004eb6:	2300      	movs	r3, #0
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3714      	adds	r7, #20
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b086      	sub	sp, #24
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ecc:	4a14      	ldr	r2, [pc, #80]	@ (8004f20 <_sbrk+0x5c>)
 8004ece:	4b15      	ldr	r3, [pc, #84]	@ (8004f24 <_sbrk+0x60>)
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ed8:	4b13      	ldr	r3, [pc, #76]	@ (8004f28 <_sbrk+0x64>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d102      	bne.n	8004ee6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ee0:	4b11      	ldr	r3, [pc, #68]	@ (8004f28 <_sbrk+0x64>)
 8004ee2:	4a12      	ldr	r2, [pc, #72]	@ (8004f2c <_sbrk+0x68>)
 8004ee4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ee6:	4b10      	ldr	r3, [pc, #64]	@ (8004f28 <_sbrk+0x64>)
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4413      	add	r3, r2
 8004eee:	693a      	ldr	r2, [r7, #16]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d207      	bcs.n	8004f04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ef4:	f005 f8e4 	bl	800a0c0 <__errno>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	220c      	movs	r2, #12
 8004efc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004efe:	f04f 33ff 	mov.w	r3, #4294967295
 8004f02:	e009      	b.n	8004f18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004f04:	4b08      	ldr	r3, [pc, #32]	@ (8004f28 <_sbrk+0x64>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004f0a:	4b07      	ldr	r3, [pc, #28]	@ (8004f28 <_sbrk+0x64>)
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4413      	add	r3, r2
 8004f12:	4a05      	ldr	r2, [pc, #20]	@ (8004f28 <_sbrk+0x64>)
 8004f14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004f16:	68fb      	ldr	r3, [r7, #12]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3718      	adds	r7, #24
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	20020000 	.word	0x20020000
 8004f24:	00000400 	.word	0x00000400
 8004f28:	200049bc 	.word	0x200049bc
 8004f2c:	20004f48 	.word	0x20004f48

08004f30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004f34:	4b06      	ldr	r3, [pc, #24]	@ (8004f50 <SystemInit+0x20>)
 8004f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f3a:	4a05      	ldr	r2, [pc, #20]	@ (8004f50 <SystemInit+0x20>)
 8004f3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004f40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004f44:	bf00      	nop
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	e000ed00 	.word	0xe000ed00

08004f54 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b092      	sub	sp, #72	@ 0x48
 8004f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f5a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004f5e:	2200      	movs	r2, #0
 8004f60:	601a      	str	r2, [r3, #0]
 8004f62:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004f64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f68:	2200      	movs	r2, #0
 8004f6a:	601a      	str	r2, [r3, #0]
 8004f6c:	605a      	str	r2, [r3, #4]
 8004f6e:	609a      	str	r2, [r3, #8]
 8004f70:	60da      	str	r2, [r3, #12]
 8004f72:	611a      	str	r2, [r3, #16]
 8004f74:	615a      	str	r2, [r3, #20]
 8004f76:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004f78:	1d3b      	adds	r3, r7, #4
 8004f7a:	2220      	movs	r2, #32
 8004f7c:	2100      	movs	r1, #0
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f005 f82b 	bl	8009fda <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004f84:	4b3a      	ldr	r3, [pc, #232]	@ (8005070 <MX_TIM1_Init+0x11c>)
 8004f86:	4a3b      	ldr	r2, [pc, #236]	@ (8005074 <MX_TIM1_Init+0x120>)
 8004f88:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 180-1;
 8004f8a:	4b39      	ldr	r3, [pc, #228]	@ (8005070 <MX_TIM1_Init+0x11c>)
 8004f8c:	22b3      	movs	r2, #179	@ 0xb3
 8004f8e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f90:	4b37      	ldr	r3, [pc, #220]	@ (8005070 <MX_TIM1_Init+0x11c>)
 8004f92:	2200      	movs	r2, #0
 8004f94:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8004f96:	4b36      	ldr	r3, [pc, #216]	@ (8005070 <MX_TIM1_Init+0x11c>)
 8004f98:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004f9c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f9e:	4b34      	ldr	r3, [pc, #208]	@ (8005070 <MX_TIM1_Init+0x11c>)
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004fa4:	4b32      	ldr	r3, [pc, #200]	@ (8005070 <MX_TIM1_Init+0x11c>)
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004faa:	4b31      	ldr	r3, [pc, #196]	@ (8005070 <MX_TIM1_Init+0x11c>)
 8004fac:	2200      	movs	r2, #0
 8004fae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004fb0:	482f      	ldr	r0, [pc, #188]	@ (8005070 <MX_TIM1_Init+0x11c>)
 8004fb2:	f003 fb81 	bl	80086b8 <HAL_TIM_PWM_Init>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d001      	beq.n	8004fc0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8004fbc:	f004 fed2 	bl	8009d64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004fc8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004fcc:	4619      	mov	r1, r3
 8004fce:	4828      	ldr	r0, [pc, #160]	@ (8005070 <MX_TIM1_Init+0x11c>)
 8004fd0:	f003 ff6c 	bl	8008eac <HAL_TIMEx_MasterConfigSynchronization>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d001      	beq.n	8004fde <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8004fda:	f004 fec3 	bl	8009d64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8004fde:	2370      	movs	r3, #112	@ 0x70
 8004fe0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004fea:	2300      	movs	r3, #0
 8004fec:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004ffa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ffe:	2200      	movs	r2, #0
 8005000:	4619      	mov	r1, r3
 8005002:	481b      	ldr	r0, [pc, #108]	@ (8005070 <MX_TIM1_Init+0x11c>)
 8005004:	f003 fc58 	bl	80088b8 <HAL_TIM_PWM_ConfigChannel>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d001      	beq.n	8005012 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800500e:	f004 fea9 	bl	8009d64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005012:	2360      	movs	r3, #96	@ 0x60
 8005014:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005016:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800501a:	2204      	movs	r2, #4
 800501c:	4619      	mov	r1, r3
 800501e:	4814      	ldr	r0, [pc, #80]	@ (8005070 <MX_TIM1_Init+0x11c>)
 8005020:	f003 fc4a 	bl	80088b8 <HAL_TIM_PWM_ConfigChannel>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d001      	beq.n	800502e <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 800502a:	f004 fe9b 	bl	8009d64 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800502e:	2300      	movs	r3, #0
 8005030:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005032:	2300      	movs	r3, #0
 8005034:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005036:	2300      	movs	r3, #0
 8005038:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800503a:	2300      	movs	r3, #0
 800503c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800503e:	2300      	movs	r3, #0
 8005040:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005042:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005046:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005048:	2300      	movs	r3, #0
 800504a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800504c:	1d3b      	adds	r3, r7, #4
 800504e:	4619      	mov	r1, r3
 8005050:	4807      	ldr	r0, [pc, #28]	@ (8005070 <MX_TIM1_Init+0x11c>)
 8005052:	f003 ff99 	bl	8008f88 <HAL_TIMEx_ConfigBreakDeadTime>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d001      	beq.n	8005060 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 800505c:	f004 fe82 	bl	8009d64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005060:	4803      	ldr	r0, [pc, #12]	@ (8005070 <MX_TIM1_Init+0x11c>)
 8005062:	f000 f9a1 	bl	80053a8 <HAL_TIM_MspPostInit>

}
 8005066:	bf00      	nop
 8005068:	3748      	adds	r7, #72	@ 0x48
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	200049c0 	.word	0x200049c0
 8005074:	40010000 	.word	0x40010000

08005078 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b08a      	sub	sp, #40	@ 0x28
 800507c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800507e:	f107 0320 	add.w	r3, r7, #32
 8005082:	2200      	movs	r2, #0
 8005084:	601a      	str	r2, [r3, #0]
 8005086:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005088:	1d3b      	adds	r3, r7, #4
 800508a:	2200      	movs	r2, #0
 800508c:	601a      	str	r2, [r3, #0]
 800508e:	605a      	str	r2, [r3, #4]
 8005090:	609a      	str	r2, [r3, #8]
 8005092:	60da      	str	r2, [r3, #12]
 8005094:	611a      	str	r2, [r3, #16]
 8005096:	615a      	str	r2, [r3, #20]
 8005098:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800509a:	4b22      	ldr	r3, [pc, #136]	@ (8005124 <MX_TIM2_Init+0xac>)
 800509c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80050a0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 180-1;
 80050a2:	4b20      	ldr	r3, [pc, #128]	@ (8005124 <MX_TIM2_Init+0xac>)
 80050a4:	22b3      	movs	r2, #179	@ 0xb3
 80050a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050a8:	4b1e      	ldr	r3, [pc, #120]	@ (8005124 <MX_TIM2_Init+0xac>)
 80050aa:	2200      	movs	r2, #0
 80050ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 80050ae:	4b1d      	ldr	r3, [pc, #116]	@ (8005124 <MX_TIM2_Init+0xac>)
 80050b0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80050b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050b6:	4b1b      	ldr	r3, [pc, #108]	@ (8005124 <MX_TIM2_Init+0xac>)
 80050b8:	2200      	movs	r2, #0
 80050ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050bc:	4b19      	ldr	r3, [pc, #100]	@ (8005124 <MX_TIM2_Init+0xac>)
 80050be:	2200      	movs	r2, #0
 80050c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80050c2:	4818      	ldr	r0, [pc, #96]	@ (8005124 <MX_TIM2_Init+0xac>)
 80050c4:	f003 faf8 	bl	80086b8 <HAL_TIM_PWM_Init>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80050ce:	f004 fe49 	bl	8009d64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050d2:	2300      	movs	r3, #0
 80050d4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050d6:	2300      	movs	r3, #0
 80050d8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80050da:	f107 0320 	add.w	r3, r7, #32
 80050de:	4619      	mov	r1, r3
 80050e0:	4810      	ldr	r0, [pc, #64]	@ (8005124 <MX_TIM2_Init+0xac>)
 80050e2:	f003 fee3 	bl	8008eac <HAL_TIMEx_MasterConfigSynchronization>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d001      	beq.n	80050f0 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80050ec:	f004 fe3a 	bl	8009d64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80050f0:	2370      	movs	r3, #112	@ 0x70
 80050f2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80050f4:	2300      	movs	r3, #0
 80050f6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80050f8:	2300      	movs	r3, #0
 80050fa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80050fc:	2300      	movs	r3, #0
 80050fe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005100:	1d3b      	adds	r3, r7, #4
 8005102:	2204      	movs	r2, #4
 8005104:	4619      	mov	r1, r3
 8005106:	4807      	ldr	r0, [pc, #28]	@ (8005124 <MX_TIM2_Init+0xac>)
 8005108:	f003 fbd6 	bl	80088b8 <HAL_TIM_PWM_ConfigChannel>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d001      	beq.n	8005116 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8005112:	f004 fe27 	bl	8009d64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005116:	4803      	ldr	r0, [pc, #12]	@ (8005124 <MX_TIM2_Init+0xac>)
 8005118:	f000 f946 	bl	80053a8 <HAL_TIM_MspPostInit>

}
 800511c:	bf00      	nop
 800511e:	3728      	adds	r7, #40	@ 0x28
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}
 8005124:	20004a08 	.word	0x20004a08

08005128 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b08a      	sub	sp, #40	@ 0x28
 800512c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800512e:	f107 0320 	add.w	r3, r7, #32
 8005132:	2200      	movs	r2, #0
 8005134:	601a      	str	r2, [r3, #0]
 8005136:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005138:	1d3b      	adds	r3, r7, #4
 800513a:	2200      	movs	r2, #0
 800513c:	601a      	str	r2, [r3, #0]
 800513e:	605a      	str	r2, [r3, #4]
 8005140:	609a      	str	r2, [r3, #8]
 8005142:	60da      	str	r2, [r3, #12]
 8005144:	611a      	str	r2, [r3, #16]
 8005146:	615a      	str	r2, [r3, #20]
 8005148:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800514a:	4b32      	ldr	r3, [pc, #200]	@ (8005214 <MX_TIM3_Init+0xec>)
 800514c:	4a32      	ldr	r2, [pc, #200]	@ (8005218 <MX_TIM3_Init+0xf0>)
 800514e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 180-1;
 8005150:	4b30      	ldr	r3, [pc, #192]	@ (8005214 <MX_TIM3_Init+0xec>)
 8005152:	22b3      	movs	r2, #179	@ 0xb3
 8005154:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005156:	4b2f      	ldr	r3, [pc, #188]	@ (8005214 <MX_TIM3_Init+0xec>)
 8005158:	2200      	movs	r2, #0
 800515a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 800515c:	4b2d      	ldr	r3, [pc, #180]	@ (8005214 <MX_TIM3_Init+0xec>)
 800515e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005162:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005164:	4b2b      	ldr	r3, [pc, #172]	@ (8005214 <MX_TIM3_Init+0xec>)
 8005166:	2200      	movs	r2, #0
 8005168:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800516a:	4b2a      	ldr	r3, [pc, #168]	@ (8005214 <MX_TIM3_Init+0xec>)
 800516c:	2200      	movs	r2, #0
 800516e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005170:	4828      	ldr	r0, [pc, #160]	@ (8005214 <MX_TIM3_Init+0xec>)
 8005172:	f003 faa1 	bl	80086b8 <HAL_TIM_PWM_Init>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d001      	beq.n	8005180 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800517c:	f004 fdf2 	bl	8009d64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005180:	2300      	movs	r3, #0
 8005182:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005184:	2300      	movs	r3, #0
 8005186:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005188:	f107 0320 	add.w	r3, r7, #32
 800518c:	4619      	mov	r1, r3
 800518e:	4821      	ldr	r0, [pc, #132]	@ (8005214 <MX_TIM3_Init+0xec>)
 8005190:	f003 fe8c 	bl	8008eac <HAL_TIMEx_MasterConfigSynchronization>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800519a:	f004 fde3 	bl	8009d64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800519e:	2370      	movs	r3, #112	@ 0x70
 80051a0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80051a2:	2300      	movs	r3, #0
 80051a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80051a6:	2300      	movs	r3, #0
 80051a8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80051aa:	2300      	movs	r3, #0
 80051ac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80051ae:	1d3b      	adds	r3, r7, #4
 80051b0:	2200      	movs	r2, #0
 80051b2:	4619      	mov	r1, r3
 80051b4:	4817      	ldr	r0, [pc, #92]	@ (8005214 <MX_TIM3_Init+0xec>)
 80051b6:	f003 fb7f 	bl	80088b8 <HAL_TIM_PWM_ConfigChannel>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d001      	beq.n	80051c4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80051c0:	f004 fdd0 	bl	8009d64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80051c4:	1d3b      	adds	r3, r7, #4
 80051c6:	2204      	movs	r2, #4
 80051c8:	4619      	mov	r1, r3
 80051ca:	4812      	ldr	r0, [pc, #72]	@ (8005214 <MX_TIM3_Init+0xec>)
 80051cc:	f003 fb74 	bl	80088b8 <HAL_TIM_PWM_ConfigChannel>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d001      	beq.n	80051da <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80051d6:	f004 fdc5 	bl	8009d64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80051da:	1d3b      	adds	r3, r7, #4
 80051dc:	2208      	movs	r2, #8
 80051de:	4619      	mov	r1, r3
 80051e0:	480c      	ldr	r0, [pc, #48]	@ (8005214 <MX_TIM3_Init+0xec>)
 80051e2:	f003 fb69 	bl	80088b8 <HAL_TIM_PWM_ConfigChannel>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d001      	beq.n	80051f0 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 80051ec:	f004 fdba 	bl	8009d64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80051f0:	1d3b      	adds	r3, r7, #4
 80051f2:	220c      	movs	r2, #12
 80051f4:	4619      	mov	r1, r3
 80051f6:	4807      	ldr	r0, [pc, #28]	@ (8005214 <MX_TIM3_Init+0xec>)
 80051f8:	f003 fb5e 	bl	80088b8 <HAL_TIM_PWM_ConfigChannel>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d001      	beq.n	8005206 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8005202:	f004 fdaf 	bl	8009d64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005206:	4803      	ldr	r0, [pc, #12]	@ (8005214 <MX_TIM3_Init+0xec>)
 8005208:	f000 f8ce 	bl	80053a8 <HAL_TIM_MspPostInit>

}
 800520c:	bf00      	nop
 800520e:	3728      	adds	r7, #40	@ 0x28
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}
 8005214:	20004a50 	.word	0x20004a50
 8005218:	40000400 	.word	0x40000400

0800521c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b08a      	sub	sp, #40	@ 0x28
 8005220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005222:	f107 0320 	add.w	r3, r7, #32
 8005226:	2200      	movs	r2, #0
 8005228:	601a      	str	r2, [r3, #0]
 800522a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800522c:	1d3b      	adds	r3, r7, #4
 800522e:	2200      	movs	r2, #0
 8005230:	601a      	str	r2, [r3, #0]
 8005232:	605a      	str	r2, [r3, #4]
 8005234:	609a      	str	r2, [r3, #8]
 8005236:	60da      	str	r2, [r3, #12]
 8005238:	611a      	str	r2, [r3, #16]
 800523a:	615a      	str	r2, [r3, #20]
 800523c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800523e:	4b27      	ldr	r3, [pc, #156]	@ (80052dc <MX_TIM4_Init+0xc0>)
 8005240:	4a27      	ldr	r2, [pc, #156]	@ (80052e0 <MX_TIM4_Init+0xc4>)
 8005242:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 180-1;
 8005244:	4b25      	ldr	r3, [pc, #148]	@ (80052dc <MX_TIM4_Init+0xc0>)
 8005246:	22b3      	movs	r2, #179	@ 0xb3
 8005248:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800524a:	4b24      	ldr	r3, [pc, #144]	@ (80052dc <MX_TIM4_Init+0xc0>)
 800524c:	2200      	movs	r2, #0
 800524e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8005250:	4b22      	ldr	r3, [pc, #136]	@ (80052dc <MX_TIM4_Init+0xc0>)
 8005252:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005256:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005258:	4b20      	ldr	r3, [pc, #128]	@ (80052dc <MX_TIM4_Init+0xc0>)
 800525a:	2200      	movs	r2, #0
 800525c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800525e:	4b1f      	ldr	r3, [pc, #124]	@ (80052dc <MX_TIM4_Init+0xc0>)
 8005260:	2200      	movs	r2, #0
 8005262:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8005264:	481d      	ldr	r0, [pc, #116]	@ (80052dc <MX_TIM4_Init+0xc0>)
 8005266:	f003 fa27 	bl	80086b8 <HAL_TIM_PWM_Init>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d001      	beq.n	8005274 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8005270:	f004 fd78 	bl	8009d64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005274:	2300      	movs	r3, #0
 8005276:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005278:	2300      	movs	r3, #0
 800527a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800527c:	f107 0320 	add.w	r3, r7, #32
 8005280:	4619      	mov	r1, r3
 8005282:	4816      	ldr	r0, [pc, #88]	@ (80052dc <MX_TIM4_Init+0xc0>)
 8005284:	f003 fe12 	bl	8008eac <HAL_TIMEx_MasterConfigSynchronization>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d001      	beq.n	8005292 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800528e:	f004 fd69 	bl	8009d64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8005292:	2370      	movs	r3, #112	@ 0x70
 8005294:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005296:	2300      	movs	r3, #0
 8005298:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800529a:	2300      	movs	r3, #0
 800529c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800529e:	2300      	movs	r3, #0
 80052a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80052a2:	1d3b      	adds	r3, r7, #4
 80052a4:	2200      	movs	r2, #0
 80052a6:	4619      	mov	r1, r3
 80052a8:	480c      	ldr	r0, [pc, #48]	@ (80052dc <MX_TIM4_Init+0xc0>)
 80052aa:	f003 fb05 	bl	80088b8 <HAL_TIM_PWM_ConfigChannel>
 80052ae:	4603      	mov	r3, r0
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d001      	beq.n	80052b8 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80052b4:	f004 fd56 	bl	8009d64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80052b8:	1d3b      	adds	r3, r7, #4
 80052ba:	2204      	movs	r2, #4
 80052bc:	4619      	mov	r1, r3
 80052be:	4807      	ldr	r0, [pc, #28]	@ (80052dc <MX_TIM4_Init+0xc0>)
 80052c0:	f003 fafa 	bl	80088b8 <HAL_TIM_PWM_ConfigChannel>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d001      	beq.n	80052ce <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80052ca:	f004 fd4b 	bl	8009d64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80052ce:	4803      	ldr	r0, [pc, #12]	@ (80052dc <MX_TIM4_Init+0xc0>)
 80052d0:	f000 f86a 	bl	80053a8 <HAL_TIM_MspPostInit>

}
 80052d4:	bf00      	nop
 80052d6:	3728      	adds	r7, #40	@ 0x28
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	20004a98 	.word	0x20004a98
 80052e0:	40000800 	.word	0x40000800

080052e4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b087      	sub	sp, #28
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a29      	ldr	r2, [pc, #164]	@ (8005398 <HAL_TIM_PWM_MspInit+0xb4>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d10e      	bne.n	8005314 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80052f6:	2300      	movs	r3, #0
 80052f8:	617b      	str	r3, [r7, #20]
 80052fa:	4b28      	ldr	r3, [pc, #160]	@ (800539c <HAL_TIM_PWM_MspInit+0xb8>)
 80052fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fe:	4a27      	ldr	r2, [pc, #156]	@ (800539c <HAL_TIM_PWM_MspInit+0xb8>)
 8005300:	f043 0301 	orr.w	r3, r3, #1
 8005304:	6453      	str	r3, [r2, #68]	@ 0x44
 8005306:	4b25      	ldr	r3, [pc, #148]	@ (800539c <HAL_TIM_PWM_MspInit+0xb8>)
 8005308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800530a:	f003 0301 	and.w	r3, r3, #1
 800530e:	617b      	str	r3, [r7, #20]
 8005310:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8005312:	e03a      	b.n	800538a <HAL_TIM_PWM_MspInit+0xa6>
  else if(tim_pwmHandle->Instance==TIM2)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800531c:	d10e      	bne.n	800533c <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800531e:	2300      	movs	r3, #0
 8005320:	613b      	str	r3, [r7, #16]
 8005322:	4b1e      	ldr	r3, [pc, #120]	@ (800539c <HAL_TIM_PWM_MspInit+0xb8>)
 8005324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005326:	4a1d      	ldr	r2, [pc, #116]	@ (800539c <HAL_TIM_PWM_MspInit+0xb8>)
 8005328:	f043 0301 	orr.w	r3, r3, #1
 800532c:	6413      	str	r3, [r2, #64]	@ 0x40
 800532e:	4b1b      	ldr	r3, [pc, #108]	@ (800539c <HAL_TIM_PWM_MspInit+0xb8>)
 8005330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	613b      	str	r3, [r7, #16]
 8005338:	693b      	ldr	r3, [r7, #16]
}
 800533a:	e026      	b.n	800538a <HAL_TIM_PWM_MspInit+0xa6>
  else if(tim_pwmHandle->Instance==TIM3)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a17      	ldr	r2, [pc, #92]	@ (80053a0 <HAL_TIM_PWM_MspInit+0xbc>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d10e      	bne.n	8005364 <HAL_TIM_PWM_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005346:	2300      	movs	r3, #0
 8005348:	60fb      	str	r3, [r7, #12]
 800534a:	4b14      	ldr	r3, [pc, #80]	@ (800539c <HAL_TIM_PWM_MspInit+0xb8>)
 800534c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534e:	4a13      	ldr	r2, [pc, #76]	@ (800539c <HAL_TIM_PWM_MspInit+0xb8>)
 8005350:	f043 0302 	orr.w	r3, r3, #2
 8005354:	6413      	str	r3, [r2, #64]	@ 0x40
 8005356:	4b11      	ldr	r3, [pc, #68]	@ (800539c <HAL_TIM_PWM_MspInit+0xb8>)
 8005358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	60fb      	str	r3, [r7, #12]
 8005360:	68fb      	ldr	r3, [r7, #12]
}
 8005362:	e012      	b.n	800538a <HAL_TIM_PWM_MspInit+0xa6>
  else if(tim_pwmHandle->Instance==TIM4)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a0e      	ldr	r2, [pc, #56]	@ (80053a4 <HAL_TIM_PWM_MspInit+0xc0>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d10d      	bne.n	800538a <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800536e:	2300      	movs	r3, #0
 8005370:	60bb      	str	r3, [r7, #8]
 8005372:	4b0a      	ldr	r3, [pc, #40]	@ (800539c <HAL_TIM_PWM_MspInit+0xb8>)
 8005374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005376:	4a09      	ldr	r2, [pc, #36]	@ (800539c <HAL_TIM_PWM_MspInit+0xb8>)
 8005378:	f043 0304 	orr.w	r3, r3, #4
 800537c:	6413      	str	r3, [r2, #64]	@ 0x40
 800537e:	4b07      	ldr	r3, [pc, #28]	@ (800539c <HAL_TIM_PWM_MspInit+0xb8>)
 8005380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005382:	f003 0304 	and.w	r3, r3, #4
 8005386:	60bb      	str	r3, [r7, #8]
 8005388:	68bb      	ldr	r3, [r7, #8]
}
 800538a:	bf00      	nop
 800538c:	371c      	adds	r7, #28
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop
 8005398:	40010000 	.word	0x40010000
 800539c:	40023800 	.word	0x40023800
 80053a0:	40000400 	.word	0x40000400
 80053a4:	40000800 	.word	0x40000800

080053a8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b08c      	sub	sp, #48	@ 0x30
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053b0:	f107 031c 	add.w	r3, r7, #28
 80053b4:	2200      	movs	r2, #0
 80053b6:	601a      	str	r2, [r3, #0]
 80053b8:	605a      	str	r2, [r3, #4]
 80053ba:	609a      	str	r2, [r3, #8]
 80053bc:	60da      	str	r2, [r3, #12]
 80053be:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a48      	ldr	r2, [pc, #288]	@ (80054e8 <HAL_TIM_MspPostInit+0x140>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d11f      	bne.n	800540a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053ca:	2300      	movs	r3, #0
 80053cc:	61bb      	str	r3, [r7, #24]
 80053ce:	4b47      	ldr	r3, [pc, #284]	@ (80054ec <HAL_TIM_MspPostInit+0x144>)
 80053d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d2:	4a46      	ldr	r2, [pc, #280]	@ (80054ec <HAL_TIM_MspPostInit+0x144>)
 80053d4:	f043 0301 	orr.w	r3, r3, #1
 80053d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80053da:	4b44      	ldr	r3, [pc, #272]	@ (80054ec <HAL_TIM_MspPostInit+0x144>)
 80053dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053de:	f003 0301 	and.w	r3, r3, #1
 80053e2:	61bb      	str	r3, [r7, #24]
 80053e4:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = BLDC_MOT_L_Pin|BLDC_MOT_R_Pin;
 80053e6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80053ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053ec:	2302      	movs	r3, #2
 80053ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053f0:	2300      	movs	r3, #0
 80053f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053f4:	2300      	movs	r3, #0
 80053f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80053f8:	2301      	movs	r3, #1
 80053fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053fc:	f107 031c 	add.w	r3, r7, #28
 8005400:	4619      	mov	r1, r3
 8005402:	483b      	ldr	r0, [pc, #236]	@ (80054f0 <HAL_TIM_MspPostInit+0x148>)
 8005404:	f001 fc28 	bl	8006c58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8005408:	e06a      	b.n	80054e0 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM2)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005412:	d11e      	bne.n	8005452 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005414:	2300      	movs	r3, #0
 8005416:	617b      	str	r3, [r7, #20]
 8005418:	4b34      	ldr	r3, [pc, #208]	@ (80054ec <HAL_TIM_MspPostInit+0x144>)
 800541a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800541c:	4a33      	ldr	r2, [pc, #204]	@ (80054ec <HAL_TIM_MspPostInit+0x144>)
 800541e:	f043 0302 	orr.w	r3, r3, #2
 8005422:	6313      	str	r3, [r2, #48]	@ 0x30
 8005424:	4b31      	ldr	r3, [pc, #196]	@ (80054ec <HAL_TIM_MspPostInit+0x144>)
 8005426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005428:	f003 0302 	and.w	r3, r3, #2
 800542c:	617b      	str	r3, [r7, #20]
 800542e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = SERVO_FLAP_L_Pin;
 8005430:	2308      	movs	r3, #8
 8005432:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005434:	2302      	movs	r3, #2
 8005436:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005438:	2300      	movs	r3, #0
 800543a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800543c:	2300      	movs	r3, #0
 800543e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005440:	2301      	movs	r3, #1
 8005442:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SERVO_FLAP_L_GPIO_Port, &GPIO_InitStruct);
 8005444:	f107 031c 	add.w	r3, r7, #28
 8005448:	4619      	mov	r1, r3
 800544a:	482a      	ldr	r0, [pc, #168]	@ (80054f4 <HAL_TIM_MspPostInit+0x14c>)
 800544c:	f001 fc04 	bl	8006c58 <HAL_GPIO_Init>
}
 8005450:	e046      	b.n	80054e0 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM3)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a28      	ldr	r2, [pc, #160]	@ (80054f8 <HAL_TIM_MspPostInit+0x150>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d11e      	bne.n	800549a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800545c:	2300      	movs	r3, #0
 800545e:	613b      	str	r3, [r7, #16]
 8005460:	4b22      	ldr	r3, [pc, #136]	@ (80054ec <HAL_TIM_MspPostInit+0x144>)
 8005462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005464:	4a21      	ldr	r2, [pc, #132]	@ (80054ec <HAL_TIM_MspPostInit+0x144>)
 8005466:	f043 0302 	orr.w	r3, r3, #2
 800546a:	6313      	str	r3, [r2, #48]	@ 0x30
 800546c:	4b1f      	ldr	r3, [pc, #124]	@ (80054ec <HAL_TIM_MspPostInit+0x144>)
 800546e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005470:	f003 0302 	and.w	r3, r3, #2
 8005474:	613b      	str	r3, [r7, #16]
 8005476:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SERVO_FLAP_R_Pin|SERVO_AIL_L_Pin|SERVO_LAN_Pin|SERVO_ELE_Pin;
 8005478:	2333      	movs	r3, #51	@ 0x33
 800547a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800547c:	2302      	movs	r3, #2
 800547e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005480:	2300      	movs	r3, #0
 8005482:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005484:	2300      	movs	r3, #0
 8005486:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005488:	2302      	movs	r3, #2
 800548a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800548c:	f107 031c 	add.w	r3, r7, #28
 8005490:	4619      	mov	r1, r3
 8005492:	4818      	ldr	r0, [pc, #96]	@ (80054f4 <HAL_TIM_MspPostInit+0x14c>)
 8005494:	f001 fbe0 	bl	8006c58 <HAL_GPIO_Init>
}
 8005498:	e022      	b.n	80054e0 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM4)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a17      	ldr	r2, [pc, #92]	@ (80054fc <HAL_TIM_MspPostInit+0x154>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d11d      	bne.n	80054e0 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054a4:	2300      	movs	r3, #0
 80054a6:	60fb      	str	r3, [r7, #12]
 80054a8:	4b10      	ldr	r3, [pc, #64]	@ (80054ec <HAL_TIM_MspPostInit+0x144>)
 80054aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ac:	4a0f      	ldr	r2, [pc, #60]	@ (80054ec <HAL_TIM_MspPostInit+0x144>)
 80054ae:	f043 0302 	orr.w	r3, r3, #2
 80054b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80054b4:	4b0d      	ldr	r3, [pc, #52]	@ (80054ec <HAL_TIM_MspPostInit+0x144>)
 80054b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b8:	f003 0302 	and.w	r3, r3, #2
 80054bc:	60fb      	str	r3, [r7, #12]
 80054be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_RUD_Pin|SERVO_AIL_R_Pin;
 80054c0:	23c0      	movs	r3, #192	@ 0xc0
 80054c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054c4:	2302      	movs	r3, #2
 80054c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054c8:	2300      	movs	r3, #0
 80054ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054cc:	2300      	movs	r3, #0
 80054ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80054d0:	2302      	movs	r3, #2
 80054d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054d4:	f107 031c 	add.w	r3, r7, #28
 80054d8:	4619      	mov	r1, r3
 80054da:	4806      	ldr	r0, [pc, #24]	@ (80054f4 <HAL_TIM_MspPostInit+0x14c>)
 80054dc:	f001 fbbc 	bl	8006c58 <HAL_GPIO_Init>
}
 80054e0:	bf00      	nop
 80054e2:	3730      	adds	r7, #48	@ 0x30
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}
 80054e8:	40010000 	.word	0x40010000
 80054ec:	40023800 	.word	0x40023800
 80054f0:	40020000 	.word	0x40020000
 80054f4:	40020400 	.word	0x40020400
 80054f8:	40000400 	.word	0x40000400
 80054fc:	40000800 	.word	0x40000800

08005500 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005504:	4b11      	ldr	r3, [pc, #68]	@ (800554c <MX_USART1_UART_Init+0x4c>)
 8005506:	4a12      	ldr	r2, [pc, #72]	@ (8005550 <MX_USART1_UART_Init+0x50>)
 8005508:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800550a:	4b10      	ldr	r3, [pc, #64]	@ (800554c <MX_USART1_UART_Init+0x4c>)
 800550c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005510:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005512:	4b0e      	ldr	r3, [pc, #56]	@ (800554c <MX_USART1_UART_Init+0x4c>)
 8005514:	2200      	movs	r2, #0
 8005516:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005518:	4b0c      	ldr	r3, [pc, #48]	@ (800554c <MX_USART1_UART_Init+0x4c>)
 800551a:	2200      	movs	r2, #0
 800551c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800551e:	4b0b      	ldr	r3, [pc, #44]	@ (800554c <MX_USART1_UART_Init+0x4c>)
 8005520:	2200      	movs	r2, #0
 8005522:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005524:	4b09      	ldr	r3, [pc, #36]	@ (800554c <MX_USART1_UART_Init+0x4c>)
 8005526:	220c      	movs	r2, #12
 8005528:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800552a:	4b08      	ldr	r3, [pc, #32]	@ (800554c <MX_USART1_UART_Init+0x4c>)
 800552c:	2200      	movs	r2, #0
 800552e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005530:	4b06      	ldr	r3, [pc, #24]	@ (800554c <MX_USART1_UART_Init+0x4c>)
 8005532:	2200      	movs	r2, #0
 8005534:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005536:	4805      	ldr	r0, [pc, #20]	@ (800554c <MX_USART1_UART_Init+0x4c>)
 8005538:	f003 fd78 	bl	800902c <HAL_UART_Init>
 800553c:	4603      	mov	r3, r0
 800553e:	2b00      	cmp	r3, #0
 8005540:	d001      	beq.n	8005546 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005542:	f004 fc0f 	bl	8009d64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005546:	bf00      	nop
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	20004ae0 	.word	0x20004ae0
 8005550:	40011000 	.word	0x40011000

08005554 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005558:	4b10      	ldr	r3, [pc, #64]	@ (800559c <MX_USART2_UART_Init+0x48>)
 800555a:	4a11      	ldr	r2, [pc, #68]	@ (80055a0 <MX_USART2_UART_Init+0x4c>)
 800555c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 416666;
 800555e:	4b0f      	ldr	r3, [pc, #60]	@ (800559c <MX_USART2_UART_Init+0x48>)
 8005560:	4a10      	ldr	r2, [pc, #64]	@ (80055a4 <MX_USART2_UART_Init+0x50>)
 8005562:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005564:	4b0d      	ldr	r3, [pc, #52]	@ (800559c <MX_USART2_UART_Init+0x48>)
 8005566:	2200      	movs	r2, #0
 8005568:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800556a:	4b0c      	ldr	r3, [pc, #48]	@ (800559c <MX_USART2_UART_Init+0x48>)
 800556c:	2200      	movs	r2, #0
 800556e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005570:	4b0a      	ldr	r3, [pc, #40]	@ (800559c <MX_USART2_UART_Init+0x48>)
 8005572:	2200      	movs	r2, #0
 8005574:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005576:	4b09      	ldr	r3, [pc, #36]	@ (800559c <MX_USART2_UART_Init+0x48>)
 8005578:	220c      	movs	r2, #12
 800557a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800557c:	4b07      	ldr	r3, [pc, #28]	@ (800559c <MX_USART2_UART_Init+0x48>)
 800557e:	2200      	movs	r2, #0
 8005580:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005582:	4b06      	ldr	r3, [pc, #24]	@ (800559c <MX_USART2_UART_Init+0x48>)
 8005584:	2200      	movs	r2, #0
 8005586:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005588:	4804      	ldr	r0, [pc, #16]	@ (800559c <MX_USART2_UART_Init+0x48>)
 800558a:	f003 fd4f 	bl	800902c <HAL_UART_Init>
 800558e:	4603      	mov	r3, r0
 8005590:	2b00      	cmp	r3, #0
 8005592:	d001      	beq.n	8005598 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 8005594:	f004 fbe6 	bl	8009d64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005598:	bf00      	nop
 800559a:	bd80      	pop	{r7, pc}
 800559c:	20004b28 	.word	0x20004b28
 80055a0:	40004400 	.word	0x40004400
 80055a4:	00065b9a 	.word	0x00065b9a

080055a8 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80055ac:	4b11      	ldr	r3, [pc, #68]	@ (80055f4 <MX_USART6_UART_Init+0x4c>)
 80055ae:	4a12      	ldr	r2, [pc, #72]	@ (80055f8 <MX_USART6_UART_Init+0x50>)
 80055b0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 38400;
 80055b2:	4b10      	ldr	r3, [pc, #64]	@ (80055f4 <MX_USART6_UART_Init+0x4c>)
 80055b4:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80055b8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80055ba:	4b0e      	ldr	r3, [pc, #56]	@ (80055f4 <MX_USART6_UART_Init+0x4c>)
 80055bc:	2200      	movs	r2, #0
 80055be:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80055c0:	4b0c      	ldr	r3, [pc, #48]	@ (80055f4 <MX_USART6_UART_Init+0x4c>)
 80055c2:	2200      	movs	r2, #0
 80055c4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80055c6:	4b0b      	ldr	r3, [pc, #44]	@ (80055f4 <MX_USART6_UART_Init+0x4c>)
 80055c8:	2200      	movs	r2, #0
 80055ca:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80055cc:	4b09      	ldr	r3, [pc, #36]	@ (80055f4 <MX_USART6_UART_Init+0x4c>)
 80055ce:	220c      	movs	r2, #12
 80055d0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80055d2:	4b08      	ldr	r3, [pc, #32]	@ (80055f4 <MX_USART6_UART_Init+0x4c>)
 80055d4:	2200      	movs	r2, #0
 80055d6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80055d8:	4b06      	ldr	r3, [pc, #24]	@ (80055f4 <MX_USART6_UART_Init+0x4c>)
 80055da:	2200      	movs	r2, #0
 80055dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80055de:	4805      	ldr	r0, [pc, #20]	@ (80055f4 <MX_USART6_UART_Init+0x4c>)
 80055e0:	f003 fd24 	bl	800902c <HAL_UART_Init>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d001      	beq.n	80055ee <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80055ea:	f004 fbbb 	bl	8009d64 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80055ee:	bf00      	nop
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	20004b70 	.word	0x20004b70
 80055f8:	40011400 	.word	0x40011400

080055fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b08e      	sub	sp, #56	@ 0x38
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005604:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005608:	2200      	movs	r2, #0
 800560a:	601a      	str	r2, [r3, #0]
 800560c:	605a      	str	r2, [r3, #4]
 800560e:	609a      	str	r2, [r3, #8]
 8005610:	60da      	str	r2, [r3, #12]
 8005612:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a8e      	ldr	r2, [pc, #568]	@ (8005854 <HAL_UART_MspInit+0x258>)
 800561a:	4293      	cmp	r3, r2
 800561c:	f040 808a 	bne.w	8005734 <HAL_UART_MspInit+0x138>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005620:	2300      	movs	r3, #0
 8005622:	623b      	str	r3, [r7, #32]
 8005624:	4b8c      	ldr	r3, [pc, #560]	@ (8005858 <HAL_UART_MspInit+0x25c>)
 8005626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005628:	4a8b      	ldr	r2, [pc, #556]	@ (8005858 <HAL_UART_MspInit+0x25c>)
 800562a:	f043 0310 	orr.w	r3, r3, #16
 800562e:	6453      	str	r3, [r2, #68]	@ 0x44
 8005630:	4b89      	ldr	r3, [pc, #548]	@ (8005858 <HAL_UART_MspInit+0x25c>)
 8005632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005634:	f003 0310 	and.w	r3, r3, #16
 8005638:	623b      	str	r3, [r7, #32]
 800563a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800563c:	2300      	movs	r3, #0
 800563e:	61fb      	str	r3, [r7, #28]
 8005640:	4b85      	ldr	r3, [pc, #532]	@ (8005858 <HAL_UART_MspInit+0x25c>)
 8005642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005644:	4a84      	ldr	r2, [pc, #528]	@ (8005858 <HAL_UART_MspInit+0x25c>)
 8005646:	f043 0301 	orr.w	r3, r3, #1
 800564a:	6313      	str	r3, [r2, #48]	@ 0x30
 800564c:	4b82      	ldr	r3, [pc, #520]	@ (8005858 <HAL_UART_MspInit+0x25c>)
 800564e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005650:	f003 0301 	and.w	r3, r3, #1
 8005654:	61fb      	str	r3, [r7, #28]
 8005656:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = TLM_RX_Pin|TLM_TX_Pin;
 8005658:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 800565c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800565e:	2302      	movs	r3, #2
 8005660:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005662:	2300      	movs	r3, #0
 8005664:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005666:	2303      	movs	r3, #3
 8005668:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800566a:	2307      	movs	r3, #7
 800566c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800566e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005672:	4619      	mov	r1, r3
 8005674:	4879      	ldr	r0, [pc, #484]	@ (800585c <HAL_UART_MspInit+0x260>)
 8005676:	f001 faef 	bl	8006c58 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800567a:	4b79      	ldr	r3, [pc, #484]	@ (8005860 <HAL_UART_MspInit+0x264>)
 800567c:	4a79      	ldr	r2, [pc, #484]	@ (8005864 <HAL_UART_MspInit+0x268>)
 800567e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8005680:	4b77      	ldr	r3, [pc, #476]	@ (8005860 <HAL_UART_MspInit+0x264>)
 8005682:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005686:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005688:	4b75      	ldr	r3, [pc, #468]	@ (8005860 <HAL_UART_MspInit+0x264>)
 800568a:	2200      	movs	r2, #0
 800568c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800568e:	4b74      	ldr	r3, [pc, #464]	@ (8005860 <HAL_UART_MspInit+0x264>)
 8005690:	2200      	movs	r2, #0
 8005692:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005694:	4b72      	ldr	r3, [pc, #456]	@ (8005860 <HAL_UART_MspInit+0x264>)
 8005696:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800569a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800569c:	4b70      	ldr	r3, [pc, #448]	@ (8005860 <HAL_UART_MspInit+0x264>)
 800569e:	2200      	movs	r2, #0
 80056a0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80056a2:	4b6f      	ldr	r3, [pc, #444]	@ (8005860 <HAL_UART_MspInit+0x264>)
 80056a4:	2200      	movs	r2, #0
 80056a6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80056a8:	4b6d      	ldr	r3, [pc, #436]	@ (8005860 <HAL_UART_MspInit+0x264>)
 80056aa:	2200      	movs	r2, #0
 80056ac:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80056ae:	4b6c      	ldr	r3, [pc, #432]	@ (8005860 <HAL_UART_MspInit+0x264>)
 80056b0:	2200      	movs	r2, #0
 80056b2:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80056b4:	4b6a      	ldr	r3, [pc, #424]	@ (8005860 <HAL_UART_MspInit+0x264>)
 80056b6:	2200      	movs	r2, #0
 80056b8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80056ba:	4869      	ldr	r0, [pc, #420]	@ (8005860 <HAL_UART_MspInit+0x264>)
 80056bc:	f000 ff5c 	bl	8006578 <HAL_DMA_Init>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d001      	beq.n	80056ca <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80056c6:	f004 fb4d 	bl	8009d64 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a64      	ldr	r2, [pc, #400]	@ (8005860 <HAL_UART_MspInit+0x264>)
 80056ce:	63da      	str	r2, [r3, #60]	@ 0x3c
 80056d0:	4a63      	ldr	r2, [pc, #396]	@ (8005860 <HAL_UART_MspInit+0x264>)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80056d6:	4b64      	ldr	r3, [pc, #400]	@ (8005868 <HAL_UART_MspInit+0x26c>)
 80056d8:	4a64      	ldr	r2, [pc, #400]	@ (800586c <HAL_UART_MspInit+0x270>)
 80056da:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80056dc:	4b62      	ldr	r3, [pc, #392]	@ (8005868 <HAL_UART_MspInit+0x26c>)
 80056de:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80056e2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80056e4:	4b60      	ldr	r3, [pc, #384]	@ (8005868 <HAL_UART_MspInit+0x26c>)
 80056e6:	2240      	movs	r2, #64	@ 0x40
 80056e8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80056ea:	4b5f      	ldr	r3, [pc, #380]	@ (8005868 <HAL_UART_MspInit+0x26c>)
 80056ec:	2200      	movs	r2, #0
 80056ee:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80056f0:	4b5d      	ldr	r3, [pc, #372]	@ (8005868 <HAL_UART_MspInit+0x26c>)
 80056f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80056f6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80056f8:	4b5b      	ldr	r3, [pc, #364]	@ (8005868 <HAL_UART_MspInit+0x26c>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80056fe:	4b5a      	ldr	r3, [pc, #360]	@ (8005868 <HAL_UART_MspInit+0x26c>)
 8005700:	2200      	movs	r2, #0
 8005702:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8005704:	4b58      	ldr	r3, [pc, #352]	@ (8005868 <HAL_UART_MspInit+0x26c>)
 8005706:	2200      	movs	r2, #0
 8005708:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800570a:	4b57      	ldr	r3, [pc, #348]	@ (8005868 <HAL_UART_MspInit+0x26c>)
 800570c:	2200      	movs	r2, #0
 800570e:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005710:	4b55      	ldr	r3, [pc, #340]	@ (8005868 <HAL_UART_MspInit+0x26c>)
 8005712:	2200      	movs	r2, #0
 8005714:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8005716:	4854      	ldr	r0, [pc, #336]	@ (8005868 <HAL_UART_MspInit+0x26c>)
 8005718:	f000 ff2e 	bl	8006578 <HAL_DMA_Init>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d001      	beq.n	8005726 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8005722:	f004 fb1f 	bl	8009d64 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a4f      	ldr	r2, [pc, #316]	@ (8005868 <HAL_UART_MspInit+0x26c>)
 800572a:	639a      	str	r2, [r3, #56]	@ 0x38
 800572c:	4a4e      	ldr	r2, [pc, #312]	@ (8005868 <HAL_UART_MspInit+0x26c>)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8005732:	e136      	b.n	80059a2 <HAL_UART_MspInit+0x3a6>
  else if(uartHandle->Instance==USART2)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a4d      	ldr	r2, [pc, #308]	@ (8005870 <HAL_UART_MspInit+0x274>)
 800573a:	4293      	cmp	r3, r2
 800573c:	f040 80a2 	bne.w	8005884 <HAL_UART_MspInit+0x288>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005740:	2300      	movs	r3, #0
 8005742:	61bb      	str	r3, [r7, #24]
 8005744:	4b44      	ldr	r3, [pc, #272]	@ (8005858 <HAL_UART_MspInit+0x25c>)
 8005746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005748:	4a43      	ldr	r2, [pc, #268]	@ (8005858 <HAL_UART_MspInit+0x25c>)
 800574a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800574e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005750:	4b41      	ldr	r3, [pc, #260]	@ (8005858 <HAL_UART_MspInit+0x25c>)
 8005752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005754:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005758:	61bb      	str	r3, [r7, #24]
 800575a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800575c:	2300      	movs	r3, #0
 800575e:	617b      	str	r3, [r7, #20]
 8005760:	4b3d      	ldr	r3, [pc, #244]	@ (8005858 <HAL_UART_MspInit+0x25c>)
 8005762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005764:	4a3c      	ldr	r2, [pc, #240]	@ (8005858 <HAL_UART_MspInit+0x25c>)
 8005766:	f043 0301 	orr.w	r3, r3, #1
 800576a:	6313      	str	r3, [r2, #48]	@ 0x30
 800576c:	4b3a      	ldr	r3, [pc, #232]	@ (8005858 <HAL_UART_MspInit+0x25c>)
 800576e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005770:	f003 0301 	and.w	r3, r3, #1
 8005774:	617b      	str	r3, [r7, #20]
 8005776:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = RECEIVER_TX_Pin|RECEIVER_RX_Pin;
 8005778:	230c      	movs	r3, #12
 800577a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800577c:	2302      	movs	r3, #2
 800577e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005780:	2300      	movs	r3, #0
 8005782:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005784:	2303      	movs	r3, #3
 8005786:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005788:	2307      	movs	r3, #7
 800578a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800578c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005790:	4619      	mov	r1, r3
 8005792:	4832      	ldr	r0, [pc, #200]	@ (800585c <HAL_UART_MspInit+0x260>)
 8005794:	f001 fa60 	bl	8006c58 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8005798:	4b36      	ldr	r3, [pc, #216]	@ (8005874 <HAL_UART_MspInit+0x278>)
 800579a:	4a37      	ldr	r2, [pc, #220]	@ (8005878 <HAL_UART_MspInit+0x27c>)
 800579c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800579e:	4b35      	ldr	r3, [pc, #212]	@ (8005874 <HAL_UART_MspInit+0x278>)
 80057a0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80057a4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80057a6:	4b33      	ldr	r3, [pc, #204]	@ (8005874 <HAL_UART_MspInit+0x278>)
 80057a8:	2240      	movs	r2, #64	@ 0x40
 80057aa:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80057ac:	4b31      	ldr	r3, [pc, #196]	@ (8005874 <HAL_UART_MspInit+0x278>)
 80057ae:	2200      	movs	r2, #0
 80057b0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80057b2:	4b30      	ldr	r3, [pc, #192]	@ (8005874 <HAL_UART_MspInit+0x278>)
 80057b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80057b8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80057ba:	4b2e      	ldr	r3, [pc, #184]	@ (8005874 <HAL_UART_MspInit+0x278>)
 80057bc:	2200      	movs	r2, #0
 80057be:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80057c0:	4b2c      	ldr	r3, [pc, #176]	@ (8005874 <HAL_UART_MspInit+0x278>)
 80057c2:	2200      	movs	r2, #0
 80057c4:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80057c6:	4b2b      	ldr	r3, [pc, #172]	@ (8005874 <HAL_UART_MspInit+0x278>)
 80057c8:	2200      	movs	r2, #0
 80057ca:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80057cc:	4b29      	ldr	r3, [pc, #164]	@ (8005874 <HAL_UART_MspInit+0x278>)
 80057ce:	2200      	movs	r2, #0
 80057d0:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80057d2:	4b28      	ldr	r3, [pc, #160]	@ (8005874 <HAL_UART_MspInit+0x278>)
 80057d4:	2200      	movs	r2, #0
 80057d6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80057d8:	4826      	ldr	r0, [pc, #152]	@ (8005874 <HAL_UART_MspInit+0x278>)
 80057da:	f000 fecd 	bl	8006578 <HAL_DMA_Init>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d001      	beq.n	80057e8 <HAL_UART_MspInit+0x1ec>
      Error_Handler();
 80057e4:	f004 fabe 	bl	8009d64 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a22      	ldr	r2, [pc, #136]	@ (8005874 <HAL_UART_MspInit+0x278>)
 80057ec:	639a      	str	r2, [r3, #56]	@ 0x38
 80057ee:	4a21      	ldr	r2, [pc, #132]	@ (8005874 <HAL_UART_MspInit+0x278>)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80057f4:	4b21      	ldr	r3, [pc, #132]	@ (800587c <HAL_UART_MspInit+0x280>)
 80057f6:	4a22      	ldr	r2, [pc, #136]	@ (8005880 <HAL_UART_MspInit+0x284>)
 80057f8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80057fa:	4b20      	ldr	r3, [pc, #128]	@ (800587c <HAL_UART_MspInit+0x280>)
 80057fc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005800:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005802:	4b1e      	ldr	r3, [pc, #120]	@ (800587c <HAL_UART_MspInit+0x280>)
 8005804:	2200      	movs	r2, #0
 8005806:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005808:	4b1c      	ldr	r3, [pc, #112]	@ (800587c <HAL_UART_MspInit+0x280>)
 800580a:	2200      	movs	r2, #0
 800580c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800580e:	4b1b      	ldr	r3, [pc, #108]	@ (800587c <HAL_UART_MspInit+0x280>)
 8005810:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005814:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005816:	4b19      	ldr	r3, [pc, #100]	@ (800587c <HAL_UART_MspInit+0x280>)
 8005818:	2200      	movs	r2, #0
 800581a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800581c:	4b17      	ldr	r3, [pc, #92]	@ (800587c <HAL_UART_MspInit+0x280>)
 800581e:	2200      	movs	r2, #0
 8005820:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8005822:	4b16      	ldr	r3, [pc, #88]	@ (800587c <HAL_UART_MspInit+0x280>)
 8005824:	2200      	movs	r2, #0
 8005826:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005828:	4b14      	ldr	r3, [pc, #80]	@ (800587c <HAL_UART_MspInit+0x280>)
 800582a:	2200      	movs	r2, #0
 800582c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800582e:	4b13      	ldr	r3, [pc, #76]	@ (800587c <HAL_UART_MspInit+0x280>)
 8005830:	2200      	movs	r2, #0
 8005832:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005834:	4811      	ldr	r0, [pc, #68]	@ (800587c <HAL_UART_MspInit+0x280>)
 8005836:	f000 fe9f 	bl	8006578 <HAL_DMA_Init>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d001      	beq.n	8005844 <HAL_UART_MspInit+0x248>
      Error_Handler();
 8005840:	f004 fa90 	bl	8009d64 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	4a0d      	ldr	r2, [pc, #52]	@ (800587c <HAL_UART_MspInit+0x280>)
 8005848:	63da      	str	r2, [r3, #60]	@ 0x3c
 800584a:	4a0c      	ldr	r2, [pc, #48]	@ (800587c <HAL_UART_MspInit+0x280>)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8005850:	e0a7      	b.n	80059a2 <HAL_UART_MspInit+0x3a6>
 8005852:	bf00      	nop
 8005854:	40011000 	.word	0x40011000
 8005858:	40023800 	.word	0x40023800
 800585c:	40020000 	.word	0x40020000
 8005860:	20004bb8 	.word	0x20004bb8
 8005864:	40026440 	.word	0x40026440
 8005868:	20004c18 	.word	0x20004c18
 800586c:	400264b8 	.word	0x400264b8
 8005870:	40004400 	.word	0x40004400
 8005874:	20004c78 	.word	0x20004c78
 8005878:	400260a0 	.word	0x400260a0
 800587c:	20004cd8 	.word	0x20004cd8
 8005880:	40026088 	.word	0x40026088
  else if(uartHandle->Instance==USART6)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a48      	ldr	r2, [pc, #288]	@ (80059ac <HAL_UART_MspInit+0x3b0>)
 800588a:	4293      	cmp	r3, r2
 800588c:	f040 8089 	bne.w	80059a2 <HAL_UART_MspInit+0x3a6>
    __HAL_RCC_USART6_CLK_ENABLE();
 8005890:	2300      	movs	r3, #0
 8005892:	613b      	str	r3, [r7, #16]
 8005894:	4b46      	ldr	r3, [pc, #280]	@ (80059b0 <HAL_UART_MspInit+0x3b4>)
 8005896:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005898:	4a45      	ldr	r2, [pc, #276]	@ (80059b0 <HAL_UART_MspInit+0x3b4>)
 800589a:	f043 0320 	orr.w	r3, r3, #32
 800589e:	6453      	str	r3, [r2, #68]	@ 0x44
 80058a0:	4b43      	ldr	r3, [pc, #268]	@ (80059b0 <HAL_UART_MspInit+0x3b4>)
 80058a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058a4:	f003 0320 	and.w	r3, r3, #32
 80058a8:	613b      	str	r3, [r7, #16]
 80058aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058ac:	2300      	movs	r3, #0
 80058ae:	60fb      	str	r3, [r7, #12]
 80058b0:	4b3f      	ldr	r3, [pc, #252]	@ (80059b0 <HAL_UART_MspInit+0x3b4>)
 80058b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058b4:	4a3e      	ldr	r2, [pc, #248]	@ (80059b0 <HAL_UART_MspInit+0x3b4>)
 80058b6:	f043 0301 	orr.w	r3, r3, #1
 80058ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80058bc:	4b3c      	ldr	r3, [pc, #240]	@ (80059b0 <HAL_UART_MspInit+0x3b4>)
 80058be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058c0:	f003 0301 	and.w	r3, r3, #1
 80058c4:	60fb      	str	r3, [r7, #12]
 80058c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = NEOM8N_TX_Pin|NEOM8N_RX_Pin;
 80058c8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80058cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058ce:	2302      	movs	r3, #2
 80058d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058d2:	2300      	movs	r3, #0
 80058d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80058d6:	2303      	movs	r3, #3
 80058d8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80058da:	2308      	movs	r3, #8
 80058dc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80058e2:	4619      	mov	r1, r3
 80058e4:	4833      	ldr	r0, [pc, #204]	@ (80059b4 <HAL_UART_MspInit+0x3b8>)
 80058e6:	f001 f9b7 	bl	8006c58 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80058ea:	4b33      	ldr	r3, [pc, #204]	@ (80059b8 <HAL_UART_MspInit+0x3bc>)
 80058ec:	4a33      	ldr	r2, [pc, #204]	@ (80059bc <HAL_UART_MspInit+0x3c0>)
 80058ee:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80058f0:	4b31      	ldr	r3, [pc, #196]	@ (80059b8 <HAL_UART_MspInit+0x3bc>)
 80058f2:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80058f6:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80058f8:	4b2f      	ldr	r3, [pc, #188]	@ (80059b8 <HAL_UART_MspInit+0x3bc>)
 80058fa:	2200      	movs	r2, #0
 80058fc:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80058fe:	4b2e      	ldr	r3, [pc, #184]	@ (80059b8 <HAL_UART_MspInit+0x3bc>)
 8005900:	2200      	movs	r2, #0
 8005902:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005904:	4b2c      	ldr	r3, [pc, #176]	@ (80059b8 <HAL_UART_MspInit+0x3bc>)
 8005906:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800590a:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800590c:	4b2a      	ldr	r3, [pc, #168]	@ (80059b8 <HAL_UART_MspInit+0x3bc>)
 800590e:	2200      	movs	r2, #0
 8005910:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005912:	4b29      	ldr	r3, [pc, #164]	@ (80059b8 <HAL_UART_MspInit+0x3bc>)
 8005914:	2200      	movs	r2, #0
 8005916:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8005918:	4b27      	ldr	r3, [pc, #156]	@ (80059b8 <HAL_UART_MspInit+0x3bc>)
 800591a:	2200      	movs	r2, #0
 800591c:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800591e:	4b26      	ldr	r3, [pc, #152]	@ (80059b8 <HAL_UART_MspInit+0x3bc>)
 8005920:	2200      	movs	r2, #0
 8005922:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005924:	4b24      	ldr	r3, [pc, #144]	@ (80059b8 <HAL_UART_MspInit+0x3bc>)
 8005926:	2200      	movs	r2, #0
 8005928:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800592a:	4823      	ldr	r0, [pc, #140]	@ (80059b8 <HAL_UART_MspInit+0x3bc>)
 800592c:	f000 fe24 	bl	8006578 <HAL_DMA_Init>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d001      	beq.n	800593a <HAL_UART_MspInit+0x33e>
      Error_Handler();
 8005936:	f004 fa15 	bl	8009d64 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a1e      	ldr	r2, [pc, #120]	@ (80059b8 <HAL_UART_MspInit+0x3bc>)
 800593e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005940:	4a1d      	ldr	r2, [pc, #116]	@ (80059b8 <HAL_UART_MspInit+0x3bc>)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8005946:	4b1e      	ldr	r3, [pc, #120]	@ (80059c0 <HAL_UART_MspInit+0x3c4>)
 8005948:	4a1e      	ldr	r2, [pc, #120]	@ (80059c4 <HAL_UART_MspInit+0x3c8>)
 800594a:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800594c:	4b1c      	ldr	r3, [pc, #112]	@ (80059c0 <HAL_UART_MspInit+0x3c4>)
 800594e:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8005952:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005954:	4b1a      	ldr	r3, [pc, #104]	@ (80059c0 <HAL_UART_MspInit+0x3c4>)
 8005956:	2240      	movs	r2, #64	@ 0x40
 8005958:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800595a:	4b19      	ldr	r3, [pc, #100]	@ (80059c0 <HAL_UART_MspInit+0x3c4>)
 800595c:	2200      	movs	r2, #0
 800595e:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005960:	4b17      	ldr	r3, [pc, #92]	@ (80059c0 <HAL_UART_MspInit+0x3c4>)
 8005962:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005966:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005968:	4b15      	ldr	r3, [pc, #84]	@ (80059c0 <HAL_UART_MspInit+0x3c4>)
 800596a:	2200      	movs	r2, #0
 800596c:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800596e:	4b14      	ldr	r3, [pc, #80]	@ (80059c0 <HAL_UART_MspInit+0x3c4>)
 8005970:	2200      	movs	r2, #0
 8005972:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8005974:	4b12      	ldr	r3, [pc, #72]	@ (80059c0 <HAL_UART_MspInit+0x3c4>)
 8005976:	2200      	movs	r2, #0
 8005978:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800597a:	4b11      	ldr	r3, [pc, #68]	@ (80059c0 <HAL_UART_MspInit+0x3c4>)
 800597c:	2200      	movs	r2, #0
 800597e:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005980:	4b0f      	ldr	r3, [pc, #60]	@ (80059c0 <HAL_UART_MspInit+0x3c4>)
 8005982:	2200      	movs	r2, #0
 8005984:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8005986:	480e      	ldr	r0, [pc, #56]	@ (80059c0 <HAL_UART_MspInit+0x3c4>)
 8005988:	f000 fdf6 	bl	8006578 <HAL_DMA_Init>
 800598c:	4603      	mov	r3, r0
 800598e:	2b00      	cmp	r3, #0
 8005990:	d001      	beq.n	8005996 <HAL_UART_MspInit+0x39a>
      Error_Handler();
 8005992:	f004 f9e7 	bl	8009d64 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a09      	ldr	r2, [pc, #36]	@ (80059c0 <HAL_UART_MspInit+0x3c4>)
 800599a:	639a      	str	r2, [r3, #56]	@ 0x38
 800599c:	4a08      	ldr	r2, [pc, #32]	@ (80059c0 <HAL_UART_MspInit+0x3c4>)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80059a2:	bf00      	nop
 80059a4:	3738      	adds	r7, #56	@ 0x38
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
 80059aa:	bf00      	nop
 80059ac:	40011400 	.word	0x40011400
 80059b0:	40023800 	.word	0x40023800
 80059b4:	40020000 	.word	0x40020000
 80059b8:	20004d38 	.word	0x20004d38
 80059bc:	40026428 	.word	0x40026428
 80059c0:	20004d98 	.word	0x20004d98
 80059c4:	400264a0 	.word	0x400264a0

080059c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80059c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005a00 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80059cc:	f7ff fab0 	bl	8004f30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80059d0:	480c      	ldr	r0, [pc, #48]	@ (8005a04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80059d2:	490d      	ldr	r1, [pc, #52]	@ (8005a08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80059d4:	4a0d      	ldr	r2, [pc, #52]	@ (8005a0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80059d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80059d8:	e002      	b.n	80059e0 <LoopCopyDataInit>

080059da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80059da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80059dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80059de:	3304      	adds	r3, #4

080059e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80059e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80059e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80059e4:	d3f9      	bcc.n	80059da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80059e6:	4a0a      	ldr	r2, [pc, #40]	@ (8005a10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80059e8:	4c0a      	ldr	r4, [pc, #40]	@ (8005a14 <LoopFillZerobss+0x22>)
  movs r3, #0
 80059ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80059ec:	e001      	b.n	80059f2 <LoopFillZerobss>

080059ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80059ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80059f0:	3204      	adds	r2, #4

080059f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80059f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80059f4:	d3fb      	bcc.n	80059ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80059f6:	f004 fb69 	bl	800a0cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80059fa:	f7fe fbd7 	bl	80041ac <main>
  bx  lr    
 80059fe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005a00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005a04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005a08:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8005a0c:	0800cbf0 	.word	0x0800cbf0
  ldr r2, =_sbss
 8005a10:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8005a14:	20004f48 	.word	0x20004f48

08005a18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005a18:	e7fe      	b.n	8005a18 <ADC_IRQHandler>
	...

08005a1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005a20:	4b0e      	ldr	r3, [pc, #56]	@ (8005a5c <HAL_Init+0x40>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a0d      	ldr	r2, [pc, #52]	@ (8005a5c <HAL_Init+0x40>)
 8005a26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005a2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8005a5c <HAL_Init+0x40>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a0a      	ldr	r2, [pc, #40]	@ (8005a5c <HAL_Init+0x40>)
 8005a32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005a36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005a38:	4b08      	ldr	r3, [pc, #32]	@ (8005a5c <HAL_Init+0x40>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a07      	ldr	r2, [pc, #28]	@ (8005a5c <HAL_Init+0x40>)
 8005a3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005a44:	2003      	movs	r0, #3
 8005a46:	f000 fd55 	bl	80064f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005a4a:	200f      	movs	r0, #15
 8005a4c:	f000 f808 	bl	8005a60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005a50:	f7ff f914 	bl	8004c7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	40023c00 	.word	0x40023c00

08005a60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b082      	sub	sp, #8
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005a68:	4b12      	ldr	r3, [pc, #72]	@ (8005ab4 <HAL_InitTick+0x54>)
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	4b12      	ldr	r3, [pc, #72]	@ (8005ab8 <HAL_InitTick+0x58>)
 8005a6e:	781b      	ldrb	r3, [r3, #0]
 8005a70:	4619      	mov	r1, r3
 8005a72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005a76:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f000 fd6d 	bl	800655e <HAL_SYSTICK_Config>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d001      	beq.n	8005a8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e00e      	b.n	8005aac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2b0f      	cmp	r3, #15
 8005a92:	d80a      	bhi.n	8005aaa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005a94:	2200      	movs	r2, #0
 8005a96:	6879      	ldr	r1, [r7, #4]
 8005a98:	f04f 30ff 	mov.w	r0, #4294967295
 8005a9c:	f000 fd35 	bl	800650a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005aa0:	4a06      	ldr	r2, [pc, #24]	@ (8005abc <HAL_InitTick+0x5c>)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	e000      	b.n	8005aac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3708      	adds	r7, #8
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}
 8005ab4:	20000004 	.word	0x20000004
 8005ab8:	2000000c 	.word	0x2000000c
 8005abc:	20000008 	.word	0x20000008

08005ac0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005ac4:	4b06      	ldr	r3, [pc, #24]	@ (8005ae0 <HAL_IncTick+0x20>)
 8005ac6:	781b      	ldrb	r3, [r3, #0]
 8005ac8:	461a      	mov	r2, r3
 8005aca:	4b06      	ldr	r3, [pc, #24]	@ (8005ae4 <HAL_IncTick+0x24>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4413      	add	r3, r2
 8005ad0:	4a04      	ldr	r2, [pc, #16]	@ (8005ae4 <HAL_IncTick+0x24>)
 8005ad2:	6013      	str	r3, [r2, #0]
}
 8005ad4:	bf00      	nop
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005adc:	4770      	bx	lr
 8005ade:	bf00      	nop
 8005ae0:	2000000c 	.word	0x2000000c
 8005ae4:	20004df8 	.word	0x20004df8

08005ae8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	af00      	add	r7, sp, #0
  return uwTick;
 8005aec:	4b03      	ldr	r3, [pc, #12]	@ (8005afc <HAL_GetTick+0x14>)
 8005aee:	681b      	ldr	r3, [r3, #0]
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop
 8005afc:	20004df8 	.word	0x20004df8

08005b00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005b08:	f7ff ffee 	bl	8005ae8 <HAL_GetTick>
 8005b0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b18:	d005      	beq.n	8005b26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8005b44 <HAL_Delay+0x44>)
 8005b1c:	781b      	ldrb	r3, [r3, #0]
 8005b1e:	461a      	mov	r2, r3
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	4413      	add	r3, r2
 8005b24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005b26:	bf00      	nop
 8005b28:	f7ff ffde 	bl	8005ae8 <HAL_GetTick>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d8f7      	bhi.n	8005b28 <HAL_Delay+0x28>
  {
  }
}
 8005b38:	bf00      	nop
 8005b3a:	bf00      	nop
 8005b3c:	3710      	adds	r7, #16
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	bf00      	nop
 8005b44:	2000000c 	.word	0x2000000c

08005b48 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b084      	sub	sp, #16
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b50:	2300      	movs	r3, #0
 8005b52:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d101      	bne.n	8005b5e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e033      	b.n	8005bc6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d109      	bne.n	8005b7a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f7fe fe06 	bl	8004778 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b7e:	f003 0310 	and.w	r3, r3, #16
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d118      	bne.n	8005bb8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b8a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005b8e:	f023 0302 	bic.w	r3, r3, #2
 8005b92:	f043 0202 	orr.w	r2, r3, #2
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 fa5c 	bl	8006058 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005baa:	f023 0303 	bic.w	r3, r3, #3
 8005bae:	f043 0201 	orr.w	r2, r3, #1
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	641a      	str	r2, [r3, #64]	@ 0x40
 8005bb6:	e001      	b.n	8005bbc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3710      	adds	r7, #16
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
	...

08005bd0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b088      	sub	sp, #32
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	60f8      	str	r0, [r7, #12]
 8005bd8:	60b9      	str	r1, [r7, #8]
 8005bda:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005be0:	2300      	movs	r3, #0
 8005be2:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d101      	bne.n	8005bf2 <HAL_ADC_Start_DMA+0x22>
 8005bee:	2302      	movs	r3, #2
 8005bf0:	e0d0      	b.n	8005d94 <HAL_ADC_Start_DMA+0x1c4>
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	f003 0301 	and.w	r3, r3, #1
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d018      	beq.n	8005c3a <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	689a      	ldr	r2, [r3, #8]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f042 0201 	orr.w	r2, r2, #1
 8005c16:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005c18:	4b60      	ldr	r3, [pc, #384]	@ (8005d9c <HAL_ADC_Start_DMA+0x1cc>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a60      	ldr	r2, [pc, #384]	@ (8005da0 <HAL_ADC_Start_DMA+0x1d0>)
 8005c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c22:	0c9a      	lsrs	r2, r3, #18
 8005c24:	4613      	mov	r3, r2
 8005c26:	005b      	lsls	r3, r3, #1
 8005c28:	4413      	add	r3, r2
 8005c2a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8005c2c:	e002      	b.n	8005c34 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	3b01      	subs	r3, #1
 8005c32:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1f9      	bne.n	8005c2e <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c48:	d107      	bne.n	8005c5a <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	689a      	ldr	r2, [r3, #8]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c58:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	f003 0301 	and.w	r3, r3, #1
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	f040 8088 	bne.w	8005d7a <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c6e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005c72:	f023 0301 	bic.w	r3, r3, #1
 8005c76:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d007      	beq.n	8005c9c <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c90:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005c94:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ca4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ca8:	d106      	bne.n	8005cb8 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cae:	f023 0206 	bic.w	r2, r3, #6
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	645a      	str	r2, [r3, #68]	@ 0x44
 8005cb6:	e002      	b.n	8005cbe <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005cc6:	4b37      	ldr	r3, [pc, #220]	@ (8005da4 <HAL_ADC_Start_DMA+0x1d4>)
 8005cc8:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cce:	4a36      	ldr	r2, [pc, #216]	@ (8005da8 <HAL_ADC_Start_DMA+0x1d8>)
 8005cd0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd6:	4a35      	ldr	r2, [pc, #212]	@ (8005dac <HAL_ADC_Start_DMA+0x1dc>)
 8005cd8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cde:	4a34      	ldr	r2, [pc, #208]	@ (8005db0 <HAL_ADC_Start_DMA+0x1e0>)
 8005ce0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8005cea:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	685a      	ldr	r2, [r3, #4]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8005cfa:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	689a      	ldr	r2, [r3, #8]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d0a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	334c      	adds	r3, #76	@ 0x4c
 8005d16:	4619      	mov	r1, r3
 8005d18:	68ba      	ldr	r2, [r7, #8]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f000 fcda 	bl	80066d4 <HAL_DMA_Start_IT>
 8005d20:	4603      	mov	r3, r0
 8005d22:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	f003 031f 	and.w	r3, r3, #31
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d10f      	bne.n	8005d50 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d129      	bne.n	8005d92 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	689a      	ldr	r2, [r3, #8]
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005d4c:	609a      	str	r2, [r3, #8]
 8005d4e:	e020      	b.n	8005d92 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a17      	ldr	r2, [pc, #92]	@ (8005db4 <HAL_ADC_Start_DMA+0x1e4>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d11b      	bne.n	8005d92 <HAL_ADC_Start_DMA+0x1c2>
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d114      	bne.n	8005d92 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	689a      	ldr	r2, [r3, #8]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005d76:	609a      	str	r2, [r3, #8]
 8005d78:	e00b      	b.n	8005d92 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d7e:	f043 0210 	orr.w	r2, r3, #16
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d8a:	f043 0201 	orr.w	r2, r3, #1
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8005d92:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3720      	adds	r7, #32
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	20000004 	.word	0x20000004
 8005da0:	431bde83 	.word	0x431bde83
 8005da4:	40012300 	.word	0x40012300
 8005da8:	08006251 	.word	0x08006251
 8005dac:	0800630b 	.word	0x0800630b
 8005db0:	08006327 	.word	0x08006327
 8005db4:	40012000 	.word	0x40012000

08005db8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005de8:	bf00      	nop
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d101      	bne.n	8005e10 <HAL_ADC_ConfigChannel+0x1c>
 8005e0c:	2302      	movs	r3, #2
 8005e0e:	e113      	b.n	8006038 <HAL_ADC_ConfigChannel+0x244>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2b09      	cmp	r3, #9
 8005e1e:	d925      	bls.n	8005e6c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68d9      	ldr	r1, [r3, #12]
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	4613      	mov	r3, r2
 8005e30:	005b      	lsls	r3, r3, #1
 8005e32:	4413      	add	r3, r2
 8005e34:	3b1e      	subs	r3, #30
 8005e36:	2207      	movs	r2, #7
 8005e38:	fa02 f303 	lsl.w	r3, r2, r3
 8005e3c:	43da      	mvns	r2, r3
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	400a      	ands	r2, r1
 8005e44:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	68d9      	ldr	r1, [r3, #12]
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	689a      	ldr	r2, [r3, #8]
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	4618      	mov	r0, r3
 8005e58:	4603      	mov	r3, r0
 8005e5a:	005b      	lsls	r3, r3, #1
 8005e5c:	4403      	add	r3, r0
 8005e5e:	3b1e      	subs	r3, #30
 8005e60:	409a      	lsls	r2, r3
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	430a      	orrs	r2, r1
 8005e68:	60da      	str	r2, [r3, #12]
 8005e6a:	e022      	b.n	8005eb2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	6919      	ldr	r1, [r3, #16]
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	461a      	mov	r2, r3
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	005b      	lsls	r3, r3, #1
 8005e7e:	4413      	add	r3, r2
 8005e80:	2207      	movs	r2, #7
 8005e82:	fa02 f303 	lsl.w	r3, r2, r3
 8005e86:	43da      	mvns	r2, r3
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	400a      	ands	r2, r1
 8005e8e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	6919      	ldr	r1, [r3, #16]
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	689a      	ldr	r2, [r3, #8]
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	005b      	lsls	r3, r3, #1
 8005ea6:	4403      	add	r3, r0
 8005ea8:	409a      	lsls	r2, r3
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	430a      	orrs	r2, r1
 8005eb0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	2b06      	cmp	r3, #6
 8005eb8:	d824      	bhi.n	8005f04 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	685a      	ldr	r2, [r3, #4]
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	009b      	lsls	r3, r3, #2
 8005ec8:	4413      	add	r3, r2
 8005eca:	3b05      	subs	r3, #5
 8005ecc:	221f      	movs	r2, #31
 8005ece:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed2:	43da      	mvns	r2, r3
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	400a      	ands	r2, r1
 8005eda:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	4618      	mov	r0, r3
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	685a      	ldr	r2, [r3, #4]
 8005eee:	4613      	mov	r3, r2
 8005ef0:	009b      	lsls	r3, r3, #2
 8005ef2:	4413      	add	r3, r2
 8005ef4:	3b05      	subs	r3, #5
 8005ef6:	fa00 f203 	lsl.w	r2, r0, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	430a      	orrs	r2, r1
 8005f00:	635a      	str	r2, [r3, #52]	@ 0x34
 8005f02:	e04c      	b.n	8005f9e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	2b0c      	cmp	r3, #12
 8005f0a:	d824      	bhi.n	8005f56 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	685a      	ldr	r2, [r3, #4]
 8005f16:	4613      	mov	r3, r2
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	4413      	add	r3, r2
 8005f1c:	3b23      	subs	r3, #35	@ 0x23
 8005f1e:	221f      	movs	r2, #31
 8005f20:	fa02 f303 	lsl.w	r3, r2, r3
 8005f24:	43da      	mvns	r2, r3
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	400a      	ands	r2, r1
 8005f2c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	b29b      	uxth	r3, r3
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	685a      	ldr	r2, [r3, #4]
 8005f40:	4613      	mov	r3, r2
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	4413      	add	r3, r2
 8005f46:	3b23      	subs	r3, #35	@ 0x23
 8005f48:	fa00 f203 	lsl.w	r2, r0, r3
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	430a      	orrs	r2, r1
 8005f52:	631a      	str	r2, [r3, #48]	@ 0x30
 8005f54:	e023      	b.n	8005f9e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	685a      	ldr	r2, [r3, #4]
 8005f60:	4613      	mov	r3, r2
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	4413      	add	r3, r2
 8005f66:	3b41      	subs	r3, #65	@ 0x41
 8005f68:	221f      	movs	r2, #31
 8005f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f6e:	43da      	mvns	r2, r3
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	400a      	ands	r2, r1
 8005f76:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	4618      	mov	r0, r3
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	685a      	ldr	r2, [r3, #4]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	4413      	add	r3, r2
 8005f90:	3b41      	subs	r3, #65	@ 0x41
 8005f92:	fa00 f203 	lsl.w	r2, r0, r3
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005f9e:	4b29      	ldr	r3, [pc, #164]	@ (8006044 <HAL_ADC_ConfigChannel+0x250>)
 8005fa0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a28      	ldr	r2, [pc, #160]	@ (8006048 <HAL_ADC_ConfigChannel+0x254>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d10f      	bne.n	8005fcc <HAL_ADC_ConfigChannel+0x1d8>
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	2b12      	cmp	r3, #18
 8005fb2:	d10b      	bne.n	8005fcc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a1d      	ldr	r2, [pc, #116]	@ (8006048 <HAL_ADC_ConfigChannel+0x254>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d12b      	bne.n	800602e <HAL_ADC_ConfigChannel+0x23a>
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a1c      	ldr	r2, [pc, #112]	@ (800604c <HAL_ADC_ConfigChannel+0x258>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d003      	beq.n	8005fe8 <HAL_ADC_ConfigChannel+0x1f4>
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2b11      	cmp	r3, #17
 8005fe6:	d122      	bne.n	800602e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a11      	ldr	r2, [pc, #68]	@ (800604c <HAL_ADC_ConfigChannel+0x258>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d111      	bne.n	800602e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800600a:	4b11      	ldr	r3, [pc, #68]	@ (8006050 <HAL_ADC_ConfigChannel+0x25c>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a11      	ldr	r2, [pc, #68]	@ (8006054 <HAL_ADC_ConfigChannel+0x260>)
 8006010:	fba2 2303 	umull	r2, r3, r2, r3
 8006014:	0c9a      	lsrs	r2, r3, #18
 8006016:	4613      	mov	r3, r2
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	4413      	add	r3, r2
 800601c:	005b      	lsls	r3, r3, #1
 800601e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006020:	e002      	b.n	8006028 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	3b01      	subs	r3, #1
 8006026:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d1f9      	bne.n	8006022 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8006036:	2300      	movs	r3, #0
}
 8006038:	4618      	mov	r0, r3
 800603a:	3714      	adds	r7, #20
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr
 8006044:	40012300 	.word	0x40012300
 8006048:	40012000 	.word	0x40012000
 800604c:	10000012 	.word	0x10000012
 8006050:	20000004 	.word	0x20000004
 8006054:	431bde83 	.word	0x431bde83

08006058 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006058:	b480      	push	{r7}
 800605a:	b085      	sub	sp, #20
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006060:	4b79      	ldr	r3, [pc, #484]	@ (8006248 <ADC_Init+0x1f0>)
 8006062:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	685a      	ldr	r2, [r3, #4]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	431a      	orrs	r2, r3
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	685a      	ldr	r2, [r3, #4]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800608c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	6859      	ldr	r1, [r3, #4]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	691b      	ldr	r3, [r3, #16]
 8006098:	021a      	lsls	r2, r3, #8
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	430a      	orrs	r2, r1
 80060a0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	685a      	ldr	r2, [r3, #4]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80060b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	6859      	ldr	r1, [r3, #4]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	689a      	ldr	r2, [r3, #8]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	430a      	orrs	r2, r1
 80060c2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689a      	ldr	r2, [r3, #8]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80060d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	6899      	ldr	r1, [r3, #8]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	68da      	ldr	r2, [r3, #12]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	430a      	orrs	r2, r1
 80060e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ea:	4a58      	ldr	r2, [pc, #352]	@ (800624c <ADC_Init+0x1f4>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d022      	beq.n	8006136 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	689a      	ldr	r2, [r3, #8]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80060fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	6899      	ldr	r1, [r3, #8]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	430a      	orrs	r2, r1
 8006110:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	689a      	ldr	r2, [r3, #8]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006120:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	6899      	ldr	r1, [r3, #8]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	430a      	orrs	r2, r1
 8006132:	609a      	str	r2, [r3, #8]
 8006134:	e00f      	b.n	8006156 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	689a      	ldr	r2, [r3, #8]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006144:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689a      	ldr	r2, [r3, #8]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006154:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	689a      	ldr	r2, [r3, #8]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f022 0202 	bic.w	r2, r2, #2
 8006164:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	6899      	ldr	r1, [r3, #8]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	7e1b      	ldrb	r3, [r3, #24]
 8006170:	005a      	lsls	r2, r3, #1
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	430a      	orrs	r2, r1
 8006178:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d01b      	beq.n	80061bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	685a      	ldr	r2, [r3, #4]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006192:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	685a      	ldr	r2, [r3, #4]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80061a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	6859      	ldr	r1, [r3, #4]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ae:	3b01      	subs	r3, #1
 80061b0:	035a      	lsls	r2, r3, #13
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	430a      	orrs	r2, r1
 80061b8:	605a      	str	r2, [r3, #4]
 80061ba:	e007      	b.n	80061cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	685a      	ldr	r2, [r3, #4]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061ca:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80061da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	69db      	ldr	r3, [r3, #28]
 80061e6:	3b01      	subs	r3, #1
 80061e8:	051a      	lsls	r2, r3, #20
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	430a      	orrs	r2, r1
 80061f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	689a      	ldr	r2, [r3, #8]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006200:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	6899      	ldr	r1, [r3, #8]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800620e:	025a      	lsls	r2, r3, #9
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	430a      	orrs	r2, r1
 8006216:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	689a      	ldr	r2, [r3, #8]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006226:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	6899      	ldr	r1, [r3, #8]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	695b      	ldr	r3, [r3, #20]
 8006232:	029a      	lsls	r2, r3, #10
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	430a      	orrs	r2, r1
 800623a:	609a      	str	r2, [r3, #8]
}
 800623c:	bf00      	nop
 800623e:	3714      	adds	r7, #20
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr
 8006248:	40012300 	.word	0x40012300
 800624c:	0f000001 	.word	0x0f000001

08006250 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800625c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006262:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006266:	2b00      	cmp	r3, #0
 8006268:	d13c      	bne.n	80062e4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800626e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006280:	2b00      	cmp	r3, #0
 8006282:	d12b      	bne.n	80062dc <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006288:	2b00      	cmp	r3, #0
 800628a:	d127      	bne.n	80062dc <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006292:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006296:	2b00      	cmp	r3, #0
 8006298:	d006      	beq.n	80062a8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d119      	bne.n	80062dc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	685a      	ldr	r2, [r3, #4]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f022 0220 	bic.w	r2, r2, #32
 80062b6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d105      	bne.n	80062dc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062d4:	f043 0201 	orr.w	r2, r3, #1
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80062dc:	68f8      	ldr	r0, [r7, #12]
 80062de:	f7ff fd6b 	bl	8005db8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80062e2:	e00e      	b.n	8006302 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e8:	f003 0310 	and.w	r3, r3, #16
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d003      	beq.n	80062f8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80062f0:	68f8      	ldr	r0, [r7, #12]
 80062f2:	f7ff fd75 	bl	8005de0 <HAL_ADC_ErrorCallback>
}
 80062f6:	e004      	b.n	8006302 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	4798      	blx	r3
}
 8006302:	bf00      	nop
 8006304:	3710      	adds	r7, #16
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}

0800630a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800630a:	b580      	push	{r7, lr}
 800630c:	b084      	sub	sp, #16
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006316:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006318:	68f8      	ldr	r0, [r7, #12]
 800631a:	f7ff fd57 	bl	8005dcc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800631e:	bf00      	nop
 8006320:	3710      	adds	r7, #16
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}

08006326 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006326:	b580      	push	{r7, lr}
 8006328:	b084      	sub	sp, #16
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006332:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2240      	movs	r2, #64	@ 0x40
 8006338:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800633e:	f043 0204 	orr.w	r2, r3, #4
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006346:	68f8      	ldr	r0, [r7, #12]
 8006348:	f7ff fd4a 	bl	8005de0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800634c:	bf00      	nop
 800634e:	3710      	adds	r7, #16
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}

08006354 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006354:	b480      	push	{r7}
 8006356:	b085      	sub	sp, #20
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f003 0307 	and.w	r3, r3, #7
 8006362:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006364:	4b0c      	ldr	r3, [pc, #48]	@ (8006398 <__NVIC_SetPriorityGrouping+0x44>)
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800636a:	68ba      	ldr	r2, [r7, #8]
 800636c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006370:	4013      	ands	r3, r2
 8006372:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800637c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006380:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006384:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006386:	4a04      	ldr	r2, [pc, #16]	@ (8006398 <__NVIC_SetPriorityGrouping+0x44>)
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	60d3      	str	r3, [r2, #12]
}
 800638c:	bf00      	nop
 800638e:	3714      	adds	r7, #20
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr
 8006398:	e000ed00 	.word	0xe000ed00

0800639c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800639c:	b480      	push	{r7}
 800639e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80063a0:	4b04      	ldr	r3, [pc, #16]	@ (80063b4 <__NVIC_GetPriorityGrouping+0x18>)
 80063a2:	68db      	ldr	r3, [r3, #12]
 80063a4:	0a1b      	lsrs	r3, r3, #8
 80063a6:	f003 0307 	and.w	r3, r3, #7
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr
 80063b4:	e000ed00 	.word	0xe000ed00

080063b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b083      	sub	sp, #12
 80063bc:	af00      	add	r7, sp, #0
 80063be:	4603      	mov	r3, r0
 80063c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	db0b      	blt.n	80063e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80063ca:	79fb      	ldrb	r3, [r7, #7]
 80063cc:	f003 021f 	and.w	r2, r3, #31
 80063d0:	4907      	ldr	r1, [pc, #28]	@ (80063f0 <__NVIC_EnableIRQ+0x38>)
 80063d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063d6:	095b      	lsrs	r3, r3, #5
 80063d8:	2001      	movs	r0, #1
 80063da:	fa00 f202 	lsl.w	r2, r0, r2
 80063de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80063e2:	bf00      	nop
 80063e4:	370c      	adds	r7, #12
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	e000e100 	.word	0xe000e100

080063f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	4603      	mov	r3, r0
 80063fc:	6039      	str	r1, [r7, #0]
 80063fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006404:	2b00      	cmp	r3, #0
 8006406:	db0a      	blt.n	800641e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	b2da      	uxtb	r2, r3
 800640c:	490c      	ldr	r1, [pc, #48]	@ (8006440 <__NVIC_SetPriority+0x4c>)
 800640e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006412:	0112      	lsls	r2, r2, #4
 8006414:	b2d2      	uxtb	r2, r2
 8006416:	440b      	add	r3, r1
 8006418:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800641c:	e00a      	b.n	8006434 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	b2da      	uxtb	r2, r3
 8006422:	4908      	ldr	r1, [pc, #32]	@ (8006444 <__NVIC_SetPriority+0x50>)
 8006424:	79fb      	ldrb	r3, [r7, #7]
 8006426:	f003 030f 	and.w	r3, r3, #15
 800642a:	3b04      	subs	r3, #4
 800642c:	0112      	lsls	r2, r2, #4
 800642e:	b2d2      	uxtb	r2, r2
 8006430:	440b      	add	r3, r1
 8006432:	761a      	strb	r2, [r3, #24]
}
 8006434:	bf00      	nop
 8006436:	370c      	adds	r7, #12
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr
 8006440:	e000e100 	.word	0xe000e100
 8006444:	e000ed00 	.word	0xe000ed00

08006448 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006448:	b480      	push	{r7}
 800644a:	b089      	sub	sp, #36	@ 0x24
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f003 0307 	and.w	r3, r3, #7
 800645a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	f1c3 0307 	rsb	r3, r3, #7
 8006462:	2b04      	cmp	r3, #4
 8006464:	bf28      	it	cs
 8006466:	2304      	movcs	r3, #4
 8006468:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	3304      	adds	r3, #4
 800646e:	2b06      	cmp	r3, #6
 8006470:	d902      	bls.n	8006478 <NVIC_EncodePriority+0x30>
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	3b03      	subs	r3, #3
 8006476:	e000      	b.n	800647a <NVIC_EncodePriority+0x32>
 8006478:	2300      	movs	r3, #0
 800647a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800647c:	f04f 32ff 	mov.w	r2, #4294967295
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	fa02 f303 	lsl.w	r3, r2, r3
 8006486:	43da      	mvns	r2, r3
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	401a      	ands	r2, r3
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006490:	f04f 31ff 	mov.w	r1, #4294967295
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	fa01 f303 	lsl.w	r3, r1, r3
 800649a:	43d9      	mvns	r1, r3
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064a0:	4313      	orrs	r3, r2
         );
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3724      	adds	r7, #36	@ 0x24
 80064a6:	46bd      	mov	sp, r7
 80064a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ac:	4770      	bx	lr
	...

080064b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b082      	sub	sp, #8
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	3b01      	subs	r3, #1
 80064bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064c0:	d301      	bcc.n	80064c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80064c2:	2301      	movs	r3, #1
 80064c4:	e00f      	b.n	80064e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80064c6:	4a0a      	ldr	r2, [pc, #40]	@ (80064f0 <SysTick_Config+0x40>)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	3b01      	subs	r3, #1
 80064cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80064ce:	210f      	movs	r1, #15
 80064d0:	f04f 30ff 	mov.w	r0, #4294967295
 80064d4:	f7ff ff8e 	bl	80063f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80064d8:	4b05      	ldr	r3, [pc, #20]	@ (80064f0 <SysTick_Config+0x40>)
 80064da:	2200      	movs	r2, #0
 80064dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80064de:	4b04      	ldr	r3, [pc, #16]	@ (80064f0 <SysTick_Config+0x40>)
 80064e0:	2207      	movs	r2, #7
 80064e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80064e4:	2300      	movs	r3, #0
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3708      	adds	r7, #8
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
 80064ee:	bf00      	nop
 80064f0:	e000e010 	.word	0xe000e010

080064f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b082      	sub	sp, #8
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f7ff ff29 	bl	8006354 <__NVIC_SetPriorityGrouping>
}
 8006502:	bf00      	nop
 8006504:	3708      	adds	r7, #8
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800650a:	b580      	push	{r7, lr}
 800650c:	b086      	sub	sp, #24
 800650e:	af00      	add	r7, sp, #0
 8006510:	4603      	mov	r3, r0
 8006512:	60b9      	str	r1, [r7, #8]
 8006514:	607a      	str	r2, [r7, #4]
 8006516:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006518:	2300      	movs	r3, #0
 800651a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800651c:	f7ff ff3e 	bl	800639c <__NVIC_GetPriorityGrouping>
 8006520:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006522:	687a      	ldr	r2, [r7, #4]
 8006524:	68b9      	ldr	r1, [r7, #8]
 8006526:	6978      	ldr	r0, [r7, #20]
 8006528:	f7ff ff8e 	bl	8006448 <NVIC_EncodePriority>
 800652c:	4602      	mov	r2, r0
 800652e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006532:	4611      	mov	r1, r2
 8006534:	4618      	mov	r0, r3
 8006536:	f7ff ff5d 	bl	80063f4 <__NVIC_SetPriority>
}
 800653a:	bf00      	nop
 800653c:	3718      	adds	r7, #24
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}

08006542 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006542:	b580      	push	{r7, lr}
 8006544:	b082      	sub	sp, #8
 8006546:	af00      	add	r7, sp, #0
 8006548:	4603      	mov	r3, r0
 800654a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800654c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006550:	4618      	mov	r0, r3
 8006552:	f7ff ff31 	bl	80063b8 <__NVIC_EnableIRQ>
}
 8006556:	bf00      	nop
 8006558:	3708      	adds	r7, #8
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}

0800655e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800655e:	b580      	push	{r7, lr}
 8006560:	b082      	sub	sp, #8
 8006562:	af00      	add	r7, sp, #0
 8006564:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f7ff ffa2 	bl	80064b0 <SysTick_Config>
 800656c:	4603      	mov	r3, r0
}
 800656e:	4618      	mov	r0, r3
 8006570:	3708      	adds	r7, #8
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
	...

08006578 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b086      	sub	sp, #24
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006580:	2300      	movs	r3, #0
 8006582:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006584:	f7ff fab0 	bl	8005ae8 <HAL_GetTick>
 8006588:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d101      	bne.n	8006594 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e099      	b.n	80066c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2202      	movs	r2, #2
 8006598:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f022 0201 	bic.w	r2, r2, #1
 80065b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80065b4:	e00f      	b.n	80065d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80065b6:	f7ff fa97 	bl	8005ae8 <HAL_GetTick>
 80065ba:	4602      	mov	r2, r0
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	1ad3      	subs	r3, r2, r3
 80065c0:	2b05      	cmp	r3, #5
 80065c2:	d908      	bls.n	80065d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2220      	movs	r2, #32
 80065c8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2203      	movs	r2, #3
 80065ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e078      	b.n	80066c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f003 0301 	and.w	r3, r3, #1
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1e8      	bne.n	80065b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	4b38      	ldr	r3, [pc, #224]	@ (80066d0 <HAL_DMA_Init+0x158>)
 80065f0:	4013      	ands	r3, r2
 80065f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	685a      	ldr	r2, [r3, #4]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006602:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	691b      	ldr	r3, [r3, #16]
 8006608:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800660e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	699b      	ldr	r3, [r3, #24]
 8006614:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800661a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6a1b      	ldr	r3, [r3, #32]
 8006620:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006622:	697a      	ldr	r2, [r7, #20]
 8006624:	4313      	orrs	r3, r2
 8006626:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800662c:	2b04      	cmp	r3, #4
 800662e:	d107      	bne.n	8006640 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006638:	4313      	orrs	r3, r2
 800663a:	697a      	ldr	r2, [r7, #20]
 800663c:	4313      	orrs	r3, r2
 800663e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	697a      	ldr	r2, [r7, #20]
 8006646:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	f023 0307 	bic.w	r3, r3, #7
 8006656:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800665c:	697a      	ldr	r2, [r7, #20]
 800665e:	4313      	orrs	r3, r2
 8006660:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006666:	2b04      	cmp	r3, #4
 8006668:	d117      	bne.n	800669a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800666e:	697a      	ldr	r2, [r7, #20]
 8006670:	4313      	orrs	r3, r2
 8006672:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006678:	2b00      	cmp	r3, #0
 800667a:	d00e      	beq.n	800669a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f000 fa6f 	bl	8006b60 <DMA_CheckFifoParam>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d008      	beq.n	800669a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2240      	movs	r2, #64	@ 0x40
 800668c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2201      	movs	r2, #1
 8006692:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006696:	2301      	movs	r3, #1
 8006698:	e016      	b.n	80066c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 fa26 	bl	8006af4 <DMA_CalcBaseAndBitshift>
 80066a8:	4603      	mov	r3, r0
 80066aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066b0:	223f      	movs	r2, #63	@ 0x3f
 80066b2:	409a      	lsls	r2, r3
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2201      	movs	r2, #1
 80066c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80066c6:	2300      	movs	r3, #0
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3718      	adds	r7, #24
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}
 80066d0:	f010803f 	.word	0xf010803f

080066d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b086      	sub	sp, #24
 80066d8:	af00      	add	r7, sp, #0
 80066da:	60f8      	str	r0, [r7, #12]
 80066dc:	60b9      	str	r1, [r7, #8]
 80066de:	607a      	str	r2, [r7, #4]
 80066e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066e2:	2300      	movs	r3, #0
 80066e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80066f2:	2b01      	cmp	r3, #1
 80066f4:	d101      	bne.n	80066fa <HAL_DMA_Start_IT+0x26>
 80066f6:	2302      	movs	r3, #2
 80066f8:	e040      	b.n	800677c <HAL_DMA_Start_IT+0xa8>
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2201      	movs	r2, #1
 80066fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006708:	b2db      	uxtb	r3, r3
 800670a:	2b01      	cmp	r3, #1
 800670c:	d12f      	bne.n	800676e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2202      	movs	r2, #2
 8006712:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2200      	movs	r2, #0
 800671a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	68b9      	ldr	r1, [r7, #8]
 8006722:	68f8      	ldr	r0, [r7, #12]
 8006724:	f000 f9b8 	bl	8006a98 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800672c:	223f      	movs	r2, #63	@ 0x3f
 800672e:	409a      	lsls	r2, r3
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f042 0216 	orr.w	r2, r2, #22
 8006742:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006748:	2b00      	cmp	r3, #0
 800674a:	d007      	beq.n	800675c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f042 0208 	orr.w	r2, r2, #8
 800675a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	681a      	ldr	r2, [r3, #0]
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f042 0201 	orr.w	r2, r2, #1
 800676a:	601a      	str	r2, [r3, #0]
 800676c:	e005      	b.n	800677a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006776:	2302      	movs	r3, #2
 8006778:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800677a:	7dfb      	ldrb	r3, [r7, #23]
}
 800677c:	4618      	mov	r0, r3
 800677e:	3718      	adds	r7, #24
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b086      	sub	sp, #24
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800678c:	2300      	movs	r3, #0
 800678e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006790:	4b8e      	ldr	r3, [pc, #568]	@ (80069cc <HAL_DMA_IRQHandler+0x248>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a8e      	ldr	r2, [pc, #568]	@ (80069d0 <HAL_DMA_IRQHandler+0x24c>)
 8006796:	fba2 2303 	umull	r2, r3, r2, r3
 800679a:	0a9b      	lsrs	r3, r3, #10
 800679c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067ae:	2208      	movs	r2, #8
 80067b0:	409a      	lsls	r2, r3
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	4013      	ands	r3, r2
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d01a      	beq.n	80067f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 0304 	and.w	r3, r3, #4
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d013      	beq.n	80067f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f022 0204 	bic.w	r2, r2, #4
 80067d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067dc:	2208      	movs	r2, #8
 80067de:	409a      	lsls	r2, r3
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067e8:	f043 0201 	orr.w	r2, r3, #1
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067f4:	2201      	movs	r2, #1
 80067f6:	409a      	lsls	r2, r3
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	4013      	ands	r3, r2
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d012      	beq.n	8006826 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	695b      	ldr	r3, [r3, #20]
 8006806:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800680a:	2b00      	cmp	r3, #0
 800680c:	d00b      	beq.n	8006826 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006812:	2201      	movs	r2, #1
 8006814:	409a      	lsls	r2, r3
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800681e:	f043 0202 	orr.w	r2, r3, #2
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800682a:	2204      	movs	r2, #4
 800682c:	409a      	lsls	r2, r3
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	4013      	ands	r3, r2
 8006832:	2b00      	cmp	r3, #0
 8006834:	d012      	beq.n	800685c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 0302 	and.w	r3, r3, #2
 8006840:	2b00      	cmp	r3, #0
 8006842:	d00b      	beq.n	800685c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006848:	2204      	movs	r2, #4
 800684a:	409a      	lsls	r2, r3
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006854:	f043 0204 	orr.w	r2, r3, #4
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006860:	2210      	movs	r2, #16
 8006862:	409a      	lsls	r2, r3
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	4013      	ands	r3, r2
 8006868:	2b00      	cmp	r3, #0
 800686a:	d043      	beq.n	80068f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f003 0308 	and.w	r3, r3, #8
 8006876:	2b00      	cmp	r3, #0
 8006878:	d03c      	beq.n	80068f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800687e:	2210      	movs	r2, #16
 8006880:	409a      	lsls	r2, r3
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006890:	2b00      	cmp	r3, #0
 8006892:	d018      	beq.n	80068c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d108      	bne.n	80068b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d024      	beq.n	80068f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	4798      	blx	r3
 80068b2:	e01f      	b.n	80068f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d01b      	beq.n	80068f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	4798      	blx	r3
 80068c4:	e016      	b.n	80068f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d107      	bne.n	80068e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f022 0208 	bic.w	r2, r2, #8
 80068e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d003      	beq.n	80068f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068f8:	2220      	movs	r2, #32
 80068fa:	409a      	lsls	r2, r3
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	4013      	ands	r3, r2
 8006900:	2b00      	cmp	r3, #0
 8006902:	f000 808f 	beq.w	8006a24 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 0310 	and.w	r3, r3, #16
 8006910:	2b00      	cmp	r3, #0
 8006912:	f000 8087 	beq.w	8006a24 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800691a:	2220      	movs	r2, #32
 800691c:	409a      	lsls	r2, r3
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006928:	b2db      	uxtb	r3, r3
 800692a:	2b05      	cmp	r3, #5
 800692c:	d136      	bne.n	800699c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f022 0216 	bic.w	r2, r2, #22
 800693c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	695a      	ldr	r2, [r3, #20]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800694c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006952:	2b00      	cmp	r3, #0
 8006954:	d103      	bne.n	800695e <HAL_DMA_IRQHandler+0x1da>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800695a:	2b00      	cmp	r3, #0
 800695c:	d007      	beq.n	800696e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f022 0208 	bic.w	r2, r2, #8
 800696c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006972:	223f      	movs	r2, #63	@ 0x3f
 8006974:	409a      	lsls	r2, r3
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2201      	movs	r2, #1
 800697e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800698e:	2b00      	cmp	r3, #0
 8006990:	d07e      	beq.n	8006a90 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	4798      	blx	r3
        }
        return;
 800699a:	e079      	b.n	8006a90 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d01d      	beq.n	80069e6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d10d      	bne.n	80069d4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d031      	beq.n	8006a24 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	4798      	blx	r3
 80069c8:	e02c      	b.n	8006a24 <HAL_DMA_IRQHandler+0x2a0>
 80069ca:	bf00      	nop
 80069cc:	20000004 	.word	0x20000004
 80069d0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d023      	beq.n	8006a24 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	4798      	blx	r3
 80069e4:	e01e      	b.n	8006a24 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d10f      	bne.n	8006a14 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f022 0210 	bic.w	r2, r2, #16
 8006a02:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d003      	beq.n	8006a24 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d032      	beq.n	8006a92 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a30:	f003 0301 	and.w	r3, r3, #1
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d022      	beq.n	8006a7e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2205      	movs	r2, #5
 8006a3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f022 0201 	bic.w	r2, r2, #1
 8006a4e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	3301      	adds	r3, #1
 8006a54:	60bb      	str	r3, [r7, #8]
 8006a56:	697a      	ldr	r2, [r7, #20]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d307      	bcc.n	8006a6c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f003 0301 	and.w	r3, r3, #1
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d1f2      	bne.n	8006a50 <HAL_DMA_IRQHandler+0x2cc>
 8006a6a:	e000      	b.n	8006a6e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006a6c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2201      	movs	r2, #1
 8006a72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d005      	beq.n	8006a92 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	4798      	blx	r3
 8006a8e:	e000      	b.n	8006a92 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006a90:	bf00      	nop
    }
  }
}
 8006a92:	3718      	adds	r7, #24
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}

08006a98 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b085      	sub	sp, #20
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	607a      	str	r2, [r7, #4]
 8006aa4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006ab4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	683a      	ldr	r2, [r7, #0]
 8006abc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	2b40      	cmp	r3, #64	@ 0x40
 8006ac4:	d108      	bne.n	8006ad8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	687a      	ldr	r2, [r7, #4]
 8006acc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68ba      	ldr	r2, [r7, #8]
 8006ad4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006ad6:	e007      	b.n	8006ae8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	68ba      	ldr	r2, [r7, #8]
 8006ade:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	60da      	str	r2, [r3, #12]
}
 8006ae8:	bf00      	nop
 8006aea:	3714      	adds	r7, #20
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b085      	sub	sp, #20
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	3b10      	subs	r3, #16
 8006b04:	4a14      	ldr	r2, [pc, #80]	@ (8006b58 <DMA_CalcBaseAndBitshift+0x64>)
 8006b06:	fba2 2303 	umull	r2, r3, r2, r3
 8006b0a:	091b      	lsrs	r3, r3, #4
 8006b0c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006b0e:	4a13      	ldr	r2, [pc, #76]	@ (8006b5c <DMA_CalcBaseAndBitshift+0x68>)
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	4413      	add	r3, r2
 8006b14:	781b      	ldrb	r3, [r3, #0]
 8006b16:	461a      	mov	r2, r3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2b03      	cmp	r3, #3
 8006b20:	d909      	bls.n	8006b36 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006b2a:	f023 0303 	bic.w	r3, r3, #3
 8006b2e:	1d1a      	adds	r2, r3, #4
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	659a      	str	r2, [r3, #88]	@ 0x58
 8006b34:	e007      	b.n	8006b46 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006b3e:	f023 0303 	bic.w	r3, r3, #3
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3714      	adds	r7, #20
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	aaaaaaab 	.word	0xaaaaaaab
 8006b5c:	0800c760 	.word	0x0800c760

08006b60 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b085      	sub	sp, #20
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b70:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	699b      	ldr	r3, [r3, #24]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d11f      	bne.n	8006bba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	2b03      	cmp	r3, #3
 8006b7e:	d856      	bhi.n	8006c2e <DMA_CheckFifoParam+0xce>
 8006b80:	a201      	add	r2, pc, #4	@ (adr r2, 8006b88 <DMA_CheckFifoParam+0x28>)
 8006b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b86:	bf00      	nop
 8006b88:	08006b99 	.word	0x08006b99
 8006b8c:	08006bab 	.word	0x08006bab
 8006b90:	08006b99 	.word	0x08006b99
 8006b94:	08006c2f 	.word	0x08006c2f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d046      	beq.n	8006c32 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006ba8:	e043      	b.n	8006c32 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bae:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006bb2:	d140      	bne.n	8006c36 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006bb8:	e03d      	b.n	8006c36 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	699b      	ldr	r3, [r3, #24]
 8006bbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bc2:	d121      	bne.n	8006c08 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	2b03      	cmp	r3, #3
 8006bc8:	d837      	bhi.n	8006c3a <DMA_CheckFifoParam+0xda>
 8006bca:	a201      	add	r2, pc, #4	@ (adr r2, 8006bd0 <DMA_CheckFifoParam+0x70>)
 8006bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd0:	08006be1 	.word	0x08006be1
 8006bd4:	08006be7 	.word	0x08006be7
 8006bd8:	08006be1 	.word	0x08006be1
 8006bdc:	08006bf9 	.word	0x08006bf9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	73fb      	strb	r3, [r7, #15]
      break;
 8006be4:	e030      	b.n	8006c48 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d025      	beq.n	8006c3e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006bf6:	e022      	b.n	8006c3e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bfc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006c00:	d11f      	bne.n	8006c42 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006c06:	e01c      	b.n	8006c42 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	2b02      	cmp	r3, #2
 8006c0c:	d903      	bls.n	8006c16 <DMA_CheckFifoParam+0xb6>
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	2b03      	cmp	r3, #3
 8006c12:	d003      	beq.n	8006c1c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006c14:	e018      	b.n	8006c48 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	73fb      	strb	r3, [r7, #15]
      break;
 8006c1a:	e015      	b.n	8006c48 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d00e      	beq.n	8006c46 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	73fb      	strb	r3, [r7, #15]
      break;
 8006c2c:	e00b      	b.n	8006c46 <DMA_CheckFifoParam+0xe6>
      break;
 8006c2e:	bf00      	nop
 8006c30:	e00a      	b.n	8006c48 <DMA_CheckFifoParam+0xe8>
      break;
 8006c32:	bf00      	nop
 8006c34:	e008      	b.n	8006c48 <DMA_CheckFifoParam+0xe8>
      break;
 8006c36:	bf00      	nop
 8006c38:	e006      	b.n	8006c48 <DMA_CheckFifoParam+0xe8>
      break;
 8006c3a:	bf00      	nop
 8006c3c:	e004      	b.n	8006c48 <DMA_CheckFifoParam+0xe8>
      break;
 8006c3e:	bf00      	nop
 8006c40:	e002      	b.n	8006c48 <DMA_CheckFifoParam+0xe8>
      break;   
 8006c42:	bf00      	nop
 8006c44:	e000      	b.n	8006c48 <DMA_CheckFifoParam+0xe8>
      break;
 8006c46:	bf00      	nop
    }
  } 
  
  return status; 
 8006c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3714      	adds	r7, #20
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr
 8006c56:	bf00      	nop

08006c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b089      	sub	sp, #36	@ 0x24
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
 8006c60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006c62:	2300      	movs	r3, #0
 8006c64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006c66:	2300      	movs	r3, #0
 8006c68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006c6e:	2300      	movs	r3, #0
 8006c70:	61fb      	str	r3, [r7, #28]
 8006c72:	e159      	b.n	8006f28 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006c74:	2201      	movs	r2, #1
 8006c76:	69fb      	ldr	r3, [r7, #28]
 8006c78:	fa02 f303 	lsl.w	r3, r2, r3
 8006c7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	697a      	ldr	r2, [r7, #20]
 8006c84:	4013      	ands	r3, r2
 8006c86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006c88:	693a      	ldr	r2, [r7, #16]
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	f040 8148 	bne.w	8006f22 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f003 0303 	and.w	r3, r3, #3
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d005      	beq.n	8006caa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006ca6:	2b02      	cmp	r3, #2
 8006ca8:	d130      	bne.n	8006d0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006cb0:	69fb      	ldr	r3, [r7, #28]
 8006cb2:	005b      	lsls	r3, r3, #1
 8006cb4:	2203      	movs	r2, #3
 8006cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8006cba:	43db      	mvns	r3, r3
 8006cbc:	69ba      	ldr	r2, [r7, #24]
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	68da      	ldr	r2, [r3, #12]
 8006cc6:	69fb      	ldr	r3, [r7, #28]
 8006cc8:	005b      	lsls	r3, r3, #1
 8006cca:	fa02 f303 	lsl.w	r3, r2, r3
 8006cce:	69ba      	ldr	r2, [r7, #24]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	69ba      	ldr	r2, [r7, #24]
 8006cd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	69fb      	ldr	r3, [r7, #28]
 8006ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ce8:	43db      	mvns	r3, r3
 8006cea:	69ba      	ldr	r2, [r7, #24]
 8006cec:	4013      	ands	r3, r2
 8006cee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	091b      	lsrs	r3, r3, #4
 8006cf6:	f003 0201 	and.w	r2, r3, #1
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8006d00:	69ba      	ldr	r2, [r7, #24]
 8006d02:	4313      	orrs	r3, r2
 8006d04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	69ba      	ldr	r2, [r7, #24]
 8006d0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	f003 0303 	and.w	r3, r3, #3
 8006d14:	2b03      	cmp	r3, #3
 8006d16:	d017      	beq.n	8006d48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006d1e:	69fb      	ldr	r3, [r7, #28]
 8006d20:	005b      	lsls	r3, r3, #1
 8006d22:	2203      	movs	r2, #3
 8006d24:	fa02 f303 	lsl.w	r3, r2, r3
 8006d28:	43db      	mvns	r3, r3
 8006d2a:	69ba      	ldr	r2, [r7, #24]
 8006d2c:	4013      	ands	r3, r2
 8006d2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	689a      	ldr	r2, [r3, #8]
 8006d34:	69fb      	ldr	r3, [r7, #28]
 8006d36:	005b      	lsls	r3, r3, #1
 8006d38:	fa02 f303 	lsl.w	r3, r2, r3
 8006d3c:	69ba      	ldr	r2, [r7, #24]
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	69ba      	ldr	r2, [r7, #24]
 8006d46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	f003 0303 	and.w	r3, r3, #3
 8006d50:	2b02      	cmp	r3, #2
 8006d52:	d123      	bne.n	8006d9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	08da      	lsrs	r2, r3, #3
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	3208      	adds	r2, #8
 8006d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006d62:	69fb      	ldr	r3, [r7, #28]
 8006d64:	f003 0307 	and.w	r3, r3, #7
 8006d68:	009b      	lsls	r3, r3, #2
 8006d6a:	220f      	movs	r2, #15
 8006d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d70:	43db      	mvns	r3, r3
 8006d72:	69ba      	ldr	r2, [r7, #24]
 8006d74:	4013      	ands	r3, r2
 8006d76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	691a      	ldr	r2, [r3, #16]
 8006d7c:	69fb      	ldr	r3, [r7, #28]
 8006d7e:	f003 0307 	and.w	r3, r3, #7
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	fa02 f303 	lsl.w	r3, r2, r3
 8006d88:	69ba      	ldr	r2, [r7, #24]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006d8e:	69fb      	ldr	r3, [r7, #28]
 8006d90:	08da      	lsrs	r2, r3, #3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	3208      	adds	r2, #8
 8006d96:	69b9      	ldr	r1, [r7, #24]
 8006d98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006da2:	69fb      	ldr	r3, [r7, #28]
 8006da4:	005b      	lsls	r3, r3, #1
 8006da6:	2203      	movs	r2, #3
 8006da8:	fa02 f303 	lsl.w	r3, r2, r3
 8006dac:	43db      	mvns	r3, r3
 8006dae:	69ba      	ldr	r2, [r7, #24]
 8006db0:	4013      	ands	r3, r2
 8006db2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	f003 0203 	and.w	r2, r3, #3
 8006dbc:	69fb      	ldr	r3, [r7, #28]
 8006dbe:	005b      	lsls	r3, r3, #1
 8006dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8006dc4:	69ba      	ldr	r2, [r7, #24]
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	69ba      	ldr	r2, [r7, #24]
 8006dce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	f000 80a2 	beq.w	8006f22 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006dde:	2300      	movs	r3, #0
 8006de0:	60fb      	str	r3, [r7, #12]
 8006de2:	4b57      	ldr	r3, [pc, #348]	@ (8006f40 <HAL_GPIO_Init+0x2e8>)
 8006de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006de6:	4a56      	ldr	r2, [pc, #344]	@ (8006f40 <HAL_GPIO_Init+0x2e8>)
 8006de8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006dec:	6453      	str	r3, [r2, #68]	@ 0x44
 8006dee:	4b54      	ldr	r3, [pc, #336]	@ (8006f40 <HAL_GPIO_Init+0x2e8>)
 8006df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006df2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006df6:	60fb      	str	r3, [r7, #12]
 8006df8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006dfa:	4a52      	ldr	r2, [pc, #328]	@ (8006f44 <HAL_GPIO_Init+0x2ec>)
 8006dfc:	69fb      	ldr	r3, [r7, #28]
 8006dfe:	089b      	lsrs	r3, r3, #2
 8006e00:	3302      	adds	r3, #2
 8006e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006e08:	69fb      	ldr	r3, [r7, #28]
 8006e0a:	f003 0303 	and.w	r3, r3, #3
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	220f      	movs	r2, #15
 8006e12:	fa02 f303 	lsl.w	r3, r2, r3
 8006e16:	43db      	mvns	r3, r3
 8006e18:	69ba      	ldr	r2, [r7, #24]
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	4a49      	ldr	r2, [pc, #292]	@ (8006f48 <HAL_GPIO_Init+0x2f0>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d019      	beq.n	8006e5a <HAL_GPIO_Init+0x202>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	4a48      	ldr	r2, [pc, #288]	@ (8006f4c <HAL_GPIO_Init+0x2f4>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d013      	beq.n	8006e56 <HAL_GPIO_Init+0x1fe>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4a47      	ldr	r2, [pc, #284]	@ (8006f50 <HAL_GPIO_Init+0x2f8>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d00d      	beq.n	8006e52 <HAL_GPIO_Init+0x1fa>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	4a46      	ldr	r2, [pc, #280]	@ (8006f54 <HAL_GPIO_Init+0x2fc>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d007      	beq.n	8006e4e <HAL_GPIO_Init+0x1f6>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	4a45      	ldr	r2, [pc, #276]	@ (8006f58 <HAL_GPIO_Init+0x300>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d101      	bne.n	8006e4a <HAL_GPIO_Init+0x1f2>
 8006e46:	2304      	movs	r3, #4
 8006e48:	e008      	b.n	8006e5c <HAL_GPIO_Init+0x204>
 8006e4a:	2307      	movs	r3, #7
 8006e4c:	e006      	b.n	8006e5c <HAL_GPIO_Init+0x204>
 8006e4e:	2303      	movs	r3, #3
 8006e50:	e004      	b.n	8006e5c <HAL_GPIO_Init+0x204>
 8006e52:	2302      	movs	r3, #2
 8006e54:	e002      	b.n	8006e5c <HAL_GPIO_Init+0x204>
 8006e56:	2301      	movs	r3, #1
 8006e58:	e000      	b.n	8006e5c <HAL_GPIO_Init+0x204>
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	69fa      	ldr	r2, [r7, #28]
 8006e5e:	f002 0203 	and.w	r2, r2, #3
 8006e62:	0092      	lsls	r2, r2, #2
 8006e64:	4093      	lsls	r3, r2
 8006e66:	69ba      	ldr	r2, [r7, #24]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006e6c:	4935      	ldr	r1, [pc, #212]	@ (8006f44 <HAL_GPIO_Init+0x2ec>)
 8006e6e:	69fb      	ldr	r3, [r7, #28]
 8006e70:	089b      	lsrs	r3, r3, #2
 8006e72:	3302      	adds	r3, #2
 8006e74:	69ba      	ldr	r2, [r7, #24]
 8006e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006e7a:	4b38      	ldr	r3, [pc, #224]	@ (8006f5c <HAL_GPIO_Init+0x304>)
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	43db      	mvns	r3, r3
 8006e84:	69ba      	ldr	r2, [r7, #24]
 8006e86:	4013      	ands	r3, r2
 8006e88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d003      	beq.n	8006e9e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006e96:	69ba      	ldr	r2, [r7, #24]
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006e9e:	4a2f      	ldr	r2, [pc, #188]	@ (8006f5c <HAL_GPIO_Init+0x304>)
 8006ea0:	69bb      	ldr	r3, [r7, #24]
 8006ea2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006ea4:	4b2d      	ldr	r3, [pc, #180]	@ (8006f5c <HAL_GPIO_Init+0x304>)
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	43db      	mvns	r3, r3
 8006eae:	69ba      	ldr	r2, [r7, #24]
 8006eb0:	4013      	ands	r3, r2
 8006eb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d003      	beq.n	8006ec8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006ec0:	69ba      	ldr	r2, [r7, #24]
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006ec8:	4a24      	ldr	r2, [pc, #144]	@ (8006f5c <HAL_GPIO_Init+0x304>)
 8006eca:	69bb      	ldr	r3, [r7, #24]
 8006ecc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006ece:	4b23      	ldr	r3, [pc, #140]	@ (8006f5c <HAL_GPIO_Init+0x304>)
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	43db      	mvns	r3, r3
 8006ed8:	69ba      	ldr	r2, [r7, #24]
 8006eda:	4013      	ands	r3, r2
 8006edc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d003      	beq.n	8006ef2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8006eea:	69ba      	ldr	r2, [r7, #24]
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006ef2:	4a1a      	ldr	r2, [pc, #104]	@ (8006f5c <HAL_GPIO_Init+0x304>)
 8006ef4:	69bb      	ldr	r3, [r7, #24]
 8006ef6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006ef8:	4b18      	ldr	r3, [pc, #96]	@ (8006f5c <HAL_GPIO_Init+0x304>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	43db      	mvns	r3, r3
 8006f02:	69ba      	ldr	r2, [r7, #24]
 8006f04:	4013      	ands	r3, r2
 8006f06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d003      	beq.n	8006f1c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006f14:	69ba      	ldr	r2, [r7, #24]
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006f1c:	4a0f      	ldr	r2, [pc, #60]	@ (8006f5c <HAL_GPIO_Init+0x304>)
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006f22:	69fb      	ldr	r3, [r7, #28]
 8006f24:	3301      	adds	r3, #1
 8006f26:	61fb      	str	r3, [r7, #28]
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	2b0f      	cmp	r3, #15
 8006f2c:	f67f aea2 	bls.w	8006c74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006f30:	bf00      	nop
 8006f32:	bf00      	nop
 8006f34:	3724      	adds	r7, #36	@ 0x24
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr
 8006f3e:	bf00      	nop
 8006f40:	40023800 	.word	0x40023800
 8006f44:	40013800 	.word	0x40013800
 8006f48:	40020000 	.word	0x40020000
 8006f4c:	40020400 	.word	0x40020400
 8006f50:	40020800 	.word	0x40020800
 8006f54:	40020c00 	.word	0x40020c00
 8006f58:	40021000 	.word	0x40021000
 8006f5c:	40013c00 	.word	0x40013c00

08006f60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b083      	sub	sp, #12
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	460b      	mov	r3, r1
 8006f6a:	807b      	strh	r3, [r7, #2]
 8006f6c:	4613      	mov	r3, r2
 8006f6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006f70:	787b      	ldrb	r3, [r7, #1]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d003      	beq.n	8006f7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006f76:	887a      	ldrh	r2, [r7, #2]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006f7c:	e003      	b.n	8006f86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006f7e:	887b      	ldrh	r3, [r7, #2]
 8006f80:	041a      	lsls	r2, r3, #16
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	619a      	str	r2, [r3, #24]
}
 8006f86:	bf00      	nop
 8006f88:	370c      	adds	r7, #12
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr
	...

08006f94 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b082      	sub	sp, #8
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006f9e:	4b08      	ldr	r3, [pc, #32]	@ (8006fc0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006fa0:	695a      	ldr	r2, [r3, #20]
 8006fa2:	88fb      	ldrh	r3, [r7, #6]
 8006fa4:	4013      	ands	r3, r2
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d006      	beq.n	8006fb8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006faa:	4a05      	ldr	r2, [pc, #20]	@ (8006fc0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006fac:	88fb      	ldrh	r3, [r7, #6]
 8006fae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006fb0:	88fb      	ldrh	r3, [r7, #6]
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f000 f806 	bl	8006fc4 <HAL_GPIO_EXTI_Callback>
  }
}
 8006fb8:	bf00      	nop
 8006fba:	3708      	adds	r7, #8
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}
 8006fc0:	40013c00 	.word	0x40013c00

08006fc4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	4603      	mov	r3, r0
 8006fcc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006fce:	bf00      	nop
 8006fd0:	370c      	adds	r7, #12
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr
	...

08006fdc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b084      	sub	sp, #16
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d101      	bne.n	8006fee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e12b      	b.n	8007246 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d106      	bne.n	8007008 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f7fd fd74 	bl	8004af0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2224      	movs	r2, #36	@ 0x24
 800700c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f022 0201 	bic.w	r2, r2, #1
 800701e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800702e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800703e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007040:	f000 fd40 	bl	8007ac4 <HAL_RCC_GetPCLK1Freq>
 8007044:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	4a81      	ldr	r2, [pc, #516]	@ (8007250 <HAL_I2C_Init+0x274>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d807      	bhi.n	8007060 <HAL_I2C_Init+0x84>
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	4a80      	ldr	r2, [pc, #512]	@ (8007254 <HAL_I2C_Init+0x278>)
 8007054:	4293      	cmp	r3, r2
 8007056:	bf94      	ite	ls
 8007058:	2301      	movls	r3, #1
 800705a:	2300      	movhi	r3, #0
 800705c:	b2db      	uxtb	r3, r3
 800705e:	e006      	b.n	800706e <HAL_I2C_Init+0x92>
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	4a7d      	ldr	r2, [pc, #500]	@ (8007258 <HAL_I2C_Init+0x27c>)
 8007064:	4293      	cmp	r3, r2
 8007066:	bf94      	ite	ls
 8007068:	2301      	movls	r3, #1
 800706a:	2300      	movhi	r3, #0
 800706c:	b2db      	uxtb	r3, r3
 800706e:	2b00      	cmp	r3, #0
 8007070:	d001      	beq.n	8007076 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	e0e7      	b.n	8007246 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	4a78      	ldr	r2, [pc, #480]	@ (800725c <HAL_I2C_Init+0x280>)
 800707a:	fba2 2303 	umull	r2, r3, r2, r3
 800707e:	0c9b      	lsrs	r3, r3, #18
 8007080:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	68ba      	ldr	r2, [r7, #8]
 8007092:	430a      	orrs	r2, r1
 8007094:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	6a1b      	ldr	r3, [r3, #32]
 800709c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	4a6a      	ldr	r2, [pc, #424]	@ (8007250 <HAL_I2C_Init+0x274>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d802      	bhi.n	80070b0 <HAL_I2C_Init+0xd4>
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	3301      	adds	r3, #1
 80070ae:	e009      	b.n	80070c4 <HAL_I2C_Init+0xe8>
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80070b6:	fb02 f303 	mul.w	r3, r2, r3
 80070ba:	4a69      	ldr	r2, [pc, #420]	@ (8007260 <HAL_I2C_Init+0x284>)
 80070bc:	fba2 2303 	umull	r2, r3, r2, r3
 80070c0:	099b      	lsrs	r3, r3, #6
 80070c2:	3301      	adds	r3, #1
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	6812      	ldr	r2, [r2, #0]
 80070c8:	430b      	orrs	r3, r1
 80070ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	69db      	ldr	r3, [r3, #28]
 80070d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80070d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	495c      	ldr	r1, [pc, #368]	@ (8007250 <HAL_I2C_Init+0x274>)
 80070e0:	428b      	cmp	r3, r1
 80070e2:	d819      	bhi.n	8007118 <HAL_I2C_Init+0x13c>
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	1e59      	subs	r1, r3, #1
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	005b      	lsls	r3, r3, #1
 80070ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80070f2:	1c59      	adds	r1, r3, #1
 80070f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80070f8:	400b      	ands	r3, r1
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d00a      	beq.n	8007114 <HAL_I2C_Init+0x138>
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	1e59      	subs	r1, r3, #1
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	005b      	lsls	r3, r3, #1
 8007108:	fbb1 f3f3 	udiv	r3, r1, r3
 800710c:	3301      	adds	r3, #1
 800710e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007112:	e051      	b.n	80071b8 <HAL_I2C_Init+0x1dc>
 8007114:	2304      	movs	r3, #4
 8007116:	e04f      	b.n	80071b8 <HAL_I2C_Init+0x1dc>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	689b      	ldr	r3, [r3, #8]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d111      	bne.n	8007144 <HAL_I2C_Init+0x168>
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	1e58      	subs	r0, r3, #1
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6859      	ldr	r1, [r3, #4]
 8007128:	460b      	mov	r3, r1
 800712a:	005b      	lsls	r3, r3, #1
 800712c:	440b      	add	r3, r1
 800712e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007132:	3301      	adds	r3, #1
 8007134:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007138:	2b00      	cmp	r3, #0
 800713a:	bf0c      	ite	eq
 800713c:	2301      	moveq	r3, #1
 800713e:	2300      	movne	r3, #0
 8007140:	b2db      	uxtb	r3, r3
 8007142:	e012      	b.n	800716a <HAL_I2C_Init+0x18e>
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	1e58      	subs	r0, r3, #1
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6859      	ldr	r1, [r3, #4]
 800714c:	460b      	mov	r3, r1
 800714e:	009b      	lsls	r3, r3, #2
 8007150:	440b      	add	r3, r1
 8007152:	0099      	lsls	r1, r3, #2
 8007154:	440b      	add	r3, r1
 8007156:	fbb0 f3f3 	udiv	r3, r0, r3
 800715a:	3301      	adds	r3, #1
 800715c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007160:	2b00      	cmp	r3, #0
 8007162:	bf0c      	ite	eq
 8007164:	2301      	moveq	r3, #1
 8007166:	2300      	movne	r3, #0
 8007168:	b2db      	uxtb	r3, r3
 800716a:	2b00      	cmp	r3, #0
 800716c:	d001      	beq.n	8007172 <HAL_I2C_Init+0x196>
 800716e:	2301      	movs	r3, #1
 8007170:	e022      	b.n	80071b8 <HAL_I2C_Init+0x1dc>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d10e      	bne.n	8007198 <HAL_I2C_Init+0x1bc>
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	1e58      	subs	r0, r3, #1
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6859      	ldr	r1, [r3, #4]
 8007182:	460b      	mov	r3, r1
 8007184:	005b      	lsls	r3, r3, #1
 8007186:	440b      	add	r3, r1
 8007188:	fbb0 f3f3 	udiv	r3, r0, r3
 800718c:	3301      	adds	r3, #1
 800718e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007192:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007196:	e00f      	b.n	80071b8 <HAL_I2C_Init+0x1dc>
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	1e58      	subs	r0, r3, #1
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6859      	ldr	r1, [r3, #4]
 80071a0:	460b      	mov	r3, r1
 80071a2:	009b      	lsls	r3, r3, #2
 80071a4:	440b      	add	r3, r1
 80071a6:	0099      	lsls	r1, r3, #2
 80071a8:	440b      	add	r3, r1
 80071aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80071ae:	3301      	adds	r3, #1
 80071b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80071b8:	6879      	ldr	r1, [r7, #4]
 80071ba:	6809      	ldr	r1, [r1, #0]
 80071bc:	4313      	orrs	r3, r2
 80071be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	69da      	ldr	r2, [r3, #28]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6a1b      	ldr	r3, [r3, #32]
 80071d2:	431a      	orrs	r2, r3
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	430a      	orrs	r2, r1
 80071da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80071e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	6911      	ldr	r1, [r2, #16]
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	68d2      	ldr	r2, [r2, #12]
 80071f2:	4311      	orrs	r1, r2
 80071f4:	687a      	ldr	r2, [r7, #4]
 80071f6:	6812      	ldr	r2, [r2, #0]
 80071f8:	430b      	orrs	r3, r1
 80071fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	695a      	ldr	r2, [r3, #20]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	699b      	ldr	r3, [r3, #24]
 800720e:	431a      	orrs	r2, r3
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	430a      	orrs	r2, r1
 8007216:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f042 0201 	orr.w	r2, r2, #1
 8007226:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2200      	movs	r2, #0
 800722c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2220      	movs	r2, #32
 8007232:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2200      	movs	r2, #0
 8007240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007244:	2300      	movs	r3, #0
}
 8007246:	4618      	mov	r0, r3
 8007248:	3710      	adds	r7, #16
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}
 800724e:	bf00      	nop
 8007250:	000186a0 	.word	0x000186a0
 8007254:	001e847f 	.word	0x001e847f
 8007258:	003d08ff 	.word	0x003d08ff
 800725c:	431bde83 	.word	0x431bde83
 8007260:	10624dd3 	.word	0x10624dd3

08007264 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b086      	sub	sp, #24
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d101      	bne.n	8007276 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	e267      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f003 0301 	and.w	r3, r3, #1
 800727e:	2b00      	cmp	r3, #0
 8007280:	d075      	beq.n	800736e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007282:	4b88      	ldr	r3, [pc, #544]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	f003 030c 	and.w	r3, r3, #12
 800728a:	2b04      	cmp	r3, #4
 800728c:	d00c      	beq.n	80072a8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800728e:	4b85      	ldr	r3, [pc, #532]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 8007290:	689b      	ldr	r3, [r3, #8]
 8007292:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007296:	2b08      	cmp	r3, #8
 8007298:	d112      	bne.n	80072c0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800729a:	4b82      	ldr	r3, [pc, #520]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80072a6:	d10b      	bne.n	80072c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072a8:	4b7e      	ldr	r3, [pc, #504]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d05b      	beq.n	800736c <HAL_RCC_OscConfig+0x108>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d157      	bne.n	800736c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	e242      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072c8:	d106      	bne.n	80072d8 <HAL_RCC_OscConfig+0x74>
 80072ca:	4b76      	ldr	r3, [pc, #472]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4a75      	ldr	r2, [pc, #468]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 80072d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072d4:	6013      	str	r3, [r2, #0]
 80072d6:	e01d      	b.n	8007314 <HAL_RCC_OscConfig+0xb0>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80072e0:	d10c      	bne.n	80072fc <HAL_RCC_OscConfig+0x98>
 80072e2:	4b70      	ldr	r3, [pc, #448]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a6f      	ldr	r2, [pc, #444]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 80072e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80072ec:	6013      	str	r3, [r2, #0]
 80072ee:	4b6d      	ldr	r3, [pc, #436]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4a6c      	ldr	r2, [pc, #432]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 80072f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072f8:	6013      	str	r3, [r2, #0]
 80072fa:	e00b      	b.n	8007314 <HAL_RCC_OscConfig+0xb0>
 80072fc:	4b69      	ldr	r3, [pc, #420]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a68      	ldr	r2, [pc, #416]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 8007302:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007306:	6013      	str	r3, [r2, #0]
 8007308:	4b66      	ldr	r3, [pc, #408]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a65      	ldr	r2, [pc, #404]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 800730e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007312:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d013      	beq.n	8007344 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800731c:	f7fe fbe4 	bl	8005ae8 <HAL_GetTick>
 8007320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007322:	e008      	b.n	8007336 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007324:	f7fe fbe0 	bl	8005ae8 <HAL_GetTick>
 8007328:	4602      	mov	r2, r0
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	1ad3      	subs	r3, r2, r3
 800732e:	2b64      	cmp	r3, #100	@ 0x64
 8007330:	d901      	bls.n	8007336 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e207      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007336:	4b5b      	ldr	r3, [pc, #364]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800733e:	2b00      	cmp	r3, #0
 8007340:	d0f0      	beq.n	8007324 <HAL_RCC_OscConfig+0xc0>
 8007342:	e014      	b.n	800736e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007344:	f7fe fbd0 	bl	8005ae8 <HAL_GetTick>
 8007348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800734a:	e008      	b.n	800735e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800734c:	f7fe fbcc 	bl	8005ae8 <HAL_GetTick>
 8007350:	4602      	mov	r2, r0
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	2b64      	cmp	r3, #100	@ 0x64
 8007358:	d901      	bls.n	800735e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e1f3      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800735e:	4b51      	ldr	r3, [pc, #324]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1f0      	bne.n	800734c <HAL_RCC_OscConfig+0xe8>
 800736a:	e000      	b.n	800736e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800736c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f003 0302 	and.w	r3, r3, #2
 8007376:	2b00      	cmp	r3, #0
 8007378:	d063      	beq.n	8007442 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800737a:	4b4a      	ldr	r3, [pc, #296]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	f003 030c 	and.w	r3, r3, #12
 8007382:	2b00      	cmp	r3, #0
 8007384:	d00b      	beq.n	800739e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007386:	4b47      	ldr	r3, [pc, #284]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800738e:	2b08      	cmp	r3, #8
 8007390:	d11c      	bne.n	80073cc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007392:	4b44      	ldr	r3, [pc, #272]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800739a:	2b00      	cmp	r3, #0
 800739c:	d116      	bne.n	80073cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800739e:	4b41      	ldr	r3, [pc, #260]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 0302 	and.w	r3, r3, #2
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d005      	beq.n	80073b6 <HAL_RCC_OscConfig+0x152>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	68db      	ldr	r3, [r3, #12]
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d001      	beq.n	80073b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80073b2:	2301      	movs	r3, #1
 80073b4:	e1c7      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073b6:	4b3b      	ldr	r3, [pc, #236]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	691b      	ldr	r3, [r3, #16]
 80073c2:	00db      	lsls	r3, r3, #3
 80073c4:	4937      	ldr	r1, [pc, #220]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 80073c6:	4313      	orrs	r3, r2
 80073c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073ca:	e03a      	b.n	8007442 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	68db      	ldr	r3, [r3, #12]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d020      	beq.n	8007416 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073d4:	4b34      	ldr	r3, [pc, #208]	@ (80074a8 <HAL_RCC_OscConfig+0x244>)
 80073d6:	2201      	movs	r2, #1
 80073d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073da:	f7fe fb85 	bl	8005ae8 <HAL_GetTick>
 80073de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073e0:	e008      	b.n	80073f4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073e2:	f7fe fb81 	bl	8005ae8 <HAL_GetTick>
 80073e6:	4602      	mov	r2, r0
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	2b02      	cmp	r3, #2
 80073ee:	d901      	bls.n	80073f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80073f0:	2303      	movs	r3, #3
 80073f2:	e1a8      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073f4:	4b2b      	ldr	r3, [pc, #172]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f003 0302 	and.w	r3, r3, #2
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d0f0      	beq.n	80073e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007400:	4b28      	ldr	r3, [pc, #160]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	691b      	ldr	r3, [r3, #16]
 800740c:	00db      	lsls	r3, r3, #3
 800740e:	4925      	ldr	r1, [pc, #148]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 8007410:	4313      	orrs	r3, r2
 8007412:	600b      	str	r3, [r1, #0]
 8007414:	e015      	b.n	8007442 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007416:	4b24      	ldr	r3, [pc, #144]	@ (80074a8 <HAL_RCC_OscConfig+0x244>)
 8007418:	2200      	movs	r2, #0
 800741a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800741c:	f7fe fb64 	bl	8005ae8 <HAL_GetTick>
 8007420:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007422:	e008      	b.n	8007436 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007424:	f7fe fb60 	bl	8005ae8 <HAL_GetTick>
 8007428:	4602      	mov	r2, r0
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	2b02      	cmp	r3, #2
 8007430:	d901      	bls.n	8007436 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007432:	2303      	movs	r3, #3
 8007434:	e187      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007436:	4b1b      	ldr	r3, [pc, #108]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 0302 	and.w	r3, r3, #2
 800743e:	2b00      	cmp	r3, #0
 8007440:	d1f0      	bne.n	8007424 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f003 0308 	and.w	r3, r3, #8
 800744a:	2b00      	cmp	r3, #0
 800744c:	d036      	beq.n	80074bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	695b      	ldr	r3, [r3, #20]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d016      	beq.n	8007484 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007456:	4b15      	ldr	r3, [pc, #84]	@ (80074ac <HAL_RCC_OscConfig+0x248>)
 8007458:	2201      	movs	r2, #1
 800745a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800745c:	f7fe fb44 	bl	8005ae8 <HAL_GetTick>
 8007460:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007462:	e008      	b.n	8007476 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007464:	f7fe fb40 	bl	8005ae8 <HAL_GetTick>
 8007468:	4602      	mov	r2, r0
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	1ad3      	subs	r3, r2, r3
 800746e:	2b02      	cmp	r3, #2
 8007470:	d901      	bls.n	8007476 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	e167      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007476:	4b0b      	ldr	r3, [pc, #44]	@ (80074a4 <HAL_RCC_OscConfig+0x240>)
 8007478:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800747a:	f003 0302 	and.w	r3, r3, #2
 800747e:	2b00      	cmp	r3, #0
 8007480:	d0f0      	beq.n	8007464 <HAL_RCC_OscConfig+0x200>
 8007482:	e01b      	b.n	80074bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007484:	4b09      	ldr	r3, [pc, #36]	@ (80074ac <HAL_RCC_OscConfig+0x248>)
 8007486:	2200      	movs	r2, #0
 8007488:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800748a:	f7fe fb2d 	bl	8005ae8 <HAL_GetTick>
 800748e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007490:	e00e      	b.n	80074b0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007492:	f7fe fb29 	bl	8005ae8 <HAL_GetTick>
 8007496:	4602      	mov	r2, r0
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	2b02      	cmp	r3, #2
 800749e:	d907      	bls.n	80074b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80074a0:	2303      	movs	r3, #3
 80074a2:	e150      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
 80074a4:	40023800 	.word	0x40023800
 80074a8:	42470000 	.word	0x42470000
 80074ac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074b0:	4b88      	ldr	r3, [pc, #544]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 80074b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074b4:	f003 0302 	and.w	r3, r3, #2
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1ea      	bne.n	8007492 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f003 0304 	and.w	r3, r3, #4
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	f000 8097 	beq.w	80075f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074ca:	2300      	movs	r3, #0
 80074cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074ce:	4b81      	ldr	r3, [pc, #516]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 80074d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d10f      	bne.n	80074fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074da:	2300      	movs	r3, #0
 80074dc:	60bb      	str	r3, [r7, #8]
 80074de:	4b7d      	ldr	r3, [pc, #500]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 80074e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074e2:	4a7c      	ldr	r2, [pc, #496]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 80074e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80074e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80074ea:	4b7a      	ldr	r3, [pc, #488]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 80074ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074f2:	60bb      	str	r3, [r7, #8]
 80074f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074f6:	2301      	movs	r3, #1
 80074f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074fa:	4b77      	ldr	r3, [pc, #476]	@ (80076d8 <HAL_RCC_OscConfig+0x474>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007502:	2b00      	cmp	r3, #0
 8007504:	d118      	bne.n	8007538 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007506:	4b74      	ldr	r3, [pc, #464]	@ (80076d8 <HAL_RCC_OscConfig+0x474>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a73      	ldr	r2, [pc, #460]	@ (80076d8 <HAL_RCC_OscConfig+0x474>)
 800750c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007510:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007512:	f7fe fae9 	bl	8005ae8 <HAL_GetTick>
 8007516:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007518:	e008      	b.n	800752c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800751a:	f7fe fae5 	bl	8005ae8 <HAL_GetTick>
 800751e:	4602      	mov	r2, r0
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	1ad3      	subs	r3, r2, r3
 8007524:	2b02      	cmp	r3, #2
 8007526:	d901      	bls.n	800752c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007528:	2303      	movs	r3, #3
 800752a:	e10c      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800752c:	4b6a      	ldr	r3, [pc, #424]	@ (80076d8 <HAL_RCC_OscConfig+0x474>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007534:	2b00      	cmp	r3, #0
 8007536:	d0f0      	beq.n	800751a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	2b01      	cmp	r3, #1
 800753e:	d106      	bne.n	800754e <HAL_RCC_OscConfig+0x2ea>
 8007540:	4b64      	ldr	r3, [pc, #400]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 8007542:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007544:	4a63      	ldr	r2, [pc, #396]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 8007546:	f043 0301 	orr.w	r3, r3, #1
 800754a:	6713      	str	r3, [r2, #112]	@ 0x70
 800754c:	e01c      	b.n	8007588 <HAL_RCC_OscConfig+0x324>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	2b05      	cmp	r3, #5
 8007554:	d10c      	bne.n	8007570 <HAL_RCC_OscConfig+0x30c>
 8007556:	4b5f      	ldr	r3, [pc, #380]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 8007558:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800755a:	4a5e      	ldr	r2, [pc, #376]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 800755c:	f043 0304 	orr.w	r3, r3, #4
 8007560:	6713      	str	r3, [r2, #112]	@ 0x70
 8007562:	4b5c      	ldr	r3, [pc, #368]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 8007564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007566:	4a5b      	ldr	r2, [pc, #364]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 8007568:	f043 0301 	orr.w	r3, r3, #1
 800756c:	6713      	str	r3, [r2, #112]	@ 0x70
 800756e:	e00b      	b.n	8007588 <HAL_RCC_OscConfig+0x324>
 8007570:	4b58      	ldr	r3, [pc, #352]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 8007572:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007574:	4a57      	ldr	r2, [pc, #348]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 8007576:	f023 0301 	bic.w	r3, r3, #1
 800757a:	6713      	str	r3, [r2, #112]	@ 0x70
 800757c:	4b55      	ldr	r3, [pc, #340]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 800757e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007580:	4a54      	ldr	r2, [pc, #336]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 8007582:	f023 0304 	bic.w	r3, r3, #4
 8007586:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d015      	beq.n	80075bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007590:	f7fe faaa 	bl	8005ae8 <HAL_GetTick>
 8007594:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007596:	e00a      	b.n	80075ae <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007598:	f7fe faa6 	bl	8005ae8 <HAL_GetTick>
 800759c:	4602      	mov	r2, r0
 800759e:	693b      	ldr	r3, [r7, #16]
 80075a0:	1ad3      	subs	r3, r2, r3
 80075a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d901      	bls.n	80075ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80075aa:	2303      	movs	r3, #3
 80075ac:	e0cb      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075ae:	4b49      	ldr	r3, [pc, #292]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 80075b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075b2:	f003 0302 	and.w	r3, r3, #2
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d0ee      	beq.n	8007598 <HAL_RCC_OscConfig+0x334>
 80075ba:	e014      	b.n	80075e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075bc:	f7fe fa94 	bl	8005ae8 <HAL_GetTick>
 80075c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075c2:	e00a      	b.n	80075da <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075c4:	f7fe fa90 	bl	8005ae8 <HAL_GetTick>
 80075c8:	4602      	mov	r2, r0
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	1ad3      	subs	r3, r2, r3
 80075ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d901      	bls.n	80075da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80075d6:	2303      	movs	r3, #3
 80075d8:	e0b5      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075da:	4b3e      	ldr	r3, [pc, #248]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 80075dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075de:	f003 0302 	and.w	r3, r3, #2
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d1ee      	bne.n	80075c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80075e6:	7dfb      	ldrb	r3, [r7, #23]
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d105      	bne.n	80075f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075ec:	4b39      	ldr	r3, [pc, #228]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 80075ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075f0:	4a38      	ldr	r2, [pc, #224]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 80075f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80075f6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	699b      	ldr	r3, [r3, #24]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	f000 80a1 	beq.w	8007744 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007602:	4b34      	ldr	r3, [pc, #208]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	f003 030c 	and.w	r3, r3, #12
 800760a:	2b08      	cmp	r3, #8
 800760c:	d05c      	beq.n	80076c8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	699b      	ldr	r3, [r3, #24]
 8007612:	2b02      	cmp	r3, #2
 8007614:	d141      	bne.n	800769a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007616:	4b31      	ldr	r3, [pc, #196]	@ (80076dc <HAL_RCC_OscConfig+0x478>)
 8007618:	2200      	movs	r2, #0
 800761a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800761c:	f7fe fa64 	bl	8005ae8 <HAL_GetTick>
 8007620:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007622:	e008      	b.n	8007636 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007624:	f7fe fa60 	bl	8005ae8 <HAL_GetTick>
 8007628:	4602      	mov	r2, r0
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	1ad3      	subs	r3, r2, r3
 800762e:	2b02      	cmp	r3, #2
 8007630:	d901      	bls.n	8007636 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007632:	2303      	movs	r3, #3
 8007634:	e087      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007636:	4b27      	ldr	r3, [pc, #156]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800763e:	2b00      	cmp	r3, #0
 8007640:	d1f0      	bne.n	8007624 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	69da      	ldr	r2, [r3, #28]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6a1b      	ldr	r3, [r3, #32]
 800764a:	431a      	orrs	r2, r3
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007650:	019b      	lsls	r3, r3, #6
 8007652:	431a      	orrs	r2, r3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007658:	085b      	lsrs	r3, r3, #1
 800765a:	3b01      	subs	r3, #1
 800765c:	041b      	lsls	r3, r3, #16
 800765e:	431a      	orrs	r2, r3
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007664:	061b      	lsls	r3, r3, #24
 8007666:	491b      	ldr	r1, [pc, #108]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 8007668:	4313      	orrs	r3, r2
 800766a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800766c:	4b1b      	ldr	r3, [pc, #108]	@ (80076dc <HAL_RCC_OscConfig+0x478>)
 800766e:	2201      	movs	r2, #1
 8007670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007672:	f7fe fa39 	bl	8005ae8 <HAL_GetTick>
 8007676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007678:	e008      	b.n	800768c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800767a:	f7fe fa35 	bl	8005ae8 <HAL_GetTick>
 800767e:	4602      	mov	r2, r0
 8007680:	693b      	ldr	r3, [r7, #16]
 8007682:	1ad3      	subs	r3, r2, r3
 8007684:	2b02      	cmp	r3, #2
 8007686:	d901      	bls.n	800768c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007688:	2303      	movs	r3, #3
 800768a:	e05c      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800768c:	4b11      	ldr	r3, [pc, #68]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007694:	2b00      	cmp	r3, #0
 8007696:	d0f0      	beq.n	800767a <HAL_RCC_OscConfig+0x416>
 8007698:	e054      	b.n	8007744 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800769a:	4b10      	ldr	r3, [pc, #64]	@ (80076dc <HAL_RCC_OscConfig+0x478>)
 800769c:	2200      	movs	r2, #0
 800769e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076a0:	f7fe fa22 	bl	8005ae8 <HAL_GetTick>
 80076a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076a6:	e008      	b.n	80076ba <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076a8:	f7fe fa1e 	bl	8005ae8 <HAL_GetTick>
 80076ac:	4602      	mov	r2, r0
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	1ad3      	subs	r3, r2, r3
 80076b2:	2b02      	cmp	r3, #2
 80076b4:	d901      	bls.n	80076ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80076b6:	2303      	movs	r3, #3
 80076b8:	e045      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076ba:	4b06      	ldr	r3, [pc, #24]	@ (80076d4 <HAL_RCC_OscConfig+0x470>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1f0      	bne.n	80076a8 <HAL_RCC_OscConfig+0x444>
 80076c6:	e03d      	b.n	8007744 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	699b      	ldr	r3, [r3, #24]
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d107      	bne.n	80076e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	e038      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
 80076d4:	40023800 	.word	0x40023800
 80076d8:	40007000 	.word	0x40007000
 80076dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80076e0:	4b1b      	ldr	r3, [pc, #108]	@ (8007750 <HAL_RCC_OscConfig+0x4ec>)
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	699b      	ldr	r3, [r3, #24]
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d028      	beq.n	8007740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d121      	bne.n	8007740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007706:	429a      	cmp	r2, r3
 8007708:	d11a      	bne.n	8007740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800770a:	68fa      	ldr	r2, [r7, #12]
 800770c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007710:	4013      	ands	r3, r2
 8007712:	687a      	ldr	r2, [r7, #4]
 8007714:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007716:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007718:	4293      	cmp	r3, r2
 800771a:	d111      	bne.n	8007740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007726:	085b      	lsrs	r3, r3, #1
 8007728:	3b01      	subs	r3, #1
 800772a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800772c:	429a      	cmp	r2, r3
 800772e:	d107      	bne.n	8007740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800773a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800773c:	429a      	cmp	r2, r3
 800773e:	d001      	beq.n	8007744 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007740:	2301      	movs	r3, #1
 8007742:	e000      	b.n	8007746 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007744:	2300      	movs	r3, #0
}
 8007746:	4618      	mov	r0, r3
 8007748:	3718      	adds	r7, #24
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}
 800774e:	bf00      	nop
 8007750:	40023800 	.word	0x40023800

08007754 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d101      	bne.n	8007768 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	e0cc      	b.n	8007902 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007768:	4b68      	ldr	r3, [pc, #416]	@ (800790c <HAL_RCC_ClockConfig+0x1b8>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f003 0307 	and.w	r3, r3, #7
 8007770:	683a      	ldr	r2, [r7, #0]
 8007772:	429a      	cmp	r2, r3
 8007774:	d90c      	bls.n	8007790 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007776:	4b65      	ldr	r3, [pc, #404]	@ (800790c <HAL_RCC_ClockConfig+0x1b8>)
 8007778:	683a      	ldr	r2, [r7, #0]
 800777a:	b2d2      	uxtb	r2, r2
 800777c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800777e:	4b63      	ldr	r3, [pc, #396]	@ (800790c <HAL_RCC_ClockConfig+0x1b8>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f003 0307 	and.w	r3, r3, #7
 8007786:	683a      	ldr	r2, [r7, #0]
 8007788:	429a      	cmp	r2, r3
 800778a:	d001      	beq.n	8007790 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	e0b8      	b.n	8007902 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f003 0302 	and.w	r3, r3, #2
 8007798:	2b00      	cmp	r3, #0
 800779a:	d020      	beq.n	80077de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f003 0304 	and.w	r3, r3, #4
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d005      	beq.n	80077b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80077a8:	4b59      	ldr	r3, [pc, #356]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	4a58      	ldr	r2, [pc, #352]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 80077ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80077b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 0308 	and.w	r3, r3, #8
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d005      	beq.n	80077cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80077c0:	4b53      	ldr	r3, [pc, #332]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	4a52      	ldr	r2, [pc, #328]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 80077c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80077ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077cc:	4b50      	ldr	r3, [pc, #320]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	494d      	ldr	r1, [pc, #308]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 80077da:	4313      	orrs	r3, r2
 80077dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f003 0301 	and.w	r3, r3, #1
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d044      	beq.n	8007874 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	2b01      	cmp	r3, #1
 80077f0:	d107      	bne.n	8007802 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077f2:	4b47      	ldr	r3, [pc, #284]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d119      	bne.n	8007832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
 8007800:	e07f      	b.n	8007902 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	2b02      	cmp	r3, #2
 8007808:	d003      	beq.n	8007812 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800780e:	2b03      	cmp	r3, #3
 8007810:	d107      	bne.n	8007822 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007812:	4b3f      	ldr	r3, [pc, #252]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800781a:	2b00      	cmp	r3, #0
 800781c:	d109      	bne.n	8007832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800781e:	2301      	movs	r3, #1
 8007820:	e06f      	b.n	8007902 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007822:	4b3b      	ldr	r3, [pc, #236]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f003 0302 	and.w	r3, r3, #2
 800782a:	2b00      	cmp	r3, #0
 800782c:	d101      	bne.n	8007832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e067      	b.n	8007902 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007832:	4b37      	ldr	r3, [pc, #220]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 8007834:	689b      	ldr	r3, [r3, #8]
 8007836:	f023 0203 	bic.w	r2, r3, #3
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	4934      	ldr	r1, [pc, #208]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 8007840:	4313      	orrs	r3, r2
 8007842:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007844:	f7fe f950 	bl	8005ae8 <HAL_GetTick>
 8007848:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800784a:	e00a      	b.n	8007862 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800784c:	f7fe f94c 	bl	8005ae8 <HAL_GetTick>
 8007850:	4602      	mov	r2, r0
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	1ad3      	subs	r3, r2, r3
 8007856:	f241 3288 	movw	r2, #5000	@ 0x1388
 800785a:	4293      	cmp	r3, r2
 800785c:	d901      	bls.n	8007862 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800785e:	2303      	movs	r3, #3
 8007860:	e04f      	b.n	8007902 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007862:	4b2b      	ldr	r3, [pc, #172]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 8007864:	689b      	ldr	r3, [r3, #8]
 8007866:	f003 020c 	and.w	r2, r3, #12
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	009b      	lsls	r3, r3, #2
 8007870:	429a      	cmp	r2, r3
 8007872:	d1eb      	bne.n	800784c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007874:	4b25      	ldr	r3, [pc, #148]	@ (800790c <HAL_RCC_ClockConfig+0x1b8>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f003 0307 	and.w	r3, r3, #7
 800787c:	683a      	ldr	r2, [r7, #0]
 800787e:	429a      	cmp	r2, r3
 8007880:	d20c      	bcs.n	800789c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007882:	4b22      	ldr	r3, [pc, #136]	@ (800790c <HAL_RCC_ClockConfig+0x1b8>)
 8007884:	683a      	ldr	r2, [r7, #0]
 8007886:	b2d2      	uxtb	r2, r2
 8007888:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800788a:	4b20      	ldr	r3, [pc, #128]	@ (800790c <HAL_RCC_ClockConfig+0x1b8>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f003 0307 	and.w	r3, r3, #7
 8007892:	683a      	ldr	r2, [r7, #0]
 8007894:	429a      	cmp	r2, r3
 8007896:	d001      	beq.n	800789c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007898:	2301      	movs	r3, #1
 800789a:	e032      	b.n	8007902 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f003 0304 	and.w	r3, r3, #4
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d008      	beq.n	80078ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80078a8:	4b19      	ldr	r3, [pc, #100]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 80078aa:	689b      	ldr	r3, [r3, #8]
 80078ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	68db      	ldr	r3, [r3, #12]
 80078b4:	4916      	ldr	r1, [pc, #88]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 80078b6:	4313      	orrs	r3, r2
 80078b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f003 0308 	and.w	r3, r3, #8
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d009      	beq.n	80078da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80078c6:	4b12      	ldr	r3, [pc, #72]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 80078c8:	689b      	ldr	r3, [r3, #8]
 80078ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	691b      	ldr	r3, [r3, #16]
 80078d2:	00db      	lsls	r3, r3, #3
 80078d4:	490e      	ldr	r1, [pc, #56]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 80078d6:	4313      	orrs	r3, r2
 80078d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80078da:	f000 f821 	bl	8007920 <HAL_RCC_GetSysClockFreq>
 80078de:	4602      	mov	r2, r0
 80078e0:	4b0b      	ldr	r3, [pc, #44]	@ (8007910 <HAL_RCC_ClockConfig+0x1bc>)
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	091b      	lsrs	r3, r3, #4
 80078e6:	f003 030f 	and.w	r3, r3, #15
 80078ea:	490a      	ldr	r1, [pc, #40]	@ (8007914 <HAL_RCC_ClockConfig+0x1c0>)
 80078ec:	5ccb      	ldrb	r3, [r1, r3]
 80078ee:	fa22 f303 	lsr.w	r3, r2, r3
 80078f2:	4a09      	ldr	r2, [pc, #36]	@ (8007918 <HAL_RCC_ClockConfig+0x1c4>)
 80078f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80078f6:	4b09      	ldr	r3, [pc, #36]	@ (800791c <HAL_RCC_ClockConfig+0x1c8>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7fe f8b0 	bl	8005a60 <HAL_InitTick>

  return HAL_OK;
 8007900:	2300      	movs	r3, #0
}
 8007902:	4618      	mov	r0, r3
 8007904:	3710      	adds	r7, #16
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}
 800790a:	bf00      	nop
 800790c:	40023c00 	.word	0x40023c00
 8007910:	40023800 	.word	0x40023800
 8007914:	0800c748 	.word	0x0800c748
 8007918:	20000004 	.word	0x20000004
 800791c:	20000008 	.word	0x20000008

08007920 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007920:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007924:	b090      	sub	sp, #64	@ 0x40
 8007926:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007928:	2300      	movs	r3, #0
 800792a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800792c:	2300      	movs	r3, #0
 800792e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007930:	2300      	movs	r3, #0
 8007932:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007934:	2300      	movs	r3, #0
 8007936:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007938:	4b59      	ldr	r3, [pc, #356]	@ (8007aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	f003 030c 	and.w	r3, r3, #12
 8007940:	2b08      	cmp	r3, #8
 8007942:	d00d      	beq.n	8007960 <HAL_RCC_GetSysClockFreq+0x40>
 8007944:	2b08      	cmp	r3, #8
 8007946:	f200 80a1 	bhi.w	8007a8c <HAL_RCC_GetSysClockFreq+0x16c>
 800794a:	2b00      	cmp	r3, #0
 800794c:	d002      	beq.n	8007954 <HAL_RCC_GetSysClockFreq+0x34>
 800794e:	2b04      	cmp	r3, #4
 8007950:	d003      	beq.n	800795a <HAL_RCC_GetSysClockFreq+0x3a>
 8007952:	e09b      	b.n	8007a8c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007954:	4b53      	ldr	r3, [pc, #332]	@ (8007aa4 <HAL_RCC_GetSysClockFreq+0x184>)
 8007956:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007958:	e09b      	b.n	8007a92 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800795a:	4b53      	ldr	r3, [pc, #332]	@ (8007aa8 <HAL_RCC_GetSysClockFreq+0x188>)
 800795c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800795e:	e098      	b.n	8007a92 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007960:	4b4f      	ldr	r3, [pc, #316]	@ (8007aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007968:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800796a:	4b4d      	ldr	r3, [pc, #308]	@ (8007aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007972:	2b00      	cmp	r3, #0
 8007974:	d028      	beq.n	80079c8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007976:	4b4a      	ldr	r3, [pc, #296]	@ (8007aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	099b      	lsrs	r3, r3, #6
 800797c:	2200      	movs	r2, #0
 800797e:	623b      	str	r3, [r7, #32]
 8007980:	627a      	str	r2, [r7, #36]	@ 0x24
 8007982:	6a3b      	ldr	r3, [r7, #32]
 8007984:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007988:	2100      	movs	r1, #0
 800798a:	4b47      	ldr	r3, [pc, #284]	@ (8007aa8 <HAL_RCC_GetSysClockFreq+0x188>)
 800798c:	fb03 f201 	mul.w	r2, r3, r1
 8007990:	2300      	movs	r3, #0
 8007992:	fb00 f303 	mul.w	r3, r0, r3
 8007996:	4413      	add	r3, r2
 8007998:	4a43      	ldr	r2, [pc, #268]	@ (8007aa8 <HAL_RCC_GetSysClockFreq+0x188>)
 800799a:	fba0 1202 	umull	r1, r2, r0, r2
 800799e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80079a0:	460a      	mov	r2, r1
 80079a2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80079a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079a6:	4413      	add	r3, r2
 80079a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079ac:	2200      	movs	r2, #0
 80079ae:	61bb      	str	r3, [r7, #24]
 80079b0:	61fa      	str	r2, [r7, #28]
 80079b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80079b6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80079ba:	f7f9 f89f 	bl	8000afc <__aeabi_uldivmod>
 80079be:	4602      	mov	r2, r0
 80079c0:	460b      	mov	r3, r1
 80079c2:	4613      	mov	r3, r2
 80079c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80079c6:	e053      	b.n	8007a70 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079c8:	4b35      	ldr	r3, [pc, #212]	@ (8007aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	099b      	lsrs	r3, r3, #6
 80079ce:	2200      	movs	r2, #0
 80079d0:	613b      	str	r3, [r7, #16]
 80079d2:	617a      	str	r2, [r7, #20]
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80079da:	f04f 0b00 	mov.w	fp, #0
 80079de:	4652      	mov	r2, sl
 80079e0:	465b      	mov	r3, fp
 80079e2:	f04f 0000 	mov.w	r0, #0
 80079e6:	f04f 0100 	mov.w	r1, #0
 80079ea:	0159      	lsls	r1, r3, #5
 80079ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80079f0:	0150      	lsls	r0, r2, #5
 80079f2:	4602      	mov	r2, r0
 80079f4:	460b      	mov	r3, r1
 80079f6:	ebb2 080a 	subs.w	r8, r2, sl
 80079fa:	eb63 090b 	sbc.w	r9, r3, fp
 80079fe:	f04f 0200 	mov.w	r2, #0
 8007a02:	f04f 0300 	mov.w	r3, #0
 8007a06:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007a0a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007a0e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007a12:	ebb2 0408 	subs.w	r4, r2, r8
 8007a16:	eb63 0509 	sbc.w	r5, r3, r9
 8007a1a:	f04f 0200 	mov.w	r2, #0
 8007a1e:	f04f 0300 	mov.w	r3, #0
 8007a22:	00eb      	lsls	r3, r5, #3
 8007a24:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a28:	00e2      	lsls	r2, r4, #3
 8007a2a:	4614      	mov	r4, r2
 8007a2c:	461d      	mov	r5, r3
 8007a2e:	eb14 030a 	adds.w	r3, r4, sl
 8007a32:	603b      	str	r3, [r7, #0]
 8007a34:	eb45 030b 	adc.w	r3, r5, fp
 8007a38:	607b      	str	r3, [r7, #4]
 8007a3a:	f04f 0200 	mov.w	r2, #0
 8007a3e:	f04f 0300 	mov.w	r3, #0
 8007a42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007a46:	4629      	mov	r1, r5
 8007a48:	028b      	lsls	r3, r1, #10
 8007a4a:	4621      	mov	r1, r4
 8007a4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007a50:	4621      	mov	r1, r4
 8007a52:	028a      	lsls	r2, r1, #10
 8007a54:	4610      	mov	r0, r2
 8007a56:	4619      	mov	r1, r3
 8007a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	60bb      	str	r3, [r7, #8]
 8007a5e:	60fa      	str	r2, [r7, #12]
 8007a60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a64:	f7f9 f84a 	bl	8000afc <__aeabi_uldivmod>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	4613      	mov	r3, r2
 8007a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007a70:	4b0b      	ldr	r3, [pc, #44]	@ (8007aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	0c1b      	lsrs	r3, r3, #16
 8007a76:	f003 0303 	and.w	r3, r3, #3
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	005b      	lsls	r3, r3, #1
 8007a7e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007a80:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a88:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007a8a:	e002      	b.n	8007a92 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007a8c:	4b05      	ldr	r3, [pc, #20]	@ (8007aa4 <HAL_RCC_GetSysClockFreq+0x184>)
 8007a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007a90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3740      	adds	r7, #64	@ 0x40
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a9e:	bf00      	nop
 8007aa0:	40023800 	.word	0x40023800
 8007aa4:	00f42400 	.word	0x00f42400
 8007aa8:	017d7840 	.word	0x017d7840

08007aac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007aac:	b480      	push	{r7}
 8007aae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ab0:	4b03      	ldr	r3, [pc, #12]	@ (8007ac0 <HAL_RCC_GetHCLKFreq+0x14>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	20000004 	.word	0x20000004

08007ac4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007ac8:	f7ff fff0 	bl	8007aac <HAL_RCC_GetHCLKFreq>
 8007acc:	4602      	mov	r2, r0
 8007ace:	4b05      	ldr	r3, [pc, #20]	@ (8007ae4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007ad0:	689b      	ldr	r3, [r3, #8]
 8007ad2:	0a9b      	lsrs	r3, r3, #10
 8007ad4:	f003 0307 	and.w	r3, r3, #7
 8007ad8:	4903      	ldr	r1, [pc, #12]	@ (8007ae8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ada:	5ccb      	ldrb	r3, [r1, r3]
 8007adc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	40023800 	.word	0x40023800
 8007ae8:	0800c758 	.word	0x0800c758

08007aec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007af0:	f7ff ffdc 	bl	8007aac <HAL_RCC_GetHCLKFreq>
 8007af4:	4602      	mov	r2, r0
 8007af6:	4b05      	ldr	r3, [pc, #20]	@ (8007b0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	0b5b      	lsrs	r3, r3, #13
 8007afc:	f003 0307 	and.w	r3, r3, #7
 8007b00:	4903      	ldr	r1, [pc, #12]	@ (8007b10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b02:	5ccb      	ldrb	r3, [r1, r3]
 8007b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	bd80      	pop	{r7, pc}
 8007b0c:	40023800 	.word	0x40023800
 8007b10:	0800c758 	.word	0x0800c758

08007b14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b082      	sub	sp, #8
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d101      	bne.n	8007b26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007b22:	2301      	movs	r3, #1
 8007b24:	e07b      	b.n	8007c1e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d108      	bne.n	8007b40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b36:	d009      	beq.n	8007b4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	61da      	str	r2, [r3, #28]
 8007b3e:	e005      	b.n	8007b4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2200      	movs	r2, #0
 8007b44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b58:	b2db      	uxtb	r3, r3
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d106      	bne.n	8007b6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2200      	movs	r2, #0
 8007b62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f7fd f840 	bl	8004bec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2202      	movs	r2, #2
 8007b70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	681a      	ldr	r2, [r3, #0]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b82:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	689b      	ldr	r3, [r3, #8]
 8007b90:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007b94:	431a      	orrs	r2, r3
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	68db      	ldr	r3, [r3, #12]
 8007b9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b9e:	431a      	orrs	r2, r3
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	691b      	ldr	r3, [r3, #16]
 8007ba4:	f003 0302 	and.w	r3, r3, #2
 8007ba8:	431a      	orrs	r2, r3
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	695b      	ldr	r3, [r3, #20]
 8007bae:	f003 0301 	and.w	r3, r3, #1
 8007bb2:	431a      	orrs	r2, r3
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	699b      	ldr	r3, [r3, #24]
 8007bb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007bbc:	431a      	orrs	r2, r3
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	69db      	ldr	r3, [r3, #28]
 8007bc2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007bc6:	431a      	orrs	r2, r3
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6a1b      	ldr	r3, [r3, #32]
 8007bcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bd0:	ea42 0103 	orr.w	r1, r2, r3
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bd8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	430a      	orrs	r2, r1
 8007be2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	699b      	ldr	r3, [r3, #24]
 8007be8:	0c1b      	lsrs	r3, r3, #16
 8007bea:	f003 0104 	and.w	r1, r3, #4
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bf2:	f003 0210 	and.w	r2, r3, #16
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	430a      	orrs	r2, r1
 8007bfc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	69da      	ldr	r2, [r3, #28]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c0c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2200      	movs	r2, #0
 8007c12:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2201      	movs	r2, #1
 8007c18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007c1c:	2300      	movs	r3, #0
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3708      	adds	r7, #8
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}

08007c26 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c26:	b580      	push	{r7, lr}
 8007c28:	b088      	sub	sp, #32
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	60f8      	str	r0, [r7, #12]
 8007c2e:	60b9      	str	r1, [r7, #8]
 8007c30:	603b      	str	r3, [r7, #0]
 8007c32:	4613      	mov	r3, r2
 8007c34:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c36:	f7fd ff57 	bl	8005ae8 <HAL_GetTick>
 8007c3a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007c3c:	88fb      	ldrh	r3, [r7, #6]
 8007c3e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007c46:	b2db      	uxtb	r3, r3
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d001      	beq.n	8007c50 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007c4c:	2302      	movs	r3, #2
 8007c4e:	e12a      	b.n	8007ea6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d002      	beq.n	8007c5c <HAL_SPI_Transmit+0x36>
 8007c56:	88fb      	ldrh	r3, [r7, #6]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d101      	bne.n	8007c60 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	e122      	b.n	8007ea6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	d101      	bne.n	8007c6e <HAL_SPI_Transmit+0x48>
 8007c6a:	2302      	movs	r3, #2
 8007c6c:	e11b      	b.n	8007ea6 <HAL_SPI_Transmit+0x280>
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2201      	movs	r2, #1
 8007c72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2203      	movs	r2, #3
 8007c7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2200      	movs	r2, #0
 8007c82:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	68ba      	ldr	r2, [r7, #8]
 8007c88:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	88fa      	ldrh	r2, [r7, #6]
 8007c8e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	88fa      	ldrh	r2, [r7, #6]
 8007c94:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2200      	movs	r2, #0
 8007cac:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	689b      	ldr	r3, [r3, #8]
 8007cb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cbc:	d10f      	bne.n	8007cde <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	681a      	ldr	r2, [r3, #0]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ccc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	681a      	ldr	r2, [r3, #0]
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007cdc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ce8:	2b40      	cmp	r3, #64	@ 0x40
 8007cea:	d007      	beq.n	8007cfc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	681a      	ldr	r2, [r3, #0]
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007cfa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	68db      	ldr	r3, [r3, #12]
 8007d00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d04:	d152      	bne.n	8007dac <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d002      	beq.n	8007d14 <HAL_SPI_Transmit+0xee>
 8007d0e:	8b7b      	ldrh	r3, [r7, #26]
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d145      	bne.n	8007da0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d18:	881a      	ldrh	r2, [r3, #0]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d24:	1c9a      	adds	r2, r3, #2
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d2e:	b29b      	uxth	r3, r3
 8007d30:	3b01      	subs	r3, #1
 8007d32:	b29a      	uxth	r2, r3
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007d38:	e032      	b.n	8007da0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	689b      	ldr	r3, [r3, #8]
 8007d40:	f003 0302 	and.w	r3, r3, #2
 8007d44:	2b02      	cmp	r3, #2
 8007d46:	d112      	bne.n	8007d6e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d4c:	881a      	ldrh	r2, [r3, #0]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d58:	1c9a      	adds	r2, r3, #2
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	3b01      	subs	r3, #1
 8007d66:	b29a      	uxth	r2, r3
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007d6c:	e018      	b.n	8007da0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d6e:	f7fd febb 	bl	8005ae8 <HAL_GetTick>
 8007d72:	4602      	mov	r2, r0
 8007d74:	69fb      	ldr	r3, [r7, #28]
 8007d76:	1ad3      	subs	r3, r2, r3
 8007d78:	683a      	ldr	r2, [r7, #0]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d803      	bhi.n	8007d86 <HAL_SPI_Transmit+0x160>
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d84:	d102      	bne.n	8007d8c <HAL_SPI_Transmit+0x166>
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d109      	bne.n	8007da0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2200      	movs	r2, #0
 8007d98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007d9c:	2303      	movs	r3, #3
 8007d9e:	e082      	b.n	8007ea6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007da4:	b29b      	uxth	r3, r3
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d1c7      	bne.n	8007d3a <HAL_SPI_Transmit+0x114>
 8007daa:	e053      	b.n	8007e54 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d002      	beq.n	8007dba <HAL_SPI_Transmit+0x194>
 8007db4:	8b7b      	ldrh	r3, [r7, #26]
 8007db6:	2b01      	cmp	r3, #1
 8007db8:	d147      	bne.n	8007e4a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	330c      	adds	r3, #12
 8007dc4:	7812      	ldrb	r2, [r2, #0]
 8007dc6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dcc:	1c5a      	adds	r2, r3, #1
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007dd6:	b29b      	uxth	r3, r3
 8007dd8:	3b01      	subs	r3, #1
 8007dda:	b29a      	uxth	r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007de0:	e033      	b.n	8007e4a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	f003 0302 	and.w	r3, r3, #2
 8007dec:	2b02      	cmp	r3, #2
 8007dee:	d113      	bne.n	8007e18 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	330c      	adds	r3, #12
 8007dfa:	7812      	ldrb	r2, [r2, #0]
 8007dfc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e02:	1c5a      	adds	r2, r3, #1
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	3b01      	subs	r3, #1
 8007e10:	b29a      	uxth	r2, r3
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007e16:	e018      	b.n	8007e4a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e18:	f7fd fe66 	bl	8005ae8 <HAL_GetTick>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	69fb      	ldr	r3, [r7, #28]
 8007e20:	1ad3      	subs	r3, r2, r3
 8007e22:	683a      	ldr	r2, [r7, #0]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d803      	bhi.n	8007e30 <HAL_SPI_Transmit+0x20a>
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e2e:	d102      	bne.n	8007e36 <HAL_SPI_Transmit+0x210>
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d109      	bne.n	8007e4a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2201      	movs	r2, #1
 8007e3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007e46:	2303      	movs	r3, #3
 8007e48:	e02d      	b.n	8007ea6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d1c6      	bne.n	8007de2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e54:	69fa      	ldr	r2, [r7, #28]
 8007e56:	6839      	ldr	r1, [r7, #0]
 8007e58:	68f8      	ldr	r0, [r7, #12]
 8007e5a:	f000 fbd9 	bl	8008610 <SPI_EndRxTxTransaction>
 8007e5e:	4603      	mov	r3, r0
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d002      	beq.n	8007e6a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2220      	movs	r2, #32
 8007e68:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d10a      	bne.n	8007e88 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e72:	2300      	movs	r3, #0
 8007e74:	617b      	str	r3, [r7, #20]
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	617b      	str	r3, [r7, #20]
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	617b      	str	r3, [r7, #20]
 8007e86:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2200      	movs	r2, #0
 8007e94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d001      	beq.n	8007ea4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	e000      	b.n	8007ea6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007ea4:	2300      	movs	r3, #0
  }
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3720      	adds	r7, #32
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}

08007eae <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007eae:	b580      	push	{r7, lr}
 8007eb0:	b088      	sub	sp, #32
 8007eb2:	af02      	add	r7, sp, #8
 8007eb4:	60f8      	str	r0, [r7, #12]
 8007eb6:	60b9      	str	r1, [r7, #8]
 8007eb8:	603b      	str	r3, [r7, #0]
 8007eba:	4613      	mov	r3, r2
 8007ebc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ec4:	b2db      	uxtb	r3, r3
 8007ec6:	2b01      	cmp	r3, #1
 8007ec8:	d001      	beq.n	8007ece <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007eca:	2302      	movs	r3, #2
 8007ecc:	e104      	b.n	80080d8 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d002      	beq.n	8007eda <HAL_SPI_Receive+0x2c>
 8007ed4:	88fb      	ldrh	r3, [r7, #6]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d101      	bne.n	8007ede <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8007eda:	2301      	movs	r3, #1
 8007edc:	e0fc      	b.n	80080d8 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ee6:	d112      	bne.n	8007f0e <HAL_SPI_Receive+0x60>
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	689b      	ldr	r3, [r3, #8]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d10e      	bne.n	8007f0e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2204      	movs	r2, #4
 8007ef4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007ef8:	88fa      	ldrh	r2, [r7, #6]
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	9300      	str	r3, [sp, #0]
 8007efe:	4613      	mov	r3, r2
 8007f00:	68ba      	ldr	r2, [r7, #8]
 8007f02:	68b9      	ldr	r1, [r7, #8]
 8007f04:	68f8      	ldr	r0, [r7, #12]
 8007f06:	f000 f8eb 	bl	80080e0 <HAL_SPI_TransmitReceive>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	e0e4      	b.n	80080d8 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007f0e:	f7fd fdeb 	bl	8005ae8 <HAL_GetTick>
 8007f12:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d101      	bne.n	8007f22 <HAL_SPI_Receive+0x74>
 8007f1e:	2302      	movs	r3, #2
 8007f20:	e0da      	b.n	80080d8 <HAL_SPI_Receive+0x22a>
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2201      	movs	r2, #1
 8007f26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2204      	movs	r2, #4
 8007f2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2200      	movs	r2, #0
 8007f36:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	68ba      	ldr	r2, [r7, #8]
 8007f3c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	88fa      	ldrh	r2, [r7, #6]
 8007f42:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	88fa      	ldrh	r2, [r7, #6]
 8007f48:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2200      	movs	r2, #0
 8007f54:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2200      	movs	r2, #0
 8007f66:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	689b      	ldr	r3, [r3, #8]
 8007f6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f70:	d10f      	bne.n	8007f92 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	681a      	ldr	r2, [r3, #0]
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f80:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	681a      	ldr	r2, [r3, #0]
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007f90:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f9c:	2b40      	cmp	r3, #64	@ 0x40
 8007f9e:	d007      	beq.n	8007fb0 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	681a      	ldr	r2, [r3, #0]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007fae:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d170      	bne.n	800809a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007fb8:	e035      	b.n	8008026 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	f003 0301 	and.w	r3, r3, #1
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	d115      	bne.n	8007ff4 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f103 020c 	add.w	r2, r3, #12
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fd4:	7812      	ldrb	r2, [r2, #0]
 8007fd6:	b2d2      	uxtb	r2, r2
 8007fd8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fde:	1c5a      	adds	r2, r3, #1
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fe8:	b29b      	uxth	r3, r3
 8007fea:	3b01      	subs	r3, #1
 8007fec:	b29a      	uxth	r2, r3
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007ff2:	e018      	b.n	8008026 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ff4:	f7fd fd78 	bl	8005ae8 <HAL_GetTick>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	1ad3      	subs	r3, r2, r3
 8007ffe:	683a      	ldr	r2, [r7, #0]
 8008000:	429a      	cmp	r2, r3
 8008002:	d803      	bhi.n	800800c <HAL_SPI_Receive+0x15e>
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800800a:	d102      	bne.n	8008012 <HAL_SPI_Receive+0x164>
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d109      	bne.n	8008026 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2201      	movs	r2, #1
 8008016:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	2200      	movs	r2, #0
 800801e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008022:	2303      	movs	r3, #3
 8008024:	e058      	b.n	80080d8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800802a:	b29b      	uxth	r3, r3
 800802c:	2b00      	cmp	r3, #0
 800802e:	d1c4      	bne.n	8007fba <HAL_SPI_Receive+0x10c>
 8008030:	e038      	b.n	80080a4 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	f003 0301 	and.w	r3, r3, #1
 800803c:	2b01      	cmp	r3, #1
 800803e:	d113      	bne.n	8008068 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	68da      	ldr	r2, [r3, #12]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800804a:	b292      	uxth	r2, r2
 800804c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008052:	1c9a      	adds	r2, r3, #2
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800805c:	b29b      	uxth	r3, r3
 800805e:	3b01      	subs	r3, #1
 8008060:	b29a      	uxth	r2, r3
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008066:	e018      	b.n	800809a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008068:	f7fd fd3e 	bl	8005ae8 <HAL_GetTick>
 800806c:	4602      	mov	r2, r0
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	1ad3      	subs	r3, r2, r3
 8008072:	683a      	ldr	r2, [r7, #0]
 8008074:	429a      	cmp	r2, r3
 8008076:	d803      	bhi.n	8008080 <HAL_SPI_Receive+0x1d2>
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800807e:	d102      	bne.n	8008086 <HAL_SPI_Receive+0x1d8>
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d109      	bne.n	800809a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2201      	movs	r2, #1
 800808a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2200      	movs	r2, #0
 8008092:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008096:	2303      	movs	r3, #3
 8008098:	e01e      	b.n	80080d8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800809e:	b29b      	uxth	r3, r3
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d1c6      	bne.n	8008032 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80080a4:	697a      	ldr	r2, [r7, #20]
 80080a6:	6839      	ldr	r1, [r7, #0]
 80080a8:	68f8      	ldr	r0, [r7, #12]
 80080aa:	f000 fa4b 	bl	8008544 <SPI_EndRxTransaction>
 80080ae:	4603      	mov	r3, r0
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d002      	beq.n	80080ba <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2220      	movs	r2, #32
 80080b8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2201      	movs	r2, #1
 80080be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	2200      	movs	r2, #0
 80080c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d001      	beq.n	80080d6 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	e000      	b.n	80080d8 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80080d6:	2300      	movs	r3, #0
  }
}
 80080d8:	4618      	mov	r0, r3
 80080da:	3718      	adds	r7, #24
 80080dc:	46bd      	mov	sp, r7
 80080de:	bd80      	pop	{r7, pc}

080080e0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b08a      	sub	sp, #40	@ 0x28
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	60b9      	str	r1, [r7, #8]
 80080ea:	607a      	str	r2, [r7, #4]
 80080ec:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80080ee:	2301      	movs	r3, #1
 80080f0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80080f2:	f7fd fcf9 	bl	8005ae8 <HAL_GetTick>
 80080f6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80080fe:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008106:	887b      	ldrh	r3, [r7, #2]
 8008108:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800810a:	7ffb      	ldrb	r3, [r7, #31]
 800810c:	2b01      	cmp	r3, #1
 800810e:	d00c      	beq.n	800812a <HAL_SPI_TransmitReceive+0x4a>
 8008110:	69bb      	ldr	r3, [r7, #24]
 8008112:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008116:	d106      	bne.n	8008126 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d102      	bne.n	8008126 <HAL_SPI_TransmitReceive+0x46>
 8008120:	7ffb      	ldrb	r3, [r7, #31]
 8008122:	2b04      	cmp	r3, #4
 8008124:	d001      	beq.n	800812a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008126:	2302      	movs	r3, #2
 8008128:	e17f      	b.n	800842a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d005      	beq.n	800813c <HAL_SPI_TransmitReceive+0x5c>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d002      	beq.n	800813c <HAL_SPI_TransmitReceive+0x5c>
 8008136:	887b      	ldrh	r3, [r7, #2]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d101      	bne.n	8008140 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800813c:	2301      	movs	r3, #1
 800813e:	e174      	b.n	800842a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008146:	2b01      	cmp	r3, #1
 8008148:	d101      	bne.n	800814e <HAL_SPI_TransmitReceive+0x6e>
 800814a:	2302      	movs	r3, #2
 800814c:	e16d      	b.n	800842a <HAL_SPI_TransmitReceive+0x34a>
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2201      	movs	r2, #1
 8008152:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800815c:	b2db      	uxtb	r3, r3
 800815e:	2b04      	cmp	r3, #4
 8008160:	d003      	beq.n	800816a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2205      	movs	r2, #5
 8008166:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	2200      	movs	r2, #0
 800816e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	687a      	ldr	r2, [r7, #4]
 8008174:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	887a      	ldrh	r2, [r7, #2]
 800817a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	887a      	ldrh	r2, [r7, #2]
 8008180:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	68ba      	ldr	r2, [r7, #8]
 8008186:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	887a      	ldrh	r2, [r7, #2]
 800818c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	887a      	ldrh	r2, [r7, #2]
 8008192:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2200      	movs	r2, #0
 8008198:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2200      	movs	r2, #0
 800819e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081aa:	2b40      	cmp	r3, #64	@ 0x40
 80081ac:	d007      	beq.n	80081be <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	681a      	ldr	r2, [r3, #0]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80081bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	68db      	ldr	r3, [r3, #12]
 80081c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081c6:	d17e      	bne.n	80082c6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d002      	beq.n	80081d6 <HAL_SPI_TransmitReceive+0xf6>
 80081d0:	8afb      	ldrh	r3, [r7, #22]
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d16c      	bne.n	80082b0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081da:	881a      	ldrh	r2, [r3, #0]
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081e6:	1c9a      	adds	r2, r3, #2
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	3b01      	subs	r3, #1
 80081f4:	b29a      	uxth	r2, r3
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80081fa:	e059      	b.n	80082b0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	689b      	ldr	r3, [r3, #8]
 8008202:	f003 0302 	and.w	r3, r3, #2
 8008206:	2b02      	cmp	r3, #2
 8008208:	d11b      	bne.n	8008242 <HAL_SPI_TransmitReceive+0x162>
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800820e:	b29b      	uxth	r3, r3
 8008210:	2b00      	cmp	r3, #0
 8008212:	d016      	beq.n	8008242 <HAL_SPI_TransmitReceive+0x162>
 8008214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008216:	2b01      	cmp	r3, #1
 8008218:	d113      	bne.n	8008242 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800821e:	881a      	ldrh	r2, [r3, #0]
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800822a:	1c9a      	adds	r2, r3, #2
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008234:	b29b      	uxth	r3, r3
 8008236:	3b01      	subs	r3, #1
 8008238:	b29a      	uxth	r2, r3
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800823e:	2300      	movs	r3, #0
 8008240:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	f003 0301 	and.w	r3, r3, #1
 800824c:	2b01      	cmp	r3, #1
 800824e:	d119      	bne.n	8008284 <HAL_SPI_TransmitReceive+0x1a4>
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008254:	b29b      	uxth	r3, r3
 8008256:	2b00      	cmp	r3, #0
 8008258:	d014      	beq.n	8008284 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	68da      	ldr	r2, [r3, #12]
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008264:	b292      	uxth	r2, r2
 8008266:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800826c:	1c9a      	adds	r2, r3, #2
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008276:	b29b      	uxth	r3, r3
 8008278:	3b01      	subs	r3, #1
 800827a:	b29a      	uxth	r2, r3
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008280:	2301      	movs	r3, #1
 8008282:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008284:	f7fd fc30 	bl	8005ae8 <HAL_GetTick>
 8008288:	4602      	mov	r2, r0
 800828a:	6a3b      	ldr	r3, [r7, #32]
 800828c:	1ad3      	subs	r3, r2, r3
 800828e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008290:	429a      	cmp	r2, r3
 8008292:	d80d      	bhi.n	80082b0 <HAL_SPI_TransmitReceive+0x1d0>
 8008294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800829a:	d009      	beq.n	80082b0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	2200      	movs	r2, #0
 80082a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80082ac:	2303      	movs	r3, #3
 80082ae:	e0bc      	b.n	800842a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80082b4:	b29b      	uxth	r3, r3
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d1a0      	bne.n	80081fc <HAL_SPI_TransmitReceive+0x11c>
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082be:	b29b      	uxth	r3, r3
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d19b      	bne.n	80081fc <HAL_SPI_TransmitReceive+0x11c>
 80082c4:	e082      	b.n	80083cc <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d002      	beq.n	80082d4 <HAL_SPI_TransmitReceive+0x1f4>
 80082ce:	8afb      	ldrh	r3, [r7, #22]
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	d171      	bne.n	80083b8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	330c      	adds	r3, #12
 80082de:	7812      	ldrb	r2, [r2, #0]
 80082e0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082e6:	1c5a      	adds	r2, r3, #1
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80082f0:	b29b      	uxth	r3, r3
 80082f2:	3b01      	subs	r3, #1
 80082f4:	b29a      	uxth	r2, r3
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082fa:	e05d      	b.n	80083b8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	689b      	ldr	r3, [r3, #8]
 8008302:	f003 0302 	and.w	r3, r3, #2
 8008306:	2b02      	cmp	r3, #2
 8008308:	d11c      	bne.n	8008344 <HAL_SPI_TransmitReceive+0x264>
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800830e:	b29b      	uxth	r3, r3
 8008310:	2b00      	cmp	r3, #0
 8008312:	d017      	beq.n	8008344 <HAL_SPI_TransmitReceive+0x264>
 8008314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008316:	2b01      	cmp	r3, #1
 8008318:	d114      	bne.n	8008344 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	330c      	adds	r3, #12
 8008324:	7812      	ldrb	r2, [r2, #0]
 8008326:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800832c:	1c5a      	adds	r2, r3, #1
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008336:	b29b      	uxth	r3, r3
 8008338:	3b01      	subs	r3, #1
 800833a:	b29a      	uxth	r2, r3
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008340:	2300      	movs	r3, #0
 8008342:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	f003 0301 	and.w	r3, r3, #1
 800834e:	2b01      	cmp	r3, #1
 8008350:	d119      	bne.n	8008386 <HAL_SPI_TransmitReceive+0x2a6>
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008356:	b29b      	uxth	r3, r3
 8008358:	2b00      	cmp	r3, #0
 800835a:	d014      	beq.n	8008386 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	68da      	ldr	r2, [r3, #12]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008366:	b2d2      	uxtb	r2, r2
 8008368:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800836e:	1c5a      	adds	r2, r3, #1
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008378:	b29b      	uxth	r3, r3
 800837a:	3b01      	subs	r3, #1
 800837c:	b29a      	uxth	r2, r3
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008382:	2301      	movs	r3, #1
 8008384:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008386:	f7fd fbaf 	bl	8005ae8 <HAL_GetTick>
 800838a:	4602      	mov	r2, r0
 800838c:	6a3b      	ldr	r3, [r7, #32]
 800838e:	1ad3      	subs	r3, r2, r3
 8008390:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008392:	429a      	cmp	r2, r3
 8008394:	d803      	bhi.n	800839e <HAL_SPI_TransmitReceive+0x2be>
 8008396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800839c:	d102      	bne.n	80083a4 <HAL_SPI_TransmitReceive+0x2c4>
 800839e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d109      	bne.n	80083b8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2200      	movs	r2, #0
 80083b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80083b4:	2303      	movs	r3, #3
 80083b6:	e038      	b.n	800842a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80083bc:	b29b      	uxth	r3, r3
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d19c      	bne.n	80082fc <HAL_SPI_TransmitReceive+0x21c>
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d197      	bne.n	80082fc <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80083cc:	6a3a      	ldr	r2, [r7, #32]
 80083ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80083d0:	68f8      	ldr	r0, [r7, #12]
 80083d2:	f000 f91d 	bl	8008610 <SPI_EndRxTxTransaction>
 80083d6:	4603      	mov	r3, r0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d008      	beq.n	80083ee <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2220      	movs	r2, #32
 80083e0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2200      	movs	r2, #0
 80083e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80083ea:	2301      	movs	r3, #1
 80083ec:	e01d      	b.n	800842a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	689b      	ldr	r3, [r3, #8]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d10a      	bne.n	800840c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80083f6:	2300      	movs	r3, #0
 80083f8:	613b      	str	r3, [r7, #16]
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	68db      	ldr	r3, [r3, #12]
 8008400:	613b      	str	r3, [r7, #16]
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	689b      	ldr	r3, [r3, #8]
 8008408:	613b      	str	r3, [r7, #16]
 800840a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2200      	movs	r2, #0
 8008418:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008420:	2b00      	cmp	r3, #0
 8008422:	d001      	beq.n	8008428 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8008424:	2301      	movs	r3, #1
 8008426:	e000      	b.n	800842a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8008428:	2300      	movs	r3, #0
  }
}
 800842a:	4618      	mov	r0, r3
 800842c:	3728      	adds	r7, #40	@ 0x28
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}
	...

08008434 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b088      	sub	sp, #32
 8008438:	af00      	add	r7, sp, #0
 800843a:	60f8      	str	r0, [r7, #12]
 800843c:	60b9      	str	r1, [r7, #8]
 800843e:	603b      	str	r3, [r7, #0]
 8008440:	4613      	mov	r3, r2
 8008442:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008444:	f7fd fb50 	bl	8005ae8 <HAL_GetTick>
 8008448:	4602      	mov	r2, r0
 800844a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800844c:	1a9b      	subs	r3, r3, r2
 800844e:	683a      	ldr	r2, [r7, #0]
 8008450:	4413      	add	r3, r2
 8008452:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008454:	f7fd fb48 	bl	8005ae8 <HAL_GetTick>
 8008458:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800845a:	4b39      	ldr	r3, [pc, #228]	@ (8008540 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	015b      	lsls	r3, r3, #5
 8008460:	0d1b      	lsrs	r3, r3, #20
 8008462:	69fa      	ldr	r2, [r7, #28]
 8008464:	fb02 f303 	mul.w	r3, r2, r3
 8008468:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800846a:	e055      	b.n	8008518 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008472:	d051      	beq.n	8008518 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008474:	f7fd fb38 	bl	8005ae8 <HAL_GetTick>
 8008478:	4602      	mov	r2, r0
 800847a:	69bb      	ldr	r3, [r7, #24]
 800847c:	1ad3      	subs	r3, r2, r3
 800847e:	69fa      	ldr	r2, [r7, #28]
 8008480:	429a      	cmp	r2, r3
 8008482:	d902      	bls.n	800848a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008484:	69fb      	ldr	r3, [r7, #28]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d13d      	bne.n	8008506 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	685a      	ldr	r2, [r3, #4]
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008498:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80084a2:	d111      	bne.n	80084c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	689b      	ldr	r3, [r3, #8]
 80084a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084ac:	d004      	beq.n	80084b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084b6:	d107      	bne.n	80084c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	681a      	ldr	r2, [r3, #0]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80084c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084d0:	d10f      	bne.n	80084f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	681a      	ldr	r2, [r3, #0]
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80084e0:	601a      	str	r2, [r3, #0]
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80084f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2201      	movs	r2, #1
 80084f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2200      	movs	r2, #0
 80084fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008502:	2303      	movs	r3, #3
 8008504:	e018      	b.n	8008538 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d102      	bne.n	8008512 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800850c:	2300      	movs	r3, #0
 800850e:	61fb      	str	r3, [r7, #28]
 8008510:	e002      	b.n	8008518 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	3b01      	subs	r3, #1
 8008516:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	689a      	ldr	r2, [r3, #8]
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	4013      	ands	r3, r2
 8008522:	68ba      	ldr	r2, [r7, #8]
 8008524:	429a      	cmp	r2, r3
 8008526:	bf0c      	ite	eq
 8008528:	2301      	moveq	r3, #1
 800852a:	2300      	movne	r3, #0
 800852c:	b2db      	uxtb	r3, r3
 800852e:	461a      	mov	r2, r3
 8008530:	79fb      	ldrb	r3, [r7, #7]
 8008532:	429a      	cmp	r2, r3
 8008534:	d19a      	bne.n	800846c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008536:	2300      	movs	r3, #0
}
 8008538:	4618      	mov	r0, r3
 800853a:	3720      	adds	r7, #32
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}
 8008540:	20000004 	.word	0x20000004

08008544 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b086      	sub	sp, #24
 8008548:	af02      	add	r7, sp, #8
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008558:	d111      	bne.n	800857e <SPI_EndRxTransaction+0x3a>
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	689b      	ldr	r3, [r3, #8]
 800855e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008562:	d004      	beq.n	800856e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	689b      	ldr	r3, [r3, #8]
 8008568:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800856c:	d107      	bne.n	800857e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	681a      	ldr	r2, [r3, #0]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800857c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008586:	d12a      	bne.n	80085de <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	689b      	ldr	r3, [r3, #8]
 800858c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008590:	d012      	beq.n	80085b8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	9300      	str	r3, [sp, #0]
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	2200      	movs	r2, #0
 800859a:	2180      	movs	r1, #128	@ 0x80
 800859c:	68f8      	ldr	r0, [r7, #12]
 800859e:	f7ff ff49 	bl	8008434 <SPI_WaitFlagStateUntilTimeout>
 80085a2:	4603      	mov	r3, r0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d02d      	beq.n	8008604 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085ac:	f043 0220 	orr.w	r2, r3, #32
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80085b4:	2303      	movs	r3, #3
 80085b6:	e026      	b.n	8008606 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	9300      	str	r3, [sp, #0]
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	2200      	movs	r2, #0
 80085c0:	2101      	movs	r1, #1
 80085c2:	68f8      	ldr	r0, [r7, #12]
 80085c4:	f7ff ff36 	bl	8008434 <SPI_WaitFlagStateUntilTimeout>
 80085c8:	4603      	mov	r3, r0
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d01a      	beq.n	8008604 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085d2:	f043 0220 	orr.w	r2, r3, #32
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80085da:	2303      	movs	r3, #3
 80085dc:	e013      	b.n	8008606 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	9300      	str	r3, [sp, #0]
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	2200      	movs	r2, #0
 80085e6:	2101      	movs	r1, #1
 80085e8:	68f8      	ldr	r0, [r7, #12]
 80085ea:	f7ff ff23 	bl	8008434 <SPI_WaitFlagStateUntilTimeout>
 80085ee:	4603      	mov	r3, r0
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d007      	beq.n	8008604 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085f8:	f043 0220 	orr.w	r2, r3, #32
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008600:	2303      	movs	r3, #3
 8008602:	e000      	b.n	8008606 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008604:	2300      	movs	r3, #0
}
 8008606:	4618      	mov	r0, r3
 8008608:	3710      	adds	r7, #16
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}
	...

08008610 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b088      	sub	sp, #32
 8008614:	af02      	add	r7, sp, #8
 8008616:	60f8      	str	r0, [r7, #12]
 8008618:	60b9      	str	r1, [r7, #8]
 800861a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	9300      	str	r3, [sp, #0]
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	2201      	movs	r2, #1
 8008624:	2102      	movs	r1, #2
 8008626:	68f8      	ldr	r0, [r7, #12]
 8008628:	f7ff ff04 	bl	8008434 <SPI_WaitFlagStateUntilTimeout>
 800862c:	4603      	mov	r3, r0
 800862e:	2b00      	cmp	r3, #0
 8008630:	d007      	beq.n	8008642 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008636:	f043 0220 	orr.w	r2, r3, #32
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800863e:	2303      	movs	r3, #3
 8008640:	e032      	b.n	80086a8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008642:	4b1b      	ldr	r3, [pc, #108]	@ (80086b0 <SPI_EndRxTxTransaction+0xa0>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a1b      	ldr	r2, [pc, #108]	@ (80086b4 <SPI_EndRxTxTransaction+0xa4>)
 8008648:	fba2 2303 	umull	r2, r3, r2, r3
 800864c:	0d5b      	lsrs	r3, r3, #21
 800864e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008652:	fb02 f303 	mul.w	r3, r2, r3
 8008656:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008660:	d112      	bne.n	8008688 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	9300      	str	r3, [sp, #0]
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	2200      	movs	r2, #0
 800866a:	2180      	movs	r1, #128	@ 0x80
 800866c:	68f8      	ldr	r0, [r7, #12]
 800866e:	f7ff fee1 	bl	8008434 <SPI_WaitFlagStateUntilTimeout>
 8008672:	4603      	mov	r3, r0
 8008674:	2b00      	cmp	r3, #0
 8008676:	d016      	beq.n	80086a6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800867c:	f043 0220 	orr.w	r2, r3, #32
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008684:	2303      	movs	r3, #3
 8008686:	e00f      	b.n	80086a8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d00a      	beq.n	80086a4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800868e:	697b      	ldr	r3, [r7, #20]
 8008690:	3b01      	subs	r3, #1
 8008692:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	689b      	ldr	r3, [r3, #8]
 800869a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800869e:	2b80      	cmp	r3, #128	@ 0x80
 80086a0:	d0f2      	beq.n	8008688 <SPI_EndRxTxTransaction+0x78>
 80086a2:	e000      	b.n	80086a6 <SPI_EndRxTxTransaction+0x96>
        break;
 80086a4:	bf00      	nop
  }

  return HAL_OK;
 80086a6:	2300      	movs	r3, #0
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	3718      	adds	r7, #24
 80086ac:	46bd      	mov	sp, r7
 80086ae:	bd80      	pop	{r7, pc}
 80086b0:	20000004 	.word	0x20000004
 80086b4:	165e9f81 	.word	0x165e9f81

080086b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b082      	sub	sp, #8
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d101      	bne.n	80086ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80086c6:	2301      	movs	r3, #1
 80086c8:	e041      	b.n	800874e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086d0:	b2db      	uxtb	r3, r3
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d106      	bne.n	80086e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2200      	movs	r2, #0
 80086da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f7fc fe00 	bl	80052e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2202      	movs	r2, #2
 80086e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681a      	ldr	r2, [r3, #0]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	3304      	adds	r3, #4
 80086f4:	4619      	mov	r1, r3
 80086f6:	4610      	mov	r0, r2
 80086f8:	f000 f9a0 	bl	8008a3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2201      	movs	r2, #1
 8008700:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2201      	movs	r2, #1
 8008708:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2201      	movs	r2, #1
 8008710:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2201      	movs	r2, #1
 8008718:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2201      	movs	r2, #1
 8008720:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2201      	movs	r2, #1
 8008728:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2201      	movs	r2, #1
 8008730:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2201      	movs	r2, #1
 8008738:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2201      	movs	r2, #1
 8008740:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2201      	movs	r2, #1
 8008748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800874c:	2300      	movs	r3, #0
}
 800874e:	4618      	mov	r0, r3
 8008750:	3708      	adds	r7, #8
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}
	...

08008758 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b084      	sub	sp, #16
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d109      	bne.n	800877c <HAL_TIM_PWM_Start+0x24>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800876e:	b2db      	uxtb	r3, r3
 8008770:	2b01      	cmp	r3, #1
 8008772:	bf14      	ite	ne
 8008774:	2301      	movne	r3, #1
 8008776:	2300      	moveq	r3, #0
 8008778:	b2db      	uxtb	r3, r3
 800877a:	e022      	b.n	80087c2 <HAL_TIM_PWM_Start+0x6a>
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	2b04      	cmp	r3, #4
 8008780:	d109      	bne.n	8008796 <HAL_TIM_PWM_Start+0x3e>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008788:	b2db      	uxtb	r3, r3
 800878a:	2b01      	cmp	r3, #1
 800878c:	bf14      	ite	ne
 800878e:	2301      	movne	r3, #1
 8008790:	2300      	moveq	r3, #0
 8008792:	b2db      	uxtb	r3, r3
 8008794:	e015      	b.n	80087c2 <HAL_TIM_PWM_Start+0x6a>
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	2b08      	cmp	r3, #8
 800879a:	d109      	bne.n	80087b0 <HAL_TIM_PWM_Start+0x58>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80087a2:	b2db      	uxtb	r3, r3
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	bf14      	ite	ne
 80087a8:	2301      	movne	r3, #1
 80087aa:	2300      	moveq	r3, #0
 80087ac:	b2db      	uxtb	r3, r3
 80087ae:	e008      	b.n	80087c2 <HAL_TIM_PWM_Start+0x6a>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	2b01      	cmp	r3, #1
 80087ba:	bf14      	ite	ne
 80087bc:	2301      	movne	r3, #1
 80087be:	2300      	moveq	r3, #0
 80087c0:	b2db      	uxtb	r3, r3
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d001      	beq.n	80087ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80087c6:	2301      	movs	r3, #1
 80087c8:	e068      	b.n	800889c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d104      	bne.n	80087da <HAL_TIM_PWM_Start+0x82>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2202      	movs	r2, #2
 80087d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80087d8:	e013      	b.n	8008802 <HAL_TIM_PWM_Start+0xaa>
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	2b04      	cmp	r3, #4
 80087de:	d104      	bne.n	80087ea <HAL_TIM_PWM_Start+0x92>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2202      	movs	r2, #2
 80087e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80087e8:	e00b      	b.n	8008802 <HAL_TIM_PWM_Start+0xaa>
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	2b08      	cmp	r3, #8
 80087ee:	d104      	bne.n	80087fa <HAL_TIM_PWM_Start+0xa2>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2202      	movs	r2, #2
 80087f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80087f8:	e003      	b.n	8008802 <HAL_TIM_PWM_Start+0xaa>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2202      	movs	r2, #2
 80087fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	2201      	movs	r2, #1
 8008808:	6839      	ldr	r1, [r7, #0]
 800880a:	4618      	mov	r0, r3
 800880c:	f000 fb28 	bl	8008e60 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a23      	ldr	r2, [pc, #140]	@ (80088a4 <HAL_TIM_PWM_Start+0x14c>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d107      	bne.n	800882a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008828:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a1d      	ldr	r2, [pc, #116]	@ (80088a4 <HAL_TIM_PWM_Start+0x14c>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d018      	beq.n	8008866 <HAL_TIM_PWM_Start+0x10e>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800883c:	d013      	beq.n	8008866 <HAL_TIM_PWM_Start+0x10e>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a19      	ldr	r2, [pc, #100]	@ (80088a8 <HAL_TIM_PWM_Start+0x150>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d00e      	beq.n	8008866 <HAL_TIM_PWM_Start+0x10e>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a17      	ldr	r2, [pc, #92]	@ (80088ac <HAL_TIM_PWM_Start+0x154>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d009      	beq.n	8008866 <HAL_TIM_PWM_Start+0x10e>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a16      	ldr	r2, [pc, #88]	@ (80088b0 <HAL_TIM_PWM_Start+0x158>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d004      	beq.n	8008866 <HAL_TIM_PWM_Start+0x10e>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a14      	ldr	r2, [pc, #80]	@ (80088b4 <HAL_TIM_PWM_Start+0x15c>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d111      	bne.n	800888a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	689b      	ldr	r3, [r3, #8]
 800886c:	f003 0307 	and.w	r3, r3, #7
 8008870:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	2b06      	cmp	r3, #6
 8008876:	d010      	beq.n	800889a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	681a      	ldr	r2, [r3, #0]
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f042 0201 	orr.w	r2, r2, #1
 8008886:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008888:	e007      	b.n	800889a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	681a      	ldr	r2, [r3, #0]
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f042 0201 	orr.w	r2, r2, #1
 8008898:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800889a:	2300      	movs	r3, #0
}
 800889c:	4618      	mov	r0, r3
 800889e:	3710      	adds	r7, #16
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}
 80088a4:	40010000 	.word	0x40010000
 80088a8:	40000400 	.word	0x40000400
 80088ac:	40000800 	.word	0x40000800
 80088b0:	40000c00 	.word	0x40000c00
 80088b4:	40014000 	.word	0x40014000

080088b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b086      	sub	sp, #24
 80088bc:	af00      	add	r7, sp, #0
 80088be:	60f8      	str	r0, [r7, #12]
 80088c0:	60b9      	str	r1, [r7, #8]
 80088c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80088c4:	2300      	movs	r3, #0
 80088c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80088ce:	2b01      	cmp	r3, #1
 80088d0:	d101      	bne.n	80088d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80088d2:	2302      	movs	r3, #2
 80088d4:	e0ae      	b.n	8008a34 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	2201      	movs	r2, #1
 80088da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2b0c      	cmp	r3, #12
 80088e2:	f200 809f 	bhi.w	8008a24 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80088e6:	a201      	add	r2, pc, #4	@ (adr r2, 80088ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80088e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088ec:	08008921 	.word	0x08008921
 80088f0:	08008a25 	.word	0x08008a25
 80088f4:	08008a25 	.word	0x08008a25
 80088f8:	08008a25 	.word	0x08008a25
 80088fc:	08008961 	.word	0x08008961
 8008900:	08008a25 	.word	0x08008a25
 8008904:	08008a25 	.word	0x08008a25
 8008908:	08008a25 	.word	0x08008a25
 800890c:	080089a3 	.word	0x080089a3
 8008910:	08008a25 	.word	0x08008a25
 8008914:	08008a25 	.word	0x08008a25
 8008918:	08008a25 	.word	0x08008a25
 800891c:	080089e3 	.word	0x080089e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	68b9      	ldr	r1, [r7, #8]
 8008926:	4618      	mov	r0, r3
 8008928:	f000 f90e 	bl	8008b48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	699a      	ldr	r2, [r3, #24]
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f042 0208 	orr.w	r2, r2, #8
 800893a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	699a      	ldr	r2, [r3, #24]
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f022 0204 	bic.w	r2, r2, #4
 800894a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	6999      	ldr	r1, [r3, #24]
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	691a      	ldr	r2, [r3, #16]
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	430a      	orrs	r2, r1
 800895c:	619a      	str	r2, [r3, #24]
      break;
 800895e:	e064      	b.n	8008a2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	68b9      	ldr	r1, [r7, #8]
 8008966:	4618      	mov	r0, r3
 8008968:	f000 f954 	bl	8008c14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	699a      	ldr	r2, [r3, #24]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800897a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	699a      	ldr	r2, [r3, #24]
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800898a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	6999      	ldr	r1, [r3, #24]
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	691b      	ldr	r3, [r3, #16]
 8008996:	021a      	lsls	r2, r3, #8
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	430a      	orrs	r2, r1
 800899e:	619a      	str	r2, [r3, #24]
      break;
 80089a0:	e043      	b.n	8008a2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	68b9      	ldr	r1, [r7, #8]
 80089a8:	4618      	mov	r0, r3
 80089aa:	f000 f99f 	bl	8008cec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	69da      	ldr	r2, [r3, #28]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f042 0208 	orr.w	r2, r2, #8
 80089bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	69da      	ldr	r2, [r3, #28]
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f022 0204 	bic.w	r2, r2, #4
 80089cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	69d9      	ldr	r1, [r3, #28]
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	691a      	ldr	r2, [r3, #16]
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	430a      	orrs	r2, r1
 80089de:	61da      	str	r2, [r3, #28]
      break;
 80089e0:	e023      	b.n	8008a2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	68b9      	ldr	r1, [r7, #8]
 80089e8:	4618      	mov	r0, r3
 80089ea:	f000 f9e9 	bl	8008dc0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	69da      	ldr	r2, [r3, #28]
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80089fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	69da      	ldr	r2, [r3, #28]
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	69d9      	ldr	r1, [r3, #28]
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	691b      	ldr	r3, [r3, #16]
 8008a18:	021a      	lsls	r2, r3, #8
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	430a      	orrs	r2, r1
 8008a20:	61da      	str	r2, [r3, #28]
      break;
 8008a22:	e002      	b.n	8008a2a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008a24:	2301      	movs	r3, #1
 8008a26:	75fb      	strb	r3, [r7, #23]
      break;
 8008a28:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008a32:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a34:	4618      	mov	r0, r3
 8008a36:	3718      	adds	r7, #24
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bd80      	pop	{r7, pc}

08008a3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b085      	sub	sp, #20
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	4a37      	ldr	r2, [pc, #220]	@ (8008b2c <TIM_Base_SetConfig+0xf0>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d00f      	beq.n	8008a74 <TIM_Base_SetConfig+0x38>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a5a:	d00b      	beq.n	8008a74 <TIM_Base_SetConfig+0x38>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	4a34      	ldr	r2, [pc, #208]	@ (8008b30 <TIM_Base_SetConfig+0xf4>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d007      	beq.n	8008a74 <TIM_Base_SetConfig+0x38>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	4a33      	ldr	r2, [pc, #204]	@ (8008b34 <TIM_Base_SetConfig+0xf8>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d003      	beq.n	8008a74 <TIM_Base_SetConfig+0x38>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	4a32      	ldr	r2, [pc, #200]	@ (8008b38 <TIM_Base_SetConfig+0xfc>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d108      	bne.n	8008a86 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	4313      	orrs	r3, r2
 8008a84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	4a28      	ldr	r2, [pc, #160]	@ (8008b2c <TIM_Base_SetConfig+0xf0>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d01b      	beq.n	8008ac6 <TIM_Base_SetConfig+0x8a>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a94:	d017      	beq.n	8008ac6 <TIM_Base_SetConfig+0x8a>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	4a25      	ldr	r2, [pc, #148]	@ (8008b30 <TIM_Base_SetConfig+0xf4>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d013      	beq.n	8008ac6 <TIM_Base_SetConfig+0x8a>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	4a24      	ldr	r2, [pc, #144]	@ (8008b34 <TIM_Base_SetConfig+0xf8>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d00f      	beq.n	8008ac6 <TIM_Base_SetConfig+0x8a>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	4a23      	ldr	r2, [pc, #140]	@ (8008b38 <TIM_Base_SetConfig+0xfc>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d00b      	beq.n	8008ac6 <TIM_Base_SetConfig+0x8a>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	4a22      	ldr	r2, [pc, #136]	@ (8008b3c <TIM_Base_SetConfig+0x100>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d007      	beq.n	8008ac6 <TIM_Base_SetConfig+0x8a>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	4a21      	ldr	r2, [pc, #132]	@ (8008b40 <TIM_Base_SetConfig+0x104>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d003      	beq.n	8008ac6 <TIM_Base_SetConfig+0x8a>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	4a20      	ldr	r2, [pc, #128]	@ (8008b44 <TIM_Base_SetConfig+0x108>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d108      	bne.n	8008ad8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008acc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	68db      	ldr	r3, [r3, #12]
 8008ad2:	68fa      	ldr	r2, [r7, #12]
 8008ad4:	4313      	orrs	r3, r2
 8008ad6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	695b      	ldr	r3, [r3, #20]
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	689a      	ldr	r2, [r3, #8]
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	4a0c      	ldr	r2, [pc, #48]	@ (8008b2c <TIM_Base_SetConfig+0xf0>)
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d103      	bne.n	8008b06 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	691a      	ldr	r2, [r3, #16]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f043 0204 	orr.w	r2, r3, #4
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2201      	movs	r2, #1
 8008b16:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	68fa      	ldr	r2, [r7, #12]
 8008b1c:	601a      	str	r2, [r3, #0]
}
 8008b1e:	bf00      	nop
 8008b20:	3714      	adds	r7, #20
 8008b22:	46bd      	mov	sp, r7
 8008b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b28:	4770      	bx	lr
 8008b2a:	bf00      	nop
 8008b2c:	40010000 	.word	0x40010000
 8008b30:	40000400 	.word	0x40000400
 8008b34:	40000800 	.word	0x40000800
 8008b38:	40000c00 	.word	0x40000c00
 8008b3c:	40014000 	.word	0x40014000
 8008b40:	40014400 	.word	0x40014400
 8008b44:	40014800 	.word	0x40014800

08008b48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b087      	sub	sp, #28
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6a1b      	ldr	r3, [r3, #32]
 8008b56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6a1b      	ldr	r3, [r3, #32]
 8008b5c:	f023 0201 	bic.w	r2, r3, #1
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	699b      	ldr	r3, [r3, #24]
 8008b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	f023 0303 	bic.w	r3, r3, #3
 8008b7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	68fa      	ldr	r2, [r7, #12]
 8008b86:	4313      	orrs	r3, r2
 8008b88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008b8a:	697b      	ldr	r3, [r7, #20]
 8008b8c:	f023 0302 	bic.w	r3, r3, #2
 8008b90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	697a      	ldr	r2, [r7, #20]
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	4a1c      	ldr	r2, [pc, #112]	@ (8008c10 <TIM_OC1_SetConfig+0xc8>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d10c      	bne.n	8008bbe <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	f023 0308 	bic.w	r3, r3, #8
 8008baa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	697a      	ldr	r2, [r7, #20]
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008bb6:	697b      	ldr	r3, [r7, #20]
 8008bb8:	f023 0304 	bic.w	r3, r3, #4
 8008bbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	4a13      	ldr	r2, [pc, #76]	@ (8008c10 <TIM_OC1_SetConfig+0xc8>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d111      	bne.n	8008bea <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008bcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008bd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	695b      	ldr	r3, [r3, #20]
 8008bda:	693a      	ldr	r2, [r7, #16]
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	699b      	ldr	r3, [r3, #24]
 8008be4:	693a      	ldr	r2, [r7, #16]
 8008be6:	4313      	orrs	r3, r2
 8008be8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	693a      	ldr	r2, [r7, #16]
 8008bee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	68fa      	ldr	r2, [r7, #12]
 8008bf4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	685a      	ldr	r2, [r3, #4]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	697a      	ldr	r2, [r7, #20]
 8008c02:	621a      	str	r2, [r3, #32]
}
 8008c04:	bf00      	nop
 8008c06:	371c      	adds	r7, #28
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0e:	4770      	bx	lr
 8008c10:	40010000 	.word	0x40010000

08008c14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c14:	b480      	push	{r7}
 8008c16:	b087      	sub	sp, #28
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6a1b      	ldr	r3, [r3, #32]
 8008c22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6a1b      	ldr	r3, [r3, #32]
 8008c28:	f023 0210 	bic.w	r2, r3, #16
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	699b      	ldr	r3, [r3, #24]
 8008c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	021b      	lsls	r3, r3, #8
 8008c52:	68fa      	ldr	r2, [r7, #12]
 8008c54:	4313      	orrs	r3, r2
 8008c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	f023 0320 	bic.w	r3, r3, #32
 8008c5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	011b      	lsls	r3, r3, #4
 8008c66:	697a      	ldr	r2, [r7, #20]
 8008c68:	4313      	orrs	r3, r2
 8008c6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	4a1e      	ldr	r2, [pc, #120]	@ (8008ce8 <TIM_OC2_SetConfig+0xd4>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d10d      	bne.n	8008c90 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	68db      	ldr	r3, [r3, #12]
 8008c80:	011b      	lsls	r3, r3, #4
 8008c82:	697a      	ldr	r2, [r7, #20]
 8008c84:	4313      	orrs	r3, r2
 8008c86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008c88:	697b      	ldr	r3, [r7, #20]
 8008c8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c8e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	4a15      	ldr	r2, [pc, #84]	@ (8008ce8 <TIM_OC2_SetConfig+0xd4>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d113      	bne.n	8008cc0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008c9e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008ca0:	693b      	ldr	r3, [r7, #16]
 8008ca2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008ca6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	695b      	ldr	r3, [r3, #20]
 8008cac:	009b      	lsls	r3, r3, #2
 8008cae:	693a      	ldr	r2, [r7, #16]
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	699b      	ldr	r3, [r3, #24]
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	693a      	ldr	r2, [r7, #16]
 8008cbc:	4313      	orrs	r3, r2
 8008cbe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	693a      	ldr	r2, [r7, #16]
 8008cc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	68fa      	ldr	r2, [r7, #12]
 8008cca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	685a      	ldr	r2, [r3, #4]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	697a      	ldr	r2, [r7, #20]
 8008cd8:	621a      	str	r2, [r3, #32]
}
 8008cda:	bf00      	nop
 8008cdc:	371c      	adds	r7, #28
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce4:	4770      	bx	lr
 8008ce6:	bf00      	nop
 8008ce8:	40010000 	.word	0x40010000

08008cec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008cec:	b480      	push	{r7}
 8008cee:	b087      	sub	sp, #28
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
 8008cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6a1b      	ldr	r3, [r3, #32]
 8008cfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	6a1b      	ldr	r3, [r3, #32]
 8008d00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	685b      	ldr	r3, [r3, #4]
 8008d0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	69db      	ldr	r3, [r3, #28]
 8008d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	f023 0303 	bic.w	r3, r3, #3
 8008d22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	68fa      	ldr	r2, [r7, #12]
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008d34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	689b      	ldr	r3, [r3, #8]
 8008d3a:	021b      	lsls	r3, r3, #8
 8008d3c:	697a      	ldr	r2, [r7, #20]
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	4a1d      	ldr	r2, [pc, #116]	@ (8008dbc <TIM_OC3_SetConfig+0xd0>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d10d      	bne.n	8008d66 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008d4a:	697b      	ldr	r3, [r7, #20]
 8008d4c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008d50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	68db      	ldr	r3, [r3, #12]
 8008d56:	021b      	lsls	r3, r3, #8
 8008d58:	697a      	ldr	r2, [r7, #20]
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008d64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	4a14      	ldr	r2, [pc, #80]	@ (8008dbc <TIM_OC3_SetConfig+0xd0>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d113      	bne.n	8008d96 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008d6e:	693b      	ldr	r3, [r7, #16]
 8008d70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008d74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008d76:	693b      	ldr	r3, [r7, #16]
 8008d78:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008d7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	695b      	ldr	r3, [r3, #20]
 8008d82:	011b      	lsls	r3, r3, #4
 8008d84:	693a      	ldr	r2, [r7, #16]
 8008d86:	4313      	orrs	r3, r2
 8008d88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	699b      	ldr	r3, [r3, #24]
 8008d8e:	011b      	lsls	r3, r3, #4
 8008d90:	693a      	ldr	r2, [r7, #16]
 8008d92:	4313      	orrs	r3, r2
 8008d94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	693a      	ldr	r2, [r7, #16]
 8008d9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	68fa      	ldr	r2, [r7, #12]
 8008da0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	685a      	ldr	r2, [r3, #4]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	697a      	ldr	r2, [r7, #20]
 8008dae:	621a      	str	r2, [r3, #32]
}
 8008db0:	bf00      	nop
 8008db2:	371c      	adds	r7, #28
 8008db4:	46bd      	mov	sp, r7
 8008db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dba:	4770      	bx	lr
 8008dbc:	40010000 	.word	0x40010000

08008dc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b087      	sub	sp, #28
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
 8008dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6a1b      	ldr	r3, [r3, #32]
 8008dce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6a1b      	ldr	r3, [r3, #32]
 8008dd4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	69db      	ldr	r3, [r3, #28]
 8008de6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008dee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008df6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	021b      	lsls	r3, r3, #8
 8008dfe:	68fa      	ldr	r2, [r7, #12]
 8008e00:	4313      	orrs	r3, r2
 8008e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008e0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	689b      	ldr	r3, [r3, #8]
 8008e10:	031b      	lsls	r3, r3, #12
 8008e12:	693a      	ldr	r2, [r7, #16]
 8008e14:	4313      	orrs	r3, r2
 8008e16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	4a10      	ldr	r2, [pc, #64]	@ (8008e5c <TIM_OC4_SetConfig+0x9c>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d109      	bne.n	8008e34 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008e26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	695b      	ldr	r3, [r3, #20]
 8008e2c:	019b      	lsls	r3, r3, #6
 8008e2e:	697a      	ldr	r2, [r7, #20]
 8008e30:	4313      	orrs	r3, r2
 8008e32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	697a      	ldr	r2, [r7, #20]
 8008e38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	68fa      	ldr	r2, [r7, #12]
 8008e3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	685a      	ldr	r2, [r3, #4]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	693a      	ldr	r2, [r7, #16]
 8008e4c:	621a      	str	r2, [r3, #32]
}
 8008e4e:	bf00      	nop
 8008e50:	371c      	adds	r7, #28
 8008e52:	46bd      	mov	sp, r7
 8008e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e58:	4770      	bx	lr
 8008e5a:	bf00      	nop
 8008e5c:	40010000 	.word	0x40010000

08008e60 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b087      	sub	sp, #28
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	60f8      	str	r0, [r7, #12]
 8008e68:	60b9      	str	r1, [r7, #8]
 8008e6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	f003 031f 	and.w	r3, r3, #31
 8008e72:	2201      	movs	r2, #1
 8008e74:	fa02 f303 	lsl.w	r3, r2, r3
 8008e78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	6a1a      	ldr	r2, [r3, #32]
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	43db      	mvns	r3, r3
 8008e82:	401a      	ands	r2, r3
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	6a1a      	ldr	r2, [r3, #32]
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	f003 031f 	and.w	r3, r3, #31
 8008e92:	6879      	ldr	r1, [r7, #4]
 8008e94:	fa01 f303 	lsl.w	r3, r1, r3
 8008e98:	431a      	orrs	r2, r3
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	621a      	str	r2, [r3, #32]
}
 8008e9e:	bf00      	nop
 8008ea0:	371c      	adds	r7, #28
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea8:	4770      	bx	lr
	...

08008eac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b085      	sub	sp, #20
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
 8008eb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ebc:	2b01      	cmp	r3, #1
 8008ebe:	d101      	bne.n	8008ec4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ec0:	2302      	movs	r3, #2
 8008ec2:	e050      	b.n	8008f66 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2202      	movs	r2, #2
 8008ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	689b      	ldr	r3, [r3, #8]
 8008ee2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008eea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	68fa      	ldr	r2, [r7, #12]
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	68fa      	ldr	r2, [r7, #12]
 8008efc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a1c      	ldr	r2, [pc, #112]	@ (8008f74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d018      	beq.n	8008f3a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f10:	d013      	beq.n	8008f3a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4a18      	ldr	r2, [pc, #96]	@ (8008f78 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d00e      	beq.n	8008f3a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a16      	ldr	r2, [pc, #88]	@ (8008f7c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d009      	beq.n	8008f3a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a15      	ldr	r2, [pc, #84]	@ (8008f80 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d004      	beq.n	8008f3a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	4a13      	ldr	r2, [pc, #76]	@ (8008f84 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d10c      	bne.n	8008f54 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	68ba      	ldr	r2, [r7, #8]
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	68ba      	ldr	r2, [r7, #8]
 8008f52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2201      	movs	r2, #1
 8008f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f64:	2300      	movs	r3, #0
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3714      	adds	r7, #20
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f70:	4770      	bx	lr
 8008f72:	bf00      	nop
 8008f74:	40010000 	.word	0x40010000
 8008f78:	40000400 	.word	0x40000400
 8008f7c:	40000800 	.word	0x40000800
 8008f80:	40000c00 	.word	0x40000c00
 8008f84:	40014000 	.word	0x40014000

08008f88 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b085      	sub	sp, #20
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
 8008f90:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008f92:	2300      	movs	r3, #0
 8008f94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d101      	bne.n	8008fa4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008fa0:	2302      	movs	r3, #2
 8008fa2:	e03d      	b.n	8009020 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	68db      	ldr	r3, [r3, #12]
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4313      	orrs	r3, r2
 8008fe2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	691b      	ldr	r3, [r3, #16]
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	695b      	ldr	r3, [r3, #20]
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	69db      	ldr	r3, [r3, #28]
 800900a:	4313      	orrs	r3, r2
 800900c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	68fa      	ldr	r2, [r7, #12]
 8009014:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800901e:	2300      	movs	r3, #0
}
 8009020:	4618      	mov	r0, r3
 8009022:	3714      	adds	r7, #20
 8009024:	46bd      	mov	sp, r7
 8009026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902a:	4770      	bx	lr

0800902c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b082      	sub	sp, #8
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d101      	bne.n	800903e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800903a:	2301      	movs	r3, #1
 800903c:	e042      	b.n	80090c4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009044:	b2db      	uxtb	r3, r3
 8009046:	2b00      	cmp	r3, #0
 8009048:	d106      	bne.n	8009058 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	2200      	movs	r2, #0
 800904e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f7fc fad2 	bl	80055fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2224      	movs	r2, #36	@ 0x24
 800905c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	68da      	ldr	r2, [r3, #12]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800906e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f000 fb7b 	bl	800976c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	691a      	ldr	r2, [r3, #16]
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009084:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	695a      	ldr	r2, [r3, #20]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009094:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	68da      	ldr	r2, [r3, #12]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80090a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2200      	movs	r2, #0
 80090aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2220      	movs	r2, #32
 80090b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2220      	movs	r2, #32
 80090b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2200      	movs	r2, #0
 80090c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80090c2:	2300      	movs	r3, #0
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	3708      	adds	r7, #8
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}

080090cc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b08a      	sub	sp, #40	@ 0x28
 80090d0:	af02      	add	r7, sp, #8
 80090d2:	60f8      	str	r0, [r7, #12]
 80090d4:	60b9      	str	r1, [r7, #8]
 80090d6:	603b      	str	r3, [r7, #0]
 80090d8:	4613      	mov	r3, r2
 80090da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80090dc:	2300      	movs	r3, #0
 80090de:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090e6:	b2db      	uxtb	r3, r3
 80090e8:	2b20      	cmp	r3, #32
 80090ea:	d175      	bne.n	80091d8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d002      	beq.n	80090f8 <HAL_UART_Transmit+0x2c>
 80090f2:	88fb      	ldrh	r3, [r7, #6]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d101      	bne.n	80090fc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80090f8:	2301      	movs	r3, #1
 80090fa:	e06e      	b.n	80091da <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2200      	movs	r2, #0
 8009100:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2221      	movs	r2, #33	@ 0x21
 8009106:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800910a:	f7fc fced 	bl	8005ae8 <HAL_GetTick>
 800910e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	88fa      	ldrh	r2, [r7, #6]
 8009114:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	88fa      	ldrh	r2, [r7, #6]
 800911a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	689b      	ldr	r3, [r3, #8]
 8009120:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009124:	d108      	bne.n	8009138 <HAL_UART_Transmit+0x6c>
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	691b      	ldr	r3, [r3, #16]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d104      	bne.n	8009138 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800912e:	2300      	movs	r3, #0
 8009130:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	61bb      	str	r3, [r7, #24]
 8009136:	e003      	b.n	8009140 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800913c:	2300      	movs	r3, #0
 800913e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009140:	e02e      	b.n	80091a0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	9300      	str	r3, [sp, #0]
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	2200      	movs	r2, #0
 800914a:	2180      	movs	r1, #128	@ 0x80
 800914c:	68f8      	ldr	r0, [r7, #12]
 800914e:	f000 f981 	bl	8009454 <UART_WaitOnFlagUntilTimeout>
 8009152:	4603      	mov	r3, r0
 8009154:	2b00      	cmp	r3, #0
 8009156:	d005      	beq.n	8009164 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	2220      	movs	r2, #32
 800915c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009160:	2303      	movs	r3, #3
 8009162:	e03a      	b.n	80091da <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009164:	69fb      	ldr	r3, [r7, #28]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d10b      	bne.n	8009182 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800916a:	69bb      	ldr	r3, [r7, #24]
 800916c:	881b      	ldrh	r3, [r3, #0]
 800916e:	461a      	mov	r2, r3
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009178:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800917a:	69bb      	ldr	r3, [r7, #24]
 800917c:	3302      	adds	r3, #2
 800917e:	61bb      	str	r3, [r7, #24]
 8009180:	e007      	b.n	8009192 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009182:	69fb      	ldr	r3, [r7, #28]
 8009184:	781a      	ldrb	r2, [r3, #0]
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800918c:	69fb      	ldr	r3, [r7, #28]
 800918e:	3301      	adds	r3, #1
 8009190:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009196:	b29b      	uxth	r3, r3
 8009198:	3b01      	subs	r3, #1
 800919a:	b29a      	uxth	r2, r3
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80091a4:	b29b      	uxth	r3, r3
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d1cb      	bne.n	8009142 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	9300      	str	r3, [sp, #0]
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	2200      	movs	r2, #0
 80091b2:	2140      	movs	r1, #64	@ 0x40
 80091b4:	68f8      	ldr	r0, [r7, #12]
 80091b6:	f000 f94d 	bl	8009454 <UART_WaitOnFlagUntilTimeout>
 80091ba:	4603      	mov	r3, r0
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d005      	beq.n	80091cc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	2220      	movs	r2, #32
 80091c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80091c8:	2303      	movs	r3, #3
 80091ca:	e006      	b.n	80091da <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2220      	movs	r2, #32
 80091d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80091d4:	2300      	movs	r3, #0
 80091d6:	e000      	b.n	80091da <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80091d8:	2302      	movs	r3, #2
  }
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3720      	adds	r7, #32
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}

080091e2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80091e2:	b580      	push	{r7, lr}
 80091e4:	b084      	sub	sp, #16
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	60f8      	str	r0, [r7, #12]
 80091ea:	60b9      	str	r1, [r7, #8]
 80091ec:	4613      	mov	r3, r2
 80091ee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	2b20      	cmp	r3, #32
 80091fa:	d112      	bne.n	8009222 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d002      	beq.n	8009208 <HAL_UART_Receive_DMA+0x26>
 8009202:	88fb      	ldrh	r3, [r7, #6]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d101      	bne.n	800920c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009208:	2301      	movs	r3, #1
 800920a:	e00b      	b.n	8009224 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2200      	movs	r2, #0
 8009210:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009212:	88fb      	ldrh	r3, [r7, #6]
 8009214:	461a      	mov	r2, r3
 8009216:	68b9      	ldr	r1, [r7, #8]
 8009218:	68f8      	ldr	r0, [r7, #12]
 800921a:	f000 f975 	bl	8009508 <UART_Start_Receive_DMA>
 800921e:	4603      	mov	r3, r0
 8009220:	e000      	b.n	8009224 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009222:	2302      	movs	r3, #2
  }
}
 8009224:	4618      	mov	r0, r3
 8009226:	3710      	adds	r7, #16
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800922c:	b480      	push	{r7}
 800922e:	b083      	sub	sp, #12
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009234:	bf00      	nop
 8009236:	370c      	adds	r7, #12
 8009238:	46bd      	mov	sp, r7
 800923a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923e:	4770      	bx	lr

08009240 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009240:	b480      	push	{r7}
 8009242:	b083      	sub	sp, #12
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	460b      	mov	r3, r1
 800924a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800924c:	bf00      	nop
 800924e:	370c      	adds	r7, #12
 8009250:	46bd      	mov	sp, r7
 8009252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009256:	4770      	bx	lr

08009258 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b09c      	sub	sp, #112	@ 0x70
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009264:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009270:	2b00      	cmp	r3, #0
 8009272:	d172      	bne.n	800935a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009274:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009276:	2200      	movs	r2, #0
 8009278:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800927a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	330c      	adds	r3, #12
 8009280:	64fb      	str	r3, [r7, #76]	@ 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009282:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009284:	e853 3f00 	ldrex	r3, [r3]
 8009288:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800928a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800928c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009290:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009292:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	330c      	adds	r3, #12
 8009298:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800929a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800929c:	657b      	str	r3, [r7, #84]	@ 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800929e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80092a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80092a2:	e841 2300 	strex	r3, r2, [r1]
 80092a6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80092a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d1e5      	bne.n	800927a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	3314      	adds	r3, #20
 80092b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092b8:	e853 3f00 	ldrex	r3, [r3]
 80092bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80092be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092c0:	f023 0301 	bic.w	r3, r3, #1
 80092c4:	667b      	str	r3, [r7, #100]	@ 0x64
 80092c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	3314      	adds	r3, #20
 80092cc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80092ce:	647a      	str	r2, [r7, #68]	@ 0x44
 80092d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80092d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80092d6:	e841 2300 	strex	r3, r2, [r1]
 80092da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80092dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d1e5      	bne.n	80092ae <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	3314      	adds	r3, #20
 80092e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ec:	e853 3f00 	ldrex	r3, [r3]
 80092f0:	623b      	str	r3, [r7, #32]
   return(result);
 80092f2:	6a3b      	ldr	r3, [r7, #32]
 80092f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80092fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	3314      	adds	r3, #20
 8009300:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009302:	633a      	str	r2, [r7, #48]	@ 0x30
 8009304:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009306:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009308:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800930a:	e841 2300 	strex	r3, r2, [r1]
 800930e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009312:	2b00      	cmp	r3, #0
 8009314:	d1e5      	bne.n	80092e2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009316:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009318:	2220      	movs	r2, #32
 800931a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800931e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009322:	2b01      	cmp	r3, #1
 8009324:	d119      	bne.n	800935a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009326:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	330c      	adds	r3, #12
 800932c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	e853 3f00 	ldrex	r3, [r3]
 8009334:	60fb      	str	r3, [r7, #12]
   return(result);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	f023 0310 	bic.w	r3, r3, #16
 800933c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800933e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	330c      	adds	r3, #12
 8009344:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009346:	61fa      	str	r2, [r7, #28]
 8009348:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800934a:	69b9      	ldr	r1, [r7, #24]
 800934c:	69fa      	ldr	r2, [r7, #28]
 800934e:	e841 2300 	strex	r3, r2, [r1]
 8009352:	617b      	str	r3, [r7, #20]
   return(result);
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d1e5      	bne.n	8009326 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800935a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800935c:	2200      	movs	r2, #0
 800935e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009360:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009364:	2b01      	cmp	r3, #1
 8009366:	d106      	bne.n	8009376 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009368:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800936a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800936c:	4619      	mov	r1, r3
 800936e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009370:	f7ff ff66 	bl	8009240 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009374:	e002      	b.n	800937c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009376:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009378:	f7f7 fdc0 	bl	8000efc <HAL_UART_RxCpltCallback>
}
 800937c:	bf00      	nop
 800937e:	3770      	adds	r7, #112	@ 0x70
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}

08009384 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b084      	sub	sp, #16
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009390:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	2201      	movs	r2, #1
 8009396:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800939c:	2b01      	cmp	r3, #1
 800939e:	d108      	bne.n	80093b2 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093a4:	085b      	lsrs	r3, r3, #1
 80093a6:	b29b      	uxth	r3, r3
 80093a8:	4619      	mov	r1, r3
 80093aa:	68f8      	ldr	r0, [r7, #12]
 80093ac:	f7ff ff48 	bl	8009240 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80093b0:	e002      	b.n	80093b8 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80093b2:	68f8      	ldr	r0, [r7, #12]
 80093b4:	f7ff ff3a 	bl	800922c <HAL_UART_RxHalfCpltCallback>
}
 80093b8:	bf00      	nop
 80093ba:	3710      	adds	r7, #16
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}

080093c0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b084      	sub	sp, #16
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80093c8:	2300      	movs	r3, #0
 80093ca:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093d0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	695b      	ldr	r3, [r3, #20]
 80093d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093dc:	2b80      	cmp	r3, #128	@ 0x80
 80093de:	bf0c      	ite	eq
 80093e0:	2301      	moveq	r3, #1
 80093e2:	2300      	movne	r3, #0
 80093e4:	b2db      	uxtb	r3, r3
 80093e6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093ee:	b2db      	uxtb	r3, r3
 80093f0:	2b21      	cmp	r3, #33	@ 0x21
 80093f2:	d108      	bne.n	8009406 <UART_DMAError+0x46>
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d005      	beq.n	8009406 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	2200      	movs	r2, #0
 80093fe:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8009400:	68b8      	ldr	r0, [r7, #8]
 8009402:	f000 f927 	bl	8009654 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	695b      	ldr	r3, [r3, #20]
 800940c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009410:	2b40      	cmp	r3, #64	@ 0x40
 8009412:	bf0c      	ite	eq
 8009414:	2301      	moveq	r3, #1
 8009416:	2300      	movne	r3, #0
 8009418:	b2db      	uxtb	r3, r3
 800941a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009422:	b2db      	uxtb	r3, r3
 8009424:	2b22      	cmp	r3, #34	@ 0x22
 8009426:	d108      	bne.n	800943a <UART_DMAError+0x7a>
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d005      	beq.n	800943a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	2200      	movs	r2, #0
 8009432:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8009434:	68b8      	ldr	r0, [r7, #8]
 8009436:	f000 f935 	bl	80096a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800943e:	f043 0210 	orr.w	r2, r3, #16
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009446:	68b8      	ldr	r0, [r7, #8]
 8009448:	f7f7 fd66 	bl	8000f18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800944c:	bf00      	nop
 800944e:	3710      	adds	r7, #16
 8009450:	46bd      	mov	sp, r7
 8009452:	bd80      	pop	{r7, pc}

08009454 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b086      	sub	sp, #24
 8009458:	af00      	add	r7, sp, #0
 800945a:	60f8      	str	r0, [r7, #12]
 800945c:	60b9      	str	r1, [r7, #8]
 800945e:	603b      	str	r3, [r7, #0]
 8009460:	4613      	mov	r3, r2
 8009462:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009464:	e03b      	b.n	80094de <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009466:	6a3b      	ldr	r3, [r7, #32]
 8009468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800946c:	d037      	beq.n	80094de <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800946e:	f7fc fb3b 	bl	8005ae8 <HAL_GetTick>
 8009472:	4602      	mov	r2, r0
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	1ad3      	subs	r3, r2, r3
 8009478:	6a3a      	ldr	r2, [r7, #32]
 800947a:	429a      	cmp	r2, r3
 800947c:	d302      	bcc.n	8009484 <UART_WaitOnFlagUntilTimeout+0x30>
 800947e:	6a3b      	ldr	r3, [r7, #32]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d101      	bne.n	8009488 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009484:	2303      	movs	r3, #3
 8009486:	e03a      	b.n	80094fe <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	68db      	ldr	r3, [r3, #12]
 800948e:	f003 0304 	and.w	r3, r3, #4
 8009492:	2b00      	cmp	r3, #0
 8009494:	d023      	beq.n	80094de <UART_WaitOnFlagUntilTimeout+0x8a>
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	2b80      	cmp	r3, #128	@ 0x80
 800949a:	d020      	beq.n	80094de <UART_WaitOnFlagUntilTimeout+0x8a>
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	2b40      	cmp	r3, #64	@ 0x40
 80094a0:	d01d      	beq.n	80094de <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f003 0308 	and.w	r3, r3, #8
 80094ac:	2b08      	cmp	r3, #8
 80094ae:	d116      	bne.n	80094de <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80094b0:	2300      	movs	r3, #0
 80094b2:	617b      	str	r3, [r7, #20]
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	617b      	str	r3, [r7, #20]
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	685b      	ldr	r3, [r3, #4]
 80094c2:	617b      	str	r3, [r7, #20]
 80094c4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80094c6:	68f8      	ldr	r0, [r7, #12]
 80094c8:	f000 f8ec 	bl	80096a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	2208      	movs	r2, #8
 80094d0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2200      	movs	r2, #0
 80094d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80094da:	2301      	movs	r3, #1
 80094dc:	e00f      	b.n	80094fe <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	681a      	ldr	r2, [r3, #0]
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	4013      	ands	r3, r2
 80094e8:	68ba      	ldr	r2, [r7, #8]
 80094ea:	429a      	cmp	r2, r3
 80094ec:	bf0c      	ite	eq
 80094ee:	2301      	moveq	r3, #1
 80094f0:	2300      	movne	r3, #0
 80094f2:	b2db      	uxtb	r3, r3
 80094f4:	461a      	mov	r2, r3
 80094f6:	79fb      	ldrb	r3, [r7, #7]
 80094f8:	429a      	cmp	r2, r3
 80094fa:	d0b4      	beq.n	8009466 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80094fc:	2300      	movs	r3, #0
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3718      	adds	r7, #24
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}
	...

08009508 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b098      	sub	sp, #96	@ 0x60
 800950c:	af00      	add	r7, sp, #0
 800950e:	60f8      	str	r0, [r7, #12]
 8009510:	60b9      	str	r1, [r7, #8]
 8009512:	4613      	mov	r3, r2
 8009514:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009516:	68ba      	ldr	r2, [r7, #8]
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	88fa      	ldrh	r2, [r7, #6]
 8009520:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2200      	movs	r2, #0
 8009526:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2222      	movs	r2, #34	@ 0x22
 800952c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009534:	4a44      	ldr	r2, [pc, #272]	@ (8009648 <UART_Start_Receive_DMA+0x140>)
 8009536:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800953c:	4a43      	ldr	r2, [pc, #268]	@ (800964c <UART_Start_Receive_DMA+0x144>)
 800953e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009544:	4a42      	ldr	r2, [pc, #264]	@ (8009650 <UART_Start_Receive_DMA+0x148>)
 8009546:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800954c:	2200      	movs	r2, #0
 800954e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009550:	f107 0308 	add.w	r3, r7, #8
 8009554:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	3304      	adds	r3, #4
 8009560:	4619      	mov	r1, r3
 8009562:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009564:	681a      	ldr	r2, [r3, #0]
 8009566:	88fb      	ldrh	r3, [r7, #6]
 8009568:	f7fd f8b4 	bl	80066d4 <HAL_DMA_Start_IT>
 800956c:	4603      	mov	r3, r0
 800956e:	2b00      	cmp	r3, #0
 8009570:	d008      	beq.n	8009584 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	2210      	movs	r2, #16
 8009576:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	2220      	movs	r2, #32
 800957c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8009580:	2301      	movs	r3, #1
 8009582:	e05d      	b.n	8009640 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009584:	2300      	movs	r3, #0
 8009586:	613b      	str	r3, [r7, #16]
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	613b      	str	r3, [r7, #16]
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	685b      	ldr	r3, [r3, #4]
 8009596:	613b      	str	r3, [r7, #16]
 8009598:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	691b      	ldr	r3, [r3, #16]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d019      	beq.n	80095d6 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	330c      	adds	r3, #12
 80095a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095ac:	e853 3f00 	ldrex	r3, [r3]
 80095b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80095b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	330c      	adds	r3, #12
 80095c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80095c2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80095c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095c6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80095c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80095ca:	e841 2300 	strex	r3, r2, [r1]
 80095ce:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80095d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d1e5      	bne.n	80095a2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	3314      	adds	r3, #20
 80095dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095e0:	e853 3f00 	ldrex	r3, [r3]
 80095e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095e8:	f043 0301 	orr.w	r3, r3, #1
 80095ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	3314      	adds	r3, #20
 80095f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80095f6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80095f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095fa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80095fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80095fe:	e841 2300 	strex	r3, r2, [r1]
 8009602:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009606:	2b00      	cmp	r3, #0
 8009608:	d1e5      	bne.n	80095d6 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	3314      	adds	r3, #20
 8009610:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009612:	69bb      	ldr	r3, [r7, #24]
 8009614:	e853 3f00 	ldrex	r3, [r3]
 8009618:	617b      	str	r3, [r7, #20]
   return(result);
 800961a:	697b      	ldr	r3, [r7, #20]
 800961c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009620:	653b      	str	r3, [r7, #80]	@ 0x50
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	3314      	adds	r3, #20
 8009628:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800962a:	627a      	str	r2, [r7, #36]	@ 0x24
 800962c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800962e:	6a39      	ldr	r1, [r7, #32]
 8009630:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009632:	e841 2300 	strex	r3, r2, [r1]
 8009636:	61fb      	str	r3, [r7, #28]
   return(result);
 8009638:	69fb      	ldr	r3, [r7, #28]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d1e5      	bne.n	800960a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800963e:	2300      	movs	r3, #0
}
 8009640:	4618      	mov	r0, r3
 8009642:	3760      	adds	r7, #96	@ 0x60
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}
 8009648:	08009259 	.word	0x08009259
 800964c:	08009385 	.word	0x08009385
 8009650:	080093c1 	.word	0x080093c1

08009654 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009654:	b480      	push	{r7}
 8009656:	b089      	sub	sp, #36	@ 0x24
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	330c      	adds	r3, #12
 8009662:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	e853 3f00 	ldrex	r3, [r3]
 800966a:	60bb      	str	r3, [r7, #8]
   return(result);
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009672:	61fb      	str	r3, [r7, #28]
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	330c      	adds	r3, #12
 800967a:	69fa      	ldr	r2, [r7, #28]
 800967c:	61ba      	str	r2, [r7, #24]
 800967e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009680:	6979      	ldr	r1, [r7, #20]
 8009682:	69ba      	ldr	r2, [r7, #24]
 8009684:	e841 2300 	strex	r3, r2, [r1]
 8009688:	613b      	str	r3, [r7, #16]
   return(result);
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d1e5      	bne.n	800965c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2220      	movs	r2, #32
 8009694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8009698:	bf00      	nop
 800969a:	3724      	adds	r7, #36	@ 0x24
 800969c:	46bd      	mov	sp, r7
 800969e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a2:	4770      	bx	lr

080096a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b095      	sub	sp, #84	@ 0x54
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	330c      	adds	r3, #12
 80096b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096b6:	e853 3f00 	ldrex	r3, [r3]
 80096ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80096bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80096c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	330c      	adds	r3, #12
 80096ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80096cc:	643a      	str	r2, [r7, #64]	@ 0x40
 80096ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80096d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80096d4:	e841 2300 	strex	r3, r2, [r1]
 80096d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80096da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d1e5      	bne.n	80096ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	3314      	adds	r3, #20
 80096e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096e8:	6a3b      	ldr	r3, [r7, #32]
 80096ea:	e853 3f00 	ldrex	r3, [r3]
 80096ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80096f0:	69fb      	ldr	r3, [r7, #28]
 80096f2:	f023 0301 	bic.w	r3, r3, #1
 80096f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	3314      	adds	r3, #20
 80096fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009700:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009702:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009704:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009706:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009708:	e841 2300 	strex	r3, r2, [r1]
 800970c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800970e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009710:	2b00      	cmp	r3, #0
 8009712:	d1e5      	bne.n	80096e0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009718:	2b01      	cmp	r3, #1
 800971a:	d119      	bne.n	8009750 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	330c      	adds	r3, #12
 8009722:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	e853 3f00 	ldrex	r3, [r3]
 800972a:	60bb      	str	r3, [r7, #8]
   return(result);
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	f023 0310 	bic.w	r3, r3, #16
 8009732:	647b      	str	r3, [r7, #68]	@ 0x44
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	330c      	adds	r3, #12
 800973a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800973c:	61ba      	str	r2, [r7, #24]
 800973e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009740:	6979      	ldr	r1, [r7, #20]
 8009742:	69ba      	ldr	r2, [r7, #24]
 8009744:	e841 2300 	strex	r3, r2, [r1]
 8009748:	613b      	str	r3, [r7, #16]
   return(result);
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d1e5      	bne.n	800971c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2220      	movs	r2, #32
 8009754:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2200      	movs	r2, #0
 800975c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800975e:	bf00      	nop
 8009760:	3754      	adds	r7, #84	@ 0x54
 8009762:	46bd      	mov	sp, r7
 8009764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009768:	4770      	bx	lr
	...

0800976c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800976c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009770:	b0c0      	sub	sp, #256	@ 0x100
 8009772:	af00      	add	r7, sp, #0
 8009774:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	691b      	ldr	r3, [r3, #16]
 8009780:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009788:	68d9      	ldr	r1, [r3, #12]
 800978a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800978e:	681a      	ldr	r2, [r3, #0]
 8009790:	ea40 0301 	orr.w	r3, r0, r1
 8009794:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800979a:	689a      	ldr	r2, [r3, #8]
 800979c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097a0:	691b      	ldr	r3, [r3, #16]
 80097a2:	431a      	orrs	r2, r3
 80097a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097a8:	695b      	ldr	r3, [r3, #20]
 80097aa:	431a      	orrs	r2, r3
 80097ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097b0:	69db      	ldr	r3, [r3, #28]
 80097b2:	4313      	orrs	r3, r2
 80097b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80097b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	68db      	ldr	r3, [r3, #12]
 80097c0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80097c4:	f021 010c 	bic.w	r1, r1, #12
 80097c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097cc:	681a      	ldr	r2, [r3, #0]
 80097ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80097d2:	430b      	orrs	r3, r1
 80097d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80097d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	695b      	ldr	r3, [r3, #20]
 80097de:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80097e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097e6:	6999      	ldr	r1, [r3, #24]
 80097e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	ea40 0301 	orr.w	r3, r0, r1
 80097f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80097f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097f8:	681a      	ldr	r2, [r3, #0]
 80097fa:	4b8f      	ldr	r3, [pc, #572]	@ (8009a38 <UART_SetConfig+0x2cc>)
 80097fc:	429a      	cmp	r2, r3
 80097fe:	d005      	beq.n	800980c <UART_SetConfig+0xa0>
 8009800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009804:	681a      	ldr	r2, [r3, #0]
 8009806:	4b8d      	ldr	r3, [pc, #564]	@ (8009a3c <UART_SetConfig+0x2d0>)
 8009808:	429a      	cmp	r2, r3
 800980a:	d104      	bne.n	8009816 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800980c:	f7fe f96e 	bl	8007aec <HAL_RCC_GetPCLK2Freq>
 8009810:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009814:	e003      	b.n	800981e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009816:	f7fe f955 	bl	8007ac4 <HAL_RCC_GetPCLK1Freq>
 800981a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800981e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009822:	69db      	ldr	r3, [r3, #28]
 8009824:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009828:	f040 810c 	bne.w	8009a44 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800982c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009830:	2200      	movs	r2, #0
 8009832:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009836:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800983a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800983e:	4622      	mov	r2, r4
 8009840:	462b      	mov	r3, r5
 8009842:	1891      	adds	r1, r2, r2
 8009844:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009846:	415b      	adcs	r3, r3
 8009848:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800984a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800984e:	4621      	mov	r1, r4
 8009850:	eb12 0801 	adds.w	r8, r2, r1
 8009854:	4629      	mov	r1, r5
 8009856:	eb43 0901 	adc.w	r9, r3, r1
 800985a:	f04f 0200 	mov.w	r2, #0
 800985e:	f04f 0300 	mov.w	r3, #0
 8009862:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009866:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800986a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800986e:	4690      	mov	r8, r2
 8009870:	4699      	mov	r9, r3
 8009872:	4623      	mov	r3, r4
 8009874:	eb18 0303 	adds.w	r3, r8, r3
 8009878:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800987c:	462b      	mov	r3, r5
 800987e:	eb49 0303 	adc.w	r3, r9, r3
 8009882:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800988a:	685b      	ldr	r3, [r3, #4]
 800988c:	2200      	movs	r2, #0
 800988e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009892:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009896:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800989a:	460b      	mov	r3, r1
 800989c:	18db      	adds	r3, r3, r3
 800989e:	653b      	str	r3, [r7, #80]	@ 0x50
 80098a0:	4613      	mov	r3, r2
 80098a2:	eb42 0303 	adc.w	r3, r2, r3
 80098a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80098a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80098ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80098b0:	f7f7 f924 	bl	8000afc <__aeabi_uldivmod>
 80098b4:	4602      	mov	r2, r0
 80098b6:	460b      	mov	r3, r1
 80098b8:	4b61      	ldr	r3, [pc, #388]	@ (8009a40 <UART_SetConfig+0x2d4>)
 80098ba:	fba3 2302 	umull	r2, r3, r3, r2
 80098be:	095b      	lsrs	r3, r3, #5
 80098c0:	011c      	lsls	r4, r3, #4
 80098c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098c6:	2200      	movs	r2, #0
 80098c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80098cc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80098d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80098d4:	4642      	mov	r2, r8
 80098d6:	464b      	mov	r3, r9
 80098d8:	1891      	adds	r1, r2, r2
 80098da:	64b9      	str	r1, [r7, #72]	@ 0x48
 80098dc:	415b      	adcs	r3, r3
 80098de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80098e4:	4641      	mov	r1, r8
 80098e6:	eb12 0a01 	adds.w	sl, r2, r1
 80098ea:	4649      	mov	r1, r9
 80098ec:	eb43 0b01 	adc.w	fp, r3, r1
 80098f0:	f04f 0200 	mov.w	r2, #0
 80098f4:	f04f 0300 	mov.w	r3, #0
 80098f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80098fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009900:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009904:	4692      	mov	sl, r2
 8009906:	469b      	mov	fp, r3
 8009908:	4643      	mov	r3, r8
 800990a:	eb1a 0303 	adds.w	r3, sl, r3
 800990e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009912:	464b      	mov	r3, r9
 8009914:	eb4b 0303 	adc.w	r3, fp, r3
 8009918:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800991c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	2200      	movs	r2, #0
 8009924:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009928:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800992c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009930:	460b      	mov	r3, r1
 8009932:	18db      	adds	r3, r3, r3
 8009934:	643b      	str	r3, [r7, #64]	@ 0x40
 8009936:	4613      	mov	r3, r2
 8009938:	eb42 0303 	adc.w	r3, r2, r3
 800993c:	647b      	str	r3, [r7, #68]	@ 0x44
 800993e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009942:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009946:	f7f7 f8d9 	bl	8000afc <__aeabi_uldivmod>
 800994a:	4602      	mov	r2, r0
 800994c:	460b      	mov	r3, r1
 800994e:	4611      	mov	r1, r2
 8009950:	4b3b      	ldr	r3, [pc, #236]	@ (8009a40 <UART_SetConfig+0x2d4>)
 8009952:	fba3 2301 	umull	r2, r3, r3, r1
 8009956:	095b      	lsrs	r3, r3, #5
 8009958:	2264      	movs	r2, #100	@ 0x64
 800995a:	fb02 f303 	mul.w	r3, r2, r3
 800995e:	1acb      	subs	r3, r1, r3
 8009960:	00db      	lsls	r3, r3, #3
 8009962:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009966:	4b36      	ldr	r3, [pc, #216]	@ (8009a40 <UART_SetConfig+0x2d4>)
 8009968:	fba3 2302 	umull	r2, r3, r3, r2
 800996c:	095b      	lsrs	r3, r3, #5
 800996e:	005b      	lsls	r3, r3, #1
 8009970:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009974:	441c      	add	r4, r3
 8009976:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800997a:	2200      	movs	r2, #0
 800997c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009980:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009984:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009988:	4642      	mov	r2, r8
 800998a:	464b      	mov	r3, r9
 800998c:	1891      	adds	r1, r2, r2
 800998e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009990:	415b      	adcs	r3, r3
 8009992:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009994:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009998:	4641      	mov	r1, r8
 800999a:	1851      	adds	r1, r2, r1
 800999c:	6339      	str	r1, [r7, #48]	@ 0x30
 800999e:	4649      	mov	r1, r9
 80099a0:	414b      	adcs	r3, r1
 80099a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80099a4:	f04f 0200 	mov.w	r2, #0
 80099a8:	f04f 0300 	mov.w	r3, #0
 80099ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80099b0:	4659      	mov	r1, fp
 80099b2:	00cb      	lsls	r3, r1, #3
 80099b4:	4651      	mov	r1, sl
 80099b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80099ba:	4651      	mov	r1, sl
 80099bc:	00ca      	lsls	r2, r1, #3
 80099be:	4610      	mov	r0, r2
 80099c0:	4619      	mov	r1, r3
 80099c2:	4603      	mov	r3, r0
 80099c4:	4642      	mov	r2, r8
 80099c6:	189b      	adds	r3, r3, r2
 80099c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80099cc:	464b      	mov	r3, r9
 80099ce:	460a      	mov	r2, r1
 80099d0:	eb42 0303 	adc.w	r3, r2, r3
 80099d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80099d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099dc:	685b      	ldr	r3, [r3, #4]
 80099de:	2200      	movs	r2, #0
 80099e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80099e4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80099e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80099ec:	460b      	mov	r3, r1
 80099ee:	18db      	adds	r3, r3, r3
 80099f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80099f2:	4613      	mov	r3, r2
 80099f4:	eb42 0303 	adc.w	r3, r2, r3
 80099f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80099fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80099fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009a02:	f7f7 f87b 	bl	8000afc <__aeabi_uldivmod>
 8009a06:	4602      	mov	r2, r0
 8009a08:	460b      	mov	r3, r1
 8009a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8009a40 <UART_SetConfig+0x2d4>)
 8009a0c:	fba3 1302 	umull	r1, r3, r3, r2
 8009a10:	095b      	lsrs	r3, r3, #5
 8009a12:	2164      	movs	r1, #100	@ 0x64
 8009a14:	fb01 f303 	mul.w	r3, r1, r3
 8009a18:	1ad3      	subs	r3, r2, r3
 8009a1a:	00db      	lsls	r3, r3, #3
 8009a1c:	3332      	adds	r3, #50	@ 0x32
 8009a1e:	4a08      	ldr	r2, [pc, #32]	@ (8009a40 <UART_SetConfig+0x2d4>)
 8009a20:	fba2 2303 	umull	r2, r3, r2, r3
 8009a24:	095b      	lsrs	r3, r3, #5
 8009a26:	f003 0207 	and.w	r2, r3, #7
 8009a2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4422      	add	r2, r4
 8009a32:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009a34:	e106      	b.n	8009c44 <UART_SetConfig+0x4d8>
 8009a36:	bf00      	nop
 8009a38:	40011000 	.word	0x40011000
 8009a3c:	40011400 	.word	0x40011400
 8009a40:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009a44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a48:	2200      	movs	r2, #0
 8009a4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009a4e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009a52:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009a56:	4642      	mov	r2, r8
 8009a58:	464b      	mov	r3, r9
 8009a5a:	1891      	adds	r1, r2, r2
 8009a5c:	6239      	str	r1, [r7, #32]
 8009a5e:	415b      	adcs	r3, r3
 8009a60:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a62:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009a66:	4641      	mov	r1, r8
 8009a68:	1854      	adds	r4, r2, r1
 8009a6a:	4649      	mov	r1, r9
 8009a6c:	eb43 0501 	adc.w	r5, r3, r1
 8009a70:	f04f 0200 	mov.w	r2, #0
 8009a74:	f04f 0300 	mov.w	r3, #0
 8009a78:	00eb      	lsls	r3, r5, #3
 8009a7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009a7e:	00e2      	lsls	r2, r4, #3
 8009a80:	4614      	mov	r4, r2
 8009a82:	461d      	mov	r5, r3
 8009a84:	4643      	mov	r3, r8
 8009a86:	18e3      	adds	r3, r4, r3
 8009a88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009a8c:	464b      	mov	r3, r9
 8009a8e:	eb45 0303 	adc.w	r3, r5, r3
 8009a92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009aa2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009aa6:	f04f 0200 	mov.w	r2, #0
 8009aaa:	f04f 0300 	mov.w	r3, #0
 8009aae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009ab2:	4629      	mov	r1, r5
 8009ab4:	008b      	lsls	r3, r1, #2
 8009ab6:	4621      	mov	r1, r4
 8009ab8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009abc:	4621      	mov	r1, r4
 8009abe:	008a      	lsls	r2, r1, #2
 8009ac0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009ac4:	f7f7 f81a 	bl	8000afc <__aeabi_uldivmod>
 8009ac8:	4602      	mov	r2, r0
 8009aca:	460b      	mov	r3, r1
 8009acc:	4b60      	ldr	r3, [pc, #384]	@ (8009c50 <UART_SetConfig+0x4e4>)
 8009ace:	fba3 2302 	umull	r2, r3, r3, r2
 8009ad2:	095b      	lsrs	r3, r3, #5
 8009ad4:	011c      	lsls	r4, r3, #4
 8009ad6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ada:	2200      	movs	r2, #0
 8009adc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009ae0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009ae4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009ae8:	4642      	mov	r2, r8
 8009aea:	464b      	mov	r3, r9
 8009aec:	1891      	adds	r1, r2, r2
 8009aee:	61b9      	str	r1, [r7, #24]
 8009af0:	415b      	adcs	r3, r3
 8009af2:	61fb      	str	r3, [r7, #28]
 8009af4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009af8:	4641      	mov	r1, r8
 8009afa:	1851      	adds	r1, r2, r1
 8009afc:	6139      	str	r1, [r7, #16]
 8009afe:	4649      	mov	r1, r9
 8009b00:	414b      	adcs	r3, r1
 8009b02:	617b      	str	r3, [r7, #20]
 8009b04:	f04f 0200 	mov.w	r2, #0
 8009b08:	f04f 0300 	mov.w	r3, #0
 8009b0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009b10:	4659      	mov	r1, fp
 8009b12:	00cb      	lsls	r3, r1, #3
 8009b14:	4651      	mov	r1, sl
 8009b16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009b1a:	4651      	mov	r1, sl
 8009b1c:	00ca      	lsls	r2, r1, #3
 8009b1e:	4610      	mov	r0, r2
 8009b20:	4619      	mov	r1, r3
 8009b22:	4603      	mov	r3, r0
 8009b24:	4642      	mov	r2, r8
 8009b26:	189b      	adds	r3, r3, r2
 8009b28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009b2c:	464b      	mov	r3, r9
 8009b2e:	460a      	mov	r2, r1
 8009b30:	eb42 0303 	adc.w	r3, r2, r3
 8009b34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b3c:	685b      	ldr	r3, [r3, #4]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009b42:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009b44:	f04f 0200 	mov.w	r2, #0
 8009b48:	f04f 0300 	mov.w	r3, #0
 8009b4c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009b50:	4649      	mov	r1, r9
 8009b52:	008b      	lsls	r3, r1, #2
 8009b54:	4641      	mov	r1, r8
 8009b56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009b5a:	4641      	mov	r1, r8
 8009b5c:	008a      	lsls	r2, r1, #2
 8009b5e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009b62:	f7f6 ffcb 	bl	8000afc <__aeabi_uldivmod>
 8009b66:	4602      	mov	r2, r0
 8009b68:	460b      	mov	r3, r1
 8009b6a:	4611      	mov	r1, r2
 8009b6c:	4b38      	ldr	r3, [pc, #224]	@ (8009c50 <UART_SetConfig+0x4e4>)
 8009b6e:	fba3 2301 	umull	r2, r3, r3, r1
 8009b72:	095b      	lsrs	r3, r3, #5
 8009b74:	2264      	movs	r2, #100	@ 0x64
 8009b76:	fb02 f303 	mul.w	r3, r2, r3
 8009b7a:	1acb      	subs	r3, r1, r3
 8009b7c:	011b      	lsls	r3, r3, #4
 8009b7e:	3332      	adds	r3, #50	@ 0x32
 8009b80:	4a33      	ldr	r2, [pc, #204]	@ (8009c50 <UART_SetConfig+0x4e4>)
 8009b82:	fba2 2303 	umull	r2, r3, r2, r3
 8009b86:	095b      	lsrs	r3, r3, #5
 8009b88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009b8c:	441c      	add	r4, r3
 8009b8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b92:	2200      	movs	r2, #0
 8009b94:	673b      	str	r3, [r7, #112]	@ 0x70
 8009b96:	677a      	str	r2, [r7, #116]	@ 0x74
 8009b98:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009b9c:	4642      	mov	r2, r8
 8009b9e:	464b      	mov	r3, r9
 8009ba0:	1891      	adds	r1, r2, r2
 8009ba2:	60b9      	str	r1, [r7, #8]
 8009ba4:	415b      	adcs	r3, r3
 8009ba6:	60fb      	str	r3, [r7, #12]
 8009ba8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009bac:	4641      	mov	r1, r8
 8009bae:	1851      	adds	r1, r2, r1
 8009bb0:	6039      	str	r1, [r7, #0]
 8009bb2:	4649      	mov	r1, r9
 8009bb4:	414b      	adcs	r3, r1
 8009bb6:	607b      	str	r3, [r7, #4]
 8009bb8:	f04f 0200 	mov.w	r2, #0
 8009bbc:	f04f 0300 	mov.w	r3, #0
 8009bc0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009bc4:	4659      	mov	r1, fp
 8009bc6:	00cb      	lsls	r3, r1, #3
 8009bc8:	4651      	mov	r1, sl
 8009bca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009bce:	4651      	mov	r1, sl
 8009bd0:	00ca      	lsls	r2, r1, #3
 8009bd2:	4610      	mov	r0, r2
 8009bd4:	4619      	mov	r1, r3
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	4642      	mov	r2, r8
 8009bda:	189b      	adds	r3, r3, r2
 8009bdc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009bde:	464b      	mov	r3, r9
 8009be0:	460a      	mov	r2, r1
 8009be2:	eb42 0303 	adc.w	r3, r2, r3
 8009be6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bec:	685b      	ldr	r3, [r3, #4]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	663b      	str	r3, [r7, #96]	@ 0x60
 8009bf2:	667a      	str	r2, [r7, #100]	@ 0x64
 8009bf4:	f04f 0200 	mov.w	r2, #0
 8009bf8:	f04f 0300 	mov.w	r3, #0
 8009bfc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009c00:	4649      	mov	r1, r9
 8009c02:	008b      	lsls	r3, r1, #2
 8009c04:	4641      	mov	r1, r8
 8009c06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c0a:	4641      	mov	r1, r8
 8009c0c:	008a      	lsls	r2, r1, #2
 8009c0e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009c12:	f7f6 ff73 	bl	8000afc <__aeabi_uldivmod>
 8009c16:	4602      	mov	r2, r0
 8009c18:	460b      	mov	r3, r1
 8009c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8009c50 <UART_SetConfig+0x4e4>)
 8009c1c:	fba3 1302 	umull	r1, r3, r3, r2
 8009c20:	095b      	lsrs	r3, r3, #5
 8009c22:	2164      	movs	r1, #100	@ 0x64
 8009c24:	fb01 f303 	mul.w	r3, r1, r3
 8009c28:	1ad3      	subs	r3, r2, r3
 8009c2a:	011b      	lsls	r3, r3, #4
 8009c2c:	3332      	adds	r3, #50	@ 0x32
 8009c2e:	4a08      	ldr	r2, [pc, #32]	@ (8009c50 <UART_SetConfig+0x4e4>)
 8009c30:	fba2 2303 	umull	r2, r3, r2, r3
 8009c34:	095b      	lsrs	r3, r3, #5
 8009c36:	f003 020f 	and.w	r2, r3, #15
 8009c3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4422      	add	r2, r4
 8009c42:	609a      	str	r2, [r3, #8]
}
 8009c44:	bf00      	nop
 8009c46:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009c50:	51eb851f 	.word	0x51eb851f

08009c54 <platform_hal_init>:
#include "platform_hal.h"

void SystemClock_Config(void);

void platform_hal_init(void)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	af00      	add	r7, sp, #0
	HAL_Init();
 8009c58:	f7fb fee0 	bl	8005a1c <HAL_Init>
	SystemClock_Config();
 8009c5c:	f000 f81a 	bl	8009c94 <SystemClock_Config>

	MX_GPIO_Init();
 8009c60:	f7fa fe60 	bl	8004924 <MX_GPIO_Init>
	MX_DMA_Init();
 8009c64:	f7fa fe00 	bl	8004868 <MX_DMA_Init>
	MX_TIM1_Init();
 8009c68:	f7fb f974 	bl	8004f54 <MX_TIM1_Init>
	MX_TIM2_Init();
 8009c6c:	f7fb fa04 	bl	8005078 <MX_TIM2_Init>
	MX_SPI2_Init();
 8009c70:	f7fa ff86 	bl	8004b80 <MX_SPI2_Init>
	MX_USART1_UART_Init();
 8009c74:	f7fb fc44 	bl	8005500 <MX_USART1_UART_Init>
	MX_USART6_UART_Init();
 8009c78:	f7fb fc96 	bl	80055a8 <MX_USART6_UART_Init>
	MX_TIM4_Init();
 8009c7c:	f7fb face 	bl	800521c <MX_TIM4_Init>
	MX_TIM3_Init();
 8009c80:	f7fb fa52 	bl	8005128 <MX_TIM3_Init>
	MX_USART2_UART_Init();
 8009c84:	f7fb fc66 	bl	8005554 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8009c88:	f7fa fd08 	bl	800469c <MX_ADC1_Init>
	MX_I2C1_Init();
 8009c8c:	f7fa ff02 	bl	8004a94 <MX_I2C1_Init>

}
 8009c90:	bf00      	nop
 8009c92:	bd80      	pop	{r7, pc}

08009c94 <SystemClock_Config>:


void SystemClock_Config(void)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b094      	sub	sp, #80	@ 0x50
 8009c98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009c9a:	f107 0320 	add.w	r3, r7, #32
 8009c9e:	2230      	movs	r2, #48	@ 0x30
 8009ca0:	2100      	movs	r1, #0
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f000 f999 	bl	8009fda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009ca8:	f107 030c 	add.w	r3, r7, #12
 8009cac:	2200      	movs	r2, #0
 8009cae:	601a      	str	r2, [r3, #0]
 8009cb0:	605a      	str	r2, [r3, #4]
 8009cb2:	609a      	str	r2, [r3, #8]
 8009cb4:	60da      	str	r2, [r3, #12]
 8009cb6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8009cb8:	2300      	movs	r3, #0
 8009cba:	60bb      	str	r3, [r7, #8]
 8009cbc:	4b27      	ldr	r3, [pc, #156]	@ (8009d5c <SystemClock_Config+0xc8>)
 8009cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cc0:	4a26      	ldr	r2, [pc, #152]	@ (8009d5c <SystemClock_Config+0xc8>)
 8009cc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009cc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8009cc8:	4b24      	ldr	r3, [pc, #144]	@ (8009d5c <SystemClock_Config+0xc8>)
 8009cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ccc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009cd0:	60bb      	str	r3, [r7, #8]
 8009cd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	607b      	str	r3, [r7, #4]
 8009cd8:	4b21      	ldr	r3, [pc, #132]	@ (8009d60 <SystemClock_Config+0xcc>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4a20      	ldr	r2, [pc, #128]	@ (8009d60 <SystemClock_Config+0xcc>)
 8009cde:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009ce2:	6013      	str	r3, [r2, #0]
 8009ce4:	4b1e      	ldr	r3, [pc, #120]	@ (8009d60 <SystemClock_Config+0xcc>)
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009cec:	607b      	str	r3, [r7, #4]
 8009cee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009cf4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009cf8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009cfa:	2302      	movs	r3, #2
 8009cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009cfe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8009d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8009d04:	230f      	movs	r3, #15
 8009d06:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 108;
 8009d08:	236c      	movs	r3, #108	@ 0x6c
 8009d0a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009d0c:	2302      	movs	r3, #2
 8009d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8009d10:	2304      	movs	r3, #4
 8009d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009d14:	f107 0320 	add.w	r3, r7, #32
 8009d18:	4618      	mov	r0, r3
 8009d1a:	f7fd faa3 	bl	8007264 <HAL_RCC_OscConfig>
 8009d1e:	4603      	mov	r3, r0
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d001      	beq.n	8009d28 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8009d24:	f000 f81e 	bl	8009d64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009d28:	230f      	movs	r3, #15
 8009d2a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009d2c:	2302      	movs	r3, #2
 8009d2e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009d30:	2300      	movs	r3, #0
 8009d32:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8009d34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009d38:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8009d3e:	f107 030c 	add.w	r3, r7, #12
 8009d42:	2102      	movs	r1, #2
 8009d44:	4618      	mov	r0, r3
 8009d46:	f7fd fd05 	bl	8007754 <HAL_RCC_ClockConfig>
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d001      	beq.n	8009d54 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8009d50:	f000 f808 	bl	8009d64 <Error_Handler>
  }
}
 8009d54:	bf00      	nop
 8009d56:	3750      	adds	r7, #80	@ 0x50
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}
 8009d5c:	40023800 	.word	0x40023800
 8009d60:	40007000 	.word	0x40007000

08009d64 <Error_Handler>:

void Error_Handler(void)
{
 8009d64:	b480      	push	{r7}
 8009d66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8009d68:	b672      	cpsid	i
}
 8009d6a:	bf00      	nop
  __disable_irq();
  while (1);
 8009d6c:	bf00      	nop
 8009d6e:	e7fd      	b.n	8009d6c <Error_Handler+0x8>

08009d70 <__assert_func>:
 8009d70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009d72:	4614      	mov	r4, r2
 8009d74:	461a      	mov	r2, r3
 8009d76:	4b09      	ldr	r3, [pc, #36]	@ (8009d9c <__assert_func+0x2c>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	4605      	mov	r5, r0
 8009d7c:	68d8      	ldr	r0, [r3, #12]
 8009d7e:	b14c      	cbz	r4, 8009d94 <__assert_func+0x24>
 8009d80:	4b07      	ldr	r3, [pc, #28]	@ (8009da0 <__assert_func+0x30>)
 8009d82:	9100      	str	r1, [sp, #0]
 8009d84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009d88:	4906      	ldr	r1, [pc, #24]	@ (8009da4 <__assert_func+0x34>)
 8009d8a:	462b      	mov	r3, r5
 8009d8c:	f000 f8b2 	bl	8009ef4 <fiprintf>
 8009d90:	f000 f9d1 	bl	800a136 <abort>
 8009d94:	4b04      	ldr	r3, [pc, #16]	@ (8009da8 <__assert_func+0x38>)
 8009d96:	461c      	mov	r4, r3
 8009d98:	e7f3      	b.n	8009d82 <__assert_func+0x12>
 8009d9a:	bf00      	nop
 8009d9c:	2000001c 	.word	0x2000001c
 8009da0:	0800c768 	.word	0x0800c768
 8009da4:	0800c775 	.word	0x0800c775
 8009da8:	0800c7a3 	.word	0x0800c7a3

08009dac <std>:
 8009dac:	2300      	movs	r3, #0
 8009dae:	b510      	push	{r4, lr}
 8009db0:	4604      	mov	r4, r0
 8009db2:	e9c0 3300 	strd	r3, r3, [r0]
 8009db6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009dba:	6083      	str	r3, [r0, #8]
 8009dbc:	8181      	strh	r1, [r0, #12]
 8009dbe:	6643      	str	r3, [r0, #100]	@ 0x64
 8009dc0:	81c2      	strh	r2, [r0, #14]
 8009dc2:	6183      	str	r3, [r0, #24]
 8009dc4:	4619      	mov	r1, r3
 8009dc6:	2208      	movs	r2, #8
 8009dc8:	305c      	adds	r0, #92	@ 0x5c
 8009dca:	f000 f906 	bl	8009fda <memset>
 8009dce:	4b0d      	ldr	r3, [pc, #52]	@ (8009e04 <std+0x58>)
 8009dd0:	6263      	str	r3, [r4, #36]	@ 0x24
 8009dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8009e08 <std+0x5c>)
 8009dd4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8009e0c <std+0x60>)
 8009dd8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009dda:	4b0d      	ldr	r3, [pc, #52]	@ (8009e10 <std+0x64>)
 8009ddc:	6323      	str	r3, [r4, #48]	@ 0x30
 8009dde:	4b0d      	ldr	r3, [pc, #52]	@ (8009e14 <std+0x68>)
 8009de0:	6224      	str	r4, [r4, #32]
 8009de2:	429c      	cmp	r4, r3
 8009de4:	d006      	beq.n	8009df4 <std+0x48>
 8009de6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009dea:	4294      	cmp	r4, r2
 8009dec:	d002      	beq.n	8009df4 <std+0x48>
 8009dee:	33d0      	adds	r3, #208	@ 0xd0
 8009df0:	429c      	cmp	r4, r3
 8009df2:	d105      	bne.n	8009e00 <std+0x54>
 8009df4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009df8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009dfc:	f000 b98a 	b.w	800a114 <__retarget_lock_init_recursive>
 8009e00:	bd10      	pop	{r4, pc}
 8009e02:	bf00      	nop
 8009e04:	08009f55 	.word	0x08009f55
 8009e08:	08009f77 	.word	0x08009f77
 8009e0c:	08009faf 	.word	0x08009faf
 8009e10:	08009fd3 	.word	0x08009fd3
 8009e14:	20004dfc 	.word	0x20004dfc

08009e18 <stdio_exit_handler>:
 8009e18:	4a02      	ldr	r2, [pc, #8]	@ (8009e24 <stdio_exit_handler+0xc>)
 8009e1a:	4903      	ldr	r1, [pc, #12]	@ (8009e28 <stdio_exit_handler+0x10>)
 8009e1c:	4803      	ldr	r0, [pc, #12]	@ (8009e2c <stdio_exit_handler+0x14>)
 8009e1e:	f000 b87b 	b.w	8009f18 <_fwalk_sglue>
 8009e22:	bf00      	nop
 8009e24:	20000010 	.word	0x20000010
 8009e28:	0800a9d9 	.word	0x0800a9d9
 8009e2c:	20000020 	.word	0x20000020

08009e30 <cleanup_stdio>:
 8009e30:	6841      	ldr	r1, [r0, #4]
 8009e32:	4b0c      	ldr	r3, [pc, #48]	@ (8009e64 <cleanup_stdio+0x34>)
 8009e34:	4299      	cmp	r1, r3
 8009e36:	b510      	push	{r4, lr}
 8009e38:	4604      	mov	r4, r0
 8009e3a:	d001      	beq.n	8009e40 <cleanup_stdio+0x10>
 8009e3c:	f000 fdcc 	bl	800a9d8 <_fflush_r>
 8009e40:	68a1      	ldr	r1, [r4, #8]
 8009e42:	4b09      	ldr	r3, [pc, #36]	@ (8009e68 <cleanup_stdio+0x38>)
 8009e44:	4299      	cmp	r1, r3
 8009e46:	d002      	beq.n	8009e4e <cleanup_stdio+0x1e>
 8009e48:	4620      	mov	r0, r4
 8009e4a:	f000 fdc5 	bl	800a9d8 <_fflush_r>
 8009e4e:	68e1      	ldr	r1, [r4, #12]
 8009e50:	4b06      	ldr	r3, [pc, #24]	@ (8009e6c <cleanup_stdio+0x3c>)
 8009e52:	4299      	cmp	r1, r3
 8009e54:	d004      	beq.n	8009e60 <cleanup_stdio+0x30>
 8009e56:	4620      	mov	r0, r4
 8009e58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e5c:	f000 bdbc 	b.w	800a9d8 <_fflush_r>
 8009e60:	bd10      	pop	{r4, pc}
 8009e62:	bf00      	nop
 8009e64:	20004dfc 	.word	0x20004dfc
 8009e68:	20004e64 	.word	0x20004e64
 8009e6c:	20004ecc 	.word	0x20004ecc

08009e70 <global_stdio_init.part.0>:
 8009e70:	b510      	push	{r4, lr}
 8009e72:	4b0b      	ldr	r3, [pc, #44]	@ (8009ea0 <global_stdio_init.part.0+0x30>)
 8009e74:	4c0b      	ldr	r4, [pc, #44]	@ (8009ea4 <global_stdio_init.part.0+0x34>)
 8009e76:	4a0c      	ldr	r2, [pc, #48]	@ (8009ea8 <global_stdio_init.part.0+0x38>)
 8009e78:	601a      	str	r2, [r3, #0]
 8009e7a:	4620      	mov	r0, r4
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	2104      	movs	r1, #4
 8009e80:	f7ff ff94 	bl	8009dac <std>
 8009e84:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009e88:	2201      	movs	r2, #1
 8009e8a:	2109      	movs	r1, #9
 8009e8c:	f7ff ff8e 	bl	8009dac <std>
 8009e90:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009e94:	2202      	movs	r2, #2
 8009e96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e9a:	2112      	movs	r1, #18
 8009e9c:	f7ff bf86 	b.w	8009dac <std>
 8009ea0:	20004f34 	.word	0x20004f34
 8009ea4:	20004dfc 	.word	0x20004dfc
 8009ea8:	08009e19 	.word	0x08009e19

08009eac <__sfp_lock_acquire>:
 8009eac:	4801      	ldr	r0, [pc, #4]	@ (8009eb4 <__sfp_lock_acquire+0x8>)
 8009eae:	f000 b932 	b.w	800a116 <__retarget_lock_acquire_recursive>
 8009eb2:	bf00      	nop
 8009eb4:	20004f3d 	.word	0x20004f3d

08009eb8 <__sfp_lock_release>:
 8009eb8:	4801      	ldr	r0, [pc, #4]	@ (8009ec0 <__sfp_lock_release+0x8>)
 8009eba:	f000 b92d 	b.w	800a118 <__retarget_lock_release_recursive>
 8009ebe:	bf00      	nop
 8009ec0:	20004f3d 	.word	0x20004f3d

08009ec4 <__sinit>:
 8009ec4:	b510      	push	{r4, lr}
 8009ec6:	4604      	mov	r4, r0
 8009ec8:	f7ff fff0 	bl	8009eac <__sfp_lock_acquire>
 8009ecc:	6a23      	ldr	r3, [r4, #32]
 8009ece:	b11b      	cbz	r3, 8009ed8 <__sinit+0x14>
 8009ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ed4:	f7ff bff0 	b.w	8009eb8 <__sfp_lock_release>
 8009ed8:	4b04      	ldr	r3, [pc, #16]	@ (8009eec <__sinit+0x28>)
 8009eda:	6223      	str	r3, [r4, #32]
 8009edc:	4b04      	ldr	r3, [pc, #16]	@ (8009ef0 <__sinit+0x2c>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d1f5      	bne.n	8009ed0 <__sinit+0xc>
 8009ee4:	f7ff ffc4 	bl	8009e70 <global_stdio_init.part.0>
 8009ee8:	e7f2      	b.n	8009ed0 <__sinit+0xc>
 8009eea:	bf00      	nop
 8009eec:	08009e31 	.word	0x08009e31
 8009ef0:	20004f34 	.word	0x20004f34

08009ef4 <fiprintf>:
 8009ef4:	b40e      	push	{r1, r2, r3}
 8009ef6:	b503      	push	{r0, r1, lr}
 8009ef8:	4601      	mov	r1, r0
 8009efa:	ab03      	add	r3, sp, #12
 8009efc:	4805      	ldr	r0, [pc, #20]	@ (8009f14 <fiprintf+0x20>)
 8009efe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f02:	6800      	ldr	r0, [r0, #0]
 8009f04:	9301      	str	r3, [sp, #4]
 8009f06:	f000 fa3f 	bl	800a388 <_vfiprintf_r>
 8009f0a:	b002      	add	sp, #8
 8009f0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f10:	b003      	add	sp, #12
 8009f12:	4770      	bx	lr
 8009f14:	2000001c 	.word	0x2000001c

08009f18 <_fwalk_sglue>:
 8009f18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f1c:	4607      	mov	r7, r0
 8009f1e:	4688      	mov	r8, r1
 8009f20:	4614      	mov	r4, r2
 8009f22:	2600      	movs	r6, #0
 8009f24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009f28:	f1b9 0901 	subs.w	r9, r9, #1
 8009f2c:	d505      	bpl.n	8009f3a <_fwalk_sglue+0x22>
 8009f2e:	6824      	ldr	r4, [r4, #0]
 8009f30:	2c00      	cmp	r4, #0
 8009f32:	d1f7      	bne.n	8009f24 <_fwalk_sglue+0xc>
 8009f34:	4630      	mov	r0, r6
 8009f36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f3a:	89ab      	ldrh	r3, [r5, #12]
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	d907      	bls.n	8009f50 <_fwalk_sglue+0x38>
 8009f40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009f44:	3301      	adds	r3, #1
 8009f46:	d003      	beq.n	8009f50 <_fwalk_sglue+0x38>
 8009f48:	4629      	mov	r1, r5
 8009f4a:	4638      	mov	r0, r7
 8009f4c:	47c0      	blx	r8
 8009f4e:	4306      	orrs	r6, r0
 8009f50:	3568      	adds	r5, #104	@ 0x68
 8009f52:	e7e9      	b.n	8009f28 <_fwalk_sglue+0x10>

08009f54 <__sread>:
 8009f54:	b510      	push	{r4, lr}
 8009f56:	460c      	mov	r4, r1
 8009f58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f5c:	f000 f88c 	bl	800a078 <_read_r>
 8009f60:	2800      	cmp	r0, #0
 8009f62:	bfab      	itete	ge
 8009f64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009f66:	89a3      	ldrhlt	r3, [r4, #12]
 8009f68:	181b      	addge	r3, r3, r0
 8009f6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009f6e:	bfac      	ite	ge
 8009f70:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009f72:	81a3      	strhlt	r3, [r4, #12]
 8009f74:	bd10      	pop	{r4, pc}

08009f76 <__swrite>:
 8009f76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f7a:	461f      	mov	r7, r3
 8009f7c:	898b      	ldrh	r3, [r1, #12]
 8009f7e:	05db      	lsls	r3, r3, #23
 8009f80:	4605      	mov	r5, r0
 8009f82:	460c      	mov	r4, r1
 8009f84:	4616      	mov	r6, r2
 8009f86:	d505      	bpl.n	8009f94 <__swrite+0x1e>
 8009f88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f8c:	2302      	movs	r3, #2
 8009f8e:	2200      	movs	r2, #0
 8009f90:	f000 f860 	bl	800a054 <_lseek_r>
 8009f94:	89a3      	ldrh	r3, [r4, #12]
 8009f96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009f9e:	81a3      	strh	r3, [r4, #12]
 8009fa0:	4632      	mov	r2, r6
 8009fa2:	463b      	mov	r3, r7
 8009fa4:	4628      	mov	r0, r5
 8009fa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009faa:	f000 b877 	b.w	800a09c <_write_r>

08009fae <__sseek>:
 8009fae:	b510      	push	{r4, lr}
 8009fb0:	460c      	mov	r4, r1
 8009fb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fb6:	f000 f84d 	bl	800a054 <_lseek_r>
 8009fba:	1c43      	adds	r3, r0, #1
 8009fbc:	89a3      	ldrh	r3, [r4, #12]
 8009fbe:	bf15      	itete	ne
 8009fc0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009fc2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009fc6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009fca:	81a3      	strheq	r3, [r4, #12]
 8009fcc:	bf18      	it	ne
 8009fce:	81a3      	strhne	r3, [r4, #12]
 8009fd0:	bd10      	pop	{r4, pc}

08009fd2 <__sclose>:
 8009fd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fd6:	f000 b82d 	b.w	800a034 <_close_r>

08009fda <memset>:
 8009fda:	4402      	add	r2, r0
 8009fdc:	4603      	mov	r3, r0
 8009fde:	4293      	cmp	r3, r2
 8009fe0:	d100      	bne.n	8009fe4 <memset+0xa>
 8009fe2:	4770      	bx	lr
 8009fe4:	f803 1b01 	strb.w	r1, [r3], #1
 8009fe8:	e7f9      	b.n	8009fde <memset+0x4>

08009fea <strncmp>:
 8009fea:	b510      	push	{r4, lr}
 8009fec:	b16a      	cbz	r2, 800a00a <strncmp+0x20>
 8009fee:	3901      	subs	r1, #1
 8009ff0:	1884      	adds	r4, r0, r2
 8009ff2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ff6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009ffa:	429a      	cmp	r2, r3
 8009ffc:	d103      	bne.n	800a006 <strncmp+0x1c>
 8009ffe:	42a0      	cmp	r0, r4
 800a000:	d001      	beq.n	800a006 <strncmp+0x1c>
 800a002:	2a00      	cmp	r2, #0
 800a004:	d1f5      	bne.n	8009ff2 <strncmp+0x8>
 800a006:	1ad0      	subs	r0, r2, r3
 800a008:	bd10      	pop	{r4, pc}
 800a00a:	4610      	mov	r0, r2
 800a00c:	e7fc      	b.n	800a008 <strncmp+0x1e>

0800a00e <strncpy>:
 800a00e:	b510      	push	{r4, lr}
 800a010:	3901      	subs	r1, #1
 800a012:	4603      	mov	r3, r0
 800a014:	b132      	cbz	r2, 800a024 <strncpy+0x16>
 800a016:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a01a:	f803 4b01 	strb.w	r4, [r3], #1
 800a01e:	3a01      	subs	r2, #1
 800a020:	2c00      	cmp	r4, #0
 800a022:	d1f7      	bne.n	800a014 <strncpy+0x6>
 800a024:	441a      	add	r2, r3
 800a026:	2100      	movs	r1, #0
 800a028:	4293      	cmp	r3, r2
 800a02a:	d100      	bne.n	800a02e <strncpy+0x20>
 800a02c:	bd10      	pop	{r4, pc}
 800a02e:	f803 1b01 	strb.w	r1, [r3], #1
 800a032:	e7f9      	b.n	800a028 <strncpy+0x1a>

0800a034 <_close_r>:
 800a034:	b538      	push	{r3, r4, r5, lr}
 800a036:	4d06      	ldr	r5, [pc, #24]	@ (800a050 <_close_r+0x1c>)
 800a038:	2300      	movs	r3, #0
 800a03a:	4604      	mov	r4, r0
 800a03c:	4608      	mov	r0, r1
 800a03e:	602b      	str	r3, [r5, #0]
 800a040:	f7fa ff0c 	bl	8004e5c <_close>
 800a044:	1c43      	adds	r3, r0, #1
 800a046:	d102      	bne.n	800a04e <_close_r+0x1a>
 800a048:	682b      	ldr	r3, [r5, #0]
 800a04a:	b103      	cbz	r3, 800a04e <_close_r+0x1a>
 800a04c:	6023      	str	r3, [r4, #0]
 800a04e:	bd38      	pop	{r3, r4, r5, pc}
 800a050:	20004f38 	.word	0x20004f38

0800a054 <_lseek_r>:
 800a054:	b538      	push	{r3, r4, r5, lr}
 800a056:	4d07      	ldr	r5, [pc, #28]	@ (800a074 <_lseek_r+0x20>)
 800a058:	4604      	mov	r4, r0
 800a05a:	4608      	mov	r0, r1
 800a05c:	4611      	mov	r1, r2
 800a05e:	2200      	movs	r2, #0
 800a060:	602a      	str	r2, [r5, #0]
 800a062:	461a      	mov	r2, r3
 800a064:	f7fa ff21 	bl	8004eaa <_lseek>
 800a068:	1c43      	adds	r3, r0, #1
 800a06a:	d102      	bne.n	800a072 <_lseek_r+0x1e>
 800a06c:	682b      	ldr	r3, [r5, #0]
 800a06e:	b103      	cbz	r3, 800a072 <_lseek_r+0x1e>
 800a070:	6023      	str	r3, [r4, #0]
 800a072:	bd38      	pop	{r3, r4, r5, pc}
 800a074:	20004f38 	.word	0x20004f38

0800a078 <_read_r>:
 800a078:	b538      	push	{r3, r4, r5, lr}
 800a07a:	4d07      	ldr	r5, [pc, #28]	@ (800a098 <_read_r+0x20>)
 800a07c:	4604      	mov	r4, r0
 800a07e:	4608      	mov	r0, r1
 800a080:	4611      	mov	r1, r2
 800a082:	2200      	movs	r2, #0
 800a084:	602a      	str	r2, [r5, #0]
 800a086:	461a      	mov	r2, r3
 800a088:	f7fa fecb 	bl	8004e22 <_read>
 800a08c:	1c43      	adds	r3, r0, #1
 800a08e:	d102      	bne.n	800a096 <_read_r+0x1e>
 800a090:	682b      	ldr	r3, [r5, #0]
 800a092:	b103      	cbz	r3, 800a096 <_read_r+0x1e>
 800a094:	6023      	str	r3, [r4, #0]
 800a096:	bd38      	pop	{r3, r4, r5, pc}
 800a098:	20004f38 	.word	0x20004f38

0800a09c <_write_r>:
 800a09c:	b538      	push	{r3, r4, r5, lr}
 800a09e:	4d07      	ldr	r5, [pc, #28]	@ (800a0bc <_write_r+0x20>)
 800a0a0:	4604      	mov	r4, r0
 800a0a2:	4608      	mov	r0, r1
 800a0a4:	4611      	mov	r1, r2
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	602a      	str	r2, [r5, #0]
 800a0aa:	461a      	mov	r2, r3
 800a0ac:	f7f6 febc 	bl	8000e28 <_write>
 800a0b0:	1c43      	adds	r3, r0, #1
 800a0b2:	d102      	bne.n	800a0ba <_write_r+0x1e>
 800a0b4:	682b      	ldr	r3, [r5, #0]
 800a0b6:	b103      	cbz	r3, 800a0ba <_write_r+0x1e>
 800a0b8:	6023      	str	r3, [r4, #0]
 800a0ba:	bd38      	pop	{r3, r4, r5, pc}
 800a0bc:	20004f38 	.word	0x20004f38

0800a0c0 <__errno>:
 800a0c0:	4b01      	ldr	r3, [pc, #4]	@ (800a0c8 <__errno+0x8>)
 800a0c2:	6818      	ldr	r0, [r3, #0]
 800a0c4:	4770      	bx	lr
 800a0c6:	bf00      	nop
 800a0c8:	2000001c 	.word	0x2000001c

0800a0cc <__libc_init_array>:
 800a0cc:	b570      	push	{r4, r5, r6, lr}
 800a0ce:	4d0d      	ldr	r5, [pc, #52]	@ (800a104 <__libc_init_array+0x38>)
 800a0d0:	4c0d      	ldr	r4, [pc, #52]	@ (800a108 <__libc_init_array+0x3c>)
 800a0d2:	1b64      	subs	r4, r4, r5
 800a0d4:	10a4      	asrs	r4, r4, #2
 800a0d6:	2600      	movs	r6, #0
 800a0d8:	42a6      	cmp	r6, r4
 800a0da:	d109      	bne.n	800a0f0 <__libc_init_array+0x24>
 800a0dc:	4d0b      	ldr	r5, [pc, #44]	@ (800a10c <__libc_init_array+0x40>)
 800a0de:	4c0c      	ldr	r4, [pc, #48]	@ (800a110 <__libc_init_array+0x44>)
 800a0e0:	f001 fcd6 	bl	800ba90 <_init>
 800a0e4:	1b64      	subs	r4, r4, r5
 800a0e6:	10a4      	asrs	r4, r4, #2
 800a0e8:	2600      	movs	r6, #0
 800a0ea:	42a6      	cmp	r6, r4
 800a0ec:	d105      	bne.n	800a0fa <__libc_init_array+0x2e>
 800a0ee:	bd70      	pop	{r4, r5, r6, pc}
 800a0f0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0f4:	4798      	blx	r3
 800a0f6:	3601      	adds	r6, #1
 800a0f8:	e7ee      	b.n	800a0d8 <__libc_init_array+0xc>
 800a0fa:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0fe:	4798      	blx	r3
 800a100:	3601      	adds	r6, #1
 800a102:	e7f2      	b.n	800a0ea <__libc_init_array+0x1e>
 800a104:	0800cbe8 	.word	0x0800cbe8
 800a108:	0800cbe8 	.word	0x0800cbe8
 800a10c:	0800cbe8 	.word	0x0800cbe8
 800a110:	0800cbec 	.word	0x0800cbec

0800a114 <__retarget_lock_init_recursive>:
 800a114:	4770      	bx	lr

0800a116 <__retarget_lock_acquire_recursive>:
 800a116:	4770      	bx	lr

0800a118 <__retarget_lock_release_recursive>:
 800a118:	4770      	bx	lr

0800a11a <memcpy>:
 800a11a:	440a      	add	r2, r1
 800a11c:	4291      	cmp	r1, r2
 800a11e:	f100 33ff 	add.w	r3, r0, #4294967295
 800a122:	d100      	bne.n	800a126 <memcpy+0xc>
 800a124:	4770      	bx	lr
 800a126:	b510      	push	{r4, lr}
 800a128:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a12c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a130:	4291      	cmp	r1, r2
 800a132:	d1f9      	bne.n	800a128 <memcpy+0xe>
 800a134:	bd10      	pop	{r4, pc}

0800a136 <abort>:
 800a136:	b508      	push	{r3, lr}
 800a138:	2006      	movs	r0, #6
 800a13a:	f000 fd31 	bl	800aba0 <raise>
 800a13e:	2001      	movs	r0, #1
 800a140:	f7fa fe64 	bl	8004e0c <_exit>

0800a144 <_free_r>:
 800a144:	b538      	push	{r3, r4, r5, lr}
 800a146:	4605      	mov	r5, r0
 800a148:	2900      	cmp	r1, #0
 800a14a:	d041      	beq.n	800a1d0 <_free_r+0x8c>
 800a14c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a150:	1f0c      	subs	r4, r1, #4
 800a152:	2b00      	cmp	r3, #0
 800a154:	bfb8      	it	lt
 800a156:	18e4      	addlt	r4, r4, r3
 800a158:	f000 f8e0 	bl	800a31c <__malloc_lock>
 800a15c:	4a1d      	ldr	r2, [pc, #116]	@ (800a1d4 <_free_r+0x90>)
 800a15e:	6813      	ldr	r3, [r2, #0]
 800a160:	b933      	cbnz	r3, 800a170 <_free_r+0x2c>
 800a162:	6063      	str	r3, [r4, #4]
 800a164:	6014      	str	r4, [r2, #0]
 800a166:	4628      	mov	r0, r5
 800a168:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a16c:	f000 b8dc 	b.w	800a328 <__malloc_unlock>
 800a170:	42a3      	cmp	r3, r4
 800a172:	d908      	bls.n	800a186 <_free_r+0x42>
 800a174:	6820      	ldr	r0, [r4, #0]
 800a176:	1821      	adds	r1, r4, r0
 800a178:	428b      	cmp	r3, r1
 800a17a:	bf01      	itttt	eq
 800a17c:	6819      	ldreq	r1, [r3, #0]
 800a17e:	685b      	ldreq	r3, [r3, #4]
 800a180:	1809      	addeq	r1, r1, r0
 800a182:	6021      	streq	r1, [r4, #0]
 800a184:	e7ed      	b.n	800a162 <_free_r+0x1e>
 800a186:	461a      	mov	r2, r3
 800a188:	685b      	ldr	r3, [r3, #4]
 800a18a:	b10b      	cbz	r3, 800a190 <_free_r+0x4c>
 800a18c:	42a3      	cmp	r3, r4
 800a18e:	d9fa      	bls.n	800a186 <_free_r+0x42>
 800a190:	6811      	ldr	r1, [r2, #0]
 800a192:	1850      	adds	r0, r2, r1
 800a194:	42a0      	cmp	r0, r4
 800a196:	d10b      	bne.n	800a1b0 <_free_r+0x6c>
 800a198:	6820      	ldr	r0, [r4, #0]
 800a19a:	4401      	add	r1, r0
 800a19c:	1850      	adds	r0, r2, r1
 800a19e:	4283      	cmp	r3, r0
 800a1a0:	6011      	str	r1, [r2, #0]
 800a1a2:	d1e0      	bne.n	800a166 <_free_r+0x22>
 800a1a4:	6818      	ldr	r0, [r3, #0]
 800a1a6:	685b      	ldr	r3, [r3, #4]
 800a1a8:	6053      	str	r3, [r2, #4]
 800a1aa:	4408      	add	r0, r1
 800a1ac:	6010      	str	r0, [r2, #0]
 800a1ae:	e7da      	b.n	800a166 <_free_r+0x22>
 800a1b0:	d902      	bls.n	800a1b8 <_free_r+0x74>
 800a1b2:	230c      	movs	r3, #12
 800a1b4:	602b      	str	r3, [r5, #0]
 800a1b6:	e7d6      	b.n	800a166 <_free_r+0x22>
 800a1b8:	6820      	ldr	r0, [r4, #0]
 800a1ba:	1821      	adds	r1, r4, r0
 800a1bc:	428b      	cmp	r3, r1
 800a1be:	bf04      	itt	eq
 800a1c0:	6819      	ldreq	r1, [r3, #0]
 800a1c2:	685b      	ldreq	r3, [r3, #4]
 800a1c4:	6063      	str	r3, [r4, #4]
 800a1c6:	bf04      	itt	eq
 800a1c8:	1809      	addeq	r1, r1, r0
 800a1ca:	6021      	streq	r1, [r4, #0]
 800a1cc:	6054      	str	r4, [r2, #4]
 800a1ce:	e7ca      	b.n	800a166 <_free_r+0x22>
 800a1d0:	bd38      	pop	{r3, r4, r5, pc}
 800a1d2:	bf00      	nop
 800a1d4:	20004f44 	.word	0x20004f44

0800a1d8 <sbrk_aligned>:
 800a1d8:	b570      	push	{r4, r5, r6, lr}
 800a1da:	4e0f      	ldr	r6, [pc, #60]	@ (800a218 <sbrk_aligned+0x40>)
 800a1dc:	460c      	mov	r4, r1
 800a1de:	6831      	ldr	r1, [r6, #0]
 800a1e0:	4605      	mov	r5, r0
 800a1e2:	b911      	cbnz	r1, 800a1ea <sbrk_aligned+0x12>
 800a1e4:	f000 fcf8 	bl	800abd8 <_sbrk_r>
 800a1e8:	6030      	str	r0, [r6, #0]
 800a1ea:	4621      	mov	r1, r4
 800a1ec:	4628      	mov	r0, r5
 800a1ee:	f000 fcf3 	bl	800abd8 <_sbrk_r>
 800a1f2:	1c43      	adds	r3, r0, #1
 800a1f4:	d103      	bne.n	800a1fe <sbrk_aligned+0x26>
 800a1f6:	f04f 34ff 	mov.w	r4, #4294967295
 800a1fa:	4620      	mov	r0, r4
 800a1fc:	bd70      	pop	{r4, r5, r6, pc}
 800a1fe:	1cc4      	adds	r4, r0, #3
 800a200:	f024 0403 	bic.w	r4, r4, #3
 800a204:	42a0      	cmp	r0, r4
 800a206:	d0f8      	beq.n	800a1fa <sbrk_aligned+0x22>
 800a208:	1a21      	subs	r1, r4, r0
 800a20a:	4628      	mov	r0, r5
 800a20c:	f000 fce4 	bl	800abd8 <_sbrk_r>
 800a210:	3001      	adds	r0, #1
 800a212:	d1f2      	bne.n	800a1fa <sbrk_aligned+0x22>
 800a214:	e7ef      	b.n	800a1f6 <sbrk_aligned+0x1e>
 800a216:	bf00      	nop
 800a218:	20004f40 	.word	0x20004f40

0800a21c <_malloc_r>:
 800a21c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a220:	1ccd      	adds	r5, r1, #3
 800a222:	f025 0503 	bic.w	r5, r5, #3
 800a226:	3508      	adds	r5, #8
 800a228:	2d0c      	cmp	r5, #12
 800a22a:	bf38      	it	cc
 800a22c:	250c      	movcc	r5, #12
 800a22e:	2d00      	cmp	r5, #0
 800a230:	4606      	mov	r6, r0
 800a232:	db01      	blt.n	800a238 <_malloc_r+0x1c>
 800a234:	42a9      	cmp	r1, r5
 800a236:	d904      	bls.n	800a242 <_malloc_r+0x26>
 800a238:	230c      	movs	r3, #12
 800a23a:	6033      	str	r3, [r6, #0]
 800a23c:	2000      	movs	r0, #0
 800a23e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a242:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a318 <_malloc_r+0xfc>
 800a246:	f000 f869 	bl	800a31c <__malloc_lock>
 800a24a:	f8d8 3000 	ldr.w	r3, [r8]
 800a24e:	461c      	mov	r4, r3
 800a250:	bb44      	cbnz	r4, 800a2a4 <_malloc_r+0x88>
 800a252:	4629      	mov	r1, r5
 800a254:	4630      	mov	r0, r6
 800a256:	f7ff ffbf 	bl	800a1d8 <sbrk_aligned>
 800a25a:	1c43      	adds	r3, r0, #1
 800a25c:	4604      	mov	r4, r0
 800a25e:	d158      	bne.n	800a312 <_malloc_r+0xf6>
 800a260:	f8d8 4000 	ldr.w	r4, [r8]
 800a264:	4627      	mov	r7, r4
 800a266:	2f00      	cmp	r7, #0
 800a268:	d143      	bne.n	800a2f2 <_malloc_r+0xd6>
 800a26a:	2c00      	cmp	r4, #0
 800a26c:	d04b      	beq.n	800a306 <_malloc_r+0xea>
 800a26e:	6823      	ldr	r3, [r4, #0]
 800a270:	4639      	mov	r1, r7
 800a272:	4630      	mov	r0, r6
 800a274:	eb04 0903 	add.w	r9, r4, r3
 800a278:	f000 fcae 	bl	800abd8 <_sbrk_r>
 800a27c:	4581      	cmp	r9, r0
 800a27e:	d142      	bne.n	800a306 <_malloc_r+0xea>
 800a280:	6821      	ldr	r1, [r4, #0]
 800a282:	1a6d      	subs	r5, r5, r1
 800a284:	4629      	mov	r1, r5
 800a286:	4630      	mov	r0, r6
 800a288:	f7ff ffa6 	bl	800a1d8 <sbrk_aligned>
 800a28c:	3001      	adds	r0, #1
 800a28e:	d03a      	beq.n	800a306 <_malloc_r+0xea>
 800a290:	6823      	ldr	r3, [r4, #0]
 800a292:	442b      	add	r3, r5
 800a294:	6023      	str	r3, [r4, #0]
 800a296:	f8d8 3000 	ldr.w	r3, [r8]
 800a29a:	685a      	ldr	r2, [r3, #4]
 800a29c:	bb62      	cbnz	r2, 800a2f8 <_malloc_r+0xdc>
 800a29e:	f8c8 7000 	str.w	r7, [r8]
 800a2a2:	e00f      	b.n	800a2c4 <_malloc_r+0xa8>
 800a2a4:	6822      	ldr	r2, [r4, #0]
 800a2a6:	1b52      	subs	r2, r2, r5
 800a2a8:	d420      	bmi.n	800a2ec <_malloc_r+0xd0>
 800a2aa:	2a0b      	cmp	r2, #11
 800a2ac:	d917      	bls.n	800a2de <_malloc_r+0xc2>
 800a2ae:	1961      	adds	r1, r4, r5
 800a2b0:	42a3      	cmp	r3, r4
 800a2b2:	6025      	str	r5, [r4, #0]
 800a2b4:	bf18      	it	ne
 800a2b6:	6059      	strne	r1, [r3, #4]
 800a2b8:	6863      	ldr	r3, [r4, #4]
 800a2ba:	bf08      	it	eq
 800a2bc:	f8c8 1000 	streq.w	r1, [r8]
 800a2c0:	5162      	str	r2, [r4, r5]
 800a2c2:	604b      	str	r3, [r1, #4]
 800a2c4:	4630      	mov	r0, r6
 800a2c6:	f000 f82f 	bl	800a328 <__malloc_unlock>
 800a2ca:	f104 000b 	add.w	r0, r4, #11
 800a2ce:	1d23      	adds	r3, r4, #4
 800a2d0:	f020 0007 	bic.w	r0, r0, #7
 800a2d4:	1ac2      	subs	r2, r0, r3
 800a2d6:	bf1c      	itt	ne
 800a2d8:	1a1b      	subne	r3, r3, r0
 800a2da:	50a3      	strne	r3, [r4, r2]
 800a2dc:	e7af      	b.n	800a23e <_malloc_r+0x22>
 800a2de:	6862      	ldr	r2, [r4, #4]
 800a2e0:	42a3      	cmp	r3, r4
 800a2e2:	bf0c      	ite	eq
 800a2e4:	f8c8 2000 	streq.w	r2, [r8]
 800a2e8:	605a      	strne	r2, [r3, #4]
 800a2ea:	e7eb      	b.n	800a2c4 <_malloc_r+0xa8>
 800a2ec:	4623      	mov	r3, r4
 800a2ee:	6864      	ldr	r4, [r4, #4]
 800a2f0:	e7ae      	b.n	800a250 <_malloc_r+0x34>
 800a2f2:	463c      	mov	r4, r7
 800a2f4:	687f      	ldr	r7, [r7, #4]
 800a2f6:	e7b6      	b.n	800a266 <_malloc_r+0x4a>
 800a2f8:	461a      	mov	r2, r3
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	42a3      	cmp	r3, r4
 800a2fe:	d1fb      	bne.n	800a2f8 <_malloc_r+0xdc>
 800a300:	2300      	movs	r3, #0
 800a302:	6053      	str	r3, [r2, #4]
 800a304:	e7de      	b.n	800a2c4 <_malloc_r+0xa8>
 800a306:	230c      	movs	r3, #12
 800a308:	6033      	str	r3, [r6, #0]
 800a30a:	4630      	mov	r0, r6
 800a30c:	f000 f80c 	bl	800a328 <__malloc_unlock>
 800a310:	e794      	b.n	800a23c <_malloc_r+0x20>
 800a312:	6005      	str	r5, [r0, #0]
 800a314:	e7d6      	b.n	800a2c4 <_malloc_r+0xa8>
 800a316:	bf00      	nop
 800a318:	20004f44 	.word	0x20004f44

0800a31c <__malloc_lock>:
 800a31c:	4801      	ldr	r0, [pc, #4]	@ (800a324 <__malloc_lock+0x8>)
 800a31e:	f7ff befa 	b.w	800a116 <__retarget_lock_acquire_recursive>
 800a322:	bf00      	nop
 800a324:	20004f3c 	.word	0x20004f3c

0800a328 <__malloc_unlock>:
 800a328:	4801      	ldr	r0, [pc, #4]	@ (800a330 <__malloc_unlock+0x8>)
 800a32a:	f7ff bef5 	b.w	800a118 <__retarget_lock_release_recursive>
 800a32e:	bf00      	nop
 800a330:	20004f3c 	.word	0x20004f3c

0800a334 <__sfputc_r>:
 800a334:	6893      	ldr	r3, [r2, #8]
 800a336:	3b01      	subs	r3, #1
 800a338:	2b00      	cmp	r3, #0
 800a33a:	b410      	push	{r4}
 800a33c:	6093      	str	r3, [r2, #8]
 800a33e:	da08      	bge.n	800a352 <__sfputc_r+0x1e>
 800a340:	6994      	ldr	r4, [r2, #24]
 800a342:	42a3      	cmp	r3, r4
 800a344:	db01      	blt.n	800a34a <__sfputc_r+0x16>
 800a346:	290a      	cmp	r1, #10
 800a348:	d103      	bne.n	800a352 <__sfputc_r+0x1e>
 800a34a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a34e:	f000 bb6b 	b.w	800aa28 <__swbuf_r>
 800a352:	6813      	ldr	r3, [r2, #0]
 800a354:	1c58      	adds	r0, r3, #1
 800a356:	6010      	str	r0, [r2, #0]
 800a358:	7019      	strb	r1, [r3, #0]
 800a35a:	4608      	mov	r0, r1
 800a35c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a360:	4770      	bx	lr

0800a362 <__sfputs_r>:
 800a362:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a364:	4606      	mov	r6, r0
 800a366:	460f      	mov	r7, r1
 800a368:	4614      	mov	r4, r2
 800a36a:	18d5      	adds	r5, r2, r3
 800a36c:	42ac      	cmp	r4, r5
 800a36e:	d101      	bne.n	800a374 <__sfputs_r+0x12>
 800a370:	2000      	movs	r0, #0
 800a372:	e007      	b.n	800a384 <__sfputs_r+0x22>
 800a374:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a378:	463a      	mov	r2, r7
 800a37a:	4630      	mov	r0, r6
 800a37c:	f7ff ffda 	bl	800a334 <__sfputc_r>
 800a380:	1c43      	adds	r3, r0, #1
 800a382:	d1f3      	bne.n	800a36c <__sfputs_r+0xa>
 800a384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a388 <_vfiprintf_r>:
 800a388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a38c:	460d      	mov	r5, r1
 800a38e:	b09d      	sub	sp, #116	@ 0x74
 800a390:	4614      	mov	r4, r2
 800a392:	4698      	mov	r8, r3
 800a394:	4606      	mov	r6, r0
 800a396:	b118      	cbz	r0, 800a3a0 <_vfiprintf_r+0x18>
 800a398:	6a03      	ldr	r3, [r0, #32]
 800a39a:	b90b      	cbnz	r3, 800a3a0 <_vfiprintf_r+0x18>
 800a39c:	f7ff fd92 	bl	8009ec4 <__sinit>
 800a3a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3a2:	07d9      	lsls	r1, r3, #31
 800a3a4:	d405      	bmi.n	800a3b2 <_vfiprintf_r+0x2a>
 800a3a6:	89ab      	ldrh	r3, [r5, #12]
 800a3a8:	059a      	lsls	r2, r3, #22
 800a3aa:	d402      	bmi.n	800a3b2 <_vfiprintf_r+0x2a>
 800a3ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3ae:	f7ff feb2 	bl	800a116 <__retarget_lock_acquire_recursive>
 800a3b2:	89ab      	ldrh	r3, [r5, #12]
 800a3b4:	071b      	lsls	r3, r3, #28
 800a3b6:	d501      	bpl.n	800a3bc <_vfiprintf_r+0x34>
 800a3b8:	692b      	ldr	r3, [r5, #16]
 800a3ba:	b99b      	cbnz	r3, 800a3e4 <_vfiprintf_r+0x5c>
 800a3bc:	4629      	mov	r1, r5
 800a3be:	4630      	mov	r0, r6
 800a3c0:	f000 fb70 	bl	800aaa4 <__swsetup_r>
 800a3c4:	b170      	cbz	r0, 800a3e4 <_vfiprintf_r+0x5c>
 800a3c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3c8:	07dc      	lsls	r4, r3, #31
 800a3ca:	d504      	bpl.n	800a3d6 <_vfiprintf_r+0x4e>
 800a3cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a3d0:	b01d      	add	sp, #116	@ 0x74
 800a3d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3d6:	89ab      	ldrh	r3, [r5, #12]
 800a3d8:	0598      	lsls	r0, r3, #22
 800a3da:	d4f7      	bmi.n	800a3cc <_vfiprintf_r+0x44>
 800a3dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3de:	f7ff fe9b 	bl	800a118 <__retarget_lock_release_recursive>
 800a3e2:	e7f3      	b.n	800a3cc <_vfiprintf_r+0x44>
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3e8:	2320      	movs	r3, #32
 800a3ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a3ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800a3f2:	2330      	movs	r3, #48	@ 0x30
 800a3f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a5a4 <_vfiprintf_r+0x21c>
 800a3f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a3fc:	f04f 0901 	mov.w	r9, #1
 800a400:	4623      	mov	r3, r4
 800a402:	469a      	mov	sl, r3
 800a404:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a408:	b10a      	cbz	r2, 800a40e <_vfiprintf_r+0x86>
 800a40a:	2a25      	cmp	r2, #37	@ 0x25
 800a40c:	d1f9      	bne.n	800a402 <_vfiprintf_r+0x7a>
 800a40e:	ebba 0b04 	subs.w	fp, sl, r4
 800a412:	d00b      	beq.n	800a42c <_vfiprintf_r+0xa4>
 800a414:	465b      	mov	r3, fp
 800a416:	4622      	mov	r2, r4
 800a418:	4629      	mov	r1, r5
 800a41a:	4630      	mov	r0, r6
 800a41c:	f7ff ffa1 	bl	800a362 <__sfputs_r>
 800a420:	3001      	adds	r0, #1
 800a422:	f000 80a7 	beq.w	800a574 <_vfiprintf_r+0x1ec>
 800a426:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a428:	445a      	add	r2, fp
 800a42a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a42c:	f89a 3000 	ldrb.w	r3, [sl]
 800a430:	2b00      	cmp	r3, #0
 800a432:	f000 809f 	beq.w	800a574 <_vfiprintf_r+0x1ec>
 800a436:	2300      	movs	r3, #0
 800a438:	f04f 32ff 	mov.w	r2, #4294967295
 800a43c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a440:	f10a 0a01 	add.w	sl, sl, #1
 800a444:	9304      	str	r3, [sp, #16]
 800a446:	9307      	str	r3, [sp, #28]
 800a448:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a44c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a44e:	4654      	mov	r4, sl
 800a450:	2205      	movs	r2, #5
 800a452:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a456:	4853      	ldr	r0, [pc, #332]	@ (800a5a4 <_vfiprintf_r+0x21c>)
 800a458:	f7f5 fec2 	bl	80001e0 <memchr>
 800a45c:	9a04      	ldr	r2, [sp, #16]
 800a45e:	b9d8      	cbnz	r0, 800a498 <_vfiprintf_r+0x110>
 800a460:	06d1      	lsls	r1, r2, #27
 800a462:	bf44      	itt	mi
 800a464:	2320      	movmi	r3, #32
 800a466:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a46a:	0713      	lsls	r3, r2, #28
 800a46c:	bf44      	itt	mi
 800a46e:	232b      	movmi	r3, #43	@ 0x2b
 800a470:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a474:	f89a 3000 	ldrb.w	r3, [sl]
 800a478:	2b2a      	cmp	r3, #42	@ 0x2a
 800a47a:	d015      	beq.n	800a4a8 <_vfiprintf_r+0x120>
 800a47c:	9a07      	ldr	r2, [sp, #28]
 800a47e:	4654      	mov	r4, sl
 800a480:	2000      	movs	r0, #0
 800a482:	f04f 0c0a 	mov.w	ip, #10
 800a486:	4621      	mov	r1, r4
 800a488:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a48c:	3b30      	subs	r3, #48	@ 0x30
 800a48e:	2b09      	cmp	r3, #9
 800a490:	d94b      	bls.n	800a52a <_vfiprintf_r+0x1a2>
 800a492:	b1b0      	cbz	r0, 800a4c2 <_vfiprintf_r+0x13a>
 800a494:	9207      	str	r2, [sp, #28]
 800a496:	e014      	b.n	800a4c2 <_vfiprintf_r+0x13a>
 800a498:	eba0 0308 	sub.w	r3, r0, r8
 800a49c:	fa09 f303 	lsl.w	r3, r9, r3
 800a4a0:	4313      	orrs	r3, r2
 800a4a2:	9304      	str	r3, [sp, #16]
 800a4a4:	46a2      	mov	sl, r4
 800a4a6:	e7d2      	b.n	800a44e <_vfiprintf_r+0xc6>
 800a4a8:	9b03      	ldr	r3, [sp, #12]
 800a4aa:	1d19      	adds	r1, r3, #4
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	9103      	str	r1, [sp, #12]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	bfbb      	ittet	lt
 800a4b4:	425b      	neglt	r3, r3
 800a4b6:	f042 0202 	orrlt.w	r2, r2, #2
 800a4ba:	9307      	strge	r3, [sp, #28]
 800a4bc:	9307      	strlt	r3, [sp, #28]
 800a4be:	bfb8      	it	lt
 800a4c0:	9204      	strlt	r2, [sp, #16]
 800a4c2:	7823      	ldrb	r3, [r4, #0]
 800a4c4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a4c6:	d10a      	bne.n	800a4de <_vfiprintf_r+0x156>
 800a4c8:	7863      	ldrb	r3, [r4, #1]
 800a4ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800a4cc:	d132      	bne.n	800a534 <_vfiprintf_r+0x1ac>
 800a4ce:	9b03      	ldr	r3, [sp, #12]
 800a4d0:	1d1a      	adds	r2, r3, #4
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	9203      	str	r2, [sp, #12]
 800a4d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a4da:	3402      	adds	r4, #2
 800a4dc:	9305      	str	r3, [sp, #20]
 800a4de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a5b4 <_vfiprintf_r+0x22c>
 800a4e2:	7821      	ldrb	r1, [r4, #0]
 800a4e4:	2203      	movs	r2, #3
 800a4e6:	4650      	mov	r0, sl
 800a4e8:	f7f5 fe7a 	bl	80001e0 <memchr>
 800a4ec:	b138      	cbz	r0, 800a4fe <_vfiprintf_r+0x176>
 800a4ee:	9b04      	ldr	r3, [sp, #16]
 800a4f0:	eba0 000a 	sub.w	r0, r0, sl
 800a4f4:	2240      	movs	r2, #64	@ 0x40
 800a4f6:	4082      	lsls	r2, r0
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	3401      	adds	r4, #1
 800a4fc:	9304      	str	r3, [sp, #16]
 800a4fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a502:	4829      	ldr	r0, [pc, #164]	@ (800a5a8 <_vfiprintf_r+0x220>)
 800a504:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a508:	2206      	movs	r2, #6
 800a50a:	f7f5 fe69 	bl	80001e0 <memchr>
 800a50e:	2800      	cmp	r0, #0
 800a510:	d03f      	beq.n	800a592 <_vfiprintf_r+0x20a>
 800a512:	4b26      	ldr	r3, [pc, #152]	@ (800a5ac <_vfiprintf_r+0x224>)
 800a514:	bb1b      	cbnz	r3, 800a55e <_vfiprintf_r+0x1d6>
 800a516:	9b03      	ldr	r3, [sp, #12]
 800a518:	3307      	adds	r3, #7
 800a51a:	f023 0307 	bic.w	r3, r3, #7
 800a51e:	3308      	adds	r3, #8
 800a520:	9303      	str	r3, [sp, #12]
 800a522:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a524:	443b      	add	r3, r7
 800a526:	9309      	str	r3, [sp, #36]	@ 0x24
 800a528:	e76a      	b.n	800a400 <_vfiprintf_r+0x78>
 800a52a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a52e:	460c      	mov	r4, r1
 800a530:	2001      	movs	r0, #1
 800a532:	e7a8      	b.n	800a486 <_vfiprintf_r+0xfe>
 800a534:	2300      	movs	r3, #0
 800a536:	3401      	adds	r4, #1
 800a538:	9305      	str	r3, [sp, #20]
 800a53a:	4619      	mov	r1, r3
 800a53c:	f04f 0c0a 	mov.w	ip, #10
 800a540:	4620      	mov	r0, r4
 800a542:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a546:	3a30      	subs	r2, #48	@ 0x30
 800a548:	2a09      	cmp	r2, #9
 800a54a:	d903      	bls.n	800a554 <_vfiprintf_r+0x1cc>
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d0c6      	beq.n	800a4de <_vfiprintf_r+0x156>
 800a550:	9105      	str	r1, [sp, #20]
 800a552:	e7c4      	b.n	800a4de <_vfiprintf_r+0x156>
 800a554:	fb0c 2101 	mla	r1, ip, r1, r2
 800a558:	4604      	mov	r4, r0
 800a55a:	2301      	movs	r3, #1
 800a55c:	e7f0      	b.n	800a540 <_vfiprintf_r+0x1b8>
 800a55e:	ab03      	add	r3, sp, #12
 800a560:	9300      	str	r3, [sp, #0]
 800a562:	462a      	mov	r2, r5
 800a564:	4b12      	ldr	r3, [pc, #72]	@ (800a5b0 <_vfiprintf_r+0x228>)
 800a566:	a904      	add	r1, sp, #16
 800a568:	4630      	mov	r0, r6
 800a56a:	f3af 8000 	nop.w
 800a56e:	4607      	mov	r7, r0
 800a570:	1c78      	adds	r0, r7, #1
 800a572:	d1d6      	bne.n	800a522 <_vfiprintf_r+0x19a>
 800a574:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a576:	07d9      	lsls	r1, r3, #31
 800a578:	d405      	bmi.n	800a586 <_vfiprintf_r+0x1fe>
 800a57a:	89ab      	ldrh	r3, [r5, #12]
 800a57c:	059a      	lsls	r2, r3, #22
 800a57e:	d402      	bmi.n	800a586 <_vfiprintf_r+0x1fe>
 800a580:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a582:	f7ff fdc9 	bl	800a118 <__retarget_lock_release_recursive>
 800a586:	89ab      	ldrh	r3, [r5, #12]
 800a588:	065b      	lsls	r3, r3, #25
 800a58a:	f53f af1f 	bmi.w	800a3cc <_vfiprintf_r+0x44>
 800a58e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a590:	e71e      	b.n	800a3d0 <_vfiprintf_r+0x48>
 800a592:	ab03      	add	r3, sp, #12
 800a594:	9300      	str	r3, [sp, #0]
 800a596:	462a      	mov	r2, r5
 800a598:	4b05      	ldr	r3, [pc, #20]	@ (800a5b0 <_vfiprintf_r+0x228>)
 800a59a:	a904      	add	r1, sp, #16
 800a59c:	4630      	mov	r0, r6
 800a59e:	f000 f879 	bl	800a694 <_printf_i>
 800a5a2:	e7e4      	b.n	800a56e <_vfiprintf_r+0x1e6>
 800a5a4:	0800c7a4 	.word	0x0800c7a4
 800a5a8:	0800c7ae 	.word	0x0800c7ae
 800a5ac:	00000000 	.word	0x00000000
 800a5b0:	0800a363 	.word	0x0800a363
 800a5b4:	0800c7aa 	.word	0x0800c7aa

0800a5b8 <_printf_common>:
 800a5b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5bc:	4616      	mov	r6, r2
 800a5be:	4698      	mov	r8, r3
 800a5c0:	688a      	ldr	r2, [r1, #8]
 800a5c2:	690b      	ldr	r3, [r1, #16]
 800a5c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a5c8:	4293      	cmp	r3, r2
 800a5ca:	bfb8      	it	lt
 800a5cc:	4613      	movlt	r3, r2
 800a5ce:	6033      	str	r3, [r6, #0]
 800a5d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a5d4:	4607      	mov	r7, r0
 800a5d6:	460c      	mov	r4, r1
 800a5d8:	b10a      	cbz	r2, 800a5de <_printf_common+0x26>
 800a5da:	3301      	adds	r3, #1
 800a5dc:	6033      	str	r3, [r6, #0]
 800a5de:	6823      	ldr	r3, [r4, #0]
 800a5e0:	0699      	lsls	r1, r3, #26
 800a5e2:	bf42      	ittt	mi
 800a5e4:	6833      	ldrmi	r3, [r6, #0]
 800a5e6:	3302      	addmi	r3, #2
 800a5e8:	6033      	strmi	r3, [r6, #0]
 800a5ea:	6825      	ldr	r5, [r4, #0]
 800a5ec:	f015 0506 	ands.w	r5, r5, #6
 800a5f0:	d106      	bne.n	800a600 <_printf_common+0x48>
 800a5f2:	f104 0a19 	add.w	sl, r4, #25
 800a5f6:	68e3      	ldr	r3, [r4, #12]
 800a5f8:	6832      	ldr	r2, [r6, #0]
 800a5fa:	1a9b      	subs	r3, r3, r2
 800a5fc:	42ab      	cmp	r3, r5
 800a5fe:	dc26      	bgt.n	800a64e <_printf_common+0x96>
 800a600:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a604:	6822      	ldr	r2, [r4, #0]
 800a606:	3b00      	subs	r3, #0
 800a608:	bf18      	it	ne
 800a60a:	2301      	movne	r3, #1
 800a60c:	0692      	lsls	r2, r2, #26
 800a60e:	d42b      	bmi.n	800a668 <_printf_common+0xb0>
 800a610:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a614:	4641      	mov	r1, r8
 800a616:	4638      	mov	r0, r7
 800a618:	47c8      	blx	r9
 800a61a:	3001      	adds	r0, #1
 800a61c:	d01e      	beq.n	800a65c <_printf_common+0xa4>
 800a61e:	6823      	ldr	r3, [r4, #0]
 800a620:	6922      	ldr	r2, [r4, #16]
 800a622:	f003 0306 	and.w	r3, r3, #6
 800a626:	2b04      	cmp	r3, #4
 800a628:	bf02      	ittt	eq
 800a62a:	68e5      	ldreq	r5, [r4, #12]
 800a62c:	6833      	ldreq	r3, [r6, #0]
 800a62e:	1aed      	subeq	r5, r5, r3
 800a630:	68a3      	ldr	r3, [r4, #8]
 800a632:	bf0c      	ite	eq
 800a634:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a638:	2500      	movne	r5, #0
 800a63a:	4293      	cmp	r3, r2
 800a63c:	bfc4      	itt	gt
 800a63e:	1a9b      	subgt	r3, r3, r2
 800a640:	18ed      	addgt	r5, r5, r3
 800a642:	2600      	movs	r6, #0
 800a644:	341a      	adds	r4, #26
 800a646:	42b5      	cmp	r5, r6
 800a648:	d11a      	bne.n	800a680 <_printf_common+0xc8>
 800a64a:	2000      	movs	r0, #0
 800a64c:	e008      	b.n	800a660 <_printf_common+0xa8>
 800a64e:	2301      	movs	r3, #1
 800a650:	4652      	mov	r2, sl
 800a652:	4641      	mov	r1, r8
 800a654:	4638      	mov	r0, r7
 800a656:	47c8      	blx	r9
 800a658:	3001      	adds	r0, #1
 800a65a:	d103      	bne.n	800a664 <_printf_common+0xac>
 800a65c:	f04f 30ff 	mov.w	r0, #4294967295
 800a660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a664:	3501      	adds	r5, #1
 800a666:	e7c6      	b.n	800a5f6 <_printf_common+0x3e>
 800a668:	18e1      	adds	r1, r4, r3
 800a66a:	1c5a      	adds	r2, r3, #1
 800a66c:	2030      	movs	r0, #48	@ 0x30
 800a66e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a672:	4422      	add	r2, r4
 800a674:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a678:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a67c:	3302      	adds	r3, #2
 800a67e:	e7c7      	b.n	800a610 <_printf_common+0x58>
 800a680:	2301      	movs	r3, #1
 800a682:	4622      	mov	r2, r4
 800a684:	4641      	mov	r1, r8
 800a686:	4638      	mov	r0, r7
 800a688:	47c8      	blx	r9
 800a68a:	3001      	adds	r0, #1
 800a68c:	d0e6      	beq.n	800a65c <_printf_common+0xa4>
 800a68e:	3601      	adds	r6, #1
 800a690:	e7d9      	b.n	800a646 <_printf_common+0x8e>
	...

0800a694 <_printf_i>:
 800a694:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a698:	7e0f      	ldrb	r7, [r1, #24]
 800a69a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a69c:	2f78      	cmp	r7, #120	@ 0x78
 800a69e:	4691      	mov	r9, r2
 800a6a0:	4680      	mov	r8, r0
 800a6a2:	460c      	mov	r4, r1
 800a6a4:	469a      	mov	sl, r3
 800a6a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a6aa:	d807      	bhi.n	800a6bc <_printf_i+0x28>
 800a6ac:	2f62      	cmp	r7, #98	@ 0x62
 800a6ae:	d80a      	bhi.n	800a6c6 <_printf_i+0x32>
 800a6b0:	2f00      	cmp	r7, #0
 800a6b2:	f000 80d1 	beq.w	800a858 <_printf_i+0x1c4>
 800a6b6:	2f58      	cmp	r7, #88	@ 0x58
 800a6b8:	f000 80b8 	beq.w	800a82c <_printf_i+0x198>
 800a6bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a6c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a6c4:	e03a      	b.n	800a73c <_printf_i+0xa8>
 800a6c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a6ca:	2b15      	cmp	r3, #21
 800a6cc:	d8f6      	bhi.n	800a6bc <_printf_i+0x28>
 800a6ce:	a101      	add	r1, pc, #4	@ (adr r1, 800a6d4 <_printf_i+0x40>)
 800a6d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a6d4:	0800a72d 	.word	0x0800a72d
 800a6d8:	0800a741 	.word	0x0800a741
 800a6dc:	0800a6bd 	.word	0x0800a6bd
 800a6e0:	0800a6bd 	.word	0x0800a6bd
 800a6e4:	0800a6bd 	.word	0x0800a6bd
 800a6e8:	0800a6bd 	.word	0x0800a6bd
 800a6ec:	0800a741 	.word	0x0800a741
 800a6f0:	0800a6bd 	.word	0x0800a6bd
 800a6f4:	0800a6bd 	.word	0x0800a6bd
 800a6f8:	0800a6bd 	.word	0x0800a6bd
 800a6fc:	0800a6bd 	.word	0x0800a6bd
 800a700:	0800a83f 	.word	0x0800a83f
 800a704:	0800a76b 	.word	0x0800a76b
 800a708:	0800a7f9 	.word	0x0800a7f9
 800a70c:	0800a6bd 	.word	0x0800a6bd
 800a710:	0800a6bd 	.word	0x0800a6bd
 800a714:	0800a861 	.word	0x0800a861
 800a718:	0800a6bd 	.word	0x0800a6bd
 800a71c:	0800a76b 	.word	0x0800a76b
 800a720:	0800a6bd 	.word	0x0800a6bd
 800a724:	0800a6bd 	.word	0x0800a6bd
 800a728:	0800a801 	.word	0x0800a801
 800a72c:	6833      	ldr	r3, [r6, #0]
 800a72e:	1d1a      	adds	r2, r3, #4
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	6032      	str	r2, [r6, #0]
 800a734:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a738:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a73c:	2301      	movs	r3, #1
 800a73e:	e09c      	b.n	800a87a <_printf_i+0x1e6>
 800a740:	6833      	ldr	r3, [r6, #0]
 800a742:	6820      	ldr	r0, [r4, #0]
 800a744:	1d19      	adds	r1, r3, #4
 800a746:	6031      	str	r1, [r6, #0]
 800a748:	0606      	lsls	r6, r0, #24
 800a74a:	d501      	bpl.n	800a750 <_printf_i+0xbc>
 800a74c:	681d      	ldr	r5, [r3, #0]
 800a74e:	e003      	b.n	800a758 <_printf_i+0xc4>
 800a750:	0645      	lsls	r5, r0, #25
 800a752:	d5fb      	bpl.n	800a74c <_printf_i+0xb8>
 800a754:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a758:	2d00      	cmp	r5, #0
 800a75a:	da03      	bge.n	800a764 <_printf_i+0xd0>
 800a75c:	232d      	movs	r3, #45	@ 0x2d
 800a75e:	426d      	negs	r5, r5
 800a760:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a764:	4858      	ldr	r0, [pc, #352]	@ (800a8c8 <_printf_i+0x234>)
 800a766:	230a      	movs	r3, #10
 800a768:	e011      	b.n	800a78e <_printf_i+0xfa>
 800a76a:	6821      	ldr	r1, [r4, #0]
 800a76c:	6833      	ldr	r3, [r6, #0]
 800a76e:	0608      	lsls	r0, r1, #24
 800a770:	f853 5b04 	ldr.w	r5, [r3], #4
 800a774:	d402      	bmi.n	800a77c <_printf_i+0xe8>
 800a776:	0649      	lsls	r1, r1, #25
 800a778:	bf48      	it	mi
 800a77a:	b2ad      	uxthmi	r5, r5
 800a77c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a77e:	4852      	ldr	r0, [pc, #328]	@ (800a8c8 <_printf_i+0x234>)
 800a780:	6033      	str	r3, [r6, #0]
 800a782:	bf14      	ite	ne
 800a784:	230a      	movne	r3, #10
 800a786:	2308      	moveq	r3, #8
 800a788:	2100      	movs	r1, #0
 800a78a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a78e:	6866      	ldr	r6, [r4, #4]
 800a790:	60a6      	str	r6, [r4, #8]
 800a792:	2e00      	cmp	r6, #0
 800a794:	db05      	blt.n	800a7a2 <_printf_i+0x10e>
 800a796:	6821      	ldr	r1, [r4, #0]
 800a798:	432e      	orrs	r6, r5
 800a79a:	f021 0104 	bic.w	r1, r1, #4
 800a79e:	6021      	str	r1, [r4, #0]
 800a7a0:	d04b      	beq.n	800a83a <_printf_i+0x1a6>
 800a7a2:	4616      	mov	r6, r2
 800a7a4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a7a8:	fb03 5711 	mls	r7, r3, r1, r5
 800a7ac:	5dc7      	ldrb	r7, [r0, r7]
 800a7ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a7b2:	462f      	mov	r7, r5
 800a7b4:	42bb      	cmp	r3, r7
 800a7b6:	460d      	mov	r5, r1
 800a7b8:	d9f4      	bls.n	800a7a4 <_printf_i+0x110>
 800a7ba:	2b08      	cmp	r3, #8
 800a7bc:	d10b      	bne.n	800a7d6 <_printf_i+0x142>
 800a7be:	6823      	ldr	r3, [r4, #0]
 800a7c0:	07df      	lsls	r7, r3, #31
 800a7c2:	d508      	bpl.n	800a7d6 <_printf_i+0x142>
 800a7c4:	6923      	ldr	r3, [r4, #16]
 800a7c6:	6861      	ldr	r1, [r4, #4]
 800a7c8:	4299      	cmp	r1, r3
 800a7ca:	bfde      	ittt	le
 800a7cc:	2330      	movle	r3, #48	@ 0x30
 800a7ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a7d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a7d6:	1b92      	subs	r2, r2, r6
 800a7d8:	6122      	str	r2, [r4, #16]
 800a7da:	f8cd a000 	str.w	sl, [sp]
 800a7de:	464b      	mov	r3, r9
 800a7e0:	aa03      	add	r2, sp, #12
 800a7e2:	4621      	mov	r1, r4
 800a7e4:	4640      	mov	r0, r8
 800a7e6:	f7ff fee7 	bl	800a5b8 <_printf_common>
 800a7ea:	3001      	adds	r0, #1
 800a7ec:	d14a      	bne.n	800a884 <_printf_i+0x1f0>
 800a7ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a7f2:	b004      	add	sp, #16
 800a7f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7f8:	6823      	ldr	r3, [r4, #0]
 800a7fa:	f043 0320 	orr.w	r3, r3, #32
 800a7fe:	6023      	str	r3, [r4, #0]
 800a800:	4832      	ldr	r0, [pc, #200]	@ (800a8cc <_printf_i+0x238>)
 800a802:	2778      	movs	r7, #120	@ 0x78
 800a804:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a808:	6823      	ldr	r3, [r4, #0]
 800a80a:	6831      	ldr	r1, [r6, #0]
 800a80c:	061f      	lsls	r7, r3, #24
 800a80e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a812:	d402      	bmi.n	800a81a <_printf_i+0x186>
 800a814:	065f      	lsls	r7, r3, #25
 800a816:	bf48      	it	mi
 800a818:	b2ad      	uxthmi	r5, r5
 800a81a:	6031      	str	r1, [r6, #0]
 800a81c:	07d9      	lsls	r1, r3, #31
 800a81e:	bf44      	itt	mi
 800a820:	f043 0320 	orrmi.w	r3, r3, #32
 800a824:	6023      	strmi	r3, [r4, #0]
 800a826:	b11d      	cbz	r5, 800a830 <_printf_i+0x19c>
 800a828:	2310      	movs	r3, #16
 800a82a:	e7ad      	b.n	800a788 <_printf_i+0xf4>
 800a82c:	4826      	ldr	r0, [pc, #152]	@ (800a8c8 <_printf_i+0x234>)
 800a82e:	e7e9      	b.n	800a804 <_printf_i+0x170>
 800a830:	6823      	ldr	r3, [r4, #0]
 800a832:	f023 0320 	bic.w	r3, r3, #32
 800a836:	6023      	str	r3, [r4, #0]
 800a838:	e7f6      	b.n	800a828 <_printf_i+0x194>
 800a83a:	4616      	mov	r6, r2
 800a83c:	e7bd      	b.n	800a7ba <_printf_i+0x126>
 800a83e:	6833      	ldr	r3, [r6, #0]
 800a840:	6825      	ldr	r5, [r4, #0]
 800a842:	6961      	ldr	r1, [r4, #20]
 800a844:	1d18      	adds	r0, r3, #4
 800a846:	6030      	str	r0, [r6, #0]
 800a848:	062e      	lsls	r6, r5, #24
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	d501      	bpl.n	800a852 <_printf_i+0x1be>
 800a84e:	6019      	str	r1, [r3, #0]
 800a850:	e002      	b.n	800a858 <_printf_i+0x1c4>
 800a852:	0668      	lsls	r0, r5, #25
 800a854:	d5fb      	bpl.n	800a84e <_printf_i+0x1ba>
 800a856:	8019      	strh	r1, [r3, #0]
 800a858:	2300      	movs	r3, #0
 800a85a:	6123      	str	r3, [r4, #16]
 800a85c:	4616      	mov	r6, r2
 800a85e:	e7bc      	b.n	800a7da <_printf_i+0x146>
 800a860:	6833      	ldr	r3, [r6, #0]
 800a862:	1d1a      	adds	r2, r3, #4
 800a864:	6032      	str	r2, [r6, #0]
 800a866:	681e      	ldr	r6, [r3, #0]
 800a868:	6862      	ldr	r2, [r4, #4]
 800a86a:	2100      	movs	r1, #0
 800a86c:	4630      	mov	r0, r6
 800a86e:	f7f5 fcb7 	bl	80001e0 <memchr>
 800a872:	b108      	cbz	r0, 800a878 <_printf_i+0x1e4>
 800a874:	1b80      	subs	r0, r0, r6
 800a876:	6060      	str	r0, [r4, #4]
 800a878:	6863      	ldr	r3, [r4, #4]
 800a87a:	6123      	str	r3, [r4, #16]
 800a87c:	2300      	movs	r3, #0
 800a87e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a882:	e7aa      	b.n	800a7da <_printf_i+0x146>
 800a884:	6923      	ldr	r3, [r4, #16]
 800a886:	4632      	mov	r2, r6
 800a888:	4649      	mov	r1, r9
 800a88a:	4640      	mov	r0, r8
 800a88c:	47d0      	blx	sl
 800a88e:	3001      	adds	r0, #1
 800a890:	d0ad      	beq.n	800a7ee <_printf_i+0x15a>
 800a892:	6823      	ldr	r3, [r4, #0]
 800a894:	079b      	lsls	r3, r3, #30
 800a896:	d413      	bmi.n	800a8c0 <_printf_i+0x22c>
 800a898:	68e0      	ldr	r0, [r4, #12]
 800a89a:	9b03      	ldr	r3, [sp, #12]
 800a89c:	4298      	cmp	r0, r3
 800a89e:	bfb8      	it	lt
 800a8a0:	4618      	movlt	r0, r3
 800a8a2:	e7a6      	b.n	800a7f2 <_printf_i+0x15e>
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	4632      	mov	r2, r6
 800a8a8:	4649      	mov	r1, r9
 800a8aa:	4640      	mov	r0, r8
 800a8ac:	47d0      	blx	sl
 800a8ae:	3001      	adds	r0, #1
 800a8b0:	d09d      	beq.n	800a7ee <_printf_i+0x15a>
 800a8b2:	3501      	adds	r5, #1
 800a8b4:	68e3      	ldr	r3, [r4, #12]
 800a8b6:	9903      	ldr	r1, [sp, #12]
 800a8b8:	1a5b      	subs	r3, r3, r1
 800a8ba:	42ab      	cmp	r3, r5
 800a8bc:	dcf2      	bgt.n	800a8a4 <_printf_i+0x210>
 800a8be:	e7eb      	b.n	800a898 <_printf_i+0x204>
 800a8c0:	2500      	movs	r5, #0
 800a8c2:	f104 0619 	add.w	r6, r4, #25
 800a8c6:	e7f5      	b.n	800a8b4 <_printf_i+0x220>
 800a8c8:	0800c7b5 	.word	0x0800c7b5
 800a8cc:	0800c7c6 	.word	0x0800c7c6

0800a8d0 <__sflush_r>:
 800a8d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a8d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8d8:	0716      	lsls	r6, r2, #28
 800a8da:	4605      	mov	r5, r0
 800a8dc:	460c      	mov	r4, r1
 800a8de:	d454      	bmi.n	800a98a <__sflush_r+0xba>
 800a8e0:	684b      	ldr	r3, [r1, #4]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	dc02      	bgt.n	800a8ec <__sflush_r+0x1c>
 800a8e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	dd48      	ble.n	800a97e <__sflush_r+0xae>
 800a8ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a8ee:	2e00      	cmp	r6, #0
 800a8f0:	d045      	beq.n	800a97e <__sflush_r+0xae>
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a8f8:	682f      	ldr	r7, [r5, #0]
 800a8fa:	6a21      	ldr	r1, [r4, #32]
 800a8fc:	602b      	str	r3, [r5, #0]
 800a8fe:	d030      	beq.n	800a962 <__sflush_r+0x92>
 800a900:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a902:	89a3      	ldrh	r3, [r4, #12]
 800a904:	0759      	lsls	r1, r3, #29
 800a906:	d505      	bpl.n	800a914 <__sflush_r+0x44>
 800a908:	6863      	ldr	r3, [r4, #4]
 800a90a:	1ad2      	subs	r2, r2, r3
 800a90c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a90e:	b10b      	cbz	r3, 800a914 <__sflush_r+0x44>
 800a910:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a912:	1ad2      	subs	r2, r2, r3
 800a914:	2300      	movs	r3, #0
 800a916:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a918:	6a21      	ldr	r1, [r4, #32]
 800a91a:	4628      	mov	r0, r5
 800a91c:	47b0      	blx	r6
 800a91e:	1c43      	adds	r3, r0, #1
 800a920:	89a3      	ldrh	r3, [r4, #12]
 800a922:	d106      	bne.n	800a932 <__sflush_r+0x62>
 800a924:	6829      	ldr	r1, [r5, #0]
 800a926:	291d      	cmp	r1, #29
 800a928:	d82b      	bhi.n	800a982 <__sflush_r+0xb2>
 800a92a:	4a2a      	ldr	r2, [pc, #168]	@ (800a9d4 <__sflush_r+0x104>)
 800a92c:	40ca      	lsrs	r2, r1
 800a92e:	07d6      	lsls	r6, r2, #31
 800a930:	d527      	bpl.n	800a982 <__sflush_r+0xb2>
 800a932:	2200      	movs	r2, #0
 800a934:	6062      	str	r2, [r4, #4]
 800a936:	04d9      	lsls	r1, r3, #19
 800a938:	6922      	ldr	r2, [r4, #16]
 800a93a:	6022      	str	r2, [r4, #0]
 800a93c:	d504      	bpl.n	800a948 <__sflush_r+0x78>
 800a93e:	1c42      	adds	r2, r0, #1
 800a940:	d101      	bne.n	800a946 <__sflush_r+0x76>
 800a942:	682b      	ldr	r3, [r5, #0]
 800a944:	b903      	cbnz	r3, 800a948 <__sflush_r+0x78>
 800a946:	6560      	str	r0, [r4, #84]	@ 0x54
 800a948:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a94a:	602f      	str	r7, [r5, #0]
 800a94c:	b1b9      	cbz	r1, 800a97e <__sflush_r+0xae>
 800a94e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a952:	4299      	cmp	r1, r3
 800a954:	d002      	beq.n	800a95c <__sflush_r+0x8c>
 800a956:	4628      	mov	r0, r5
 800a958:	f7ff fbf4 	bl	800a144 <_free_r>
 800a95c:	2300      	movs	r3, #0
 800a95e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a960:	e00d      	b.n	800a97e <__sflush_r+0xae>
 800a962:	2301      	movs	r3, #1
 800a964:	4628      	mov	r0, r5
 800a966:	47b0      	blx	r6
 800a968:	4602      	mov	r2, r0
 800a96a:	1c50      	adds	r0, r2, #1
 800a96c:	d1c9      	bne.n	800a902 <__sflush_r+0x32>
 800a96e:	682b      	ldr	r3, [r5, #0]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d0c6      	beq.n	800a902 <__sflush_r+0x32>
 800a974:	2b1d      	cmp	r3, #29
 800a976:	d001      	beq.n	800a97c <__sflush_r+0xac>
 800a978:	2b16      	cmp	r3, #22
 800a97a:	d11e      	bne.n	800a9ba <__sflush_r+0xea>
 800a97c:	602f      	str	r7, [r5, #0]
 800a97e:	2000      	movs	r0, #0
 800a980:	e022      	b.n	800a9c8 <__sflush_r+0xf8>
 800a982:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a986:	b21b      	sxth	r3, r3
 800a988:	e01b      	b.n	800a9c2 <__sflush_r+0xf2>
 800a98a:	690f      	ldr	r7, [r1, #16]
 800a98c:	2f00      	cmp	r7, #0
 800a98e:	d0f6      	beq.n	800a97e <__sflush_r+0xae>
 800a990:	0793      	lsls	r3, r2, #30
 800a992:	680e      	ldr	r6, [r1, #0]
 800a994:	bf08      	it	eq
 800a996:	694b      	ldreq	r3, [r1, #20]
 800a998:	600f      	str	r7, [r1, #0]
 800a99a:	bf18      	it	ne
 800a99c:	2300      	movne	r3, #0
 800a99e:	eba6 0807 	sub.w	r8, r6, r7
 800a9a2:	608b      	str	r3, [r1, #8]
 800a9a4:	f1b8 0f00 	cmp.w	r8, #0
 800a9a8:	dde9      	ble.n	800a97e <__sflush_r+0xae>
 800a9aa:	6a21      	ldr	r1, [r4, #32]
 800a9ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a9ae:	4643      	mov	r3, r8
 800a9b0:	463a      	mov	r2, r7
 800a9b2:	4628      	mov	r0, r5
 800a9b4:	47b0      	blx	r6
 800a9b6:	2800      	cmp	r0, #0
 800a9b8:	dc08      	bgt.n	800a9cc <__sflush_r+0xfc>
 800a9ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9c2:	81a3      	strh	r3, [r4, #12]
 800a9c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9cc:	4407      	add	r7, r0
 800a9ce:	eba8 0800 	sub.w	r8, r8, r0
 800a9d2:	e7e7      	b.n	800a9a4 <__sflush_r+0xd4>
 800a9d4:	20400001 	.word	0x20400001

0800a9d8 <_fflush_r>:
 800a9d8:	b538      	push	{r3, r4, r5, lr}
 800a9da:	690b      	ldr	r3, [r1, #16]
 800a9dc:	4605      	mov	r5, r0
 800a9de:	460c      	mov	r4, r1
 800a9e0:	b913      	cbnz	r3, 800a9e8 <_fflush_r+0x10>
 800a9e2:	2500      	movs	r5, #0
 800a9e4:	4628      	mov	r0, r5
 800a9e6:	bd38      	pop	{r3, r4, r5, pc}
 800a9e8:	b118      	cbz	r0, 800a9f2 <_fflush_r+0x1a>
 800a9ea:	6a03      	ldr	r3, [r0, #32]
 800a9ec:	b90b      	cbnz	r3, 800a9f2 <_fflush_r+0x1a>
 800a9ee:	f7ff fa69 	bl	8009ec4 <__sinit>
 800a9f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d0f3      	beq.n	800a9e2 <_fflush_r+0xa>
 800a9fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a9fc:	07d0      	lsls	r0, r2, #31
 800a9fe:	d404      	bmi.n	800aa0a <_fflush_r+0x32>
 800aa00:	0599      	lsls	r1, r3, #22
 800aa02:	d402      	bmi.n	800aa0a <_fflush_r+0x32>
 800aa04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa06:	f7ff fb86 	bl	800a116 <__retarget_lock_acquire_recursive>
 800aa0a:	4628      	mov	r0, r5
 800aa0c:	4621      	mov	r1, r4
 800aa0e:	f7ff ff5f 	bl	800a8d0 <__sflush_r>
 800aa12:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa14:	07da      	lsls	r2, r3, #31
 800aa16:	4605      	mov	r5, r0
 800aa18:	d4e4      	bmi.n	800a9e4 <_fflush_r+0xc>
 800aa1a:	89a3      	ldrh	r3, [r4, #12]
 800aa1c:	059b      	lsls	r3, r3, #22
 800aa1e:	d4e1      	bmi.n	800a9e4 <_fflush_r+0xc>
 800aa20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa22:	f7ff fb79 	bl	800a118 <__retarget_lock_release_recursive>
 800aa26:	e7dd      	b.n	800a9e4 <_fflush_r+0xc>

0800aa28 <__swbuf_r>:
 800aa28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa2a:	460e      	mov	r6, r1
 800aa2c:	4614      	mov	r4, r2
 800aa2e:	4605      	mov	r5, r0
 800aa30:	b118      	cbz	r0, 800aa3a <__swbuf_r+0x12>
 800aa32:	6a03      	ldr	r3, [r0, #32]
 800aa34:	b90b      	cbnz	r3, 800aa3a <__swbuf_r+0x12>
 800aa36:	f7ff fa45 	bl	8009ec4 <__sinit>
 800aa3a:	69a3      	ldr	r3, [r4, #24]
 800aa3c:	60a3      	str	r3, [r4, #8]
 800aa3e:	89a3      	ldrh	r3, [r4, #12]
 800aa40:	071a      	lsls	r2, r3, #28
 800aa42:	d501      	bpl.n	800aa48 <__swbuf_r+0x20>
 800aa44:	6923      	ldr	r3, [r4, #16]
 800aa46:	b943      	cbnz	r3, 800aa5a <__swbuf_r+0x32>
 800aa48:	4621      	mov	r1, r4
 800aa4a:	4628      	mov	r0, r5
 800aa4c:	f000 f82a 	bl	800aaa4 <__swsetup_r>
 800aa50:	b118      	cbz	r0, 800aa5a <__swbuf_r+0x32>
 800aa52:	f04f 37ff 	mov.w	r7, #4294967295
 800aa56:	4638      	mov	r0, r7
 800aa58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa5a:	6823      	ldr	r3, [r4, #0]
 800aa5c:	6922      	ldr	r2, [r4, #16]
 800aa5e:	1a98      	subs	r0, r3, r2
 800aa60:	6963      	ldr	r3, [r4, #20]
 800aa62:	b2f6      	uxtb	r6, r6
 800aa64:	4283      	cmp	r3, r0
 800aa66:	4637      	mov	r7, r6
 800aa68:	dc05      	bgt.n	800aa76 <__swbuf_r+0x4e>
 800aa6a:	4621      	mov	r1, r4
 800aa6c:	4628      	mov	r0, r5
 800aa6e:	f7ff ffb3 	bl	800a9d8 <_fflush_r>
 800aa72:	2800      	cmp	r0, #0
 800aa74:	d1ed      	bne.n	800aa52 <__swbuf_r+0x2a>
 800aa76:	68a3      	ldr	r3, [r4, #8]
 800aa78:	3b01      	subs	r3, #1
 800aa7a:	60a3      	str	r3, [r4, #8]
 800aa7c:	6823      	ldr	r3, [r4, #0]
 800aa7e:	1c5a      	adds	r2, r3, #1
 800aa80:	6022      	str	r2, [r4, #0]
 800aa82:	701e      	strb	r6, [r3, #0]
 800aa84:	6962      	ldr	r2, [r4, #20]
 800aa86:	1c43      	adds	r3, r0, #1
 800aa88:	429a      	cmp	r2, r3
 800aa8a:	d004      	beq.n	800aa96 <__swbuf_r+0x6e>
 800aa8c:	89a3      	ldrh	r3, [r4, #12]
 800aa8e:	07db      	lsls	r3, r3, #31
 800aa90:	d5e1      	bpl.n	800aa56 <__swbuf_r+0x2e>
 800aa92:	2e0a      	cmp	r6, #10
 800aa94:	d1df      	bne.n	800aa56 <__swbuf_r+0x2e>
 800aa96:	4621      	mov	r1, r4
 800aa98:	4628      	mov	r0, r5
 800aa9a:	f7ff ff9d 	bl	800a9d8 <_fflush_r>
 800aa9e:	2800      	cmp	r0, #0
 800aaa0:	d0d9      	beq.n	800aa56 <__swbuf_r+0x2e>
 800aaa2:	e7d6      	b.n	800aa52 <__swbuf_r+0x2a>

0800aaa4 <__swsetup_r>:
 800aaa4:	b538      	push	{r3, r4, r5, lr}
 800aaa6:	4b29      	ldr	r3, [pc, #164]	@ (800ab4c <__swsetup_r+0xa8>)
 800aaa8:	4605      	mov	r5, r0
 800aaaa:	6818      	ldr	r0, [r3, #0]
 800aaac:	460c      	mov	r4, r1
 800aaae:	b118      	cbz	r0, 800aab8 <__swsetup_r+0x14>
 800aab0:	6a03      	ldr	r3, [r0, #32]
 800aab2:	b90b      	cbnz	r3, 800aab8 <__swsetup_r+0x14>
 800aab4:	f7ff fa06 	bl	8009ec4 <__sinit>
 800aab8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aabc:	0719      	lsls	r1, r3, #28
 800aabe:	d422      	bmi.n	800ab06 <__swsetup_r+0x62>
 800aac0:	06da      	lsls	r2, r3, #27
 800aac2:	d407      	bmi.n	800aad4 <__swsetup_r+0x30>
 800aac4:	2209      	movs	r2, #9
 800aac6:	602a      	str	r2, [r5, #0]
 800aac8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aacc:	81a3      	strh	r3, [r4, #12]
 800aace:	f04f 30ff 	mov.w	r0, #4294967295
 800aad2:	e033      	b.n	800ab3c <__swsetup_r+0x98>
 800aad4:	0758      	lsls	r0, r3, #29
 800aad6:	d512      	bpl.n	800aafe <__swsetup_r+0x5a>
 800aad8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aada:	b141      	cbz	r1, 800aaee <__swsetup_r+0x4a>
 800aadc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aae0:	4299      	cmp	r1, r3
 800aae2:	d002      	beq.n	800aaea <__swsetup_r+0x46>
 800aae4:	4628      	mov	r0, r5
 800aae6:	f7ff fb2d 	bl	800a144 <_free_r>
 800aaea:	2300      	movs	r3, #0
 800aaec:	6363      	str	r3, [r4, #52]	@ 0x34
 800aaee:	89a3      	ldrh	r3, [r4, #12]
 800aaf0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800aaf4:	81a3      	strh	r3, [r4, #12]
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	6063      	str	r3, [r4, #4]
 800aafa:	6923      	ldr	r3, [r4, #16]
 800aafc:	6023      	str	r3, [r4, #0]
 800aafe:	89a3      	ldrh	r3, [r4, #12]
 800ab00:	f043 0308 	orr.w	r3, r3, #8
 800ab04:	81a3      	strh	r3, [r4, #12]
 800ab06:	6923      	ldr	r3, [r4, #16]
 800ab08:	b94b      	cbnz	r3, 800ab1e <__swsetup_r+0x7a>
 800ab0a:	89a3      	ldrh	r3, [r4, #12]
 800ab0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ab10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab14:	d003      	beq.n	800ab1e <__swsetup_r+0x7a>
 800ab16:	4621      	mov	r1, r4
 800ab18:	4628      	mov	r0, r5
 800ab1a:	f000 f893 	bl	800ac44 <__smakebuf_r>
 800ab1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab22:	f013 0201 	ands.w	r2, r3, #1
 800ab26:	d00a      	beq.n	800ab3e <__swsetup_r+0x9a>
 800ab28:	2200      	movs	r2, #0
 800ab2a:	60a2      	str	r2, [r4, #8]
 800ab2c:	6962      	ldr	r2, [r4, #20]
 800ab2e:	4252      	negs	r2, r2
 800ab30:	61a2      	str	r2, [r4, #24]
 800ab32:	6922      	ldr	r2, [r4, #16]
 800ab34:	b942      	cbnz	r2, 800ab48 <__swsetup_r+0xa4>
 800ab36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ab3a:	d1c5      	bne.n	800aac8 <__swsetup_r+0x24>
 800ab3c:	bd38      	pop	{r3, r4, r5, pc}
 800ab3e:	0799      	lsls	r1, r3, #30
 800ab40:	bf58      	it	pl
 800ab42:	6962      	ldrpl	r2, [r4, #20]
 800ab44:	60a2      	str	r2, [r4, #8]
 800ab46:	e7f4      	b.n	800ab32 <__swsetup_r+0x8e>
 800ab48:	2000      	movs	r0, #0
 800ab4a:	e7f7      	b.n	800ab3c <__swsetup_r+0x98>
 800ab4c:	2000001c 	.word	0x2000001c

0800ab50 <_raise_r>:
 800ab50:	291f      	cmp	r1, #31
 800ab52:	b538      	push	{r3, r4, r5, lr}
 800ab54:	4605      	mov	r5, r0
 800ab56:	460c      	mov	r4, r1
 800ab58:	d904      	bls.n	800ab64 <_raise_r+0x14>
 800ab5a:	2316      	movs	r3, #22
 800ab5c:	6003      	str	r3, [r0, #0]
 800ab5e:	f04f 30ff 	mov.w	r0, #4294967295
 800ab62:	bd38      	pop	{r3, r4, r5, pc}
 800ab64:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ab66:	b112      	cbz	r2, 800ab6e <_raise_r+0x1e>
 800ab68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ab6c:	b94b      	cbnz	r3, 800ab82 <_raise_r+0x32>
 800ab6e:	4628      	mov	r0, r5
 800ab70:	f000 f830 	bl	800abd4 <_getpid_r>
 800ab74:	4622      	mov	r2, r4
 800ab76:	4601      	mov	r1, r0
 800ab78:	4628      	mov	r0, r5
 800ab7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab7e:	f000 b817 	b.w	800abb0 <_kill_r>
 800ab82:	2b01      	cmp	r3, #1
 800ab84:	d00a      	beq.n	800ab9c <_raise_r+0x4c>
 800ab86:	1c59      	adds	r1, r3, #1
 800ab88:	d103      	bne.n	800ab92 <_raise_r+0x42>
 800ab8a:	2316      	movs	r3, #22
 800ab8c:	6003      	str	r3, [r0, #0]
 800ab8e:	2001      	movs	r0, #1
 800ab90:	e7e7      	b.n	800ab62 <_raise_r+0x12>
 800ab92:	2100      	movs	r1, #0
 800ab94:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ab98:	4620      	mov	r0, r4
 800ab9a:	4798      	blx	r3
 800ab9c:	2000      	movs	r0, #0
 800ab9e:	e7e0      	b.n	800ab62 <_raise_r+0x12>

0800aba0 <raise>:
 800aba0:	4b02      	ldr	r3, [pc, #8]	@ (800abac <raise+0xc>)
 800aba2:	4601      	mov	r1, r0
 800aba4:	6818      	ldr	r0, [r3, #0]
 800aba6:	f7ff bfd3 	b.w	800ab50 <_raise_r>
 800abaa:	bf00      	nop
 800abac:	2000001c 	.word	0x2000001c

0800abb0 <_kill_r>:
 800abb0:	b538      	push	{r3, r4, r5, lr}
 800abb2:	4d07      	ldr	r5, [pc, #28]	@ (800abd0 <_kill_r+0x20>)
 800abb4:	2300      	movs	r3, #0
 800abb6:	4604      	mov	r4, r0
 800abb8:	4608      	mov	r0, r1
 800abba:	4611      	mov	r1, r2
 800abbc:	602b      	str	r3, [r5, #0]
 800abbe:	f7fa f915 	bl	8004dec <_kill>
 800abc2:	1c43      	adds	r3, r0, #1
 800abc4:	d102      	bne.n	800abcc <_kill_r+0x1c>
 800abc6:	682b      	ldr	r3, [r5, #0]
 800abc8:	b103      	cbz	r3, 800abcc <_kill_r+0x1c>
 800abca:	6023      	str	r3, [r4, #0]
 800abcc:	bd38      	pop	{r3, r4, r5, pc}
 800abce:	bf00      	nop
 800abd0:	20004f38 	.word	0x20004f38

0800abd4 <_getpid_r>:
 800abd4:	f7fa b902 	b.w	8004ddc <_getpid>

0800abd8 <_sbrk_r>:
 800abd8:	b538      	push	{r3, r4, r5, lr}
 800abda:	4d06      	ldr	r5, [pc, #24]	@ (800abf4 <_sbrk_r+0x1c>)
 800abdc:	2300      	movs	r3, #0
 800abde:	4604      	mov	r4, r0
 800abe0:	4608      	mov	r0, r1
 800abe2:	602b      	str	r3, [r5, #0]
 800abe4:	f7fa f96e 	bl	8004ec4 <_sbrk>
 800abe8:	1c43      	adds	r3, r0, #1
 800abea:	d102      	bne.n	800abf2 <_sbrk_r+0x1a>
 800abec:	682b      	ldr	r3, [r5, #0]
 800abee:	b103      	cbz	r3, 800abf2 <_sbrk_r+0x1a>
 800abf0:	6023      	str	r3, [r4, #0]
 800abf2:	bd38      	pop	{r3, r4, r5, pc}
 800abf4:	20004f38 	.word	0x20004f38

0800abf8 <__swhatbuf_r>:
 800abf8:	b570      	push	{r4, r5, r6, lr}
 800abfa:	460c      	mov	r4, r1
 800abfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac00:	2900      	cmp	r1, #0
 800ac02:	b096      	sub	sp, #88	@ 0x58
 800ac04:	4615      	mov	r5, r2
 800ac06:	461e      	mov	r6, r3
 800ac08:	da0d      	bge.n	800ac26 <__swhatbuf_r+0x2e>
 800ac0a:	89a3      	ldrh	r3, [r4, #12]
 800ac0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ac10:	f04f 0100 	mov.w	r1, #0
 800ac14:	bf14      	ite	ne
 800ac16:	2340      	movne	r3, #64	@ 0x40
 800ac18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ac1c:	2000      	movs	r0, #0
 800ac1e:	6031      	str	r1, [r6, #0]
 800ac20:	602b      	str	r3, [r5, #0]
 800ac22:	b016      	add	sp, #88	@ 0x58
 800ac24:	bd70      	pop	{r4, r5, r6, pc}
 800ac26:	466a      	mov	r2, sp
 800ac28:	f000 f848 	bl	800acbc <_fstat_r>
 800ac2c:	2800      	cmp	r0, #0
 800ac2e:	dbec      	blt.n	800ac0a <__swhatbuf_r+0x12>
 800ac30:	9901      	ldr	r1, [sp, #4]
 800ac32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ac36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ac3a:	4259      	negs	r1, r3
 800ac3c:	4159      	adcs	r1, r3
 800ac3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac42:	e7eb      	b.n	800ac1c <__swhatbuf_r+0x24>

0800ac44 <__smakebuf_r>:
 800ac44:	898b      	ldrh	r3, [r1, #12]
 800ac46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac48:	079d      	lsls	r5, r3, #30
 800ac4a:	4606      	mov	r6, r0
 800ac4c:	460c      	mov	r4, r1
 800ac4e:	d507      	bpl.n	800ac60 <__smakebuf_r+0x1c>
 800ac50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ac54:	6023      	str	r3, [r4, #0]
 800ac56:	6123      	str	r3, [r4, #16]
 800ac58:	2301      	movs	r3, #1
 800ac5a:	6163      	str	r3, [r4, #20]
 800ac5c:	b003      	add	sp, #12
 800ac5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac60:	ab01      	add	r3, sp, #4
 800ac62:	466a      	mov	r2, sp
 800ac64:	f7ff ffc8 	bl	800abf8 <__swhatbuf_r>
 800ac68:	9f00      	ldr	r7, [sp, #0]
 800ac6a:	4605      	mov	r5, r0
 800ac6c:	4639      	mov	r1, r7
 800ac6e:	4630      	mov	r0, r6
 800ac70:	f7ff fad4 	bl	800a21c <_malloc_r>
 800ac74:	b948      	cbnz	r0, 800ac8a <__smakebuf_r+0x46>
 800ac76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac7a:	059a      	lsls	r2, r3, #22
 800ac7c:	d4ee      	bmi.n	800ac5c <__smakebuf_r+0x18>
 800ac7e:	f023 0303 	bic.w	r3, r3, #3
 800ac82:	f043 0302 	orr.w	r3, r3, #2
 800ac86:	81a3      	strh	r3, [r4, #12]
 800ac88:	e7e2      	b.n	800ac50 <__smakebuf_r+0xc>
 800ac8a:	89a3      	ldrh	r3, [r4, #12]
 800ac8c:	6020      	str	r0, [r4, #0]
 800ac8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac92:	81a3      	strh	r3, [r4, #12]
 800ac94:	9b01      	ldr	r3, [sp, #4]
 800ac96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ac9a:	b15b      	cbz	r3, 800acb4 <__smakebuf_r+0x70>
 800ac9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aca0:	4630      	mov	r0, r6
 800aca2:	f000 f81d 	bl	800ace0 <_isatty_r>
 800aca6:	b128      	cbz	r0, 800acb4 <__smakebuf_r+0x70>
 800aca8:	89a3      	ldrh	r3, [r4, #12]
 800acaa:	f023 0303 	bic.w	r3, r3, #3
 800acae:	f043 0301 	orr.w	r3, r3, #1
 800acb2:	81a3      	strh	r3, [r4, #12]
 800acb4:	89a3      	ldrh	r3, [r4, #12]
 800acb6:	431d      	orrs	r5, r3
 800acb8:	81a5      	strh	r5, [r4, #12]
 800acba:	e7cf      	b.n	800ac5c <__smakebuf_r+0x18>

0800acbc <_fstat_r>:
 800acbc:	b538      	push	{r3, r4, r5, lr}
 800acbe:	4d07      	ldr	r5, [pc, #28]	@ (800acdc <_fstat_r+0x20>)
 800acc0:	2300      	movs	r3, #0
 800acc2:	4604      	mov	r4, r0
 800acc4:	4608      	mov	r0, r1
 800acc6:	4611      	mov	r1, r2
 800acc8:	602b      	str	r3, [r5, #0]
 800acca:	f7fa f8d3 	bl	8004e74 <_fstat>
 800acce:	1c43      	adds	r3, r0, #1
 800acd0:	d102      	bne.n	800acd8 <_fstat_r+0x1c>
 800acd2:	682b      	ldr	r3, [r5, #0]
 800acd4:	b103      	cbz	r3, 800acd8 <_fstat_r+0x1c>
 800acd6:	6023      	str	r3, [r4, #0]
 800acd8:	bd38      	pop	{r3, r4, r5, pc}
 800acda:	bf00      	nop
 800acdc:	20004f38 	.word	0x20004f38

0800ace0 <_isatty_r>:
 800ace0:	b538      	push	{r3, r4, r5, lr}
 800ace2:	4d06      	ldr	r5, [pc, #24]	@ (800acfc <_isatty_r+0x1c>)
 800ace4:	2300      	movs	r3, #0
 800ace6:	4604      	mov	r4, r0
 800ace8:	4608      	mov	r0, r1
 800acea:	602b      	str	r3, [r5, #0]
 800acec:	f7fa f8d2 	bl	8004e94 <_isatty>
 800acf0:	1c43      	adds	r3, r0, #1
 800acf2:	d102      	bne.n	800acfa <_isatty_r+0x1a>
 800acf4:	682b      	ldr	r3, [r5, #0]
 800acf6:	b103      	cbz	r3, 800acfa <_isatty_r+0x1a>
 800acf8:	6023      	str	r3, [r4, #0]
 800acfa:	bd38      	pop	{r3, r4, r5, pc}
 800acfc:	20004f38 	.word	0x20004f38

0800ad00 <atan2f>:
 800ad00:	f000 b908 	b.w	800af14 <__ieee754_atan2f>

0800ad04 <sqrtf>:
 800ad04:	b508      	push	{r3, lr}
 800ad06:	ed2d 8b02 	vpush	{d8}
 800ad0a:	eeb0 8a40 	vmov.f32	s16, s0
 800ad0e:	f000 f85d 	bl	800adcc <__ieee754_sqrtf>
 800ad12:	eeb4 8a48 	vcmp.f32	s16, s16
 800ad16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad1a:	d60c      	bvs.n	800ad36 <sqrtf+0x32>
 800ad1c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800ad3c <sqrtf+0x38>
 800ad20:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ad24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad28:	d505      	bpl.n	800ad36 <sqrtf+0x32>
 800ad2a:	f7ff f9c9 	bl	800a0c0 <__errno>
 800ad2e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800ad32:	2321      	movs	r3, #33	@ 0x21
 800ad34:	6003      	str	r3, [r0, #0]
 800ad36:	ecbd 8b02 	vpop	{d8}
 800ad3a:	bd08      	pop	{r3, pc}
 800ad3c:	00000000 	.word	0x00000000

0800ad40 <sinf>:
 800ad40:	ee10 3a10 	vmov	r3, s0
 800ad44:	b507      	push	{r0, r1, r2, lr}
 800ad46:	4a1f      	ldr	r2, [pc, #124]	@ (800adc4 <sinf+0x84>)
 800ad48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d807      	bhi.n	800ad60 <sinf+0x20>
 800ad50:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800adc8 <sinf+0x88>
 800ad54:	2000      	movs	r0, #0
 800ad56:	b003      	add	sp, #12
 800ad58:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad5c:	f000 b892 	b.w	800ae84 <__kernel_sinf>
 800ad60:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ad64:	d304      	bcc.n	800ad70 <sinf+0x30>
 800ad66:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ad6a:	b003      	add	sp, #12
 800ad6c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ad70:	4668      	mov	r0, sp
 800ad72:	f000 f96f 	bl	800b054 <__ieee754_rem_pio2f>
 800ad76:	f000 0003 	and.w	r0, r0, #3
 800ad7a:	2801      	cmp	r0, #1
 800ad7c:	d00a      	beq.n	800ad94 <sinf+0x54>
 800ad7e:	2802      	cmp	r0, #2
 800ad80:	d00f      	beq.n	800ada2 <sinf+0x62>
 800ad82:	b9c0      	cbnz	r0, 800adb6 <sinf+0x76>
 800ad84:	eddd 0a01 	vldr	s1, [sp, #4]
 800ad88:	ed9d 0a00 	vldr	s0, [sp]
 800ad8c:	2001      	movs	r0, #1
 800ad8e:	f000 f879 	bl	800ae84 <__kernel_sinf>
 800ad92:	e7ea      	b.n	800ad6a <sinf+0x2a>
 800ad94:	eddd 0a01 	vldr	s1, [sp, #4]
 800ad98:	ed9d 0a00 	vldr	s0, [sp]
 800ad9c:	f000 f81a 	bl	800add4 <__kernel_cosf>
 800ada0:	e7e3      	b.n	800ad6a <sinf+0x2a>
 800ada2:	eddd 0a01 	vldr	s1, [sp, #4]
 800ada6:	ed9d 0a00 	vldr	s0, [sp]
 800adaa:	2001      	movs	r0, #1
 800adac:	f000 f86a 	bl	800ae84 <__kernel_sinf>
 800adb0:	eeb1 0a40 	vneg.f32	s0, s0
 800adb4:	e7d9      	b.n	800ad6a <sinf+0x2a>
 800adb6:	eddd 0a01 	vldr	s1, [sp, #4]
 800adba:	ed9d 0a00 	vldr	s0, [sp]
 800adbe:	f000 f809 	bl	800add4 <__kernel_cosf>
 800adc2:	e7f5      	b.n	800adb0 <sinf+0x70>
 800adc4:	3f490fd8 	.word	0x3f490fd8
 800adc8:	00000000 	.word	0x00000000

0800adcc <__ieee754_sqrtf>:
 800adcc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800add0:	4770      	bx	lr
	...

0800add4 <__kernel_cosf>:
 800add4:	ee10 3a10 	vmov	r3, s0
 800add8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800addc:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800ade0:	eef0 6a40 	vmov.f32	s13, s0
 800ade4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ade8:	d204      	bcs.n	800adf4 <__kernel_cosf+0x20>
 800adea:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800adee:	ee17 2a90 	vmov	r2, s15
 800adf2:	b342      	cbz	r2, 800ae46 <__kernel_cosf+0x72>
 800adf4:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800adf8:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800ae64 <__kernel_cosf+0x90>
 800adfc:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800ae68 <__kernel_cosf+0x94>
 800ae00:	4a1a      	ldr	r2, [pc, #104]	@ (800ae6c <__kernel_cosf+0x98>)
 800ae02:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ae06:	4293      	cmp	r3, r2
 800ae08:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800ae70 <__kernel_cosf+0x9c>
 800ae0c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ae10:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800ae74 <__kernel_cosf+0xa0>
 800ae14:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ae18:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800ae78 <__kernel_cosf+0xa4>
 800ae1c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ae20:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800ae7c <__kernel_cosf+0xa8>
 800ae24:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ae28:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800ae2c:	ee26 6a07 	vmul.f32	s12, s12, s14
 800ae30:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ae34:	eee7 0a06 	vfma.f32	s1, s14, s12
 800ae38:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae3c:	d804      	bhi.n	800ae48 <__kernel_cosf+0x74>
 800ae3e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ae42:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ae46:	4770      	bx	lr
 800ae48:	4a0d      	ldr	r2, [pc, #52]	@ (800ae80 <__kernel_cosf+0xac>)
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	bf9a      	itte	ls
 800ae4e:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800ae52:	ee07 3a10 	vmovls	s14, r3
 800ae56:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800ae5a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ae5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ae62:	e7ec      	b.n	800ae3e <__kernel_cosf+0x6a>
 800ae64:	ad47d74e 	.word	0xad47d74e
 800ae68:	310f74f6 	.word	0x310f74f6
 800ae6c:	3e999999 	.word	0x3e999999
 800ae70:	b493f27c 	.word	0xb493f27c
 800ae74:	37d00d01 	.word	0x37d00d01
 800ae78:	bab60b61 	.word	0xbab60b61
 800ae7c:	3d2aaaab 	.word	0x3d2aaaab
 800ae80:	3f480000 	.word	0x3f480000

0800ae84 <__kernel_sinf>:
 800ae84:	ee10 3a10 	vmov	r3, s0
 800ae88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ae8c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800ae90:	d204      	bcs.n	800ae9c <__kernel_sinf+0x18>
 800ae92:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ae96:	ee17 3a90 	vmov	r3, s15
 800ae9a:	b35b      	cbz	r3, 800aef4 <__kernel_sinf+0x70>
 800ae9c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800aea0:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800aef8 <__kernel_sinf+0x74>
 800aea4:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800aefc <__kernel_sinf+0x78>
 800aea8:	eea7 6a27 	vfma.f32	s12, s14, s15
 800aeac:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800af00 <__kernel_sinf+0x7c>
 800aeb0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800aeb4:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800af04 <__kernel_sinf+0x80>
 800aeb8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800aebc:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800af08 <__kernel_sinf+0x84>
 800aec0:	ee60 6a07 	vmul.f32	s13, s0, s14
 800aec4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800aec8:	b930      	cbnz	r0, 800aed8 <__kernel_sinf+0x54>
 800aeca:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800af0c <__kernel_sinf+0x88>
 800aece:	eea7 6a27 	vfma.f32	s12, s14, s15
 800aed2:	eea6 0a26 	vfma.f32	s0, s12, s13
 800aed6:	4770      	bx	lr
 800aed8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800aedc:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800aee0:	eee0 7a86 	vfma.f32	s15, s1, s12
 800aee4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800aee8:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800af10 <__kernel_sinf+0x8c>
 800aeec:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800aef0:	ee30 0a60 	vsub.f32	s0, s0, s1
 800aef4:	4770      	bx	lr
 800aef6:	bf00      	nop
 800aef8:	2f2ec9d3 	.word	0x2f2ec9d3
 800aefc:	b2d72f34 	.word	0xb2d72f34
 800af00:	3638ef1b 	.word	0x3638ef1b
 800af04:	b9500d01 	.word	0xb9500d01
 800af08:	3c088889 	.word	0x3c088889
 800af0c:	be2aaaab 	.word	0xbe2aaaab
 800af10:	3e2aaaab 	.word	0x3e2aaaab

0800af14 <__ieee754_atan2f>:
 800af14:	ee10 2a90 	vmov	r2, s1
 800af18:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800af1c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800af20:	b510      	push	{r4, lr}
 800af22:	eef0 7a40 	vmov.f32	s15, s0
 800af26:	d806      	bhi.n	800af36 <__ieee754_atan2f+0x22>
 800af28:	ee10 0a10 	vmov	r0, s0
 800af2c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800af30:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800af34:	d904      	bls.n	800af40 <__ieee754_atan2f+0x2c>
 800af36:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800af3a:	eeb0 0a67 	vmov.f32	s0, s15
 800af3e:	bd10      	pop	{r4, pc}
 800af40:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800af44:	d103      	bne.n	800af4e <__ieee754_atan2f+0x3a>
 800af46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af4a:	f000 b9b3 	b.w	800b2b4 <atanf>
 800af4e:	1794      	asrs	r4, r2, #30
 800af50:	f004 0402 	and.w	r4, r4, #2
 800af54:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800af58:	b943      	cbnz	r3, 800af6c <__ieee754_atan2f+0x58>
 800af5a:	2c02      	cmp	r4, #2
 800af5c:	d05e      	beq.n	800b01c <__ieee754_atan2f+0x108>
 800af5e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800b030 <__ieee754_atan2f+0x11c>
 800af62:	2c03      	cmp	r4, #3
 800af64:	bf08      	it	eq
 800af66:	eef0 7a47 	vmoveq.f32	s15, s14
 800af6a:	e7e6      	b.n	800af3a <__ieee754_atan2f+0x26>
 800af6c:	b941      	cbnz	r1, 800af80 <__ieee754_atan2f+0x6c>
 800af6e:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800b034 <__ieee754_atan2f+0x120>
 800af72:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800b038 <__ieee754_atan2f+0x124>
 800af76:	2800      	cmp	r0, #0
 800af78:	bfa8      	it	ge
 800af7a:	eef0 7a47 	vmovge.f32	s15, s14
 800af7e:	e7dc      	b.n	800af3a <__ieee754_atan2f+0x26>
 800af80:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800af84:	d110      	bne.n	800afa8 <__ieee754_atan2f+0x94>
 800af86:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800af8a:	f104 34ff 	add.w	r4, r4, #4294967295
 800af8e:	d107      	bne.n	800afa0 <__ieee754_atan2f+0x8c>
 800af90:	2c02      	cmp	r4, #2
 800af92:	d846      	bhi.n	800b022 <__ieee754_atan2f+0x10e>
 800af94:	4b29      	ldr	r3, [pc, #164]	@ (800b03c <__ieee754_atan2f+0x128>)
 800af96:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800af9a:	edd3 7a00 	vldr	s15, [r3]
 800af9e:	e7cc      	b.n	800af3a <__ieee754_atan2f+0x26>
 800afa0:	2c02      	cmp	r4, #2
 800afa2:	d841      	bhi.n	800b028 <__ieee754_atan2f+0x114>
 800afa4:	4b26      	ldr	r3, [pc, #152]	@ (800b040 <__ieee754_atan2f+0x12c>)
 800afa6:	e7f6      	b.n	800af96 <__ieee754_atan2f+0x82>
 800afa8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800afac:	d0df      	beq.n	800af6e <__ieee754_atan2f+0x5a>
 800afae:	1a5b      	subs	r3, r3, r1
 800afb0:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800afb4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800afb8:	da1a      	bge.n	800aff0 <__ieee754_atan2f+0xdc>
 800afba:	2a00      	cmp	r2, #0
 800afbc:	da01      	bge.n	800afc2 <__ieee754_atan2f+0xae>
 800afbe:	313c      	adds	r1, #60	@ 0x3c
 800afc0:	db19      	blt.n	800aff6 <__ieee754_atan2f+0xe2>
 800afc2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800afc6:	f000 fa49 	bl	800b45c <fabsf>
 800afca:	f000 f973 	bl	800b2b4 <atanf>
 800afce:	eef0 7a40 	vmov.f32	s15, s0
 800afd2:	2c01      	cmp	r4, #1
 800afd4:	d012      	beq.n	800affc <__ieee754_atan2f+0xe8>
 800afd6:	2c02      	cmp	r4, #2
 800afd8:	d017      	beq.n	800b00a <__ieee754_atan2f+0xf6>
 800afda:	2c00      	cmp	r4, #0
 800afdc:	d0ad      	beq.n	800af3a <__ieee754_atan2f+0x26>
 800afde:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800b044 <__ieee754_atan2f+0x130>
 800afe2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800afe6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800b048 <__ieee754_atan2f+0x134>
 800afea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800afee:	e7a4      	b.n	800af3a <__ieee754_atan2f+0x26>
 800aff0:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800b038 <__ieee754_atan2f+0x124>
 800aff4:	e7ed      	b.n	800afd2 <__ieee754_atan2f+0xbe>
 800aff6:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800b04c <__ieee754_atan2f+0x138>
 800affa:	e7ea      	b.n	800afd2 <__ieee754_atan2f+0xbe>
 800affc:	ee17 3a90 	vmov	r3, s15
 800b000:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b004:	ee07 3a90 	vmov	s15, r3
 800b008:	e797      	b.n	800af3a <__ieee754_atan2f+0x26>
 800b00a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800b044 <__ieee754_atan2f+0x130>
 800b00e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b012:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800b048 <__ieee754_atan2f+0x134>
 800b016:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b01a:	e78e      	b.n	800af3a <__ieee754_atan2f+0x26>
 800b01c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800b048 <__ieee754_atan2f+0x134>
 800b020:	e78b      	b.n	800af3a <__ieee754_atan2f+0x26>
 800b022:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800b050 <__ieee754_atan2f+0x13c>
 800b026:	e788      	b.n	800af3a <__ieee754_atan2f+0x26>
 800b028:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800b04c <__ieee754_atan2f+0x138>
 800b02c:	e785      	b.n	800af3a <__ieee754_atan2f+0x26>
 800b02e:	bf00      	nop
 800b030:	c0490fdb 	.word	0xc0490fdb
 800b034:	bfc90fdb 	.word	0xbfc90fdb
 800b038:	3fc90fdb 	.word	0x3fc90fdb
 800b03c:	0800c7e4 	.word	0x0800c7e4
 800b040:	0800c7d8 	.word	0x0800c7d8
 800b044:	33bbbd2e 	.word	0x33bbbd2e
 800b048:	40490fdb 	.word	0x40490fdb
 800b04c:	00000000 	.word	0x00000000
 800b050:	3f490fdb 	.word	0x3f490fdb

0800b054 <__ieee754_rem_pio2f>:
 800b054:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b056:	ee10 6a10 	vmov	r6, s0
 800b05a:	4b88      	ldr	r3, [pc, #544]	@ (800b27c <__ieee754_rem_pio2f+0x228>)
 800b05c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800b060:	429d      	cmp	r5, r3
 800b062:	b087      	sub	sp, #28
 800b064:	4604      	mov	r4, r0
 800b066:	d805      	bhi.n	800b074 <__ieee754_rem_pio2f+0x20>
 800b068:	2300      	movs	r3, #0
 800b06a:	ed80 0a00 	vstr	s0, [r0]
 800b06e:	6043      	str	r3, [r0, #4]
 800b070:	2000      	movs	r0, #0
 800b072:	e022      	b.n	800b0ba <__ieee754_rem_pio2f+0x66>
 800b074:	4b82      	ldr	r3, [pc, #520]	@ (800b280 <__ieee754_rem_pio2f+0x22c>)
 800b076:	429d      	cmp	r5, r3
 800b078:	d83a      	bhi.n	800b0f0 <__ieee754_rem_pio2f+0x9c>
 800b07a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800b07e:	2e00      	cmp	r6, #0
 800b080:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800b284 <__ieee754_rem_pio2f+0x230>
 800b084:	4a80      	ldr	r2, [pc, #512]	@ (800b288 <__ieee754_rem_pio2f+0x234>)
 800b086:	f023 030f 	bic.w	r3, r3, #15
 800b08a:	dd18      	ble.n	800b0be <__ieee754_rem_pio2f+0x6a>
 800b08c:	4293      	cmp	r3, r2
 800b08e:	ee70 7a47 	vsub.f32	s15, s0, s14
 800b092:	bf09      	itett	eq
 800b094:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800b28c <__ieee754_rem_pio2f+0x238>
 800b098:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800b290 <__ieee754_rem_pio2f+0x23c>
 800b09c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800b294 <__ieee754_rem_pio2f+0x240>
 800b0a0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800b0a4:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800b0a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b0ac:	ed80 7a00 	vstr	s14, [r0]
 800b0b0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b0b4:	edc0 7a01 	vstr	s15, [r0, #4]
 800b0b8:	2001      	movs	r0, #1
 800b0ba:	b007      	add	sp, #28
 800b0bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0be:	4293      	cmp	r3, r2
 800b0c0:	ee70 7a07 	vadd.f32	s15, s0, s14
 800b0c4:	bf09      	itett	eq
 800b0c6:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800b28c <__ieee754_rem_pio2f+0x238>
 800b0ca:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800b290 <__ieee754_rem_pio2f+0x23c>
 800b0ce:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800b294 <__ieee754_rem_pio2f+0x240>
 800b0d2:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800b0d6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b0da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b0de:	ed80 7a00 	vstr	s14, [r0]
 800b0e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0e6:	edc0 7a01 	vstr	s15, [r0, #4]
 800b0ea:	f04f 30ff 	mov.w	r0, #4294967295
 800b0ee:	e7e4      	b.n	800b0ba <__ieee754_rem_pio2f+0x66>
 800b0f0:	4b69      	ldr	r3, [pc, #420]	@ (800b298 <__ieee754_rem_pio2f+0x244>)
 800b0f2:	429d      	cmp	r5, r3
 800b0f4:	d873      	bhi.n	800b1de <__ieee754_rem_pio2f+0x18a>
 800b0f6:	f000 f9b1 	bl	800b45c <fabsf>
 800b0fa:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800b29c <__ieee754_rem_pio2f+0x248>
 800b0fe:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b102:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b106:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b10a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b10e:	ee17 0a90 	vmov	r0, s15
 800b112:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800b284 <__ieee754_rem_pio2f+0x230>
 800b116:	eea7 0a67 	vfms.f32	s0, s14, s15
 800b11a:	281f      	cmp	r0, #31
 800b11c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800b290 <__ieee754_rem_pio2f+0x23c>
 800b120:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b124:	eeb1 6a47 	vneg.f32	s12, s14
 800b128:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b12c:	ee16 1a90 	vmov	r1, s13
 800b130:	dc09      	bgt.n	800b146 <__ieee754_rem_pio2f+0xf2>
 800b132:	4a5b      	ldr	r2, [pc, #364]	@ (800b2a0 <__ieee754_rem_pio2f+0x24c>)
 800b134:	1e47      	subs	r7, r0, #1
 800b136:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800b13a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800b13e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800b142:	4293      	cmp	r3, r2
 800b144:	d107      	bne.n	800b156 <__ieee754_rem_pio2f+0x102>
 800b146:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800b14a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800b14e:	2a08      	cmp	r2, #8
 800b150:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800b154:	dc14      	bgt.n	800b180 <__ieee754_rem_pio2f+0x12c>
 800b156:	6021      	str	r1, [r4, #0]
 800b158:	ed94 7a00 	vldr	s14, [r4]
 800b15c:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b160:	2e00      	cmp	r6, #0
 800b162:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b166:	ed84 0a01 	vstr	s0, [r4, #4]
 800b16a:	daa6      	bge.n	800b0ba <__ieee754_rem_pio2f+0x66>
 800b16c:	eeb1 7a47 	vneg.f32	s14, s14
 800b170:	eeb1 0a40 	vneg.f32	s0, s0
 800b174:	ed84 7a00 	vstr	s14, [r4]
 800b178:	ed84 0a01 	vstr	s0, [r4, #4]
 800b17c:	4240      	negs	r0, r0
 800b17e:	e79c      	b.n	800b0ba <__ieee754_rem_pio2f+0x66>
 800b180:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800b28c <__ieee754_rem_pio2f+0x238>
 800b184:	eef0 6a40 	vmov.f32	s13, s0
 800b188:	eee6 6a25 	vfma.f32	s13, s12, s11
 800b18c:	ee70 7a66 	vsub.f32	s15, s0, s13
 800b190:	eee6 7a25 	vfma.f32	s15, s12, s11
 800b194:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800b294 <__ieee754_rem_pio2f+0x240>
 800b198:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800b19c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800b1a0:	ee15 2a90 	vmov	r2, s11
 800b1a4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800b1a8:	1a5b      	subs	r3, r3, r1
 800b1aa:	2b19      	cmp	r3, #25
 800b1ac:	dc04      	bgt.n	800b1b8 <__ieee754_rem_pio2f+0x164>
 800b1ae:	edc4 5a00 	vstr	s11, [r4]
 800b1b2:	eeb0 0a66 	vmov.f32	s0, s13
 800b1b6:	e7cf      	b.n	800b158 <__ieee754_rem_pio2f+0x104>
 800b1b8:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800b2a4 <__ieee754_rem_pio2f+0x250>
 800b1bc:	eeb0 0a66 	vmov.f32	s0, s13
 800b1c0:	eea6 0a25 	vfma.f32	s0, s12, s11
 800b1c4:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800b1c8:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800b2a8 <__ieee754_rem_pio2f+0x254>
 800b1cc:	eee6 7a25 	vfma.f32	s15, s12, s11
 800b1d0:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800b1d4:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b1d8:	ed84 7a00 	vstr	s14, [r4]
 800b1dc:	e7bc      	b.n	800b158 <__ieee754_rem_pio2f+0x104>
 800b1de:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800b1e2:	d306      	bcc.n	800b1f2 <__ieee754_rem_pio2f+0x19e>
 800b1e4:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b1e8:	edc0 7a01 	vstr	s15, [r0, #4]
 800b1ec:	edc0 7a00 	vstr	s15, [r0]
 800b1f0:	e73e      	b.n	800b070 <__ieee754_rem_pio2f+0x1c>
 800b1f2:	15ea      	asrs	r2, r5, #23
 800b1f4:	3a86      	subs	r2, #134	@ 0x86
 800b1f6:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800b1fa:	ee07 3a90 	vmov	s15, r3
 800b1fe:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b202:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800b2ac <__ieee754_rem_pio2f+0x258>
 800b206:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b20a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b20e:	ed8d 7a03 	vstr	s14, [sp, #12]
 800b212:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b216:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800b21a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b21e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b222:	ed8d 7a04 	vstr	s14, [sp, #16]
 800b226:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b22a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b22e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b232:	edcd 7a05 	vstr	s15, [sp, #20]
 800b236:	d11e      	bne.n	800b276 <__ieee754_rem_pio2f+0x222>
 800b238:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800b23c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b240:	bf0c      	ite	eq
 800b242:	2301      	moveq	r3, #1
 800b244:	2302      	movne	r3, #2
 800b246:	491a      	ldr	r1, [pc, #104]	@ (800b2b0 <__ieee754_rem_pio2f+0x25c>)
 800b248:	9101      	str	r1, [sp, #4]
 800b24a:	2102      	movs	r1, #2
 800b24c:	9100      	str	r1, [sp, #0]
 800b24e:	a803      	add	r0, sp, #12
 800b250:	4621      	mov	r1, r4
 800b252:	f000 f90b 	bl	800b46c <__kernel_rem_pio2f>
 800b256:	2e00      	cmp	r6, #0
 800b258:	f6bf af2f 	bge.w	800b0ba <__ieee754_rem_pio2f+0x66>
 800b25c:	edd4 7a00 	vldr	s15, [r4]
 800b260:	eef1 7a67 	vneg.f32	s15, s15
 800b264:	edc4 7a00 	vstr	s15, [r4]
 800b268:	edd4 7a01 	vldr	s15, [r4, #4]
 800b26c:	eef1 7a67 	vneg.f32	s15, s15
 800b270:	edc4 7a01 	vstr	s15, [r4, #4]
 800b274:	e782      	b.n	800b17c <__ieee754_rem_pio2f+0x128>
 800b276:	2303      	movs	r3, #3
 800b278:	e7e5      	b.n	800b246 <__ieee754_rem_pio2f+0x1f2>
 800b27a:	bf00      	nop
 800b27c:	3f490fd8 	.word	0x3f490fd8
 800b280:	4016cbe3 	.word	0x4016cbe3
 800b284:	3fc90f80 	.word	0x3fc90f80
 800b288:	3fc90fd0 	.word	0x3fc90fd0
 800b28c:	37354400 	.word	0x37354400
 800b290:	37354443 	.word	0x37354443
 800b294:	2e85a308 	.word	0x2e85a308
 800b298:	43490f80 	.word	0x43490f80
 800b29c:	3f22f984 	.word	0x3f22f984
 800b2a0:	0800c7f0 	.word	0x0800c7f0
 800b2a4:	2e85a300 	.word	0x2e85a300
 800b2a8:	248d3132 	.word	0x248d3132
 800b2ac:	43800000 	.word	0x43800000
 800b2b0:	0800c870 	.word	0x0800c870

0800b2b4 <atanf>:
 800b2b4:	b538      	push	{r3, r4, r5, lr}
 800b2b6:	ee10 5a10 	vmov	r5, s0
 800b2ba:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800b2be:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800b2c2:	eef0 7a40 	vmov.f32	s15, s0
 800b2c6:	d310      	bcc.n	800b2ea <atanf+0x36>
 800b2c8:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800b2cc:	d904      	bls.n	800b2d8 <atanf+0x24>
 800b2ce:	ee70 7a00 	vadd.f32	s15, s0, s0
 800b2d2:	eeb0 0a67 	vmov.f32	s0, s15
 800b2d6:	bd38      	pop	{r3, r4, r5, pc}
 800b2d8:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800b410 <atanf+0x15c>
 800b2dc:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800b414 <atanf+0x160>
 800b2e0:	2d00      	cmp	r5, #0
 800b2e2:	bfc8      	it	gt
 800b2e4:	eef0 7a47 	vmovgt.f32	s15, s14
 800b2e8:	e7f3      	b.n	800b2d2 <atanf+0x1e>
 800b2ea:	4b4b      	ldr	r3, [pc, #300]	@ (800b418 <atanf+0x164>)
 800b2ec:	429c      	cmp	r4, r3
 800b2ee:	d810      	bhi.n	800b312 <atanf+0x5e>
 800b2f0:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800b2f4:	d20a      	bcs.n	800b30c <atanf+0x58>
 800b2f6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800b41c <atanf+0x168>
 800b2fa:	ee30 7a07 	vadd.f32	s14, s0, s14
 800b2fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b302:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800b306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b30a:	dce2      	bgt.n	800b2d2 <atanf+0x1e>
 800b30c:	f04f 33ff 	mov.w	r3, #4294967295
 800b310:	e013      	b.n	800b33a <atanf+0x86>
 800b312:	f000 f8a3 	bl	800b45c <fabsf>
 800b316:	4b42      	ldr	r3, [pc, #264]	@ (800b420 <atanf+0x16c>)
 800b318:	429c      	cmp	r4, r3
 800b31a:	d84f      	bhi.n	800b3bc <atanf+0x108>
 800b31c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800b320:	429c      	cmp	r4, r3
 800b322:	d841      	bhi.n	800b3a8 <atanf+0xf4>
 800b324:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800b328:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800b32c:	eea0 7a27 	vfma.f32	s14, s0, s15
 800b330:	2300      	movs	r3, #0
 800b332:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b336:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b33a:	1c5a      	adds	r2, r3, #1
 800b33c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800b340:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800b424 <atanf+0x170>
 800b344:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800b428 <atanf+0x174>
 800b348:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800b42c <atanf+0x178>
 800b34c:	ee66 6a06 	vmul.f32	s13, s12, s12
 800b350:	eee6 5a87 	vfma.f32	s11, s13, s14
 800b354:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800b430 <atanf+0x17c>
 800b358:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800b35c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800b434 <atanf+0x180>
 800b360:	eee7 5a26 	vfma.f32	s11, s14, s13
 800b364:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800b438 <atanf+0x184>
 800b368:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800b36c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b43c <atanf+0x188>
 800b370:	eee7 5a26 	vfma.f32	s11, s14, s13
 800b374:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800b440 <atanf+0x18c>
 800b378:	eea6 5a87 	vfma.f32	s10, s13, s14
 800b37c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800b444 <atanf+0x190>
 800b380:	eea5 7a26 	vfma.f32	s14, s10, s13
 800b384:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800b448 <atanf+0x194>
 800b388:	eea7 5a26 	vfma.f32	s10, s14, s13
 800b38c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800b44c <atanf+0x198>
 800b390:	eea5 7a26 	vfma.f32	s14, s10, s13
 800b394:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b398:	eea5 7a86 	vfma.f32	s14, s11, s12
 800b39c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b3a0:	d121      	bne.n	800b3e6 <atanf+0x132>
 800b3a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b3a6:	e794      	b.n	800b2d2 <atanf+0x1e>
 800b3a8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b3ac:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b3b0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b3ba:	e7be      	b.n	800b33a <atanf+0x86>
 800b3bc:	4b24      	ldr	r3, [pc, #144]	@ (800b450 <atanf+0x19c>)
 800b3be:	429c      	cmp	r4, r3
 800b3c0:	d80b      	bhi.n	800b3da <atanf+0x126>
 800b3c2:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800b3c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b3ca:	eea0 7a27 	vfma.f32	s14, s0, s15
 800b3ce:	2302      	movs	r3, #2
 800b3d0:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b3d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b3d8:	e7af      	b.n	800b33a <atanf+0x86>
 800b3da:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800b3de:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b3e2:	2303      	movs	r3, #3
 800b3e4:	e7a9      	b.n	800b33a <atanf+0x86>
 800b3e6:	4a1b      	ldr	r2, [pc, #108]	@ (800b454 <atanf+0x1a0>)
 800b3e8:	491b      	ldr	r1, [pc, #108]	@ (800b458 <atanf+0x1a4>)
 800b3ea:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800b3ee:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800b3f2:	edd3 6a00 	vldr	s13, [r3]
 800b3f6:	ee37 7a66 	vsub.f32	s14, s14, s13
 800b3fa:	2d00      	cmp	r5, #0
 800b3fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b400:	edd2 7a00 	vldr	s15, [r2]
 800b404:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b408:	bfb8      	it	lt
 800b40a:	eef1 7a67 	vneglt.f32	s15, s15
 800b40e:	e760      	b.n	800b2d2 <atanf+0x1e>
 800b410:	bfc90fdb 	.word	0xbfc90fdb
 800b414:	3fc90fdb 	.word	0x3fc90fdb
 800b418:	3edfffff 	.word	0x3edfffff
 800b41c:	7149f2ca 	.word	0x7149f2ca
 800b420:	3f97ffff 	.word	0x3f97ffff
 800b424:	3c8569d7 	.word	0x3c8569d7
 800b428:	3d4bda59 	.word	0x3d4bda59
 800b42c:	bd6ef16b 	.word	0xbd6ef16b
 800b430:	3d886b35 	.word	0x3d886b35
 800b434:	3dba2e6e 	.word	0x3dba2e6e
 800b438:	3e124925 	.word	0x3e124925
 800b43c:	3eaaaaab 	.word	0x3eaaaaab
 800b440:	bd15a221 	.word	0xbd15a221
 800b444:	bd9d8795 	.word	0xbd9d8795
 800b448:	bde38e38 	.word	0xbde38e38
 800b44c:	be4ccccd 	.word	0xbe4ccccd
 800b450:	401bffff 	.word	0x401bffff
 800b454:	0800cb98 	.word	0x0800cb98
 800b458:	0800cb88 	.word	0x0800cb88

0800b45c <fabsf>:
 800b45c:	ee10 3a10 	vmov	r3, s0
 800b460:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b464:	ee00 3a10 	vmov	s0, r3
 800b468:	4770      	bx	lr
	...

0800b46c <__kernel_rem_pio2f>:
 800b46c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b470:	ed2d 8b04 	vpush	{d8-d9}
 800b474:	b0d9      	sub	sp, #356	@ 0x164
 800b476:	4690      	mov	r8, r2
 800b478:	9001      	str	r0, [sp, #4]
 800b47a:	4ab6      	ldr	r2, [pc, #728]	@ (800b754 <__kernel_rem_pio2f+0x2e8>)
 800b47c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800b47e:	f118 0f04 	cmn.w	r8, #4
 800b482:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800b486:	460f      	mov	r7, r1
 800b488:	f103 3bff 	add.w	fp, r3, #4294967295
 800b48c:	db26      	blt.n	800b4dc <__kernel_rem_pio2f+0x70>
 800b48e:	f1b8 0203 	subs.w	r2, r8, #3
 800b492:	bf48      	it	mi
 800b494:	f108 0204 	addmi.w	r2, r8, #4
 800b498:	10d2      	asrs	r2, r2, #3
 800b49a:	1c55      	adds	r5, r2, #1
 800b49c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800b49e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800b764 <__kernel_rem_pio2f+0x2f8>
 800b4a2:	00e8      	lsls	r0, r5, #3
 800b4a4:	eba2 060b 	sub.w	r6, r2, fp
 800b4a8:	9002      	str	r0, [sp, #8]
 800b4aa:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800b4ae:	eb0a 0c0b 	add.w	ip, sl, fp
 800b4b2:	ac1c      	add	r4, sp, #112	@ 0x70
 800b4b4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800b4b8:	2000      	movs	r0, #0
 800b4ba:	4560      	cmp	r0, ip
 800b4bc:	dd10      	ble.n	800b4e0 <__kernel_rem_pio2f+0x74>
 800b4be:	a91c      	add	r1, sp, #112	@ 0x70
 800b4c0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800b4c4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800b4c8:	2600      	movs	r6, #0
 800b4ca:	4556      	cmp	r6, sl
 800b4cc:	dc24      	bgt.n	800b518 <__kernel_rem_pio2f+0xac>
 800b4ce:	f8dd e004 	ldr.w	lr, [sp, #4]
 800b4d2:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800b764 <__kernel_rem_pio2f+0x2f8>
 800b4d6:	4684      	mov	ip, r0
 800b4d8:	2400      	movs	r4, #0
 800b4da:	e016      	b.n	800b50a <__kernel_rem_pio2f+0x9e>
 800b4dc:	2200      	movs	r2, #0
 800b4de:	e7dc      	b.n	800b49a <__kernel_rem_pio2f+0x2e>
 800b4e0:	42c6      	cmn	r6, r0
 800b4e2:	bf5d      	ittte	pl
 800b4e4:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800b4e8:	ee07 1a90 	vmovpl	s15, r1
 800b4ec:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800b4f0:	eef0 7a47 	vmovmi.f32	s15, s14
 800b4f4:	ece4 7a01 	vstmia	r4!, {s15}
 800b4f8:	3001      	adds	r0, #1
 800b4fa:	e7de      	b.n	800b4ba <__kernel_rem_pio2f+0x4e>
 800b4fc:	ecfe 6a01 	vldmia	lr!, {s13}
 800b500:	ed3c 7a01 	vldmdb	ip!, {s14}
 800b504:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b508:	3401      	adds	r4, #1
 800b50a:	455c      	cmp	r4, fp
 800b50c:	ddf6      	ble.n	800b4fc <__kernel_rem_pio2f+0x90>
 800b50e:	ece9 7a01 	vstmia	r9!, {s15}
 800b512:	3601      	adds	r6, #1
 800b514:	3004      	adds	r0, #4
 800b516:	e7d8      	b.n	800b4ca <__kernel_rem_pio2f+0x5e>
 800b518:	a908      	add	r1, sp, #32
 800b51a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b51e:	9104      	str	r1, [sp, #16]
 800b520:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800b522:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800b760 <__kernel_rem_pio2f+0x2f4>
 800b526:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800b75c <__kernel_rem_pio2f+0x2f0>
 800b52a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800b52e:	9203      	str	r2, [sp, #12]
 800b530:	4654      	mov	r4, sl
 800b532:	00a2      	lsls	r2, r4, #2
 800b534:	9205      	str	r2, [sp, #20]
 800b536:	aa58      	add	r2, sp, #352	@ 0x160
 800b538:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800b53c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800b540:	a944      	add	r1, sp, #272	@ 0x110
 800b542:	aa08      	add	r2, sp, #32
 800b544:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800b548:	4694      	mov	ip, r2
 800b54a:	4626      	mov	r6, r4
 800b54c:	2e00      	cmp	r6, #0
 800b54e:	dc4c      	bgt.n	800b5ea <__kernel_rem_pio2f+0x17e>
 800b550:	4628      	mov	r0, r5
 800b552:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b556:	f000 f9f1 	bl	800b93c <scalbnf>
 800b55a:	eeb0 8a40 	vmov.f32	s16, s0
 800b55e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800b562:	ee28 0a00 	vmul.f32	s0, s16, s0
 800b566:	f000 fa4f 	bl	800ba08 <floorf>
 800b56a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800b56e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800b572:	2d00      	cmp	r5, #0
 800b574:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b578:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800b57c:	ee17 9a90 	vmov	r9, s15
 800b580:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b584:	ee38 8a67 	vsub.f32	s16, s16, s15
 800b588:	dd41      	ble.n	800b60e <__kernel_rem_pio2f+0x1a2>
 800b58a:	f104 3cff 	add.w	ip, r4, #4294967295
 800b58e:	a908      	add	r1, sp, #32
 800b590:	f1c5 0e08 	rsb	lr, r5, #8
 800b594:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800b598:	fa46 f00e 	asr.w	r0, r6, lr
 800b59c:	4481      	add	r9, r0
 800b59e:	fa00 f00e 	lsl.w	r0, r0, lr
 800b5a2:	1a36      	subs	r6, r6, r0
 800b5a4:	f1c5 0007 	rsb	r0, r5, #7
 800b5a8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800b5ac:	4106      	asrs	r6, r0
 800b5ae:	2e00      	cmp	r6, #0
 800b5b0:	dd3c      	ble.n	800b62c <__kernel_rem_pio2f+0x1c0>
 800b5b2:	f04f 0e00 	mov.w	lr, #0
 800b5b6:	f109 0901 	add.w	r9, r9, #1
 800b5ba:	4670      	mov	r0, lr
 800b5bc:	4574      	cmp	r4, lr
 800b5be:	dc68      	bgt.n	800b692 <__kernel_rem_pio2f+0x226>
 800b5c0:	2d00      	cmp	r5, #0
 800b5c2:	dd03      	ble.n	800b5cc <__kernel_rem_pio2f+0x160>
 800b5c4:	2d01      	cmp	r5, #1
 800b5c6:	d074      	beq.n	800b6b2 <__kernel_rem_pio2f+0x246>
 800b5c8:	2d02      	cmp	r5, #2
 800b5ca:	d07d      	beq.n	800b6c8 <__kernel_rem_pio2f+0x25c>
 800b5cc:	2e02      	cmp	r6, #2
 800b5ce:	d12d      	bne.n	800b62c <__kernel_rem_pio2f+0x1c0>
 800b5d0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b5d4:	ee30 8a48 	vsub.f32	s16, s0, s16
 800b5d8:	b340      	cbz	r0, 800b62c <__kernel_rem_pio2f+0x1c0>
 800b5da:	4628      	mov	r0, r5
 800b5dc:	9306      	str	r3, [sp, #24]
 800b5de:	f000 f9ad 	bl	800b93c <scalbnf>
 800b5e2:	9b06      	ldr	r3, [sp, #24]
 800b5e4:	ee38 8a40 	vsub.f32	s16, s16, s0
 800b5e8:	e020      	b.n	800b62c <__kernel_rem_pio2f+0x1c0>
 800b5ea:	ee60 7a28 	vmul.f32	s15, s0, s17
 800b5ee:	3e01      	subs	r6, #1
 800b5f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b5f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b5f8:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800b5fc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b600:	ecac 0a01 	vstmia	ip!, {s0}
 800b604:	ed30 0a01 	vldmdb	r0!, {s0}
 800b608:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b60c:	e79e      	b.n	800b54c <__kernel_rem_pio2f+0xe0>
 800b60e:	d105      	bne.n	800b61c <__kernel_rem_pio2f+0x1b0>
 800b610:	1e60      	subs	r0, r4, #1
 800b612:	a908      	add	r1, sp, #32
 800b614:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800b618:	11f6      	asrs	r6, r6, #7
 800b61a:	e7c8      	b.n	800b5ae <__kernel_rem_pio2f+0x142>
 800b61c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b620:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800b624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b628:	da31      	bge.n	800b68e <__kernel_rem_pio2f+0x222>
 800b62a:	2600      	movs	r6, #0
 800b62c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b634:	f040 8098 	bne.w	800b768 <__kernel_rem_pio2f+0x2fc>
 800b638:	1e60      	subs	r0, r4, #1
 800b63a:	2200      	movs	r2, #0
 800b63c:	4550      	cmp	r0, sl
 800b63e:	da4b      	bge.n	800b6d8 <__kernel_rem_pio2f+0x26c>
 800b640:	2a00      	cmp	r2, #0
 800b642:	d065      	beq.n	800b710 <__kernel_rem_pio2f+0x2a4>
 800b644:	3c01      	subs	r4, #1
 800b646:	ab08      	add	r3, sp, #32
 800b648:	3d08      	subs	r5, #8
 800b64a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d0f8      	beq.n	800b644 <__kernel_rem_pio2f+0x1d8>
 800b652:	4628      	mov	r0, r5
 800b654:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800b658:	f000 f970 	bl	800b93c <scalbnf>
 800b65c:	1c63      	adds	r3, r4, #1
 800b65e:	aa44      	add	r2, sp, #272	@ 0x110
 800b660:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800b760 <__kernel_rem_pio2f+0x2f4>
 800b664:	0099      	lsls	r1, r3, #2
 800b666:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800b66a:	4623      	mov	r3, r4
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	f280 80a9 	bge.w	800b7c4 <__kernel_rem_pio2f+0x358>
 800b672:	4623      	mov	r3, r4
 800b674:	2b00      	cmp	r3, #0
 800b676:	f2c0 80c7 	blt.w	800b808 <__kernel_rem_pio2f+0x39c>
 800b67a:	aa44      	add	r2, sp, #272	@ 0x110
 800b67c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800b680:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800b758 <__kernel_rem_pio2f+0x2ec>
 800b684:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800b764 <__kernel_rem_pio2f+0x2f8>
 800b688:	2000      	movs	r0, #0
 800b68a:	1ae2      	subs	r2, r4, r3
 800b68c:	e0b1      	b.n	800b7f2 <__kernel_rem_pio2f+0x386>
 800b68e:	2602      	movs	r6, #2
 800b690:	e78f      	b.n	800b5b2 <__kernel_rem_pio2f+0x146>
 800b692:	f852 1b04 	ldr.w	r1, [r2], #4
 800b696:	b948      	cbnz	r0, 800b6ac <__kernel_rem_pio2f+0x240>
 800b698:	b121      	cbz	r1, 800b6a4 <__kernel_rem_pio2f+0x238>
 800b69a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800b69e:	f842 1c04 	str.w	r1, [r2, #-4]
 800b6a2:	2101      	movs	r1, #1
 800b6a4:	f10e 0e01 	add.w	lr, lr, #1
 800b6a8:	4608      	mov	r0, r1
 800b6aa:	e787      	b.n	800b5bc <__kernel_rem_pio2f+0x150>
 800b6ac:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800b6b0:	e7f5      	b.n	800b69e <__kernel_rem_pio2f+0x232>
 800b6b2:	f104 3cff 	add.w	ip, r4, #4294967295
 800b6b6:	aa08      	add	r2, sp, #32
 800b6b8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800b6bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b6c0:	a908      	add	r1, sp, #32
 800b6c2:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800b6c6:	e781      	b.n	800b5cc <__kernel_rem_pio2f+0x160>
 800b6c8:	f104 3cff 	add.w	ip, r4, #4294967295
 800b6cc:	aa08      	add	r2, sp, #32
 800b6ce:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800b6d2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800b6d6:	e7f3      	b.n	800b6c0 <__kernel_rem_pio2f+0x254>
 800b6d8:	a908      	add	r1, sp, #32
 800b6da:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800b6de:	3801      	subs	r0, #1
 800b6e0:	430a      	orrs	r2, r1
 800b6e2:	e7ab      	b.n	800b63c <__kernel_rem_pio2f+0x1d0>
 800b6e4:	3201      	adds	r2, #1
 800b6e6:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800b6ea:	2e00      	cmp	r6, #0
 800b6ec:	d0fa      	beq.n	800b6e4 <__kernel_rem_pio2f+0x278>
 800b6ee:	9905      	ldr	r1, [sp, #20]
 800b6f0:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800b6f4:	eb0d 0001 	add.w	r0, sp, r1
 800b6f8:	18e6      	adds	r6, r4, r3
 800b6fa:	a91c      	add	r1, sp, #112	@ 0x70
 800b6fc:	f104 0c01 	add.w	ip, r4, #1
 800b700:	384c      	subs	r0, #76	@ 0x4c
 800b702:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800b706:	4422      	add	r2, r4
 800b708:	4562      	cmp	r2, ip
 800b70a:	da04      	bge.n	800b716 <__kernel_rem_pio2f+0x2aa>
 800b70c:	4614      	mov	r4, r2
 800b70e:	e710      	b.n	800b532 <__kernel_rem_pio2f+0xc6>
 800b710:	9804      	ldr	r0, [sp, #16]
 800b712:	2201      	movs	r2, #1
 800b714:	e7e7      	b.n	800b6e6 <__kernel_rem_pio2f+0x27a>
 800b716:	9903      	ldr	r1, [sp, #12]
 800b718:	f8dd e004 	ldr.w	lr, [sp, #4]
 800b71c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800b720:	9105      	str	r1, [sp, #20]
 800b722:	ee07 1a90 	vmov	s15, r1
 800b726:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b72a:	2400      	movs	r4, #0
 800b72c:	ece6 7a01 	vstmia	r6!, {s15}
 800b730:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800b764 <__kernel_rem_pio2f+0x2f8>
 800b734:	46b1      	mov	r9, r6
 800b736:	455c      	cmp	r4, fp
 800b738:	dd04      	ble.n	800b744 <__kernel_rem_pio2f+0x2d8>
 800b73a:	ece0 7a01 	vstmia	r0!, {s15}
 800b73e:	f10c 0c01 	add.w	ip, ip, #1
 800b742:	e7e1      	b.n	800b708 <__kernel_rem_pio2f+0x29c>
 800b744:	ecfe 6a01 	vldmia	lr!, {s13}
 800b748:	ed39 7a01 	vldmdb	r9!, {s14}
 800b74c:	3401      	adds	r4, #1
 800b74e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b752:	e7f0      	b.n	800b736 <__kernel_rem_pio2f+0x2ca>
 800b754:	0800cbd4 	.word	0x0800cbd4
 800b758:	0800cba8 	.word	0x0800cba8
 800b75c:	43800000 	.word	0x43800000
 800b760:	3b800000 	.word	0x3b800000
 800b764:	00000000 	.word	0x00000000
 800b768:	9b02      	ldr	r3, [sp, #8]
 800b76a:	eeb0 0a48 	vmov.f32	s0, s16
 800b76e:	eba3 0008 	sub.w	r0, r3, r8
 800b772:	f000 f8e3 	bl	800b93c <scalbnf>
 800b776:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800b75c <__kernel_rem_pio2f+0x2f0>
 800b77a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800b77e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b782:	db19      	blt.n	800b7b8 <__kernel_rem_pio2f+0x34c>
 800b784:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800b760 <__kernel_rem_pio2f+0x2f4>
 800b788:	ee60 7a27 	vmul.f32	s15, s0, s15
 800b78c:	aa08      	add	r2, sp, #32
 800b78e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b792:	3508      	adds	r5, #8
 800b794:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b798:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800b79c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b7a0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b7a4:	ee10 3a10 	vmov	r3, s0
 800b7a8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800b7ac:	ee17 3a90 	vmov	r3, s15
 800b7b0:	3401      	adds	r4, #1
 800b7b2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800b7b6:	e74c      	b.n	800b652 <__kernel_rem_pio2f+0x1e6>
 800b7b8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b7bc:	aa08      	add	r2, sp, #32
 800b7be:	ee10 3a10 	vmov	r3, s0
 800b7c2:	e7f6      	b.n	800b7b2 <__kernel_rem_pio2f+0x346>
 800b7c4:	a808      	add	r0, sp, #32
 800b7c6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800b7ca:	9001      	str	r0, [sp, #4]
 800b7cc:	ee07 0a90 	vmov	s15, r0
 800b7d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b7d4:	3b01      	subs	r3, #1
 800b7d6:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b7da:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b7de:	ed62 7a01 	vstmdb	r2!, {s15}
 800b7e2:	e743      	b.n	800b66c <__kernel_rem_pio2f+0x200>
 800b7e4:	ecfc 6a01 	vldmia	ip!, {s13}
 800b7e8:	ecb5 7a01 	vldmia	r5!, {s14}
 800b7ec:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b7f0:	3001      	adds	r0, #1
 800b7f2:	4550      	cmp	r0, sl
 800b7f4:	dc01      	bgt.n	800b7fa <__kernel_rem_pio2f+0x38e>
 800b7f6:	4290      	cmp	r0, r2
 800b7f8:	ddf4      	ble.n	800b7e4 <__kernel_rem_pio2f+0x378>
 800b7fa:	a858      	add	r0, sp, #352	@ 0x160
 800b7fc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800b800:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800b804:	3b01      	subs	r3, #1
 800b806:	e735      	b.n	800b674 <__kernel_rem_pio2f+0x208>
 800b808:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800b80a:	2b02      	cmp	r3, #2
 800b80c:	dc09      	bgt.n	800b822 <__kernel_rem_pio2f+0x3b6>
 800b80e:	2b00      	cmp	r3, #0
 800b810:	dc27      	bgt.n	800b862 <__kernel_rem_pio2f+0x3f6>
 800b812:	d040      	beq.n	800b896 <__kernel_rem_pio2f+0x42a>
 800b814:	f009 0007 	and.w	r0, r9, #7
 800b818:	b059      	add	sp, #356	@ 0x164
 800b81a:	ecbd 8b04 	vpop	{d8-d9}
 800b81e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b822:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800b824:	2b03      	cmp	r3, #3
 800b826:	d1f5      	bne.n	800b814 <__kernel_rem_pio2f+0x3a8>
 800b828:	aa30      	add	r2, sp, #192	@ 0xc0
 800b82a:	1f0b      	subs	r3, r1, #4
 800b82c:	4413      	add	r3, r2
 800b82e:	461a      	mov	r2, r3
 800b830:	4620      	mov	r0, r4
 800b832:	2800      	cmp	r0, #0
 800b834:	dc50      	bgt.n	800b8d8 <__kernel_rem_pio2f+0x46c>
 800b836:	4622      	mov	r2, r4
 800b838:	2a01      	cmp	r2, #1
 800b83a:	dc5d      	bgt.n	800b8f8 <__kernel_rem_pio2f+0x48c>
 800b83c:	ab30      	add	r3, sp, #192	@ 0xc0
 800b83e:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800b764 <__kernel_rem_pio2f+0x2f8>
 800b842:	440b      	add	r3, r1
 800b844:	2c01      	cmp	r4, #1
 800b846:	dc67      	bgt.n	800b918 <__kernel_rem_pio2f+0x4ac>
 800b848:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800b84c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800b850:	2e00      	cmp	r6, #0
 800b852:	d167      	bne.n	800b924 <__kernel_rem_pio2f+0x4b8>
 800b854:	edc7 6a00 	vstr	s13, [r7]
 800b858:	ed87 7a01 	vstr	s14, [r7, #4]
 800b85c:	edc7 7a02 	vstr	s15, [r7, #8]
 800b860:	e7d8      	b.n	800b814 <__kernel_rem_pio2f+0x3a8>
 800b862:	ab30      	add	r3, sp, #192	@ 0xc0
 800b864:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800b764 <__kernel_rem_pio2f+0x2f8>
 800b868:	440b      	add	r3, r1
 800b86a:	4622      	mov	r2, r4
 800b86c:	2a00      	cmp	r2, #0
 800b86e:	da24      	bge.n	800b8ba <__kernel_rem_pio2f+0x44e>
 800b870:	b34e      	cbz	r6, 800b8c6 <__kernel_rem_pio2f+0x45a>
 800b872:	eef1 7a47 	vneg.f32	s15, s14
 800b876:	edc7 7a00 	vstr	s15, [r7]
 800b87a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800b87e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b882:	aa31      	add	r2, sp, #196	@ 0xc4
 800b884:	2301      	movs	r3, #1
 800b886:	429c      	cmp	r4, r3
 800b888:	da20      	bge.n	800b8cc <__kernel_rem_pio2f+0x460>
 800b88a:	b10e      	cbz	r6, 800b890 <__kernel_rem_pio2f+0x424>
 800b88c:	eef1 7a67 	vneg.f32	s15, s15
 800b890:	edc7 7a01 	vstr	s15, [r7, #4]
 800b894:	e7be      	b.n	800b814 <__kernel_rem_pio2f+0x3a8>
 800b896:	ab30      	add	r3, sp, #192	@ 0xc0
 800b898:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800b764 <__kernel_rem_pio2f+0x2f8>
 800b89c:	440b      	add	r3, r1
 800b89e:	2c00      	cmp	r4, #0
 800b8a0:	da05      	bge.n	800b8ae <__kernel_rem_pio2f+0x442>
 800b8a2:	b10e      	cbz	r6, 800b8a8 <__kernel_rem_pio2f+0x43c>
 800b8a4:	eef1 7a67 	vneg.f32	s15, s15
 800b8a8:	edc7 7a00 	vstr	s15, [r7]
 800b8ac:	e7b2      	b.n	800b814 <__kernel_rem_pio2f+0x3a8>
 800b8ae:	ed33 7a01 	vldmdb	r3!, {s14}
 800b8b2:	3c01      	subs	r4, #1
 800b8b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b8b8:	e7f1      	b.n	800b89e <__kernel_rem_pio2f+0x432>
 800b8ba:	ed73 7a01 	vldmdb	r3!, {s15}
 800b8be:	3a01      	subs	r2, #1
 800b8c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b8c4:	e7d2      	b.n	800b86c <__kernel_rem_pio2f+0x400>
 800b8c6:	eef0 7a47 	vmov.f32	s15, s14
 800b8ca:	e7d4      	b.n	800b876 <__kernel_rem_pio2f+0x40a>
 800b8cc:	ecb2 7a01 	vldmia	r2!, {s14}
 800b8d0:	3301      	adds	r3, #1
 800b8d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b8d6:	e7d6      	b.n	800b886 <__kernel_rem_pio2f+0x41a>
 800b8d8:	ed72 7a01 	vldmdb	r2!, {s15}
 800b8dc:	edd2 6a01 	vldr	s13, [r2, #4]
 800b8e0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b8e4:	3801      	subs	r0, #1
 800b8e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b8ea:	ed82 7a00 	vstr	s14, [r2]
 800b8ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8f2:	edc2 7a01 	vstr	s15, [r2, #4]
 800b8f6:	e79c      	b.n	800b832 <__kernel_rem_pio2f+0x3c6>
 800b8f8:	ed73 7a01 	vldmdb	r3!, {s15}
 800b8fc:	edd3 6a01 	vldr	s13, [r3, #4]
 800b900:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b904:	3a01      	subs	r2, #1
 800b906:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b90a:	ed83 7a00 	vstr	s14, [r3]
 800b90e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b912:	edc3 7a01 	vstr	s15, [r3, #4]
 800b916:	e78f      	b.n	800b838 <__kernel_rem_pio2f+0x3cc>
 800b918:	ed33 7a01 	vldmdb	r3!, {s14}
 800b91c:	3c01      	subs	r4, #1
 800b91e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b922:	e78f      	b.n	800b844 <__kernel_rem_pio2f+0x3d8>
 800b924:	eef1 6a66 	vneg.f32	s13, s13
 800b928:	eeb1 7a47 	vneg.f32	s14, s14
 800b92c:	edc7 6a00 	vstr	s13, [r7]
 800b930:	ed87 7a01 	vstr	s14, [r7, #4]
 800b934:	eef1 7a67 	vneg.f32	s15, s15
 800b938:	e790      	b.n	800b85c <__kernel_rem_pio2f+0x3f0>
 800b93a:	bf00      	nop

0800b93c <scalbnf>:
 800b93c:	ee10 3a10 	vmov	r3, s0
 800b940:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800b944:	d02b      	beq.n	800b99e <scalbnf+0x62>
 800b946:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800b94a:	d302      	bcc.n	800b952 <scalbnf+0x16>
 800b94c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b950:	4770      	bx	lr
 800b952:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800b956:	d123      	bne.n	800b9a0 <scalbnf+0x64>
 800b958:	4b24      	ldr	r3, [pc, #144]	@ (800b9ec <scalbnf+0xb0>)
 800b95a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800b9f0 <scalbnf+0xb4>
 800b95e:	4298      	cmp	r0, r3
 800b960:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b964:	db17      	blt.n	800b996 <scalbnf+0x5a>
 800b966:	ee10 3a10 	vmov	r3, s0
 800b96a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b96e:	3a19      	subs	r2, #25
 800b970:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800b974:	4288      	cmp	r0, r1
 800b976:	dd15      	ble.n	800b9a4 <scalbnf+0x68>
 800b978:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800b9f4 <scalbnf+0xb8>
 800b97c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800b9f8 <scalbnf+0xbc>
 800b980:	ee10 3a10 	vmov	r3, s0
 800b984:	eeb0 7a67 	vmov.f32	s14, s15
 800b988:	2b00      	cmp	r3, #0
 800b98a:	bfb8      	it	lt
 800b98c:	eef0 7a66 	vmovlt.f32	s15, s13
 800b990:	ee27 0a87 	vmul.f32	s0, s15, s14
 800b994:	4770      	bx	lr
 800b996:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b9fc <scalbnf+0xc0>
 800b99a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b99e:	4770      	bx	lr
 800b9a0:	0dd2      	lsrs	r2, r2, #23
 800b9a2:	e7e5      	b.n	800b970 <scalbnf+0x34>
 800b9a4:	4410      	add	r0, r2
 800b9a6:	28fe      	cmp	r0, #254	@ 0xfe
 800b9a8:	dce6      	bgt.n	800b978 <scalbnf+0x3c>
 800b9aa:	2800      	cmp	r0, #0
 800b9ac:	dd06      	ble.n	800b9bc <scalbnf+0x80>
 800b9ae:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b9b2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b9b6:	ee00 3a10 	vmov	s0, r3
 800b9ba:	4770      	bx	lr
 800b9bc:	f110 0f16 	cmn.w	r0, #22
 800b9c0:	da09      	bge.n	800b9d6 <scalbnf+0x9a>
 800b9c2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800b9fc <scalbnf+0xc0>
 800b9c6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800ba00 <scalbnf+0xc4>
 800b9ca:	ee10 3a10 	vmov	r3, s0
 800b9ce:	eeb0 7a67 	vmov.f32	s14, s15
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	e7d9      	b.n	800b98a <scalbnf+0x4e>
 800b9d6:	3019      	adds	r0, #25
 800b9d8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b9dc:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b9e0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800ba04 <scalbnf+0xc8>
 800b9e4:	ee07 3a90 	vmov	s15, r3
 800b9e8:	e7d7      	b.n	800b99a <scalbnf+0x5e>
 800b9ea:	bf00      	nop
 800b9ec:	ffff3cb0 	.word	0xffff3cb0
 800b9f0:	4c000000 	.word	0x4c000000
 800b9f4:	7149f2ca 	.word	0x7149f2ca
 800b9f8:	f149f2ca 	.word	0xf149f2ca
 800b9fc:	0da24260 	.word	0x0da24260
 800ba00:	8da24260 	.word	0x8da24260
 800ba04:	33000000 	.word	0x33000000

0800ba08 <floorf>:
 800ba08:	ee10 3a10 	vmov	r3, s0
 800ba0c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ba10:	3a7f      	subs	r2, #127	@ 0x7f
 800ba12:	2a16      	cmp	r2, #22
 800ba14:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ba18:	dc2b      	bgt.n	800ba72 <floorf+0x6a>
 800ba1a:	2a00      	cmp	r2, #0
 800ba1c:	da12      	bge.n	800ba44 <floorf+0x3c>
 800ba1e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800ba84 <floorf+0x7c>
 800ba22:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ba26:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ba2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba2e:	dd06      	ble.n	800ba3e <floorf+0x36>
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	da24      	bge.n	800ba7e <floorf+0x76>
 800ba34:	2900      	cmp	r1, #0
 800ba36:	4b14      	ldr	r3, [pc, #80]	@ (800ba88 <floorf+0x80>)
 800ba38:	bf08      	it	eq
 800ba3a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800ba3e:	ee00 3a10 	vmov	s0, r3
 800ba42:	4770      	bx	lr
 800ba44:	4911      	ldr	r1, [pc, #68]	@ (800ba8c <floorf+0x84>)
 800ba46:	4111      	asrs	r1, r2
 800ba48:	420b      	tst	r3, r1
 800ba4a:	d0fa      	beq.n	800ba42 <floorf+0x3a>
 800ba4c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800ba84 <floorf+0x7c>
 800ba50:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ba54:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ba58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba5c:	ddef      	ble.n	800ba3e <floorf+0x36>
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	bfbe      	ittt	lt
 800ba62:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800ba66:	fa40 f202 	asrlt.w	r2, r0, r2
 800ba6a:	189b      	addlt	r3, r3, r2
 800ba6c:	ea23 0301 	bic.w	r3, r3, r1
 800ba70:	e7e5      	b.n	800ba3e <floorf+0x36>
 800ba72:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ba76:	d3e4      	bcc.n	800ba42 <floorf+0x3a>
 800ba78:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ba7c:	4770      	bx	lr
 800ba7e:	2300      	movs	r3, #0
 800ba80:	e7dd      	b.n	800ba3e <floorf+0x36>
 800ba82:	bf00      	nop
 800ba84:	7149f2ca 	.word	0x7149f2ca
 800ba88:	bf800000 	.word	0xbf800000
 800ba8c:	007fffff 	.word	0x007fffff

0800ba90 <_init>:
 800ba90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba92:	bf00      	nop
 800ba94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba96:	bc08      	pop	{r3}
 800ba98:	469e      	mov	lr, r3
 800ba9a:	4770      	bx	lr

0800ba9c <_fini>:
 800ba9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba9e:	bf00      	nop
 800baa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800baa2:	bc08      	pop	{r3}
 800baa4:	469e      	mov	lr, r3
 800baa6:	4770      	bx	lr
