$date
	Wed Nov 06 18:34:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Circuit_A_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module M_UUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! F $end
$var wire 1 & a $end
$var wire 1 ' d $end
$var wire 1 ( w $end
$var wire 1 ) x $end
$var wire 1 * y $end
$var wire 1 + z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
1)
0(
1'
1&
0%
0$
0#
0"
1!
$end
#100000
0!
0)
0'
1%
#200000
1!
1'
1)
1*
0%
1$
#300000
0'
1%
#400000
1'
0*
0%
0$
1#
#500000
0'
1%
#600000
1'
1*
0%
1$
#700000
0'
1%
#800000
0!
0*
0)
0+
0&
0$
0#
1"
#900000
1!
1'
1)
0%
1$
#1000000
0'
1%
#1100000
1'
0%
0$
1#
#1200000
0'
1%
#1300000
1'
0%
1$
#1400000
0'
1%
#1500000
