<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_dc" module="fifo_dc" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2017 09 11 20:06:54.934" version="5.8" type="Module" synthesis="lse" source_format="VHDL">
  <Package>
		<File name="fifo_dc.lpc" type="lpc" modified="2017 09 11 20:06:53.374"/>
		<File name="fifo_dc.vhd" type="top_level_vhdl" modified="2017 09 11 20:06:53.424"/>
		<File name="fifo_dc_tmpl.vhd" type="template_vhdl" modified="2017 09 11 20:06:53.424"/>
		<File name="tb_fifo_dc_tmpl.vhd" type="testbench_vhdl" modified="2017 09 11 20:06:53.424"/>
  </Package>
</DiamondModule>
