vendor_name = ModelSim
source_file = 1, G:/School/Lab6/GlobalControl.bdf
source_file = 1, G:/School/Lab6/ALUControl.bdf
source_file = 1, G:/School/Lab6/SignExtend.bdf
source_file = 1, G:/School/Lab6/MIPSProcessor.bdf
source_file = 1, G:/School/Lab6/ThirtyTwoBPCAdd.qip
source_file = 1, G:/School/Lab6/ThirtyTwoBPCAdd.vhd
source_file = 1, G:/School/Lab6/thirtytwobaddBranch.qip
source_file = 1, G:/School/Lab6/thirtytwobaddBranch.vhd
source_file = 1, G:/School/Lab6/shiftlefttwo.qip
source_file = 1, G:/School/Lab6/shiftlefttwo.vhd
source_file = 1, G:/School/Lab6/shiftlefttwobranch.qip
source_file = 1, G:/School/Lab6/shiftlefttwobranch.vhd
source_file = 1, G:/School/Lab6/regfilemux.qip
source_file = 1, G:/School/Lab6/regfilemux.vhd
source_file = 1, G:/School/Lab6/thirtytwobitmux.qip
source_file = 1, G:/School/Lab6/thirtytwobitmux.vhd
source_file = 1, G:/School/Lab6/pllphaseshift.qip
source_file = 1, G:/School/Lab6/pllphaseshift.vhd
source_file = 1, G:/School/Lab6/pllphaseshift/pllphaseshift_0002.v
source_file = 1, G:/School/Lab6/pllphaseshift/pllphaseshift_0002.qip
source_file = 1, G:/School/Lab6/pllphaseshift.sip
source_file = 1, G:/School/Lab6/datamemory.qip
source_file = 1, G:/School/Lab6/datamemory.vhd
source_file = 1, G:/School/Lab6/datamemorysym.bdf
source_file = 1, G:/School/Lab6/IMem.bdf
source_file = 1, G:/School/Lab6/Mem1p128w32b.qip
source_file = 1, G:/School/Lab6/Mem1p128w32b.vhd
source_file = 1, G:/School/Lab6/jumpshift.bdf
source_file = 1, G:/School/Lab6/branchshift.qip
source_file = 1, G:/School/Lab6/branchshift.vhd
source_file = 1, G:/School/Lab6/constant4.qip
source_file = 1, G:/School/Lab6/constant4.vhd
source_file = 1, G:/School/Lab6/mips_pipelined_processor.bdf
source_file = 1, G:/School/Lab6/twentysixbitreg.bdf
source_file = 1, G:/School/Lab6/Fivebitreg.bdf
source_file = 1, G:/School/Lab6/Threebitreg.bdf
source_file = 1, G:/School/Lab6/Twobitreg.bdf
source_file = 1, G:/School/Lab6/Fourbitreg.bdf
source_file = 1, G:/School/Lab6/ImemResetMux.qip
source_file = 1, G:/School/Lab6/ImemResetMux.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, G:/School/Lab6/reg32bit.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, G:/School/Lab6/db/altsyncram_pb34.tdf
source_file = 1, G:/School/Lab6/lab6meminit.mif
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, G:/School/Lab6/db/mux_a0e.tdf
source_file = 1, G:/School/Lab6/db/mux_o1e.tdf
source_file = 1, G:/School/Lab6/32bitalu.vhd
source_file = 1, G:/School/Lab6/onebitalu.vhd
source_file = 1, G:/School/Lab6/alu_1bit_adder.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, G:/School/Lab6/db/add_sub_r3i.tdf
source_file = 1, G:/School/Lab6/mux_4_1_1b.vhd
source_file = 1, G:/School/Lab6/db/mux_70e.tdf
source_file = 1, G:/School/Lab6/mux_2_1_1b.vhd
source_file = 1, G:/School/Lab6/db/mux_40e.tdf
source_file = 1, G:/School/Lab6/regfile32.vhd
source_file = 1, G:/School/Lab6/readdecoder.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, G:/School/Lab6/db/decode_f5f.tdf
source_file = 1, G:/School/Lab6/readmux.vhd
source_file = 1, G:/School/Lab6/db/mux_f3e.tdf
source_file = 1, G:/School/Lab6/db/altsyncram_lgv3.tdf
source_file = 1, G:/School/Lab6/db/mux_80e.tdf
source_file = 1, G:/School/Lab6/db/add_sub_hmh.tdf
source_file = 1, G:/School/Lab6/db/add_sub_qbh.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_clshift.tdf
source_file = 1, G:/School/Lab6/db/lpm_clshift_rkb.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf
design_name = mips_pipelined_processor
instance = comp, \DMemWren~output\, DMemWren~output, mips_pipelined_processor, 1
instance = comp, \RegDst~output\, RegDst~output, mips_pipelined_processor, 1
instance = comp, \ALUSrc~output\, ALUSrc~output, mips_pipelined_processor, 1
instance = comp, \MemToReg~output\, MemToReg~output, mips_pipelined_processor, 1
instance = comp, \RegWrite~output\, RegWrite~output, mips_pipelined_processor, 1
instance = comp, \MemRead~output\, MemRead~output, mips_pipelined_processor, 1
instance = comp, \MemWrite~output\, MemWrite~output, mips_pipelined_processor, 1
instance = comp, \Branch~output\, Branch~output, mips_pipelined_processor, 1
instance = comp, \Jump~output\, Jump~output, mips_pipelined_processor, 1
instance = comp, \ALUOP[1]~output\, ALUOP[1]~output, mips_pipelined_processor, 1
instance = comp, \ALUOP[0]~output\, ALUOP[0]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[31]~output\, ALUResult[31]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[30]~output\, ALUResult[30]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[29]~output\, ALUResult[29]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[28]~output\, ALUResult[28]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[27]~output\, ALUResult[27]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[26]~output\, ALUResult[26]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[25]~output\, ALUResult[25]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[24]~output\, ALUResult[24]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[23]~output\, ALUResult[23]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[22]~output\, ALUResult[22]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[21]~output\, ALUResult[21]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[20]~output\, ALUResult[20]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[19]~output\, ALUResult[19]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[18]~output\, ALUResult[18]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[17]~output\, ALUResult[17]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[16]~output\, ALUResult[16]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[15]~output\, ALUResult[15]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[14]~output\, ALUResult[14]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[13]~output\, ALUResult[13]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[12]~output\, ALUResult[12]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[11]~output\, ALUResult[11]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[10]~output\, ALUResult[10]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[9]~output\, ALUResult[9]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[8]~output\, ALUResult[8]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[7]~output\, ALUResult[7]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[6]~output\, ALUResult[6]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[5]~output\, ALUResult[5]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[4]~output\, ALUResult[4]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[3]~output\, ALUResult[3]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[2]~output\, ALUResult[2]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[1]~output\, ALUResult[1]~output, mips_pipelined_processor, 1
instance = comp, \ALUResult[0]~output\, ALUResult[0]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[31]~output\, DataMemOut[31]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[30]~output\, DataMemOut[30]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[29]~output\, DataMemOut[29]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[28]~output\, DataMemOut[28]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[27]~output\, DataMemOut[27]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[26]~output\, DataMemOut[26]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[25]~output\, DataMemOut[25]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[24]~output\, DataMemOut[24]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[23]~output\, DataMemOut[23]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[22]~output\, DataMemOut[22]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[21]~output\, DataMemOut[21]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[20]~output\, DataMemOut[20]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[19]~output\, DataMemOut[19]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[18]~output\, DataMemOut[18]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[17]~output\, DataMemOut[17]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[16]~output\, DataMemOut[16]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[15]~output\, DataMemOut[15]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[14]~output\, DataMemOut[14]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[13]~output\, DataMemOut[13]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[12]~output\, DataMemOut[12]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[11]~output\, DataMemOut[11]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[10]~output\, DataMemOut[10]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[9]~output\, DataMemOut[9]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[8]~output\, DataMemOut[8]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[7]~output\, DataMemOut[7]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[6]~output\, DataMemOut[6]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[5]~output\, DataMemOut[5]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[4]~output\, DataMemOut[4]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[3]~output\, DataMemOut[3]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[2]~output\, DataMemOut[2]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[1]~output\, DataMemOut[1]~output, mips_pipelined_processor, 1
instance = comp, \DataMemOut[0]~output\, DataMemOut[0]~output, mips_pipelined_processor, 1
instance = comp, \DMemAddress[8]~output\, DMemAddress[8]~output, mips_pipelined_processor, 1
instance = comp, \DMemAddress[7]~output\, DMemAddress[7]~output, mips_pipelined_processor, 1
instance = comp, \DMemAddress[6]~output\, DMemAddress[6]~output, mips_pipelined_processor, 1
instance = comp, \DMemAddress[5]~output\, DMemAddress[5]~output, mips_pipelined_processor, 1
instance = comp, \DMemAddress[4]~output\, DMemAddress[4]~output, mips_pipelined_processor, 1
instance = comp, \DMemAddress[3]~output\, DMemAddress[3]~output, mips_pipelined_processor, 1
instance = comp, \DMemAddress[2]~output\, DMemAddress[2]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[31]~output\, DMemData[31]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[30]~output\, DMemData[30]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[29]~output\, DMemData[29]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[28]~output\, DMemData[28]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[27]~output\, DMemData[27]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[26]~output\, DMemData[26]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[25]~output\, DMemData[25]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[24]~output\, DMemData[24]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[23]~output\, DMemData[23]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[22]~output\, DMemData[22]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[21]~output\, DMemData[21]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[20]~output\, DMemData[20]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[19]~output\, DMemData[19]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[18]~output\, DMemData[18]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[17]~output\, DMemData[17]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[16]~output\, DMemData[16]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[15]~output\, DMemData[15]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[14]~output\, DMemData[14]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[13]~output\, DMemData[13]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[12]~output\, DMemData[12]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[11]~output\, DMemData[11]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[10]~output\, DMemData[10]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[9]~output\, DMemData[9]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[8]~output\, DMemData[8]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[7]~output\, DMemData[7]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[6]~output\, DMemData[6]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[5]~output\, DMemData[5]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[4]~output\, DMemData[4]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[3]~output\, DMemData[3]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[2]~output\, DMemData[2]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[1]~output\, DMemData[1]~output, mips_pipelined_processor, 1
instance = comp, \DMemData[0]~output\, DMemData[0]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[31]~output\, InstructionMemOut[31]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[30]~output\, InstructionMemOut[30]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[29]~output\, InstructionMemOut[29]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[28]~output\, InstructionMemOut[28]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[27]~output\, InstructionMemOut[27]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[26]~output\, InstructionMemOut[26]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[25]~output\, InstructionMemOut[25]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[24]~output\, InstructionMemOut[24]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[23]~output\, InstructionMemOut[23]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[22]~output\, InstructionMemOut[22]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[21]~output\, InstructionMemOut[21]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[20]~output\, InstructionMemOut[20]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[19]~output\, InstructionMemOut[19]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[18]~output\, InstructionMemOut[18]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[17]~output\, InstructionMemOut[17]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[16]~output\, InstructionMemOut[16]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[15]~output\, InstructionMemOut[15]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[14]~output\, InstructionMemOut[14]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[13]~output\, InstructionMemOut[13]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[12]~output\, InstructionMemOut[12]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[11]~output\, InstructionMemOut[11]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[10]~output\, InstructionMemOut[10]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[9]~output\, InstructionMemOut[9]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[8]~output\, InstructionMemOut[8]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[7]~output\, InstructionMemOut[7]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[6]~output\, InstructionMemOut[6]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[5]~output\, InstructionMemOut[5]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[4]~output\, InstructionMemOut[4]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[3]~output\, InstructionMemOut[3]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[2]~output\, InstructionMemOut[2]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[1]~output\, InstructionMemOut[1]~output, mips_pipelined_processor, 1
instance = comp, \InstructionMemOut[0]~output\, InstructionMemOut[0]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[31]~output\, PCValue[31]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[30]~output\, PCValue[30]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[29]~output\, PCValue[29]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[28]~output\, PCValue[28]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[27]~output\, PCValue[27]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[26]~output\, PCValue[26]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[25]~output\, PCValue[25]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[24]~output\, PCValue[24]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[23]~output\, PCValue[23]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[22]~output\, PCValue[22]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[21]~output\, PCValue[21]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[20]~output\, PCValue[20]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[19]~output\, PCValue[19]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[18]~output\, PCValue[18]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[17]~output\, PCValue[17]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[16]~output\, PCValue[16]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[15]~output\, PCValue[15]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[14]~output\, PCValue[14]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[13]~output\, PCValue[13]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[12]~output\, PCValue[12]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[11]~output\, PCValue[11]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[10]~output\, PCValue[10]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[9]~output\, PCValue[9]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[8]~output\, PCValue[8]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[7]~output\, PCValue[7]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[6]~output\, PCValue[6]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[5]~output\, PCValue[5]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[4]~output\, PCValue[4]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[3]~output\, PCValue[3]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[2]~output\, PCValue[2]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[1]~output\, PCValue[1]~output, mips_pipelined_processor, 1
instance = comp, \PCValue[0]~output\, PCValue[0]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[31]~output\, ReadData1Out[31]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[30]~output\, ReadData1Out[30]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[29]~output\, ReadData1Out[29]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[28]~output\, ReadData1Out[28]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[27]~output\, ReadData1Out[27]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[26]~output\, ReadData1Out[26]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[25]~output\, ReadData1Out[25]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[24]~output\, ReadData1Out[24]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[23]~output\, ReadData1Out[23]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[22]~output\, ReadData1Out[22]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[21]~output\, ReadData1Out[21]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[20]~output\, ReadData1Out[20]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[19]~output\, ReadData1Out[19]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[18]~output\, ReadData1Out[18]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[17]~output\, ReadData1Out[17]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[16]~output\, ReadData1Out[16]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[15]~output\, ReadData1Out[15]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[14]~output\, ReadData1Out[14]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[13]~output\, ReadData1Out[13]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[12]~output\, ReadData1Out[12]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[11]~output\, ReadData1Out[11]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[10]~output\, ReadData1Out[10]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[9]~output\, ReadData1Out[9]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[8]~output\, ReadData1Out[8]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[7]~output\, ReadData1Out[7]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[6]~output\, ReadData1Out[6]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[5]~output\, ReadData1Out[5]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[4]~output\, ReadData1Out[4]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[3]~output\, ReadData1Out[3]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[2]~output\, ReadData1Out[2]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[1]~output\, ReadData1Out[1]~output, mips_pipelined_processor, 1
instance = comp, \ReadData1Out[0]~output\, ReadData1Out[0]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[31]~output\, ReadData2Out[31]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[30]~output\, ReadData2Out[30]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[29]~output\, ReadData2Out[29]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[28]~output\, ReadData2Out[28]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[27]~output\, ReadData2Out[27]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[26]~output\, ReadData2Out[26]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[25]~output\, ReadData2Out[25]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[24]~output\, ReadData2Out[24]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[23]~output\, ReadData2Out[23]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[22]~output\, ReadData2Out[22]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[21]~output\, ReadData2Out[21]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[20]~output\, ReadData2Out[20]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[19]~output\, ReadData2Out[19]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[18]~output\, ReadData2Out[18]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[17]~output\, ReadData2Out[17]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[16]~output\, ReadData2Out[16]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[15]~output\, ReadData2Out[15]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[14]~output\, ReadData2Out[14]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[13]~output\, ReadData2Out[13]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[12]~output\, ReadData2Out[12]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[11]~output\, ReadData2Out[11]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[10]~output\, ReadData2Out[10]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[9]~output\, ReadData2Out[9]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[8]~output\, ReadData2Out[8]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[7]~output\, ReadData2Out[7]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[6]~output\, ReadData2Out[6]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[5]~output\, ReadData2Out[5]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[4]~output\, ReadData2Out[4]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[3]~output\, ReadData2Out[3]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[2]~output\, ReadData2Out[2]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[1]~output\, ReadData2Out[1]~output, mips_pipelined_processor, 1
instance = comp, \ReadData2Out[0]~output\, ReadData2Out[0]~output, mips_pipelined_processor, 1
instance = comp, \MIPSclock~input\, MIPSclock~input, mips_pipelined_processor, 1
instance = comp, \MIPSclock~inputCLKENA0\, MIPSclock~inputCLKENA0, mips_pipelined_processor, 1
instance = comp, \Writedata[20]~input\, Writedata[20]~input, mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~118\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~118, mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~113\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~113, mips_pipelined_processor, 1
instance = comp, \reset_n~input\, reset_n~input, mips_pipelined_processor, 1
instance = comp, \reset_n~inputCLKENA0\, reset_n~inputCLKENA0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[3]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[3]~feeder\, IFIDIMem10|q_ALTERA_SYNTHESIZED[3]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[3]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \Writedata[0]~input\, Writedata[0]~input, mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~109\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~109, mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~105\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~105, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[5]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[5]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~101\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~101, mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~97\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~97, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[7]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[7]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \Writedata[1]~input\, Writedata[1]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[2]~input\, Writedata[2]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[3]~input\, Writedata[3]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[4]~input\, Writedata[4]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[5]~input\, Writedata[5]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[6]~input\, Writedata[6]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[7]~input\, Writedata[7]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[8]~input\, Writedata[8]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[9]~input\, Writedata[9]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[10]~input\, Writedata[10]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[11]~input\, Writedata[11]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[12]~input\, Writedata[12]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[13]~input\, Writedata[13]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[14]~input\, Writedata[14]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[15]~input\, Writedata[15]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[16]~input\, Writedata[16]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[17]~input\, Writedata[17]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[18]~input\, Writedata[18]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[19]~input\, Writedata[19]~input, mips_pipelined_processor, 1
instance = comp, \instructionmem|altsyncram_component|auto_generated|ram_block1a0\, instructionmem|altsyncram_component|auto_generated|ram_block1a0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[6]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[6]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[6]\, IFIDIMem|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[8]\, jumpreg|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~93\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~93, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[8]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[8]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[6]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[6]~feeder\, IFIDIMem10|q_ALTERA_SYNTHESIZED[6]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[6]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[4]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[4]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[2]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[2]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[2]\, IFIDIMem|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[4]\, jumpreg|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[2]~0\, IFIDIMem2|q_ALTERA_SYNTHESIZED[2]~0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[2]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[2]~feeder\, IFIDIMem10|q_ALTERA_SYNTHESIZED[2]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[2]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[2]~DUPLICATE\, jumpreg|q_ALTERA_SYNTHESIZED[2]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~117\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~117, mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~113\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~113, mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~109\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~109, mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~105\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~105, mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~101\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~101, mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~97\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~97, mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~93\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~93, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[8]\, branchreg|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \Writedata[21]~input\, Writedata[21]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[22]~input\, Writedata[22]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[23]~input\, Writedata[23]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[24]~input\, Writedata[24]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[25]~input\, Writedata[25]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[26]~input\, Writedata[26]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[27]~input\, Writedata[27]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[28]~input\, Writedata[28]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[29]~input\, Writedata[29]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[30]~input\, Writedata[30]~input, mips_pipelined_processor, 1
instance = comp, \Writedata[31]~input\, Writedata[31]~input, mips_pipelined_processor, 1
instance = comp, \instructionmem|altsyncram_component|auto_generated|ram_block1a20\, instructionmem|altsyncram_component|auto_generated|ram_block1a20, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[29]\, IFIDIMem|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[31]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[31]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[31]\, IFIDIMem|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[30]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[30]\, IFIDIMem|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[28]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[28]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[28]\, IFIDIMem|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \control|jumpand\, control|jumpand, mips_pipelined_processor, 1
instance = comp, \Exreg|D0\, Exreg|D0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[8]\, PC|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \Imemreset|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0\, Imemreset|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[5]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[5]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[5]\, IFIDIMem|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[7]\, jumpreg|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[7]\, branchreg|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[7]\, PC|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \Imemreset|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0\, Imemreset|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[4]\, IFIDIMem|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[6]~DUPLICATE\, jumpreg|q_ALTERA_SYNTHESIZED[6]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[6]\, branchreg|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[6]\, PC|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \Imemreset|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0\, Imemreset|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[3]\, IFIDIMem|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[5]\, jumpreg|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[5]\, branchreg|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[5]~DUPLICATE\, PC|q_ALTERA_SYNTHESIZED[5]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \Imemreset|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0\, Imemreset|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[0]\, IFIDIMem|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[2]\, jumpreg|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \control|RFormat\, control|RFormat, mips_pipelined_processor, 1
instance = comp, \Exreg|D3~0\, Exreg|D3~0, mips_pipelined_processor, 1
instance = comp, \Exreg|D3~DUPLICATE\, Exreg|D3~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \alucontrol|and1~0\, alucontrol|and1~0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[19]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[19]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[19]\, IFIDIMem|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[20]\, IFIDIMem|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1\, IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~1, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[18]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[18]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[18]\, IFIDIMem|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0\, IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~0, mips_pipelined_processor, 1
instance = comp, \control|lw\, control|lw, mips_pipelined_processor, 1
instance = comp, \WB|D0\, WB|D0, mips_pipelined_processor, 1
instance = comp, \WBreg2|D0\, WBreg2|D0, mips_pipelined_processor, 1
instance = comp, \WB2|D0~feeder\, WB2|D0~feeder, mips_pipelined_processor, 1
instance = comp, \WB2|D0\, WB2|D0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[24]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[24]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[24]\, IFIDIMem|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[25]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[25]\, IFIDIMem|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1\, IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~1, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[23]\, IFIDIMem|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0\, IFIDIMem4|q_ALTERA_SYNTHESIZED[13]~0, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[21]\, jumpreg|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[14]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[14]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[14]\, IFIDIMem|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[16]\, jumpreg|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0\, regmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfilemux|D1\, regfilemux|D1, mips_pipelined_processor, 1
instance = comp, \control|inst1\, control|inst1, mips_pipelined_processor, 1
instance = comp, \WB|D1\, WB|D1, mips_pipelined_processor, 1
instance = comp, \WBreg2|D1~feeder\, WBreg2|D1~feeder, mips_pipelined_processor, 1
instance = comp, \WBreg2|D1\, WBreg2|D1, mips_pipelined_processor, 1
instance = comp, \WB2|D1~feeder\, WB2|D1~feeder, mips_pipelined_processor, 1
instance = comp, \WB2|D1~DUPLICATE\, WB2|D1~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[16]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[16]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[16]\, IFIDIMem|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[18]\, jumpreg|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[11]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[11]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[11]\, IFIDIMem|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[13]~feeder\, jumpreg|q_ALTERA_SYNTHESIZED[13]~feeder, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[13]~DUPLICATE\, jumpreg|q_ALTERA_SYNTHESIZED[13]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, regmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfilemux|D4\, regfilemux|D4, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[15]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[15]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[15]\, IFIDIMem|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE\, jumpreg|q_ALTERA_SYNTHESIZED[17]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[22]\, jumpreg|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0\, regmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfilemux|D0\, regfilemux|D0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[13]\, IFIDIMem|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[15]\, jumpreg|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[20]\, jumpreg|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0\, regmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfilemux|D2\, regfilemux|D2, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[17]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[17]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[17]\, IFIDIMem|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[19]\, jumpreg|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[12]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[12]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[12]\, IFIDIMem|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[14]\, jumpreg|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0\, regmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfilemux|D3\, regfilemux|D3, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_5\, regfile|SYNTHESIZED_WIRE_5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_7\, regfile|SYNTHESIZED_WIRE_7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[21]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[21]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[21]\, IFIDIMem|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[22]\, IFIDIMem|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_6\, regfile|SYNTHESIZED_WIRE_6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_8\, regfile|SYNTHESIZED_WIRE_8, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_4\, regfile|SYNTHESIZED_WIRE_4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_3\, regfile|SYNTHESIZED_WIRE_3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[30]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_32\, regfile|SYNTHESIZED_WIRE_32, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_9\, regfile|SYNTHESIZED_WIRE_9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~feeder\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_14\, regfile|SYNTHESIZED_WIRE_14, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_18\, regfile|SYNTHESIZED_WIRE_18, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_22\, regfile|SYNTHESIZED_WIRE_22, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_11\, regfile|SYNTHESIZED_WIRE_11, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_20\, regfile|SYNTHESIZED_WIRE_20, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_16\, regfile|SYNTHESIZED_WIRE_16, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_25\, regfile|SYNTHESIZED_WIRE_25, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_17\, regfile|SYNTHESIZED_WIRE_17, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[30]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_21\, regfile|SYNTHESIZED_WIRE_21, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[30]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_12\, regfile|SYNTHESIZED_WIRE_12, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \WB2|D1\, WB2|D1, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_26\, regfile|SYNTHESIZED_WIRE_26, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_23\, regfile|SYNTHESIZED_WIRE_23, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_15\, regfile|SYNTHESIZED_WIRE_15, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_10\, regfile|SYNTHESIZED_WIRE_10, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[30]~feeder\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_19\, regfile|SYNTHESIZED_WIRE_19, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~feeder\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_13~0\, regfile|SYNTHESIZED_WIRE_13~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~DUPLICATE\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[30]~feeder\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_24~0\, regfile|SYNTHESIZED_WIRE_24~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_28~0\, regfile|SYNTHESIZED_WIRE_28~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[30]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_27~0\, regfile|SYNTHESIZED_WIRE_27~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_30~0\, regfile|SYNTHESIZED_WIRE_30~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[30]~feeder\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_29~0\, regfile|SYNTHESIZED_WIRE_29~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[30]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_2~0\, regfile|SYNTHESIZED_WIRE_2~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[30]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \alucontrol|and2\, alucontrol|and2, mips_pipelined_processor, 1
instance = comp, \Exreg|D4\, Exreg|D4, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE\, jumpreg|q_ALTERA_SYNTHESIZED[3]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\, alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2, mips_pipelined_processor, 1
instance = comp, \control|inst\, control|inst, mips_pipelined_processor, 1
instance = comp, \Exreg|D2\, Exreg|D2, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\, alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[29]~DUPLICATE\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[29]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[29]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[29]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[29]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[29]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[29]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[29]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|SYNTHESIZED_WIRE_31\, regfile|SYNTHESIZED_WIRE_31, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[29]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[29]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[29]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[29]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[29]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[28]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[28]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[28]~feeder\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[28]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[28]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[28]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[28]~DUPLICATE\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[28]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[28]~feeder\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[28]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[28]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[28]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[28]~feeder\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[28]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[28]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[27]~feeder\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[27]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[27]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[27]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~DUPLICATE\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[27]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[27]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[27]~feeder\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[27]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[27]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu27|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[0]\, ALUreslt|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[0]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[2]~feeder\, IFIDIMem7|q_ALTERA_SYNTHESIZED[2]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[2]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[3]~feeder\, IFIDIMem7|q_ALTERA_SYNTHESIZED[3]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[3]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[4]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[5]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[7]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[8]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[2]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[2]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[2]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[3]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[3]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[3]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[3]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[3]~feeder\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[3]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[3]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[3]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[3]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[3]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[3]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[3]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[3]~DUPLICATE\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[3]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[3]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[3]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[3]~feeder\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[3]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[3]~feeder\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[3]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[3]~DUPLICATE\, IFIDIMem5|q_ALTERA_SYNTHESIZED[3]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[3]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[4]~feeder\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[4]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[4]~feeder\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[4]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[4]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[4]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[4]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[4]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[4]~feeder\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[4]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[4]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[4]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~feeder\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~DUPLICATE\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[4]~DUPLICATE\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[4]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[4]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[4]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[4]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[4]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[4]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[4]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[5]~feeder\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[5]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[5]~feeder\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[5]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[5]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[5]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[5]~feeder\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[5]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[5]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[5]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[5]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[5]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[5]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[5]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[5]~feeder\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[5]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[5]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[5]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[5]~feeder\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[5]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[5]~feeder\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[5]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[5]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[6]~feeder\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[6]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[6]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[6]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[6]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[6]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[6]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[6]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[6]~feeder\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[6]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[6]~feeder\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[6]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[6]~feeder\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[6]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[6]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[6]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[6]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[6]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[6]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[6]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[7]~feeder\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[7]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[7]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[7]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[7]~feeder\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[7]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[7]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[7]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[7]~feeder\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[7]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[7]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[7]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[7]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[7]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[7]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[7]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[8]~feeder\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[8]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[8]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[8]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[8]~DUPLICATE\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[8]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[8]~feeder\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[8]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[8]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[8]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[8]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[8]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[8]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[8]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[12]~feeder\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[12]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[12]~feeder\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[12]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[12]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[12]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[12]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[12]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[12]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[12]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[12]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[12]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[12]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[12]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[12]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[12]~DUPLICATE\, IFIDIMem5|q_ALTERA_SYNTHESIZED[12]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu12|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\, alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \Exreg|D3\, Exreg|D3, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[10]\, IFIDIMem|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[12]\, jumpreg|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu10|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4\, alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[11]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[11]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[11]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[11]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[11]~feeder\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[11]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[11]~feeder\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[11]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~feeder\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~DUPLICATE\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~feeder\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~DUPLICATE\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[11]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[11]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~DUPLICATE\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[11]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[11]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[11]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[10]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[10]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[10]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[10]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[10]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[10]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[10]~feeder\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[10]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[10]~feeder\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[10]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[10]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[10]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[10]~feeder\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[10]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[10]~feeder\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[10]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[10]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[10]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[10]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[10]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[10]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[8]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[8]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[8]\, IFIDIMem|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[10]\, jumpreg|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu8|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[9]~feeder\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[9]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[9]~feeder\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[9]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[9]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[9]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[9]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[9]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[9]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[9]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[9]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[9]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[9]~feeder\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[9]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[9]~feeder\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[9]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[9]~feeder\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[9]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~feeder\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[9]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[9]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[9]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[9]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[9]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[9]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[9]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[9]\, IFIDIMem|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[11]~DUPLICATE\, jumpreg|q_ALTERA_SYNTHESIZED[11]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu9|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[7]~DUPLICATE\, IFIDIMem5|q_ALTERA_SYNTHESIZED[7]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[7]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[7]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[7]\, IFIDIMem|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[9]\, jumpreg|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu7|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~DUPLICATE\, IFIDIMem5|q_ALTERA_SYNTHESIZED[5]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu5|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu6|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu3|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[4]~DUPLICATE\, IFIDIMem5|q_ALTERA_SYNTHESIZED[4]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[6]\, jumpreg|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu4|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[1]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[1]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[1]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[1]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[1]~feeder\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[1]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[1]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[1]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[1]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[1]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[1]~feeder\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[1]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[1]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[1]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[1]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[2]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[2]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[2]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[2]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[2]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[2]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[2]~feeder\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[2]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[2]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[2]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[2]~DUPLICATE\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[2]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[2]~feeder\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[2]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[2]~feeder\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[2]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[2]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[0]~DUPLICATE\, IFIDIMem5|q_ALTERA_SYNTHESIZED[0]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu1|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[0]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[0]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[0]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[0]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[0]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[0]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[0]~feeder\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[0]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[0]~DUPLICATE\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[0]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[0]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[0]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[0]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu0|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu2|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\, alu|b2v_alu5|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu7|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3\, alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~2\, alu|b2v_alu12|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[12]\, ALUreslt|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[12]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu13|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[13]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[13]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[13]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[13]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[13]~feeder\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[13]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[13]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[13]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[13]~feeder\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[13]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[13]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3\, alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu13|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu13|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[13]\, ALUreslt|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[13]~feeder\, IFIDIMem7|q_ALTERA_SYNTHESIZED[13]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[13]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[15]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[15]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[15]~feeder\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[15]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[15]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[15]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[15]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[15]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[15]~feeder\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[15]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[15]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[15]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[15]~feeder\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[15]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[15]~feeder\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[15]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[15]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[15]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[15]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[15]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[15]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[15]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[15]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[17]\, jumpreg|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu15|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu14|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[14]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[14]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[14]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[14]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[14]~DUPLICATE\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[14]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[14]~DUPLICATE\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[14]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~feeder\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[14]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[14]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~feeder\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[14]~feeder\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[14]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[14]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, ALUMux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu1|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\, alu|b2v_alu4|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu6|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\, alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\, alu|b2v_alu12|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu15|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu15|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[15]\, ALUreslt|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[15]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[16]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[16]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[16]~feeder\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[16]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[16]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[16]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[16]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[16]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~DUPLICATE\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~feeder\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~DUPLICATE\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[16]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[16]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[16]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[16]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[16]~feeder\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[16]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[16]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[16]~DUPLICATE\, IFIDIMem5|q_ALTERA_SYNTHESIZED[16]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu16|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\, alu|b2v_alu16|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[16]\, ALUreslt|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[16]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu17|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu16|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[17]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[17]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[17]~feeder\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[17]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[17]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[17]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~feeder\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~DUPLICATE\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[17]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[17]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[17]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[17]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[17]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[17]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[17]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[17]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[17]~feeder\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[17]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[17]~feeder\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[17]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[17]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[17]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[17]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu17|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu17|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[17]\, ALUreslt|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[17]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[20]~feeder\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[20]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[20]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[20]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[20]~DUPLICATE\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[20]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[20]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[20]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[20]~feeder\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[20]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[20]~feeder\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[20]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[20]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[20]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[20]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu20|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu19|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[18]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[18]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[18]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[18]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[18]~feeder\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[18]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[18]~feeder\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[18]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~feeder\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[18]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[18]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[18]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[18]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[18]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[18]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[18]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[18]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[18]~feeder\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[18]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[18]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[19]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[19]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[19]~feeder\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[19]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[19]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[19]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[19]~DUPLICATE\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[19]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[19]~feeder\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[19]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[19]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[19]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~DUPLICATE\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[19]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[19]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[19]~feeder\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[19]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[19]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[19]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[19]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[18]~DUPLICATE\, IFIDIMem5|q_ALTERA_SYNTHESIZED[18]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu18|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\, alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu20|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu20|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[20]\, ALUreslt|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[20]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[21]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[21]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[21]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[21]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[21]~feeder\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[21]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[21]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[21]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[21]~feeder\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[21]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[21]~feeder\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[21]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[21]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[21]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[21]~feeder\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[21]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[21]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[21]~DUPLICATE\, IFIDIMem5|q_ALTERA_SYNTHESIZED[21]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu21|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\, alu|b2v_alu21|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[21]\, ALUreslt|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[21]~feeder\, IFIDIMem7|q_ALTERA_SYNTHESIZED[21]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[21]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu22|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[22]~DUPLICATE\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[22]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~DUPLICATE\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[22]~feeder\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[22]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[22]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[22]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[22]~DUPLICATE\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[22]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[22]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[22]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[22]~feeder\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[22]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~feeder\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~DUPLICATE\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[22]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[22]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[22]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[22]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[22]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu21|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu22|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu22|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[22]\, ALUreslt|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[22]~feeder\, IFIDIMem7|q_ALTERA_SYNTHESIZED[22]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[22]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[23]~feeder\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[23]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[23]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[23]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[23]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[23]~feeder\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[23]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[23]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[23]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[23]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~feeder\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[23]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[23]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[23]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[23]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[23]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[23]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[23]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[23]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\, dmemorydatareg|q_ALTERA_SYNTHESIZED[23]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[24]~DUPLICATE\, IFIDIMem5|q_ALTERA_SYNTHESIZED[24]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu24|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[24]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[24]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[24]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[24]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[24]~feeder\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[24]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[24]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[24]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[24]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[24]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[24]~DUPLICATE\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[24]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[24]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[24]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[24]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[24]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[24]~feeder\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[24]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[24]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu23|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6\, alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4\, alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3\, alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5\, alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\, alu|b2v_alu15|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3\, alu|b2v_alu17|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\, alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\, alu|b2v_alu24|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[24]\, ALUreslt|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[24]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[27]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[27]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[27]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[28]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[28]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[28]~DUPLICATE\, dmemorydatareg|q_ALTERA_SYNTHESIZED[28]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[29]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[30]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[30]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu31|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu31|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[31]~feeder\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[31]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[31]~feeder\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[31]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[31]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[31]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[31]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[31]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[31]~feeder\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[31]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[31]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu31|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\, alu|b2v_alu31|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[31]\, ALUreslt|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[31]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \Dmemory|altsyncram_component|auto_generated|ram_block1a0\, Dmemory|altsyncram_component|auto_generated|ram_block1a0, mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[31]~feeder\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[31]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[31]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[31]~DUPLICATE\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[31]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w31_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[31]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[31]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[31]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[31]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[26]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[26]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[26]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[26]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[26]~feeder\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[26]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~DUPLICATE\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[26]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[26]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[26]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[26]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[26]~feeder\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[26]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[26]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu26|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu25|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg13|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[25]~feeder\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg18|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~DUPLICATE\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[25]~feeder\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~feeder\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~DUPLICATE\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[25]~feeder\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg21|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[25]~feeder\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[25]~feeder\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[25]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[25]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[25]~feeder\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg5|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[25]~feeder\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[25]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu22|SYNTHESIZED_WIRE_4~0\, alu|b2v_alu22|SYNTHESIZED_WIRE_4~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu22|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu24|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\, alu|b2v_alu26|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[26]\, ALUreslt|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[26]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[26]~feeder\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[26]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[26]~DUPLICATE\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[26]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[26]~DUPLICATE\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[26]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~DUPLICATE\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[26]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w26_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[26]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[26]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[26]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[26]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu25|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu25|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[25]\, ALUreslt|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[25]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[25]~DUPLICATE\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[25]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w25_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[25]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[25]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[25]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[24]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[24]~DUPLICATE\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[24]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[24]~DUPLICATE\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[24]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[24]~DUPLICATE\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[24]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w24_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[24]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[24]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg1|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[22]~DUPLICATE\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[22]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[22]~DUPLICATE\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[22]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[22]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w22_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[22]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[22]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[21]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[21]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[21]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[21]~DUPLICATE\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[21]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w21_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[21]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[21]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[21]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[21]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[20]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[20]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~DUPLICATE\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[20]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[20]\, regfile|b2v_reg29|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~DUPLICATE\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[20]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[20]~DUPLICATE\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[20]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w20_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[20]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[20]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu19|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\, alu|b2v_alu19|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[19]\, ALUreslt|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[19]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[19]~DUPLICATE\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[19]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19]\, regfile|b2v_reg19|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w19_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[19]~DUPLICATE\, IFIDIMem5|q_ALTERA_SYNTHESIZED[19]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[19]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu18|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu18|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[18]\, ALUreslt|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[18]~feeder\, IFIDIMem7|q_ALTERA_SYNTHESIZED[18]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[18]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[18]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~DUPLICATE\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[18]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~DUPLICATE\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[18]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w18_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[18]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[18]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[17]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[17]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[17]~DUPLICATE\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[17]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[17]~DUPLICATE\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[17]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w17_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[17]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[17]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[17]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[17]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[16]~DUPLICATE\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[16]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[16]~DUPLICATE\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[16]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w16_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[16]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[16]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[15]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[15]~DUPLICATE\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[15]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[15]~DUPLICATE\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[15]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w15_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[15]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[15]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu14|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\, alu|b2v_alu14|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[14]\, ALUreslt|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[14]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~DUPLICATE\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[14]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~DUPLICATE\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[14]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[14]\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~DUPLICATE\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[14]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[14]~DUPLICATE\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[14]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[14]~DUPLICATE\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[14]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w14_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[14]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[14]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[14]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[14]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[13]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[13]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[13]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[13]~DUPLICATE\, regfile|b2v_reg24|q_ALTERA_SYNTHESIZED[13]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[13]~DUPLICATE\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[13]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w13_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[13]~DUPLICATE\, IFIDIMem5|q_ALTERA_SYNTHESIZED[13]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[13]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[12]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w12_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[12]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[12]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[12]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[12]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu11|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu11|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[11]\, ALUreslt|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[11]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11]\, regfile|b2v_reg30|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w11_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[11]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[11]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[11]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[11]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu10|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu10|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[10]\, ALUreslt|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[10]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[10]~feeder\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[10]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[10]\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[10]~DUPLICATE\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[10]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w10_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[10]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[10]~feeder\, dmemorydatareg|q_ALTERA_SYNTHESIZED[10]~feeder, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[10]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4\, alu|b2v_alu9|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\, alu|b2v_alu9|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[9]~feeder\, ALUreslt|q_ALTERA_SYNTHESIZED[9]~feeder, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[9]\, ALUreslt|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[9]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~feeder\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~DUPLICATE\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[9]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[9]~DUPLICATE\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[9]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[9]~DUPLICATE\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[9]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~DUPLICATE\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[9]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w9_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[9]~DUPLICATE\, IFIDIMem5|q_ALTERA_SYNTHESIZED[9]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[9]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu1|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu1|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[1]\, ALUreslt|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[1]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[1]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[1]~DUPLICATE\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[1]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~DUPLICATE\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[1]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w1_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[1]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[1]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[8]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w8_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[8]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu8|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[8]\, ALUreslt|q_ALTERA_SYNTHESIZED[8], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[7]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w7_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[7]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu7|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu7|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[7]\, ALUreslt|q_ALTERA_SYNTHESIZED[7], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[6]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[6]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w6_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[6]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu6|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu6|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[6]\, ALUreslt|q_ALTERA_SYNTHESIZED[6], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[5]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[5]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[5]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w5_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[5]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu5|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu5|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[5]\, ALUreslt|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg3|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[4]~DUPLICATE\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[4]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[4]~DUPLICATE\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[4]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w4_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[4]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu3|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu3|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu4|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu4|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[4]\, ALUreslt|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[3]~DUPLICATE\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[3]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[3]\, regfile|b2v_reg16|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w3_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[3]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu3|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu3|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[3]~feeder\, ALUreslt|q_ALTERA_SYNTHESIZED[3]~feeder, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[3]\, ALUreslt|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[2]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[2]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[2]\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[2]~DUPLICATE\, regfile|b2v_reg12|q_ALTERA_SYNTHESIZED[2]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[2]~DUPLICATE\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[2]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w2_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[2]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu2|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu2|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu2|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[2]\, ALUreslt|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[0]~feeder\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[0]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[0]~DUPLICATE\, regfile|b2v_reg14|q_ALTERA_SYNTHESIZED[0]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[0]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[0]~DUPLICATE\, regfile|b2v_reg26|q_ALTERA_SYNTHESIZED[0]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w0_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[0]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[0]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu23|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu23|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[23]\, ALUreslt|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[23]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg10|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg11|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\, regfile|b2v_reg7|q_ALTERA_SYNTHESIZED[23]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg31|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[23]\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w23_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[23]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\, alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3\, alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu26|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu27|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu27|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[27]\, ALUreslt|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[27]~feeder\, IFIDIMem7|q_ALTERA_SYNTHESIZED[27]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[27]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[27]~feeder\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[27]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg22|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~8\, regfile|b2v_read1|LPM_MUX_component|auto_generated|l5_w27_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem4|q_ALTERA_SYNTHESIZED[27]\, IFIDIMem4|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~7\, alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~7, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~8\, alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~8, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu28|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu28|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[28]\, ALUreslt|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[28]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[28]~feeder\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[28]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg9|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[28]\, regfile|b2v_reg23|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[28]~DUPLICATE\, regfile|b2v_reg17|q_ALTERA_SYNTHESIZED[28]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[28]~DUPLICATE\, regfile|b2v_reg4|q_ALTERA_SYNTHESIZED[28]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[28]~DUPLICATE\, regfile|b2v_reg6|q_ALTERA_SYNTHESIZED[28]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w28_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[28]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu28|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3\, alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~3, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4\, alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~4, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5\, alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~5, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6\, alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~6, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2\, alu|b2v_alu27|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~2, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\, alu|b2v_alu29|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[29]\, ALUreslt|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[29]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg15|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[29]~DUPLICATE\, regfile|b2v_reg25|q_ALTERA_SYNTHESIZED[29]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[29]\, regfile|b2v_reg27|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w29_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[29]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu29|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0\, alu|b2v_alu29|b2v_1bitadd|LPM_ADD_SUB_component|auto_generated|op_1~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu30|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu30|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[30]~feeder\, ALUreslt|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \ALUreslt|q_ALTERA_SYNTHESIZED[30]\, ALUreslt|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \IFIDIMem7|q_ALTERA_SYNTHESIZED[30]\, IFIDIMem7|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0\, dtatoutmux|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[30]~feeder\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[30]~feeder, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg8|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~6, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~7, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~5, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30]\, regfile|b2v_reg2|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~9, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~2, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~3, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~DUPLICATE\, regfile|b2v_reg20|q_ALTERA_SYNTHESIZED[30]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~DUPLICATE\, regfile|b2v_reg28|q_ALTERA_SYNTHESIZED[30]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~4, mips_pipelined_processor, 1
instance = comp, \regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~8\, regfile|b2v_read2|LPM_MUX_component|auto_generated|l5_w30_n0_mux_dataout~8, mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[30]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, alu|b2v_alu30|b2v_muxb2t1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1\, alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1, mips_pipelined_processor, 1
instance = comp, \alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, alu|b2v_alu0|b2v_1bitoperation|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \alu|zflag~0\, alu|zflag~0, mips_pipelined_processor, 1
instance = comp, \alu|zflag~1\, alu|zflag~1, mips_pipelined_processor, 1
instance = comp, \alu|zflag~2\, alu|zflag~2, mips_pipelined_processor, 1
instance = comp, \alu|zflag~3\, alu|zflag~3, mips_pipelined_processor, 1
instance = comp, \alu|zflag~5\, alu|zflag~5, mips_pipelined_processor, 1
instance = comp, \alu|zflag~6\, alu|zflag~6, mips_pipelined_processor, 1
instance = comp, \alu|zflag~4\, alu|zflag~4, mips_pipelined_processor, 1
instance = comp, \alu|zflag\, alu|zflag, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[4]\, branchreg|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[4]\, PC|q_ALTERA_SYNTHESIZED[4], mips_pipelined_processor, 1
instance = comp, \Imemreset|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0\, Imemreset|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[1]\, IFIDIMem|q_ALTERA_SYNTHESIZED[1], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[3]\, jumpreg|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[3]\, branchreg|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[3]\, PC|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \Imemreset|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0\, Imemreset|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[27]\, IFIDIMem|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \control|beq\, control|beq, mips_pipelined_processor, 1
instance = comp, \Exreg|D4~DUPLICATE\, Exreg|D4~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \mreg2|D2~feeder\, mreg2|D2~feeder, mips_pipelined_processor, 1
instance = comp, \mreg2|D2\, mreg2|D2, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[2]\, branchreg|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[2]\, PC|q_ALTERA_SYNTHESIZED[2], mips_pipelined_processor, 1
instance = comp, \Imemreset|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, Imemreset|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[26]~feeder\, IFIDIMem|q_ALTERA_SYNTHESIZED[26]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem|q_ALTERA_SYNTHESIZED[26]\, IFIDIMem|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \control|inst9\, control|inst9, mips_pipelined_processor, 1
instance = comp, \Mreg1|D1\, Mreg1|D1, mips_pipelined_processor, 1
instance = comp, \mreg2|D1\, mreg2|D1, mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[28]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \dmemorydatareg|q_ALTERA_SYNTHESIZED[23]\, dmemorydatareg|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~89\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~89, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[9]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[9]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~89\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~89, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[9]\, branchreg|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w9_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[9]\, PC|q_ALTERA_SYNTHESIZED[9], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~85\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~85, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[10]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[10]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~85\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~85, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[10]\, branchreg|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w10_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[10]\, PC|q_ALTERA_SYNTHESIZED[10], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~81\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~81, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[11]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[11]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[11]\, jumpreg|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~81\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~81, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[11]\, branchreg|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w11_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[11]\, PC|q_ALTERA_SYNTHESIZED[11], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~77\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~77, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[12]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[12]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE\, IFIDIMem10|q_ALTERA_SYNTHESIZED[12]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~77\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~77, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[12]\, branchreg|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w12_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[12]\, PC|q_ALTERA_SYNTHESIZED[12], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~73\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~73, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[13]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[13]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[13]~DUPLICATE\, IFIDIMem10|q_ALTERA_SYNTHESIZED[13]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~73\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~73, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[13]\, branchreg|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w13_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[13]\, jumpreg|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[13]\, PC|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~69\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~69, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[14]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[14]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~69\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~69, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[14]\, branchreg|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w14_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[14]\, PC|q_ALTERA_SYNTHESIZED[14], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~65\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~65, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[15]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[15]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~65\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~65, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[15]\, branchreg|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w15_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[15]\, PC|q_ALTERA_SYNTHESIZED[15], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~61\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~61, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[16]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[16]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~61\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~61, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[16]\, branchreg|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w16_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[16]\, PC|q_ALTERA_SYNTHESIZED[16], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~57\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~57, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[17]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[17]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~57\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~57, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[17]\, branchreg|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w17_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[17]\, PC|q_ALTERA_SYNTHESIZED[17], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~53\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~53, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[18]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[18]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~53\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~53, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[18]\, branchreg|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w18_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[18]\, PC|q_ALTERA_SYNTHESIZED[18], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~49\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~49, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[19]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[19]~DUPLICATE\, IFIDIMem10|q_ALTERA_SYNTHESIZED[19]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~49\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~49, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[19]\, branchreg|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[19]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w19_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[19]\, PC|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~45\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~45, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[20]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[20]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~45\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~45, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[20]\, branchreg|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w20_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[20]\, PC|q_ALTERA_SYNTHESIZED[20], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~41\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~41, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[21]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~feeder\, IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[21]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~DUPLICATE\, IFIDIMem10|q_ALTERA_SYNTHESIZED[21]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~41\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~41, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[21]\, branchreg|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w21_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[21]~feeder\, PC|q_ALTERA_SYNTHESIZED[21]~feeder, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[21]~DUPLICATE\, jumpreg|q_ALTERA_SYNTHESIZED[21]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[21]\, PC|q_ALTERA_SYNTHESIZED[21], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~37\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~37, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[22]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[22]~feeder\, IFIDIMem10|q_ALTERA_SYNTHESIZED[22]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[22]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~37\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~37, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[22]\, branchreg|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w22_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[22]\, PC|q_ALTERA_SYNTHESIZED[22], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~33\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~33, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[23]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[23]~feeder\, IFIDIMem10|q_ALTERA_SYNTHESIZED[23]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[23]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~33\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~33, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[23]\, branchreg|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w23_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[23]~feeder\, jumpreg|q_ALTERA_SYNTHESIZED[23]~feeder, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[23]\, jumpreg|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[23]~DUPLICATE\, PC|q_ALTERA_SYNTHESIZED[23]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~29\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~29, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[24]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[24]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~29\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~29, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[24]\, branchreg|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w24_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[24]~feeder\, PC|q_ALTERA_SYNTHESIZED[24]~feeder, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[24]~feeder\, jumpreg|q_ALTERA_SYNTHESIZED[24]~feeder, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[24]\, jumpreg|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[24]~DUPLICATE\, PC|q_ALTERA_SYNTHESIZED[24]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~25\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~25, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[25]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[25]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~25\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~25, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[25]\, branchreg|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w25_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[25]~feeder\, PC|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[25]~feeder\, jumpreg|q_ALTERA_SYNTHESIZED[25]~feeder, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[25]\, jumpreg|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[25]~DUPLICATE\, PC|q_ALTERA_SYNTHESIZED[25]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~21\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~21, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[26]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[26]~feeder\, IFIDIMem10|q_ALTERA_SYNTHESIZED[26]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[26]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~21\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~21, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[26]\, branchreg|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w26_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[26]~feeder\, jumpreg|q_ALTERA_SYNTHESIZED[26]~feeder, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[26]\, jumpreg|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[26]\, PC|q_ALTERA_SYNTHESIZED[26], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~17\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~17, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[27]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[27]~feeder\, IFIDIMem10|q_ALTERA_SYNTHESIZED[27]~feeder, mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[27]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~17\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~17, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[27]\, branchreg|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w27_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[27]~feeder\, jumpreg|q_ALTERA_SYNTHESIZED[27]~feeder, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[27]\, jumpreg|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[27]\, PC|q_ALTERA_SYNTHESIZED[27], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~13\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~13, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[28]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[28]~feeder\, jumpreg|q_ALTERA_SYNTHESIZED[28]~feeder, mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[28]\, jumpreg|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~13\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~13, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[28]\, branchreg|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w28_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[28]\, PC|q_ALTERA_SYNTHESIZED[28], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~9\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~9, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[29]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[29]\, jumpreg|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~9\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~9, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[29]\, branchreg|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w29_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[29]\, PC|q_ALTERA_SYNTHESIZED[29], mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~5\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~5, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[30]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[30]\, jumpreg|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~5\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~5, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[30]\, branchreg|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w30_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[30]~DUPLICATE\, PC|q_ALTERA_SYNTHESIZED[30]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~1\, pcplus4|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[31]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \jumpreg|q_ALTERA_SYNTHESIZED[31]\, jumpreg|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~1\, Branchadd|LPM_ADD_SUB_component|auto_generated|op_1~1, mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[31]\, branchreg|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \BranchMux2|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0\, BranchMux2|LPM_MUX_component|auto_generated|l1_w31_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[31]\, PC|q_ALTERA_SYNTHESIZED[31], mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[30]\, PC|q_ALTERA_SYNTHESIZED[30], mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[25]\, PC|q_ALTERA_SYNTHESIZED[25], mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[24]\, PC|q_ALTERA_SYNTHESIZED[24], mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[23]\, PC|q_ALTERA_SYNTHESIZED[23], mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[5]\, PC|q_ALTERA_SYNTHESIZED[5], mips_pipelined_processor, 1
instance = comp, \IFIDIMem2|q_ALTERA_SYNTHESIZED[0]\, IFIDIMem2|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \IFIDIMem10|q_ALTERA_SYNTHESIZED[0]\, IFIDIMem10|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \branchreg|q_ALTERA_SYNTHESIZED[0]\, branchreg|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \BranchMux1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, BranchMux1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, mips_pipelined_processor, 1
instance = comp, \PC|q_ALTERA_SYNTHESIZED[0]\, PC|q_ALTERA_SYNTHESIZED[0], mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[19]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[19], mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[13]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[13], mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[3]\, IFIDIMem5|q_ALTERA_SYNTHESIZED[3], mips_pipelined_processor, 1
instance = comp, \IFIDIMem5|q_ALTERA_SYNTHESIZED[1]~DUPLICATE\, IFIDIMem5|q_ALTERA_SYNTHESIZED[1]~DUPLICATE, mips_pipelined_processor, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, mips_pipelined_processor, 1
