
TWI.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000736  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00802000  00000736  000007ca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000018  00802000  00802000  000007ca  2**0
                  ALLOC
  3 .stab         00000714  00000000  00000000  000007cc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000097  00000000  00000000  00000ee0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  00000f77  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000288  00000000  00000000  00000fa6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00004413  00000000  00000000  0000122e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000b73  00000000  00000000  00005641  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000014ce  00000000  00000000  000061b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000594  00000000  00000000  00007684  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000021ab  00000000  00000000  00007c18  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000013f9  00000000  00000000  00009dc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000228  00000000  00000000  0000b1bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
   2:	00 00       	nop
   4:	11 c1       	rjmp	.+546    	; 0x228 <__bad_interrupt>
   6:	00 00       	nop
   8:	0f c1       	rjmp	.+542    	; 0x228 <__bad_interrupt>
   a:	00 00       	nop
   c:	0d c1       	rjmp	.+538    	; 0x228 <__bad_interrupt>
   e:	00 00       	nop
  10:	0b c1       	rjmp	.+534    	; 0x228 <__bad_interrupt>
  12:	00 00       	nop
  14:	09 c1       	rjmp	.+530    	; 0x228 <__bad_interrupt>
  16:	00 00       	nop
  18:	07 c1       	rjmp	.+526    	; 0x228 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	05 c1       	rjmp	.+522    	; 0x228 <__bad_interrupt>
  1e:	00 00       	nop
  20:	03 c1       	rjmp	.+518    	; 0x228 <__bad_interrupt>
  22:	00 00       	nop
  24:	01 c1       	rjmp	.+514    	; 0x228 <__bad_interrupt>
  26:	00 00       	nop
  28:	ff c0       	rjmp	.+510    	; 0x228 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	fd c0       	rjmp	.+506    	; 0x228 <__bad_interrupt>
  2e:	00 00       	nop
  30:	fb c0       	rjmp	.+502    	; 0x228 <__bad_interrupt>
  32:	00 00       	nop
  34:	62 c2       	rjmp	.+1220   	; 0x4fa <__vector_13>
  36:	00 00       	nop
  38:	f7 c0       	rjmp	.+494    	; 0x228 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	f5 c0       	rjmp	.+490    	; 0x228 <__bad_interrupt>
  3e:	00 00       	nop
  40:	f3 c0       	rjmp	.+486    	; 0x228 <__bad_interrupt>
  42:	00 00       	nop
  44:	f1 c0       	rjmp	.+482    	; 0x228 <__bad_interrupt>
  46:	00 00       	nop
  48:	ef c0       	rjmp	.+478    	; 0x228 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	ed c0       	rjmp	.+474    	; 0x228 <__bad_interrupt>
  4e:	00 00       	nop
  50:	eb c0       	rjmp	.+470    	; 0x228 <__bad_interrupt>
  52:	00 00       	nop
  54:	e9 c0       	rjmp	.+466    	; 0x228 <__bad_interrupt>
  56:	00 00       	nop
  58:	e7 c0       	rjmp	.+462    	; 0x228 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	e5 c0       	rjmp	.+458    	; 0x228 <__bad_interrupt>
  5e:	00 00       	nop
  60:	e3 c0       	rjmp	.+454    	; 0x228 <__bad_interrupt>
  62:	00 00       	nop
  64:	e1 c0       	rjmp	.+450    	; 0x228 <__bad_interrupt>
  66:	00 00       	nop
  68:	df c0       	rjmp	.+446    	; 0x228 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	dd c0       	rjmp	.+442    	; 0x228 <__bad_interrupt>
  6e:	00 00       	nop
  70:	db c0       	rjmp	.+438    	; 0x228 <__bad_interrupt>
  72:	00 00       	nop
  74:	d9 c0       	rjmp	.+434    	; 0x228 <__bad_interrupt>
  76:	00 00       	nop
  78:	d7 c0       	rjmp	.+430    	; 0x228 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	d5 c0       	rjmp	.+426    	; 0x228 <__bad_interrupt>
  7e:	00 00       	nop
  80:	d3 c0       	rjmp	.+422    	; 0x228 <__bad_interrupt>
  82:	00 00       	nop
  84:	d1 c0       	rjmp	.+418    	; 0x228 <__bad_interrupt>
  86:	00 00       	nop
  88:	cf c0       	rjmp	.+414    	; 0x228 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	cd c0       	rjmp	.+410    	; 0x228 <__bad_interrupt>
  8e:	00 00       	nop
  90:	cb c0       	rjmp	.+406    	; 0x228 <__bad_interrupt>
  92:	00 00       	nop
  94:	c9 c0       	rjmp	.+402    	; 0x228 <__bad_interrupt>
  96:	00 00       	nop
  98:	c7 c0       	rjmp	.+398    	; 0x228 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	c5 c0       	rjmp	.+394    	; 0x228 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	c3 c0       	rjmp	.+390    	; 0x228 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	c1 c0       	rjmp	.+386    	; 0x228 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	bf c0       	rjmp	.+382    	; 0x228 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	bd c0       	rjmp	.+378    	; 0x228 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	bb c0       	rjmp	.+374    	; 0x228 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	b9 c0       	rjmp	.+370    	; 0x228 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	b7 c0       	rjmp	.+366    	; 0x228 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	b5 c0       	rjmp	.+362    	; 0x228 <__bad_interrupt>
  be:	00 00       	nop
  c0:	b3 c0       	rjmp	.+358    	; 0x228 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	b1 c0       	rjmp	.+354    	; 0x228 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	af c0       	rjmp	.+350    	; 0x228 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	ad c0       	rjmp	.+346    	; 0x228 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	ab c0       	rjmp	.+342    	; 0x228 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	a9 c0       	rjmp	.+338    	; 0x228 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	a7 c0       	rjmp	.+334    	; 0x228 <__bad_interrupt>
  da:	00 00       	nop
  dc:	a5 c0       	rjmp	.+330    	; 0x228 <__bad_interrupt>
  de:	00 00       	nop
  e0:	a3 c0       	rjmp	.+326    	; 0x228 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	a1 c0       	rjmp	.+322    	; 0x228 <__bad_interrupt>
  e6:	00 00       	nop
  e8:	9f c0       	rjmp	.+318    	; 0x228 <__bad_interrupt>
  ea:	00 00       	nop
  ec:	9d c0       	rjmp	.+314    	; 0x228 <__bad_interrupt>
  ee:	00 00       	nop
  f0:	9b c0       	rjmp	.+310    	; 0x228 <__bad_interrupt>
  f2:	00 00       	nop
  f4:	99 c0       	rjmp	.+306    	; 0x228 <__bad_interrupt>
  f6:	00 00       	nop
  f8:	97 c0       	rjmp	.+302    	; 0x228 <__bad_interrupt>
  fa:	00 00       	nop
  fc:	95 c0       	rjmp	.+298    	; 0x228 <__bad_interrupt>
  fe:	00 00       	nop
 100:	93 c0       	rjmp	.+294    	; 0x228 <__bad_interrupt>
 102:	00 00       	nop
 104:	91 c0       	rjmp	.+290    	; 0x228 <__bad_interrupt>
 106:	00 00       	nop
 108:	8f c0       	rjmp	.+286    	; 0x228 <__bad_interrupt>
 10a:	00 00       	nop
 10c:	8d c0       	rjmp	.+282    	; 0x228 <__bad_interrupt>
 10e:	00 00       	nop
 110:	8b c0       	rjmp	.+278    	; 0x228 <__bad_interrupt>
 112:	00 00       	nop
 114:	89 c0       	rjmp	.+274    	; 0x228 <__bad_interrupt>
 116:	00 00       	nop
 118:	87 c0       	rjmp	.+270    	; 0x228 <__bad_interrupt>
 11a:	00 00       	nop
 11c:	0f c1       	rjmp	.+542    	; 0x33c <__vector_71>
 11e:	00 00       	nop
 120:	83 c0       	rjmp	.+262    	; 0x228 <__bad_interrupt>
 122:	00 00       	nop
 124:	81 c0       	rjmp	.+258    	; 0x228 <__bad_interrupt>
 126:	00 00       	nop
 128:	7f c0       	rjmp	.+254    	; 0x228 <__bad_interrupt>
 12a:	00 00       	nop
 12c:	7d c0       	rjmp	.+250    	; 0x228 <__bad_interrupt>
 12e:	00 00       	nop
 130:	7b c0       	rjmp	.+246    	; 0x228 <__bad_interrupt>
 132:	00 00       	nop
 134:	79 c0       	rjmp	.+242    	; 0x228 <__bad_interrupt>
 136:	00 00       	nop
 138:	77 c0       	rjmp	.+238    	; 0x228 <__bad_interrupt>
 13a:	00 00       	nop
 13c:	75 c0       	rjmp	.+234    	; 0x228 <__bad_interrupt>
 13e:	00 00       	nop
 140:	73 c0       	rjmp	.+230    	; 0x228 <__bad_interrupt>
 142:	00 00       	nop
 144:	71 c0       	rjmp	.+226    	; 0x228 <__bad_interrupt>
 146:	00 00       	nop
 148:	6f c0       	rjmp	.+222    	; 0x228 <__bad_interrupt>
 14a:	00 00       	nop
 14c:	6d c0       	rjmp	.+218    	; 0x228 <__bad_interrupt>
 14e:	00 00       	nop
 150:	6b c0       	rjmp	.+214    	; 0x228 <__bad_interrupt>
 152:	00 00       	nop
 154:	69 c0       	rjmp	.+210    	; 0x228 <__bad_interrupt>
 156:	00 00       	nop
 158:	67 c0       	rjmp	.+206    	; 0x228 <__bad_interrupt>
 15a:	00 00       	nop
 15c:	65 c0       	rjmp	.+202    	; 0x228 <__bad_interrupt>
 15e:	00 00       	nop
 160:	63 c0       	rjmp	.+198    	; 0x228 <__bad_interrupt>
 162:	00 00       	nop
 164:	61 c0       	rjmp	.+194    	; 0x228 <__bad_interrupt>
 166:	00 00       	nop
 168:	5f c0       	rjmp	.+190    	; 0x228 <__bad_interrupt>
 16a:	00 00       	nop
 16c:	5d c0       	rjmp	.+186    	; 0x228 <__bad_interrupt>
 16e:	00 00       	nop
 170:	5b c0       	rjmp	.+182    	; 0x228 <__bad_interrupt>
 172:	00 00       	nop
 174:	59 c0       	rjmp	.+178    	; 0x228 <__bad_interrupt>
 176:	00 00       	nop
 178:	57 c0       	rjmp	.+174    	; 0x228 <__bad_interrupt>
 17a:	00 00       	nop
 17c:	55 c0       	rjmp	.+170    	; 0x228 <__bad_interrupt>
 17e:	00 00       	nop
 180:	53 c0       	rjmp	.+166    	; 0x228 <__bad_interrupt>
 182:	00 00       	nop
 184:	51 c0       	rjmp	.+162    	; 0x228 <__bad_interrupt>
 186:	00 00       	nop
 188:	4f c0       	rjmp	.+158    	; 0x228 <__bad_interrupt>
 18a:	00 00       	nop
 18c:	4d c0       	rjmp	.+154    	; 0x228 <__bad_interrupt>
 18e:	00 00       	nop
 190:	4b c0       	rjmp	.+150    	; 0x228 <__bad_interrupt>
 192:	00 00       	nop
 194:	49 c0       	rjmp	.+146    	; 0x228 <__bad_interrupt>
 196:	00 00       	nop
 198:	47 c0       	rjmp	.+142    	; 0x228 <__bad_interrupt>
 19a:	00 00       	nop
 19c:	45 c0       	rjmp	.+138    	; 0x228 <__bad_interrupt>
 19e:	00 00       	nop
 1a0:	43 c0       	rjmp	.+134    	; 0x228 <__bad_interrupt>
 1a2:	00 00       	nop
 1a4:	41 c0       	rjmp	.+130    	; 0x228 <__bad_interrupt>
 1a6:	00 00       	nop
 1a8:	3f c0       	rjmp	.+126    	; 0x228 <__bad_interrupt>
 1aa:	00 00       	nop
 1ac:	3d c0       	rjmp	.+122    	; 0x228 <__bad_interrupt>
 1ae:	00 00       	nop
 1b0:	3b c0       	rjmp	.+118    	; 0x228 <__bad_interrupt>
 1b2:	00 00       	nop
 1b4:	39 c0       	rjmp	.+114    	; 0x228 <__bad_interrupt>
 1b6:	00 00       	nop
 1b8:	37 c0       	rjmp	.+110    	; 0x228 <__bad_interrupt>
 1ba:	00 00       	nop
 1bc:	35 c0       	rjmp	.+106    	; 0x228 <__bad_interrupt>
 1be:	00 00       	nop
 1c0:	33 c0       	rjmp	.+102    	; 0x228 <__bad_interrupt>
 1c2:	00 00       	nop
 1c4:	31 c0       	rjmp	.+98     	; 0x228 <__bad_interrupt>
 1c6:	00 00       	nop
 1c8:	2f c0       	rjmp	.+94     	; 0x228 <__bad_interrupt>
 1ca:	00 00       	nop
 1cc:	2d c0       	rjmp	.+90     	; 0x228 <__bad_interrupt>
 1ce:	00 00       	nop
 1d0:	2b c0       	rjmp	.+86     	; 0x228 <__bad_interrupt>
 1d2:	00 00       	nop
 1d4:	29 c0       	rjmp	.+82     	; 0x228 <__bad_interrupt>
 1d6:	00 00       	nop
 1d8:	27 c0       	rjmp	.+78     	; 0x228 <__bad_interrupt>
 1da:	00 00       	nop
 1dc:	25 c0       	rjmp	.+74     	; 0x228 <__bad_interrupt>
 1de:	00 00       	nop
 1e0:	23 c0       	rjmp	.+70     	; 0x228 <__bad_interrupt>
 1e2:	00 00       	nop
 1e4:	21 c0       	rjmp	.+66     	; 0x228 <__bad_interrupt>
 1e6:	00 00       	nop
 1e8:	1f c0       	rjmp	.+62     	; 0x228 <__bad_interrupt>
 1ea:	00 00       	nop
 1ec:	1d c0       	rjmp	.+58     	; 0x228 <__bad_interrupt>
 1ee:	00 00       	nop
 1f0:	1b c0       	rjmp	.+54     	; 0x228 <__bad_interrupt>
 1f2:	00 00       	nop
 1f4:	19 c0       	rjmp	.+50     	; 0x228 <__bad_interrupt>
 1f6:	00 00       	nop
 1f8:	17 c0       	rjmp	.+46     	; 0x228 <__bad_interrupt>
	...

000001fc <__ctors_end>:
 1fc:	11 24       	eor	r1, r1
 1fe:	1f be       	out	0x3f, r1	; 63
 200:	cf ef       	ldi	r28, 0xFF	; 255
 202:	df e3       	ldi	r29, 0x3F	; 63
 204:	de bf       	out	0x3e, r29	; 62
 206:	cd bf       	out	0x3d, r28	; 61
 208:	00 e0       	ldi	r16, 0x00	; 0
 20a:	0c bf       	out	0x3c, r16	; 60
 20c:	18 be       	out	0x38, r1	; 56
 20e:	19 be       	out	0x39, r1	; 57
 210:	1a be       	out	0x3a, r1	; 58
 212:	1b be       	out	0x3b, r1	; 59

00000214 <__do_clear_bss>:
 214:	20 e2       	ldi	r18, 0x20	; 32
 216:	a0 e0       	ldi	r26, 0x00	; 0
 218:	b0 e2       	ldi	r27, 0x20	; 32
 21a:	01 c0       	rjmp	.+2      	; 0x21e <.do_clear_bss_start>

0000021c <.do_clear_bss_loop>:
 21c:	1d 92       	st	X+, r1

0000021e <.do_clear_bss_start>:
 21e:	a8 31       	cpi	r26, 0x18	; 24
 220:	b2 07       	cpc	r27, r18
 222:	e1 f7       	brne	.-8      	; 0x21c <.do_clear_bss_loop>
 224:	b7 d0       	rcall	.+366    	; 0x394 <main>
 226:	85 c2       	rjmp	.+1290   	; 0x732 <_exit>

00000228 <__bad_interrupt>:
 228:	eb ce       	rjmp	.-554    	; 0x0 <__vectors>

0000022a <ReadCalibrationByte>:
 22a:	aa ec       	ldi	r26, 0xCA	; 202
 22c:	b1 e0       	ldi	r27, 0x01	; 1
 22e:	92 e0       	ldi	r25, 0x02	; 2
 230:	9c 93       	st	X, r25
 232:	e8 2f       	mov	r30, r24
 234:	f0 e0       	ldi	r31, 0x00	; 0
 236:	84 91       	lpm	r24, Z
 238:	1c 92       	st	X, r1
 23a:	08 95       	ret

0000023c <adc_init>:
 23c:	cf 93       	push	r28
 23e:	df 93       	push	r29
 240:	e0 e7       	ldi	r30, 0x70	; 112
 242:	f0 e0       	ldi	r31, 0x00	; 0
 244:	81 81       	ldd	r24, Z+1	; 0x01
 246:	8d 7f       	andi	r24, 0xFD	; 253
 248:	81 83       	std	Z+1, r24	; 0x01
 24a:	80 e2       	ldi	r24, 0x20	; 32
 24c:	ee df       	rcall	.-36     	; 0x22a <ReadCalibrationByte>
 24e:	c0 e0       	ldi	r28, 0x00	; 0
 250:	d2 e0       	ldi	r29, 0x02	; 2
 252:	8c 87       	std	Y+12, r24	; 0x0c
 254:	81 e2       	ldi	r24, 0x21	; 33
 256:	e9 df       	rcall	.-46     	; 0x22a <ReadCalibrationByte>
 258:	8d 87       	std	Y+13, r24	; 0x0d
 25a:	80 e2       	ldi	r24, 0x20	; 32
 25c:	e6 df       	rcall	.-52     	; 0x22a <ReadCalibrationByte>
 25e:	8c 87       	std	Y+12, r24	; 0x0c
 260:	81 e2       	ldi	r24, 0x21	; 33
 262:	e3 df       	rcall	.-58     	; 0x22a <ReadCalibrationByte>
 264:	8d 87       	std	Y+13, r24	; 0x0d
 266:	81 e0       	ldi	r24, 0x01	; 1
 268:	88 a3       	std	Y+32, r24	; 0x20
 26a:	98 e0       	ldi	r25, 0x08	; 8
 26c:	99 a3       	std	Y+33, r25	; 0x21
 26e:	90 e1       	ldi	r25, 0x10	; 16
 270:	98 83       	st	Y, r25
 272:	24 e0       	ldi	r18, 0x04	; 4
 274:	2c 83       	std	Y+4, r18	; 0x04
 276:	9a 83       	std	Y+2, r25	; 0x02
 278:	1b 82       	std	Y+3, r1	; 0x03
 27a:	8e 83       	std	Y+6, r24	; 0x06
 27c:	93 e0       	ldi	r25, 0x03	; 3
 27e:	9a a3       	std	Y+34, r25	; 0x22
 280:	88 83       	st	Y, r24
 282:	df 91       	pop	r29
 284:	cf 91       	pop	r28
 286:	08 95       	ret

00000288 <TC0_ConfigClockSource>:
 288:	fc 01       	movw	r30, r24
 28a:	20 81       	ld	r18, Z
 28c:	20 7f       	andi	r18, 0xF0	; 240
 28e:	62 2b       	or	r22, r18
 290:	60 83       	st	Z, r22
 292:	08 95       	ret

00000294 <TC0_ConfigWGM>:
 294:	fc 01       	movw	r30, r24
 296:	21 81       	ldd	r18, Z+1	; 0x01
 298:	28 7f       	andi	r18, 0xF8	; 248
 29a:	62 2b       	or	r22, r18
 29c:	61 83       	std	Z+1, r22	; 0x01
 29e:	08 95       	ret

000002a0 <TC0_EnableCCChannels>:
 2a0:	fc 01       	movw	r30, r24
 2a2:	21 81       	ldd	r18, Z+1	; 0x01
 2a4:	60 7f       	andi	r22, 0xF0	; 240
 2a6:	62 2b       	or	r22, r18
 2a8:	61 83       	std	Z+1, r22	; 0x01
 2aa:	08 95       	ret

000002ac <send_high>:
	int i;
	for (i=0; 8 > i ;++i) {
		if (bits & (mask << i)) send_high();
		else send_low();
	}
}
 2ac:	82 e4       	ldi	r24, 0x42	; 66
 2ae:	90 e0       	ldi	r25, 0x00	; 0
 2b0:	e0 e0       	ldi	r30, 0x00	; 0
 2b2:	f9 e0       	ldi	r31, 0x09	; 9
 2b4:	80 af       	std	Z+56, r24	; 0x38
 2b6:	91 af       	std	Z+57, r25	; 0x39
 2b8:	8c e2       	ldi	r24, 0x2C	; 44
 2ba:	91 e0       	ldi	r25, 0x01	; 1
 2bc:	31 e0       	ldi	r19, 0x01	; 1
 2be:	34 87       	std	Z+12, r19	; 0x0c
 2c0:	24 85       	ldd	r18, Z+12	; 0x0c
 2c2:	20 ff       	sbrs	r18, 0
 2c4:	fd cf       	rjmp	.-6      	; 0x2c0 <send_high+0x14>
 2c6:	01 97       	sbiw	r24, 0x01	; 1
 2c8:	d1 f7       	brne	.-12     	; 0x2be <send_high+0x12>
 2ca:	08 95       	ret

000002cc <send_low>:
 2cc:	e0 e0       	ldi	r30, 0x00	; 0
 2ce:	f9 e0       	ldi	r31, 0x09	; 9
 2d0:	10 ae       	std	Z+56, r1	; 0x38
 2d2:	11 ae       	std	Z+57, r1	; 0x39
 2d4:	8c e2       	ldi	r24, 0x2C	; 44
 2d6:	91 e0       	ldi	r25, 0x01	; 1
 2d8:	31 e0       	ldi	r19, 0x01	; 1
 2da:	34 87       	std	Z+12, r19	; 0x0c
 2dc:	24 85       	ldd	r18, Z+12	; 0x0c
 2de:	20 ff       	sbrs	r18, 0
 2e0:	fd cf       	rjmp	.-6      	; 0x2dc <send_low+0x10>
 2e2:	01 97       	sbiw	r24, 0x01	; 1
 2e4:	d1 f7       	brne	.-12     	; 0x2da <send_low+0xe>
 2e6:	08 95       	ret

000002e8 <send_high_manchester>:


void send_high_manchester ( ) {
	send_low();
 2e8:	f1 df       	rcall	.-30     	; 0x2cc <send_low>
	send_high();
 2ea:	e0 cf       	rjmp	.-64     	; 0x2ac <send_high>

000002ec <send_low_manchester>:
}


void send_low_manchester ( ) {
	send_high();
 2ec:	df df       	rcall	.-66     	; 0x2ac <send_high>
	send_low();
 2ee:	ee cf       	rjmp	.-36     	; 0x2cc <send_low>

000002f0 <send_byte_manchester>:
}


void send_byte_manchester ( const unsigned char bits ) {
 2f0:	ef 92       	push	r14
 2f2:	ff 92       	push	r15
 2f4:	0f 93       	push	r16
 2f6:	1f 93       	push	r17
 2f8:	cf 93       	push	r28
 2fa:	df 93       	push	r29
	unsigned char mask = 0x01;
	int i;
	for (i=0; 8 > i ;++i) {
 2fc:	c0 e0       	ldi	r28, 0x00	; 0
 2fe:	d0 e0       	ldi	r29, 0x00	; 0
		if (bits & (mask << i)) send_high_manchester();
 300:	ee 24       	eor	r14, r14
 302:	e3 94       	inc	r14
 304:	f1 2c       	mov	r15, r1
 306:	08 2f       	mov	r16, r24
 308:	10 e0       	ldi	r17, 0x00	; 0
 30a:	97 01       	movw	r18, r14
 30c:	0c 2e       	mov	r0, r28
 30e:	02 c0       	rjmp	.+4      	; 0x314 <send_byte_manchester+0x24>
 310:	22 0f       	add	r18, r18
 312:	33 1f       	adc	r19, r19
 314:	0a 94       	dec	r0
 316:	e2 f7       	brpl	.-8      	; 0x310 <send_byte_manchester+0x20>
 318:	20 23       	and	r18, r16
 31a:	31 23       	and	r19, r17
 31c:	23 2b       	or	r18, r19
 31e:	11 f0       	breq	.+4      	; 0x324 <send_byte_manchester+0x34>
 320:	e3 df       	rcall	.-58     	; 0x2e8 <send_high_manchester>
 322:	01 c0       	rjmp	.+2      	; 0x326 <send_byte_manchester+0x36>
		else send_low_manchester();
 324:	e3 df       	rcall	.-58     	; 0x2ec <send_low_manchester>


void send_byte_manchester ( const unsigned char bits ) {
	unsigned char mask = 0x01;
	int i;
	for (i=0; 8 > i ;++i) {
 326:	21 96       	adiw	r28, 0x01	; 1
 328:	c8 30       	cpi	r28, 0x08	; 8
 32a:	d1 05       	cpc	r29, r1
 32c:	71 f7       	brne	.-36     	; 0x30a <send_byte_manchester+0x1a>
		if (bits & (mask << i)) send_high_manchester();
		else send_low_manchester();
	}
}
 32e:	df 91       	pop	r29
 330:	cf 91       	pop	r28
 332:	1f 91       	pop	r17
 334:	0f 91       	pop	r16
 336:	ff 90       	pop	r15
 338:	ef 90       	pop	r14
 33a:	08 95       	ret

0000033c <__vector_71>:




ISR(ADCA_CH0_vect) {
 33c:	1f 92       	push	r1
 33e:	0f 92       	push	r0
 340:	0f b6       	in	r0, 0x3f	; 63
 342:	0f 92       	push	r0
 344:	11 24       	eor	r1, r1
 346:	08 b6       	in	r0, 0x38	; 56
 348:	0f 92       	push	r0
 34a:	18 be       	out	0x38, r1	; 56
 34c:	0b b6       	in	r0, 0x3b	; 59
 34e:	0f 92       	push	r0
 350:	1b be       	out	0x3b, r1	; 59
 352:	8f 93       	push	r24
 354:	9f 93       	push	r25
 356:	ef 93       	push	r30
 358:	ff 93       	push	r31
	int test = 0;
	adc_result = ADCA.CH0.RES;
 35a:	e0 e0       	ldi	r30, 0x00	; 0
 35c:	f2 e0       	ldi	r31, 0x02	; 2
 35e:	84 a1       	ldd	r24, Z+36	; 0x24
 360:	95 a1       	ldd	r25, Z+37	; 0x25
 362:	80 93 01 20 	sts	0x2001, r24
 366:	90 93 02 20 	sts	0x2002, r25
	
	//test = adc_result - 0x0550; //600-700mV threshold
	test = adc_result - 0x0384; ///400mv
 36a:	84 58       	subi	r24, 0x84	; 132
 36c:	93 40       	sbci	r25, 0x03	; 3
	//test = adc_result - 0x0960; //1.2v
	
	if (test > 0x0000)
 36e:	18 16       	cp	r1, r24
 370:	19 06       	cpc	r1, r25
 372:	1c f4       	brge	.+6      	; 0x37a <__vector_71+0x3e>
		result_flag = 1;
 374:	81 e0       	ldi	r24, 0x01	; 1
 376:	80 93 00 20 	sts	0x2000, r24
}
 37a:	ff 91       	pop	r31
 37c:	ef 91       	pop	r30
 37e:	9f 91       	pop	r25
 380:	8f 91       	pop	r24
 382:	0f 90       	pop	r0
 384:	0b be       	out	0x3b, r0	; 59
 386:	0f 90       	pop	r0
 388:	08 be       	out	0x38, r0	; 56
 38a:	0f 90       	pop	r0
 38c:	0f be       	out	0x3f, r0	; 63
 38e:	0f 90       	pop	r0
 390:	1f 90       	pop	r1
 392:	18 95       	reti

00000394 <main>:

int main(void){
	/* Comment out the 3 lines below if you want to use
	   your own pull-up resistors (I recommend using 4.7k).
	*/
	PORTCFG.MPCMASK = 0x03;                                     // Configure several PINxCTRL registers.
 394:	83 e0       	ldi	r24, 0x03	; 3
 396:	80 93 b0 00 	sts	0x00B0, r24
	PORTC.PIN0CTRL =
		(PORTC.PIN0CTRL & ~PORT_OPC_gm) | PORT_OPC_PULLUP_gc;   // Use the internal pull-up resistors on PORTC's TWI Ports.
 39a:	e0 e4       	ldi	r30, 0x40	; 64
 39c:	f6 e0       	ldi	r31, 0x06	; 6
 39e:	80 89       	ldd	r24, Z+16	; 0x10
int main(void){
	/* Comment out the 3 lines below if you want to use
	   your own pull-up resistors (I recommend using 4.7k).
	*/
	PORTCFG.MPCMASK = 0x03;                                     // Configure several PINxCTRL registers.
	PORTC.PIN0CTRL =
 3a0:	87 7c       	andi	r24, 0xC7	; 199
 3a2:	88 61       	ori	r24, 0x18	; 24
 3a4:	80 8b       	std	Z+16, r24	; 0x10
		(PORTC.PIN0CTRL & ~PORT_OPC_gm) | PORT_OPC_PULLUP_gc;   // Use the internal pull-up resistors on PORTC's TWI Ports.

	TWI_MasterInit(
 3a6:	25 e0       	ldi	r18, 0x05	; 5
 3a8:	40 e4       	ldi	r20, 0x40	; 64
 3aa:	60 e8       	ldi	r22, 0x80	; 128
 3ac:	74 e0       	ldi	r23, 0x04	; 4
 3ae:	83 e0       	ldi	r24, 0x03	; 3
 3b0:	90 e2       	ldi	r25, 0x20	; 32
 3b2:	d7 d0       	rcall	.+430    	; 0x562 <TWI_MasterInit>
		TWI_MASTER_INTLVL_LO_gc,
		TWI_BAUDSETTING
	);

	//PMIC.CTRL |= PMIC_LOLVLEN_bm;                               // Enable LO interrupt level.
	PMIC.CTRL = PMIC_HILVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_LOLVLEN_bm; //0x07
 3b4:	87 e0       	ldi	r24, 0x07	; 7
 3b6:	e0 ea       	ldi	r30, 0xA0	; 160
 3b8:	f0 e0       	ldi	r31, 0x00	; 0
 3ba:	82 83       	std	Z+2, r24	; 0x02
	sei();                                                      // Enable interrupts.
 3bc:	78 94       	sei

	PORTD.DIR = 0x01;                                           // Enable output on PortD0
 3be:	81 e0       	ldi	r24, 0x01	; 1
 3c0:	80 93 60 06 	sts	0x0660, r24

	TC0_ConfigWGM(&TCD0,TC_WGMODE_SS_gc);                       // Configure single slope mode.
 3c4:	63 e0       	ldi	r22, 0x03	; 3
 3c6:	80 e0       	ldi	r24, 0x00	; 0
 3c8:	99 e0       	ldi	r25, 0x09	; 9
 3ca:	64 df       	rcall	.-312    	; 0x294 <TC0_ConfigWGM>
	TC0_EnableCCChannels(&TCD0,TC0_CCAEN_bm);                   // Enable compare channel A.
 3cc:	60 e1       	ldi	r22, 0x10	; 16
 3ce:	80 e0       	ldi	r24, 0x00	; 0
 3d0:	99 e0       	ldi	r25, 0x09	; 9
 3d2:	66 df       	rcall	.-308    	; 0x2a0 <TC0_EnableCCChannels>
	TC0_ConfigClockSource(&TCD0,TC_CLKSEL_DIV1_gc);             // Start the timer by setting a clock source.
 3d4:	61 e0       	ldi	r22, 0x01	; 1
 3d6:	80 e0       	ldi	r24, 0x00	; 0
 3d8:	99 e0       	ldi	r25, 0x09	; 9
 3da:	56 df       	rcall	.-340    	; 0x288 <TC0_ConfigClockSource>

	TC_SetPeriod(&TCD0,TIMER_PERIOD);
 3dc:	e0 e0       	ldi	r30, 0x00	; 0
 3de:	f9 e0       	ldi	r31, 0x09	; 9
 3e0:	85 e8       	ldi	r24, 0x85	; 133
 3e2:	90 e0       	ldi	r25, 0x00	; 0
 3e4:	86 a3       	std	Z+38, r24	; 0x26
 3e6:	97 a3       	std	Z+39, r25	; 0x27
	TC_SetCompareA(&TCD0,TIMER_PERIOD/2);
 3e8:	82 e4       	ldi	r24, 0x42	; 66
 3ea:	90 e0       	ldi	r25, 0x00	; 0
 3ec:	80 af       	std	Z+56, r24	; 0x38
 3ee:	91 af       	std	Z+57, r25	; 0x39
	
	/* **************************************
	 * DEBUG: Known packet values to confirm
	 *        communication is working.
	 */
	twiMaster.readData[0] = 0xDE;
 3f0:	8e ed       	ldi	r24, 0xDE	; 222
 3f2:	80 93 0e 20 	sts	0x200E, r24
	twiMaster.readData[1] = 0xAD;
 3f6:	8d ea       	ldi	r24, 0xAD	; 173
 3f8:	80 93 0f 20 	sts	0x200F, r24
	twiMaster.readData[2] = 0xBE;
 3fc:	8e eb       	ldi	r24, 0xBE	; 190
 3fe:	80 93 10 20 	sts	0x2010, r24
	twiMaster.readData[3] = 0xEF;
 402:	8f ee       	ldi	r24, 0xEF	; 239
 404:	80 93 11 20 	sts	0x2011, r24
	int i, j;
	int checkSum = 0;
	unsigned char mask = 0x01;

	// Initialize ADC
	adc_init();
 408:	19 df       	rcall	.-462    	; 0x23c <adc_init>
	PORTB_DIR = 0xFF;
 40a:	8f ef       	ldi	r24, 0xFF	; 255
 40c:	80 93 20 06 	sts	0x0620, r24
	PORTA_DIR = 0x00;
 410:	10 92 00 06 	sts	0x0600, r1
	
	// Clear line out
	send_low();
 414:	5b df       	rcall	.-330    	; 0x2cc <send_low>
	
	while(1){
		// Start ADC conversion
		ADCA.CH0.CTRL |= 0x80;
 416:	e1 2c       	mov	r14, r1
 418:	68 94       	set
 41a:	ff 24       	eor	r15, r15
 41c:	f1 f8       	bld	r15, 1
			/* **************************************
			 * DEBUG: writes a one to Port B0 when
			 *        the ADC value is past the high
			 *        threshold
			 */
			PORTB_OUT = 0x01;
 41e:	0f 2e       	mov	r0, r31
 420:	f4 e2       	ldi	r31, 0x24	; 36
 422:	cf 2e       	mov	r12, r31
 424:	f6 e0       	ldi	r31, 0x06	; 6
 426:	df 2e       	mov	r13, r31
 428:	f0 2d       	mov	r31, r0
 42a:	55 24       	eor	r5, r5
 42c:	53 94       	inc	r5
			// Retrieve TWI communication to sensor
			TWI_MasterRead(
				&twiMaster,
				SLAVE_ADDRESS,
				TWIM_READ_BUFFER_SIZE);                    // Begin a TWI transaction.
			while (twiMaster.status != TWIM_STATUS_READY); // Wait until the transaction completes.
 42e:	06 e1       	ldi	r16, 0x16	; 22
 430:	10 e2       	ldi	r17, 0x20	; 32
			}
			*/
			// Check two most significant bits of twiMaster.readData[3] for input
			// status: 00B = Valid Data,            01B = Stale Data,
			//         10B = ChipCap2 Command Mode, 11B = Not Used
			if (!(twiMaster.readData[3] & 0xC0)) {
 432:	0f 2e       	mov	r0, r31
 434:	f1 e1       	ldi	r31, 0x11	; 17
 436:	6f 2e       	mov	r6, r31
 438:	f0 e2       	ldi	r31, 0x20	; 32
 43a:	7f 2e       	mov	r7, r31
 43c:	f0 2d       	mov	r31, r0
				// Reset and then create packet checksum
				checkSum = 0;
				for (i = 0; i < 4; i++) {
					for (j = 0; j < 8 ;j++) {
						if (twiMaster.readData[i] & (mask << j))
 43e:	aa 24       	eor	r10, r10
 440:	a3 94       	inc	r10
 442:	b1 2c       	mov	r11, r1
	// Clear line out
	send_low();
	
	while(1){
		// Start ADC conversion
		ADCA.CH0.CTRL |= 0x80;
 444:	f7 01       	movw	r30, r14
 446:	80 a1       	ldd	r24, Z+32	; 0x20
 448:	80 68       	ori	r24, 0x80	; 128
 44a:	80 a3       	std	Z+32, r24	; 0x20

		// Check if enable flag was set high
		if (result_flag){
 44c:	80 91 00 20 	lds	r24, 0x2000
 450:	88 23       	and	r24, r24
 452:	09 f4       	brne	.+2      	; 0x456 <main+0xc2>
 454:	4f c0       	rjmp	.+158    	; 0x4f4 <main+0x160>
			// Disable interrupts to send packet
			cli();
 456:	f8 94       	cli
			/* **************************************
			 * DEBUG: writes a one to Port B0 when
			 *        the ADC value is past the high
			 *        threshold
			 */
			PORTB_OUT = 0x01;
 458:	f6 01       	movw	r30, r12
 45a:	50 82       	st	Z, r5
			/***************************************/
			
			// Retrieve TWI communication to sensor
			TWI_MasterRead(
 45c:	44 e0       	ldi	r20, 0x04	; 4
 45e:	68 e2       	ldi	r22, 0x28	; 40
 460:	83 e0       	ldi	r24, 0x03	; 3
 462:	90 e2       	ldi	r25, 0x20	; 32
 464:	d3 d0       	rcall	.+422    	; 0x60c <TWI_MasterRead>
				&twiMaster,
				SLAVE_ADDRESS,
				TWIM_READ_BUFFER_SIZE);                    // Begin a TWI transaction.
			while (twiMaster.status != TWIM_STATUS_READY); // Wait until the transaction completes.
 466:	f8 01       	movw	r30, r16
 468:	80 81       	ld	r24, Z
 46a:	81 11       	cpse	r24, r1
 46c:	fc cf       	rjmp	.-8      	; 0x466 <main+0xd2>
			}
			*/
			// Check two most significant bits of twiMaster.readData[3] for input
			// status: 00B = Valid Data,            01B = Stale Data,
			//         10B = ChipCap2 Command Mode, 11B = Not Used
			if (!(twiMaster.readData[3] & 0xC0)) {
 46e:	f3 01       	movw	r30, r6
 470:	80 81       	ld	r24, Z
 472:	80 7c       	andi	r24, 0xC0	; 192
 474:	d1 f0       	breq	.+52     	; 0x4aa <main+0x116>
 476:	3c c0       	rjmp	.+120    	; 0x4f0 <main+0x15c>
				// Reset and then create packet checksum
				checkSum = 0;
				for (i = 0; i < 4; i++) {
					for (j = 0; j < 8 ;j++) {
						if (twiMaster.readData[i] & (mask << j))
 478:	80 81       	ld	r24, Z
 47a:	a5 01       	movw	r20, r10
 47c:	02 2e       	mov	r0, r18
 47e:	02 c0       	rjmp	.+4      	; 0x484 <main+0xf0>
 480:	44 0f       	add	r20, r20
 482:	55 1f       	adc	r21, r21
 484:	0a 94       	dec	r0
 486:	e2 f7       	brpl	.-8      	; 0x480 <main+0xec>
 488:	90 e0       	ldi	r25, 0x00	; 0
 48a:	84 23       	and	r24, r20
 48c:	95 23       	and	r25, r21
 48e:	89 2b       	or	r24, r25
 490:	09 f0       	breq	.+2      	; 0x494 <main+0x100>
							checkSum += 1;
 492:	21 96       	adiw	r28, 0x01	; 1
			//         10B = ChipCap2 Command Mode, 11B = Not Used
			if (!(twiMaster.readData[3] & 0xC0)) {
				// Reset and then create packet checksum
				checkSum = 0;
				for (i = 0; i < 4; i++) {
					for (j = 0; j < 8 ;j++) {
 494:	2f 5f       	subi	r18, 0xFF	; 255
 496:	3f 4f       	sbci	r19, 0xFF	; 255
 498:	28 30       	cpi	r18, 0x08	; 8
 49a:	31 05       	cpc	r19, r1
 49c:	69 f7       	brne	.-38     	; 0x478 <main+0xe4>
			// status: 00B = Valid Data,            01B = Stale Data,
			//         10B = ChipCap2 Command Mode, 11B = Not Used
			if (!(twiMaster.readData[3] & 0xC0)) {
				// Reset and then create packet checksum
				checkSum = 0;
				for (i = 0; i < 4; i++) {
 49e:	6f 5f       	subi	r22, 0xFF	; 255
 4a0:	7f 4f       	sbci	r23, 0xFF	; 255
 4a2:	64 30       	cpi	r22, 0x04	; 4
 4a4:	71 05       	cpc	r23, r1
 4a6:	29 f4       	brne	.+10     	; 0x4b2 <main+0x11e>
 4a8:	0a c0       	rjmp	.+20     	; 0x4be <main+0x12a>
			}
			*/
			// Check two most significant bits of twiMaster.readData[3] for input
			// status: 00B = Valid Data,            01B = Stale Data,
			//         10B = ChipCap2 Command Mode, 11B = Not Used
			if (!(twiMaster.readData[3] & 0xC0)) {
 4aa:	60 e0       	ldi	r22, 0x00	; 0
 4ac:	70 e0       	ldi	r23, 0x00	; 0
 4ae:	c0 e0       	ldi	r28, 0x00	; 0
 4b0:	d0 e0       	ldi	r29, 0x00	; 0
}




int main(void){
 4b2:	20 e0       	ldi	r18, 0x00	; 0
 4b4:	30 e0       	ldi	r19, 0x00	; 0
			if (!(twiMaster.readData[3] & 0xC0)) {
				// Reset and then create packet checksum
				checkSum = 0;
				for (i = 0; i < 4; i++) {
					for (j = 0; j < 8 ;j++) {
						if (twiMaster.readData[i] & (mask << j))
 4b6:	fb 01       	movw	r30, r22
 4b8:	e2 5f       	subi	r30, 0xF2	; 242
 4ba:	ff 4d       	sbci	r31, 0xDF	; 223
 4bc:	dd cf       	rjmp	.-70     	; 0x478 <main+0xe4>
					}
				}
			
				// Clear input stream to iPhone then send start edge
				for (i = 0; i < 3; i++) {
					send_low();
 4be:	06 df       	rcall	.-500    	; 0x2cc <send_low>
 4c0:	05 df       	rcall	.-502    	; 0x2cc <send_low>
 4c2:	04 df       	rcall	.-504    	; 0x2cc <send_low>
				}
				send_high();
 4c4:	f3 de       	rcall	.-538    	; 0x2ac <send_high>
			
				// Send data
				for (i=TWIM_READ_BUFFER_SIZE-1; 0 <= i ;--i) {          // Iterate through the results.
 4c6:	0f 2e       	mov	r0, r31
 4c8:	f3 e0       	ldi	r31, 0x03	; 3
 4ca:	8f 2e       	mov	r8, r31
 4cc:	91 2c       	mov	r9, r1
 4ce:	f0 2d       	mov	r31, r0
					send_byte_manchester(twiMaster.readData[i]);      // Send the data using Manchester encoding.
 4d0:	f4 01       	movw	r30, r8
 4d2:	ed 5f       	subi	r30, 0xFD	; 253
 4d4:	ff 4d       	sbci	r31, 0xDF	; 223
 4d6:	83 85       	ldd	r24, Z+11	; 0x0b
 4d8:	0b df       	rcall	.-490    	; 0x2f0 <send_byte_manchester>
					send_low();
				}
				send_high();
			
				// Send data
				for (i=TWIM_READ_BUFFER_SIZE-1; 0 <= i ;--i) {          // Iterate through the results.
 4da:	f1 e0       	ldi	r31, 0x01	; 1
 4dc:	8f 1a       	sub	r8, r31
 4de:	91 08       	sbc	r9, r1
 4e0:	b8 f7       	brcc	.-18     	; 0x4d0 <main+0x13c>
					send_byte_manchester(twiMaster.readData[i]);      // Send the data using Manchester encoding.
				}
			
				// Send checksum
				send_byte_manchester(checkSum);
 4e2:	8c 2f       	mov	r24, r28
 4e4:	05 df       	rcall	.-502    	; 0x2f0 <send_byte_manchester>
			
				// Clear input buffer to iPhone with
				for (i = 0; i < 3; i++) {
					send_low();
 4e6:	f2 de       	rcall	.-540    	; 0x2cc <send_low>
 4e8:	f1 de       	rcall	.-542    	; 0x2cc <send_low>
 4ea:	f0 de       	rcall	.-544    	; 0x2cc <send_low>
				}
			
				// Reset result_flag and Enable interrupts to check ADC
				result_flag = 0;
 4ec:	10 92 00 20 	sts	0x2000, r1
			}
			sei();
 4f0:	78 94       	sei
 4f2:	a8 cf       	rjmp	.-176    	; 0x444 <main+0xb0>
			/* **************************************
			 * DEBUG: writes a zero to Port B0 when
			 *        the ADC value is below the high
			 *        threshold
			 */
			PORTB_OUT = 0x00;
 4f4:	f6 01       	movw	r30, r12
 4f6:	10 82       	st	Z, r1
 4f8:	a5 cf       	rjmp	.-182    	; 0x444 <main+0xb0>

000004fa <__vector_13>:
	}
}


/*! TWIC Master Interrupt vector. */
ISR(TWIC_TWIM_vect){
 4fa:	1f 92       	push	r1
 4fc:	0f 92       	push	r0
 4fe:	0f b6       	in	r0, 0x3f	; 63
 500:	0f 92       	push	r0
 502:	11 24       	eor	r1, r1
 504:	08 b6       	in	r0, 0x38	; 56
 506:	0f 92       	push	r0
 508:	18 be       	out	0x38, r1	; 56
 50a:	09 b6       	in	r0, 0x39	; 57
 50c:	0f 92       	push	r0
 50e:	19 be       	out	0x39, r1	; 57
 510:	0b b6       	in	r0, 0x3b	; 59
 512:	0f 92       	push	r0
 514:	1b be       	out	0x3b, r1	; 59
 516:	2f 93       	push	r18
 518:	3f 93       	push	r19
 51a:	4f 93       	push	r20
 51c:	5f 93       	push	r21
 51e:	6f 93       	push	r22
 520:	7f 93       	push	r23
 522:	8f 93       	push	r24
 524:	9f 93       	push	r25
 526:	af 93       	push	r26
 528:	bf 93       	push	r27
 52a:	ef 93       	push	r30
 52c:	ff 93       	push	r31
	TWI_MasterInterruptHandler(&twiMaster);
 52e:	83 e0       	ldi	r24, 0x03	; 3
 530:	90 e2       	ldi	r25, 0x20	; 32
 532:	ef d0       	rcall	.+478    	; 0x712 <TWI_MasterInterruptHandler>
 534:	ff 91       	pop	r31
 536:	ef 91       	pop	r30
 538:	bf 91       	pop	r27
 53a:	af 91       	pop	r26
 53c:	9f 91       	pop	r25
 53e:	8f 91       	pop	r24
 540:	7f 91       	pop	r23
 542:	6f 91       	pop	r22
 544:	5f 91       	pop	r21
 546:	4f 91       	pop	r20
 548:	3f 91       	pop	r19
 54a:	2f 91       	pop	r18
 54c:	0f 90       	pop	r0
 54e:	0b be       	out	0x3b, r0	; 59
 550:	0f 90       	pop	r0
 552:	09 be       	out	0x39, r0	; 57
 554:	0f 90       	pop	r0
 556:	08 be       	out	0x38, r0	; 56
 558:	0f 90       	pop	r0
 55a:	0f be       	out	0x3f, r0	; 63
 55c:	0f 90       	pop	r0
 55e:	1f 90       	pop	r1
 560:	18 95       	reti

00000562 <TWI_MasterInit>:
 562:	fc 01       	movw	r30, r24
 564:	60 83       	st	Z, r22
 566:	71 83       	std	Z+1, r23	; 0x01
 568:	48 63       	ori	r20, 0x38	; 56
 56a:	db 01       	movw	r26, r22
 56c:	11 96       	adiw	r26, 0x01	; 1
 56e:	4c 93       	st	X, r20
 570:	a0 81       	ld	r26, Z
 572:	b1 81       	ldd	r27, Z+1	; 0x01
 574:	15 96       	adiw	r26, 0x05	; 5
 576:	2c 93       	st	X, r18
 578:	01 90       	ld	r0, Z+
 57a:	f0 81       	ld	r31, Z
 57c:	e0 2d       	mov	r30, r0
 57e:	81 e0       	ldi	r24, 0x01	; 1
 580:	84 83       	std	Z+4, r24	; 0x04
 582:	08 95       	ret

00000584 <TWI_MasterWriteRead>:
 584:	0f 93       	push	r16
 586:	cf 93       	push	r28
 588:	df 93       	push	r29
 58a:	fc 01       	movw	r30, r24
 58c:	29 30       	cpi	r18, 0x09	; 9
 58e:	98 f5       	brcc	.+102    	; 0x5f6 <TWI_MasterWriteRead+0x72>
 590:	05 30       	cpi	r16, 0x05	; 5
 592:	98 f5       	brcc	.+102    	; 0x5fa <TWI_MasterWriteRead+0x76>
 594:	83 89       	ldd	r24, Z+19	; 0x13
 596:	81 11       	cpse	r24, r1
 598:	32 c0       	rjmp	.+100    	; 0x5fe <TWI_MasterWriteRead+0x7a>
 59a:	81 e0       	ldi	r24, 0x01	; 1
 59c:	83 8b       	std	Z+19, r24	; 0x13
 59e:	14 8a       	std	Z+20, r1	; 0x14
 5a0:	66 0f       	add	r22, r22
 5a2:	62 83       	std	Z+2, r22	; 0x02
 5a4:	22 23       	and	r18, r18
 5a6:	69 f0       	breq	.+26     	; 0x5c2 <TWI_MasterWriteRead+0x3e>
 5a8:	a4 2f       	mov	r26, r20
 5aa:	b5 2f       	mov	r27, r21
 5ac:	40 e0       	ldi	r20, 0x00	; 0
 5ae:	50 e0       	ldi	r21, 0x00	; 0
 5b0:	8d 91       	ld	r24, X+
 5b2:	ef 01       	movw	r28, r30
 5b4:	c4 0f       	add	r28, r20
 5b6:	d5 1f       	adc	r29, r21
 5b8:	8b 83       	std	Y+3, r24	; 0x03
 5ba:	4f 5f       	subi	r20, 0xFF	; 255
 5bc:	5f 4f       	sbci	r21, 0xFF	; 255
 5be:	42 17       	cp	r20, r18
 5c0:	b8 f3       	brcs	.-18     	; 0x5b0 <TWI_MasterWriteRead+0x2c>
 5c2:	27 87       	std	Z+15, r18	; 0x0f
 5c4:	00 8b       	std	Z+16, r16	; 0x10
 5c6:	11 8a       	std	Z+17, r1	; 0x11
 5c8:	12 8a       	std	Z+18, r1	; 0x12
 5ca:	87 85       	ldd	r24, Z+15	; 0x0f
 5cc:	88 23       	and	r24, r24
 5ce:	41 f0       	breq	.+16     	; 0x5e0 <TWI_MasterWriteRead+0x5c>
 5d0:	82 81       	ldd	r24, Z+2	; 0x02
 5d2:	8e 7f       	andi	r24, 0xFE	; 254
 5d4:	01 90       	ld	r0, Z+
 5d6:	f0 81       	ld	r31, Z
 5d8:	e0 2d       	mov	r30, r0
 5da:	86 83       	std	Z+6, r24	; 0x06
 5dc:	81 e0       	ldi	r24, 0x01	; 1
 5de:	12 c0       	rjmp	.+36     	; 0x604 <TWI_MasterWriteRead+0x80>
 5e0:	80 89       	ldd	r24, Z+16	; 0x10
 5e2:	88 23       	and	r24, r24
 5e4:	71 f0       	breq	.+28     	; 0x602 <TWI_MasterWriteRead+0x7e>
 5e6:	82 81       	ldd	r24, Z+2	; 0x02
 5e8:	81 60       	ori	r24, 0x01	; 1
 5ea:	01 90       	ld	r0, Z+
 5ec:	f0 81       	ld	r31, Z
 5ee:	e0 2d       	mov	r30, r0
 5f0:	86 83       	std	Z+6, r24	; 0x06
 5f2:	81 e0       	ldi	r24, 0x01	; 1
 5f4:	07 c0       	rjmp	.+14     	; 0x604 <TWI_MasterWriteRead+0x80>
 5f6:	80 e0       	ldi	r24, 0x00	; 0
 5f8:	05 c0       	rjmp	.+10     	; 0x604 <TWI_MasterWriteRead+0x80>
 5fa:	80 e0       	ldi	r24, 0x00	; 0
 5fc:	03 c0       	rjmp	.+6      	; 0x604 <TWI_MasterWriteRead+0x80>
 5fe:	80 e0       	ldi	r24, 0x00	; 0
 600:	01 c0       	rjmp	.+2      	; 0x604 <TWI_MasterWriteRead+0x80>
 602:	81 e0       	ldi	r24, 0x01	; 1
 604:	df 91       	pop	r29
 606:	cf 91       	pop	r28
 608:	0f 91       	pop	r16
 60a:	08 95       	ret

0000060c <TWI_MasterRead>:
 60c:	0f 93       	push	r16
 60e:	04 2f       	mov	r16, r20
 610:	20 e0       	ldi	r18, 0x00	; 0
 612:	40 e0       	ldi	r20, 0x00	; 0
 614:	50 e0       	ldi	r21, 0x00	; 0
 616:	b6 df       	rcall	.-148    	; 0x584 <TWI_MasterWriteRead>
 618:	0f 91       	pop	r16
 61a:	08 95       	ret

0000061c <TWI_MasterArbitrationLostBusErrorHandler>:
 61c:	fc 01       	movw	r30, r24
 61e:	a0 81       	ld	r26, Z
 620:	b1 81       	ldd	r27, Z+1	; 0x01
 622:	14 96       	adiw	r26, 0x04	; 4
 624:	8c 91       	ld	r24, X
 626:	14 97       	sbiw	r26, 0x04	; 4
 628:	82 ff       	sbrs	r24, 2
 62a:	03 c0       	rjmp	.+6      	; 0x632 <TWI_MasterArbitrationLostBusErrorHandler+0x16>
 62c:	94 e0       	ldi	r25, 0x04	; 4
 62e:	94 8b       	std	Z+20, r25	; 0x14
 630:	02 c0       	rjmp	.+4      	; 0x636 <TWI_MasterArbitrationLostBusErrorHandler+0x1a>
 632:	93 e0       	ldi	r25, 0x03	; 3
 634:	94 8b       	std	Z+20, r25	; 0x14
 636:	88 60       	ori	r24, 0x08	; 8
 638:	14 96       	adiw	r26, 0x04	; 4
 63a:	8c 93       	st	X, r24
 63c:	13 8a       	std	Z+19, r1	; 0x13
 63e:	08 95       	ret

00000640 <TWI_MasterTransactionFinished>:
 640:	fc 01       	movw	r30, r24
 642:	64 8b       	std	Z+20, r22	; 0x14
 644:	13 8a       	std	Z+19, r1	; 0x13
 646:	08 95       	ret

00000648 <TWI_MasterReadHandler>:
 648:	cf 93       	push	r28
 64a:	df 93       	push	r29
 64c:	ec 01       	movw	r28, r24
 64e:	8a 89       	ldd	r24, Y+18	; 0x12
 650:	84 30       	cpi	r24, 0x04	; 4
 652:	98 f4       	brcc	.+38     	; 0x67a <TWI_MasterReadHandler+0x32>
 654:	e0 e4       	ldi	r30, 0x40	; 64
 656:	f6 e0       	ldi	r31, 0x06	; 6
 658:	80 81       	ld	r24, Z
 65a:	10 82       	st	Z, r1
 65c:	a8 81       	ld	r26, Y
 65e:	b9 81       	ldd	r27, Y+1	; 0x01
 660:	17 96       	adiw	r26, 0x07	; 7
 662:	9c 91       	ld	r25, X
 664:	2a 89       	ldd	r18, Y+18	; 0x12
 666:	de 01       	movw	r26, r28
 668:	a2 0f       	add	r26, r18
 66a:	b1 1d       	adc	r27, r1
 66c:	1b 96       	adiw	r26, 0x0b	; 11
 66e:	9c 93       	st	X, r25
 670:	9a 89       	ldd	r25, Y+18	; 0x12
 672:	9f 5f       	subi	r25, 0xFF	; 255
 674:	9a 8b       	std	Y+18, r25	; 0x12
 676:	80 83       	st	Z, r24
 678:	07 c0       	rjmp	.+14     	; 0x688 <TWI_MasterReadHandler+0x40>
 67a:	e8 81       	ld	r30, Y
 67c:	f9 81       	ldd	r31, Y+1	; 0x01
 67e:	83 e0       	ldi	r24, 0x03	; 3
 680:	83 83       	std	Z+3, r24	; 0x03
 682:	62 e0       	ldi	r22, 0x02	; 2
 684:	ce 01       	movw	r24, r28
 686:	dc df       	rcall	.-72     	; 0x640 <TWI_MasterTransactionFinished>
 688:	98 89       	ldd	r25, Y+16	; 0x10
 68a:	8a 89       	ldd	r24, Y+18	; 0x12
 68c:	89 17       	cp	r24, r25
 68e:	28 f4       	brcc	.+10     	; 0x69a <TWI_MasterReadHandler+0x52>
 690:	e8 81       	ld	r30, Y
 692:	f9 81       	ldd	r31, Y+1	; 0x01
 694:	82 e0       	ldi	r24, 0x02	; 2
 696:	83 83       	std	Z+3, r24	; 0x03
 698:	07 c0       	rjmp	.+14     	; 0x6a8 <TWI_MasterReadHandler+0x60>
 69a:	e8 81       	ld	r30, Y
 69c:	f9 81       	ldd	r31, Y+1	; 0x01
 69e:	87 e0       	ldi	r24, 0x07	; 7
 6a0:	83 83       	std	Z+3, r24	; 0x03
 6a2:	61 e0       	ldi	r22, 0x01	; 1
 6a4:	ce 01       	movw	r24, r28
 6a6:	cc df       	rcall	.-104    	; 0x640 <TWI_MasterTransactionFinished>
 6a8:	df 91       	pop	r29
 6aa:	cf 91       	pop	r28
 6ac:	08 95       	ret

000006ae <TWI_MasterWriteHandler>:
 6ae:	cf 93       	push	r28
 6b0:	df 93       	push	r29
 6b2:	fc 01       	movw	r30, r24
 6b4:	97 85       	ldd	r25, Z+15	; 0x0f
 6b6:	20 89       	ldd	r18, Z+16	; 0x10
 6b8:	a0 81       	ld	r26, Z
 6ba:	b1 81       	ldd	r27, Z+1	; 0x01
 6bc:	14 96       	adiw	r26, 0x04	; 4
 6be:	8c 91       	ld	r24, X
 6c0:	14 97       	sbiw	r26, 0x04	; 4
 6c2:	84 ff       	sbrs	r24, 4
 6c4:	07 c0       	rjmp	.+14     	; 0x6d4 <TWI_MasterWriteHandler+0x26>
 6c6:	83 e0       	ldi	r24, 0x03	; 3
 6c8:	13 96       	adiw	r26, 0x03	; 3
 6ca:	8c 93       	st	X, r24
 6cc:	85 e0       	ldi	r24, 0x05	; 5
 6ce:	84 8b       	std	Z+20, r24	; 0x14
 6d0:	13 8a       	std	Z+19, r1	; 0x13
 6d2:	1c c0       	rjmp	.+56     	; 0x70c <TWI_MasterWriteHandler+0x5e>
 6d4:	81 89       	ldd	r24, Z+17	; 0x11
 6d6:	89 17       	cp	r24, r25
 6d8:	58 f4       	brcc	.+22     	; 0x6f0 <TWI_MasterWriteHandler+0x42>
 6da:	81 89       	ldd	r24, Z+17	; 0x11
 6dc:	ef 01       	movw	r28, r30
 6de:	c8 0f       	add	r28, r24
 6e0:	d1 1d       	adc	r29, r1
 6e2:	8b 81       	ldd	r24, Y+3	; 0x03
 6e4:	17 96       	adiw	r26, 0x07	; 7
 6e6:	8c 93       	st	X, r24
 6e8:	81 89       	ldd	r24, Z+17	; 0x11
 6ea:	8f 5f       	subi	r24, 0xFF	; 255
 6ec:	81 8b       	std	Z+17, r24	; 0x11
 6ee:	0e c0       	rjmp	.+28     	; 0x70c <TWI_MasterWriteHandler+0x5e>
 6f0:	82 89       	ldd	r24, Z+18	; 0x12
 6f2:	82 17       	cp	r24, r18
 6f4:	28 f4       	brcc	.+10     	; 0x700 <TWI_MasterWriteHandler+0x52>
 6f6:	82 81       	ldd	r24, Z+2	; 0x02
 6f8:	81 60       	ori	r24, 0x01	; 1
 6fa:	16 96       	adiw	r26, 0x06	; 6
 6fc:	8c 93       	st	X, r24
 6fe:	06 c0       	rjmp	.+12     	; 0x70c <TWI_MasterWriteHandler+0x5e>
 700:	83 e0       	ldi	r24, 0x03	; 3
 702:	13 96       	adiw	r26, 0x03	; 3
 704:	8c 93       	st	X, r24
 706:	61 e0       	ldi	r22, 0x01	; 1
 708:	cf 01       	movw	r24, r30
 70a:	9a df       	rcall	.-204    	; 0x640 <TWI_MasterTransactionFinished>
 70c:	df 91       	pop	r29
 70e:	cf 91       	pop	r28
 710:	08 95       	ret

00000712 <TWI_MasterInterruptHandler>:
 712:	dc 01       	movw	r26, r24
 714:	ed 91       	ld	r30, X+
 716:	fc 91       	ld	r31, X
 718:	24 81       	ldd	r18, Z+4	; 0x04
 71a:	32 2f       	mov	r19, r18
 71c:	3c 70       	andi	r19, 0x0C	; 12
 71e:	09 f0       	breq	.+2      	; 0x722 <TWI_MasterInterruptHandler+0x10>
 720:	7d cf       	rjmp	.-262    	; 0x61c <TWI_MasterArbitrationLostBusErrorHandler>
 722:	26 ff       	sbrs	r18, 6
 724:	01 c0       	rjmp	.+2      	; 0x728 <TWI_MasterInterruptHandler+0x16>
 726:	c3 cf       	rjmp	.-122    	; 0x6ae <TWI_MasterWriteHandler>
 728:	22 23       	and	r18, r18
 72a:	0c f4       	brge	.+2      	; 0x72e <TWI_MasterInterruptHandler+0x1c>
 72c:	8d cf       	rjmp	.-230    	; 0x648 <TWI_MasterReadHandler>
 72e:	66 e0       	ldi	r22, 0x06	; 6
 730:	87 cf       	rjmp	.-242    	; 0x640 <TWI_MasterTransactionFinished>

00000732 <_exit>:
 732:	f8 94       	cli

00000734 <__stop_program>:
 734:	ff cf       	rjmp	.-2      	; 0x734 <__stop_program>
